

processor handbook





digital equipment corporation

Copyright © 1972, by Digital Equipment Corporation

DEC, PDP, UNIBUS are registered trademarks of Digital Equipment Corporation.

TABLE OF CONTENTS

CHAPTER	1 INTRODUCTION	1-1
1.1	GENERAL	1-1
1.2	GENERAL CHARACTERISTICS	1-2
	1.2.1 The UNIBUS	1-2
	1.2.2 Central Processor	1-3
	1.2.3 Memories	1-5
	1.2.4 Floating Point	1-5
	1.2.5 Memory Management	1-5
1.0		1.5
1.3		1.6
	1.3.1 I/O Devices	1.0
	1.3.2 Storage Devices	1.0
	1.3.3 Bus Options	1-0
1 /	SOFTWARE	1.6
1.4	1 4 1 Paper Tapa Software	1-7
	1.4.1 Faper Tape Software	1.7
	1.4.2 Disk Operating System Software	17
	1.4.3 Higher Level Languages	1-7
1.5	NUMBER SYSTEMS	1-7
CHAPTER	2 SYSTEM ARCHITECTURE	2-1
2.1	SYSTEM DEFINITION	2-1
2.2	UNIBUS	2-1
	2.2.1 Bidirectional Lines	2-1
	2.2.2 Master-Slave Relation	2.2
		~ ~
	2.2.3 Interlocked Communication	2-2
2.5	2.2.3 Interlocked Communication CENTRAL PROCESSOR	2-2 2-2 2-3
2.5	2.2.3 Interlocked Communication CENTRAL PROCESSOR 2.3.1 General Registers 2.3.2 Processor Status Word	2-2 2-2 2-3 2-4
2.5	2.2.3 Interlocked Communication CENTRAL PROCESSOR 2.3.1 General Registers 2.3.2 Processor Status Word 2.3.3 Stack Limit Register	2-2 2-2 2-3 2-4 2-5
2.3	2.2.3 Interlocked Communication CENTRAL PROCESSOR 2.3.1 General Registers 2.3.2 Processor Status Word 2.3.3 Stack Limit Register EXTENDED INSTRUCTION SET & FLOATING POINT	2-2 2-2 2-3 2-4 2-5 2-5
2.3 2.4 2.5	2.2.3 Interlocked Communication CENTRAL PROCESSOR 2.3.1 General Registers 2.3.2 Processor Status Word 2.3.3 Stack Limit Register EXTENDED INSTRUCTION SET & FLOATING POINT CORE MEMORY	2-2 2-2 2-3 2-4 2-5 2-5 2-6
2.3 2.4 2.5 2.6	2.2.3 Interlocked Communication CENTRAL PROCESSOR 2.3.1 General Registers 2.3.2 Processor Status Word 2.3.3 Stack Limit Register EXTENDED INSTRUCTION SET & FLOATING POINT CORE MEMORY AUTOMATIC PRIORITY INTERRUPTS	2-2 2-2 2-3 2-4 2-5 2-5 2-6 2-7
2.3 2.4 2.5 2.6	2.2.3 Interlocked Communication CENTRAL PROCESSOR 2.3.1 General Registers 2.3.2 Processor Status Word 2.3.3 Stack Limit Register EXTENDED INSTRUCTION SET & FLOATING POINT CORE MEMORY AUTOMATIC PRIORITY INTERRUPTS 2.6.1 Using the Interrupts	2-2 2-3 2-4 2-5 2-5 2-6 2-7 2-9
2.4 2.5 2.6	2.2.3 Interlocked Communication CENTRAL PROCESSOR 2.3.1 General Registers 2.3.2 Processor Status Word 2.3.3 Stack Limit Register EXTENDED INSTRUCTION SET & FLOATING POINT CORE MEMORY AUTOMATIC PRIORITY INTERRUPTS 2.6.1 Using the Interrupts 2.6.2 Interrupt Procedure	2-2 2-3 2-4 2-5 2-5 2-6 2-7 2-9 2-9
2.4 2.5 2.6	2.2.3 Interlocked Communication CENTRAL PROCESSOR 2.3.1 General Registers 2.3.2 Processor Status Word 2.3.3 Stack Limit Register EXTENDED INSTRUCTION SET & FLOATING POINT CORE MEMORY AUTOMATIC PRIORITY INTERRUPTS 2.6.1 Using the Interrupts 2.6.2 Interrupt Procedure 2.6.3 Interrupt Servicing	2-2 2-3 2-4 2-5 2-5 2-6 2-7 2-9 2-9 2-10
2.3 2.4 2.5 2.6 2.7	2.2.3 Interlocked Communication CENTRAL PROCESSOR 2.3.1 General Registers 2.3.2 Processor Status Word 2.3.3 Stack Limit Register EXTENDED INSTRUCTION SET & FLOATING POINT CORE MEMORY AUTOMATIC PRIORITY INTERRUPTS 2.6.1 Using the Interrupts 2.6.2 Interrupt Procedure 2.6.3 Interrupt Servicing PROCESSOR TRAPS 2.7.1 Bower Eailure	2.2 2.2 2.3 2.4 2.5 2.5 2.5 2.6 2.7 2.9 2.9 2.10 2.10 2.10
2.4 2.5 2.6 2.7	2.2.3 Interlocked Communication CENTRAL PROCESSOR 2.3.1 General Registers 2.3.2 Processor Status Word 2.3.3 Stack Limit Register EXTENDED INSTRUCTION SET & FLOATING POINT CORE MEMORY AUTOMATIC PRIORITY INTERRUPTS 2.6.1 Using the Interrupts 2.6.2 Interrupt Procedure 2.6.3 Interrupt Servicing PROCESSOR TRAPS 2.7.1 Power Failure 2.7.2 Ord Addressing Errors	2.2 2.3 2.4 2.5 2.5 2.5 2.6 2.7 2.9 2.9 2.10 2.10 2.10
2.4 2.5 2.6 2.7	2.2.3 Interlocked Communication CENTRAL PROCESSOR 2.3.1 General Registers 2.3.2 Processor Status Word 2.3.3 Stack Limit Register EXTENDED INSTRUCTION SET & FLOATING POINT CORE MEMORY AUTOMATIC PRIORITY INTERRUPTS 2.6.1 Using the Interrupts 2.6.2 Interrupt Procedure 2.6.3 Interrupt Servicing PROCESSOR TRAPS 2.7.1 Power Failure 2.7.2 Odd Addressing Errors 2.7.3 Time-out Errors	2-2 2-3 2-4 2-5 2-5 2-6 2-7 2-9 2-10 2-10 2-10 2-11
2.4 2.5 2.6 2.7	2.2.3 Interlocked Communication CENTRAL PROCESSOR 2.3.1 General Registers 2.3.2 Processor Status Word 2.3.3 Stack Limit Register EXTENDED INSTRUCTION SET & FLOATING POINT CORE MEMORY AUTOMATIC PRIORITY INTERRUPTS 2.6.1 Using the Interrupts 2.6.2 Interrupt Procedure 2.6.3 Interrupt Servicing PROCESSOR TRAPS 2.7.1 Power Failure 2.7.2 Odd Addressing Errors 2.7.3 Time-out Errors 2.7.4 Reserved Instructions	2-2 2-3 2-4 2-5 2-5 2-6 2-7 2-9 2-10 2-10 2-10 2-11 2-11

CHAPTER	3 ADDRESSING MODES	3-1
3.1	SINGLE OPERAND ADDRESSING	3-2
3.2	DOUBLE OPERAND ADDRESSING	3-2
3.3	DIRECT ADDRESSING	3-4
	3.3.1 Register Mode	3-4
	3.3.2 Auto-increment Mode	3-5
	3.3.3 Auto-decrement Mode	3-7
	3.3.4 Index Mode	3-8
3.4	DEFERRED (INDIRECT) ADDRESSING	3-10
3.5	USE OF THE PC AS A GENERAL REGISTER	3-12
	3.5.1 Immediate Mode	3-13
	3.5.2 Absolute Addressing	3-13
	3.5.3 Relative Addressing	3-14
	3.5.4 Relative Deferred Addressing	3-15
3.6	USE OF STACK POINTER AS GENERAL REGISTER	3-16
3.7	SUMMARY OF ADDRESSING MODES	3-16
	3.7.1 General Register Addressing	3-16
	3.7.2 Program Counter Addressing	3-1 8

CHAPTER	4 INSTRUCTION SET	4-1
4.1		4-1
4.2	INSTRUCTION FORMATS	4∙2
4.3	LIST OF INSTRUCTIONS	4-4
4.4	SINGLE OPERAND INSTRUCTIONS	4-6
4.5	DOUBLE OPERAND INSTRUCTIONS	4-22
4.6	PROGRAM CONTROL INSTRUCTIONS	4-36
4.7	MISCELLANEOUS	4.74

CHAPTER	5 PROGRAMMING TECHNIQUES	5-1
5.1	THE STACK	5-1
5.2	SUBROUTINE LINKAGE	5-5
	5.2.1 Subroutine Calls	5-5
	5.2.2 Argument Transmission	5-6
	5.2.3 Subroutine Return	5-9
	5.2.4 PDP-11 Subroutine Advantage	5- 9
5.3	INTERRUPTS	5-9
	5.3.1 General Principles	5-9
	5.3.2 Nesting	5-10
5.4	REENTRANCY	5-13
5.5	POSITION INDEPENDENT CODE	5-15
5.6	CO-ROUTINES	5-16
5.7	MULTI-PROGRAMMING	5-17
	5.7.1 Control Information	5-17
	5.7.2 Data	5-17
	5.7.3 Processor Status Word	5-17

CHAPTER 6 MEMORY MANAGEMENT

6.1	PDP-11 FAMILY BASIC ADDRESSING LOGIC	6-
6.2	VIRTUAL ADDRESSING	6-
6 .3	INTERRUPT CONDITIONS UNDER MANAGEMENT	
	CONTROL	6-
6.4	CONSTRUCTION OF A PHYSICAL ADDRESS	6-
6.5	MANAGEMENT REGISTERS	6-
	6.5.1 Page Address Register	6-
	6.5.2 Page Descriptor Register	6
6.6	FAULT REGISTERS	6
	6.6.1 Status Register #0	6
	6.6.2 Status Register #2	6
	•	
UNAFIER	/ INTERNAL PROCESSOR OPTIONS	
7 1	OFNERAL	

1.1	GENERAL	/•1
7.2	EIS OPTION	7-1
7.3	FLOATING POINT OPTION	7.3
7.4	STACK LIMIT OPTION	7-5

CHAPTER 8 CONSOLE OPERATION

8.1	CONSOLE ELEMENTS	8-1
8.2	STATUS INDICATORS	8-2
8.3	CONSOLE SWITCHES	8-3
8.4	DISPLAYS	8-4

CHAPTER 9 SPECIFICATIONS

9.1 PACK	AGING	9-1
9.2 CPU	OPERATING SPECIFICATIONS	9-1
9.3 OTHE	R EQUIPMENT	9-1
9.4 PDP-1	1 FAMILY OF COMPUTERS	9-4
Appendix A In	struction Set Processor	A-1
Appendix B M	emory Map	B-1
Appendix C P	DP-11/40 Instruction Timing	C-1
Appendix D Ir	nstruction Index and Numerical Op Code List	D-1
Appendix E S	ummary of PDP11 Instructions	E-1



CHAPTER 1

INTRODUCTION

1.1 GENERAL

The PDP-11 family includes several central processors, a large number of peripheral devices and options, and extensive software. PDP-11 computers have similar architecture and are hardware and software upwards compatible, although each machine has some of its own characteristics. New systems will be compatible with existing family members. The user can choose the system which is most suitable for his application, but as needs change or grow he can easily add or change hardware.

This Handbook describes the PDP-11/40, one of the latest computers in the PDP-11 family from Digital Equipment Corporation (DEC). This powerful, low-priced machine is packaged in a 21" front panel slide chassis, allowing convenient access and expansion when mounted in a standard rack. The PDP-11/40 was designed to fit a broad range of applications, from small stand alone situations where the computer consists of only 8K of memory and a processor, to large multi-user, multitask applications requiring up to 124K of addressable memory space. Among its major features are a fast central processor with a choice of floating point and sophisticated memory management, both of which are hardware options.

Some of the PDP-11/40 features are:

- 16-bit word (two 8-bit bytes) direct addressing of 32K 16-bit words or 64K 8-bit bytes (K = 1024)
- Word or byte processing very efficient handling of 8-bit characters
- Asynchronous operation systems run at their highest possible speed, replacement with faster devices means faster operation with no other hardware or software changes
- Modular component design extreme ease and flexibility in configuring systems
- Stack Processing hardware sequential memory manipulation makes it easy to handle structured data, subroutines, and interrupts

- 8 fast general-purpose registers very fast integrated circuits used interactively for instruction processing
- Automatic priority processing four-line, multi-level system is dynamically alterable
- Vectored interrupts fast interrupt response without device polling
- Single & double operand instructions powerful and convenient set of micro-programmed instructions

DEC References

The following publications contain supplementary and useful information:

Title

PDP-11 Peripherals and Interfacing Handbook

PDP-11 UNIBUS Interface Manual

Introduction to Programming

Small Computer Handbook

1.2 GENERAL CHARACTERISTICS

1.2.1 The UNIBUS

All computer system components and peripherals connect to and communicate with each other on a single high-speed bus known as the UNIBUS—the key to the PDP-11's many strengths. Since all system elements, including the central processor, communicate with each other in identical fashion via the UNIBUS, the processor has the same easy access to peripherals as it has to memory.



Figure 1-1 PDP-11 System Simplified Block Diagram

With bidirectional and asynchronous communications on the UNIBUS, devices can send, receive, and exchange data independently without processor intervention. For example, a cathode ray tube (CRT) display can refresh itself from a disk file while the central processor unit (CPU) attends to other tasks. Because it is asynchronous, the UNIBUS is compatible with devices operating over a wide range of speeds.

Device communications on the UNIBUS are interlocked. For each command issued by a "master" device, a response signal is received from a "slave" completing the data transfer. Device-to-device communication is completely independent of physical bus length and the response times of master and slave devices.

Interfaces to the UNIBUS are not time-dependent; there are no pulsewidth or rise-time restrictions to worry about. The maximum transfer rate on the UNIBUS is one 16-bit word every 400 nanoseconds, or 2,500,000 words per second.

Input/output devices transferring directly to or from memory are given highest priority and may request bus mastership and steal bus and memory cycles during instruction operations. The processor resumes operation immediately after the memory transfer. Multiple devices can operate simultaneously at maximum direct memory access (DMA) rates by "stealing" bus cycles.

1.2.2 Central Processor

The central processor, connected to the UNIBUS as a subsystem, controls the time allocation of the UNIBUS for peripherals and performs arithmetic and logic operations and instruction decoding. It contains multiple high-speed general-purpose registers which can be used as accumulators, address pointers, index registers, and other specialized functions. The processor can perform data transfers directly between I/O devices and memory without disturbing the processor registers; does both single- and double-operand addressing and handles both 16-bit word and 8-bit byte data.

Instruction Set

The instruction complement uses the flexibility of the general-purpose registers to provide over 400 powerful hard-wired instructions-the most comprehensive and powerful instruction repertoire of any computer in the 16-bit class. Unlike conventional 16-bit computers, which usually have three classes of instructions (memory reference instructions, operate or AC control instructions and I/O instructions) all operations in the PDP-11 are accomplished with one set of instructions. Since peripheral device registers can be manipulated as flexibly as core memory by the central processor, instructions that are used to manipulate data in core memory may be used equally well for data in peripheral device registers. For example, data in an external device register can be tested or modified directly by the CPU, without bringing it into memory or disturbing the general registers. One can add data directly to a peripheral device register, or compare logically or arithmetically contents with a mask and branch. Thus all PDP-11 instructions can be used to create a new dimension in the treatment of computer I/O and the need for a special class of I/O instructions is eliminated.

The basic order code of the PDP-11 uses both single and double operand address instructions for words or bytes. The PDP-11 therefore performs very efficiently in one step, such operations as adding or subtracting two operands, or moving an operand from one location to another.

PDP-11 Approach

ADD A,B

;add contents of location A to location B, store result at location B

	conventional Approach
LDA A	;load contents of memory location A into AC
ADD B	;add contents of memory location B to AC
STA B	;store result at location B

onventional Annroach

Priority Interrupts

A multi-level automatic priority interrupt system permits the processor to respond automatically to conditions outside the system. Any number of separate devices can be attached to each level.

Each peripheral device in the PDP-11 system has a hardware pointer to its own pair of memory words (one points to the devices's service routine, and the other contains the new processor status information). This unique identification eliminates the need for polling of devices to identify an interrupt, since the interrupt servicing hardware selects and begins executing the appropriate service routine after having automatically saved the status of the interrupted program segment.

The devices' interrupt priority and service routine priority are independent. This allows adjustment of system behavior in response to real-time conditions, by dynamically changing the priority level of the service routine.

The interrupt system allows the processor to continually compare its own programmable priority with the priority of any interrupting devices and to acknowledge the device with the highest level above the processors priority level. Servicing an interrupt for a device can be interrupted for servicing a higher priority device. Service to the lower priority device is resumed automatically upon completion of the higher level servicing. Such a process, called nested interrupt servicing, can be carried out to any level without requiring the software to save and restore processor status at each level.

Reentrant Code

Both the interrupt handling hardware and the subroutine call hardware facilitate writing reentrant code for the PDP-11. This type of code allows a single copy of a given subroutine or program to be shared by more than one process or task. This reduces the amount of core needed for multi-task applications such as the concurrent servicing of many peripheral devices.

Addressing

Much of the power of the PDP-11 is derived from its wide range of addressing capabilities. PDP-11 addressing modes include sequential addressing forwards or backwards, address indexing, indirect addressing, 16-bit word addressing, 8-bit byte addressing, and stack addressing. Variable length instruction formating allows a minimum number of bits to be used for each addressing mode. This results in efficient use of program storage space.

Stacks

In the PDP-11, a stack is a temporary data storage area which allows a program to make efficient use of frequently accessed data. The stack is used automatically by program interrupts, subroutine calls, and trap instructions. When the processor is interrupted, the central processor status word and the program counter are saved (pushed) onto the stack area, while the processor services the interrupting device. A new status word is then automatically acquired from an area in core memory which is reserved for interrupt instructions (vector area). A return from the interrupt instruction restores the original processor status and returns to the interrupted program without software intervention.

Direct Memory Access

All PDP-11's provide for direct access to memory. Any number of DMA devices may be attached to the UNIBUS. Maximum priority is given to DMA devices thus allowing memory data storage or retrieval at memory cycle speeds. Latency is minimized by the organization and logic of the UNIBUS, which samples requests and priorities in parallel with data transfers.

Power Fail and Restart

The PDP-11's power fail and restart system not only protects memory when power fails, but also allows the user to save the existing program location and status (including all dynamic registers), thus preventing harm to devices, and eliminating the need for reloading programs. Automatic restart is accomplished when power returns to safe operating levels, enabling remote or unattended operations of PDP-11 systems. All standard peripherals in the PDP-11 family are included in the systemized power-fail protect/restart feature.

1.2.3 Memories

Memories with different ranges of speeds and various characteristics can be freely mixed and interchanged in a single PDP-11 system. Thus as memory needs expand and as memory technology grows, a PDP-11 can evolve with none of the growing pains and obsolescence associated with conventional computers.

1.2.4 Floating Point (optional)

A Floating Point Unit functions as an integral part of the PDP-11/40 processor, not as a bus device.

1.2.5 Memory Management (optional)

PDP-11/40 Memory Management is an advanced memory extension, relocation, and protection feature which will:

extend memory space from 28K to 124K words allow efficient segmentation of core for multi-user environments provide effective protection of memory segments in multi-user environments

1.3 Peripherals/Options

Digital Equipment Corporation (DEC) designs and manufactures many of the peripheral devices offered with PDP-11's. As a designer and manufacturer of peripherals, DEC can offer extremely reliable equipment, lower prices, more choice and quantity discounts.

1.3.1 I/O Devices

All PDP-11 systems are available with Teletypes as standard equipment. However, their I/O capabilities can be increased with high speed paper tape reader-punches, line printers, card readers or alphanumeric display terminals. The LA30 DECwriter, a totally DEC-designed and built teleprinter, can serve as an alternative to the Teletype. It has several advantages over standard electromechanical typewriter terminals, including higher speed, fewer mechanical parts and very quiet operation.

PDP-11 I/O devices include:

DECterminal alphanumeric display DECwriter teleprinter High Speed Line Printers High Speed Paper Tape Reader and Punch Teletypes Card Readers Synchronous and Asynchronous Communications Interfaces

1.3.2 Storage Devices

Storage devices range from convenient, small-reel magnetic tape (DECtape) units to mass storage magnetic tapes and disk memories. With the UNIBUS, a large number of storage devices, in any combination, may be connected to a PDP-11 system. TU56 DECtapes, highly reliable tape units with small tape reels, designed and built by DEC, are ideal for applications with modest storage requirements. Each DECtape provides storage for 144K 16-bit words. For applications which require handling of large volumes of data, DEC offers the industry compatible TU10 Magtape.

Disk storage include fixed-head disk units and moving-head removable cartridge and disk pack units. These devices range from the 64K RS64 DECdisk memory, to the RP02 Disk Pack system which can store up to 93.6 million words.

PDP-11 storage devices include:

DECtape Magtape RS64 64K-256K word fixed-head disk RS11 256K-2M word fixed-head disk RK05 1-2M word moving-head disk RP02 10M word moving-head disk

1.3.3 Bus Options

Several options (bus switches, bus extenders) are available for extending the UNIBUS or for configuring multi-processor or shared-peripheral systems.

1.4 SOFTWARE

Extensive software, consisting of disk and paper tape systems, is avail-

able for PDP-11 Family systems. The larger the PDP-11 configuration, the larger and more comprehensive the software package that comes with it.

1.4.1 Paper Tape Software

The Paper Tape Software system includes:

Editor (ED11) Assembler (PAL11) Loaders On-line Debugging Technique (ODT11) Input-Output Executive (IOX) Math Package (FPP11)

1.4.2 Disk Operating System Software

The Disk Operating System software includes:

Text Editor (ED11) MACRO Assembler (MACRO-11) Linker (LINK11) File Utilities Packages (PIP) On Line Debugging Technique (ODT11) Librarian (LIBR11)

1.4.3 Higher Level Languages

PDP-11 users needing an interactive conversational language can use BASIC which can be run on the paper tape software system with only 4,096 words of core memory. A multi-user extension of BASIC is available so up to eight users can access a PDP-11 with only 8K of core.

BATCH

The BATCH System adds job stream processing to the DOS System.

RSTS-11

The PDP-11 Resource Timesharing System (RSTS-11) with BASIC-PLUS, an enriched version of BASIC, is available for up to 16 terminal users.

FORTRAN

PDP-11 FORTRAN is an ANSI-standard FORTRAN IV compiler.

1.5 NUMBER SYSTEMS

Throughout this Handbook, 3 number systems will be used; octal, binary, and decimal. So as not to clutter all numbers with subscripted bases, the following general convention will be used:

- Octal—for address locations, contents of addresses, and operation codes for instructions; in most cases there will be words of 6 octal digits
- Binary—for describing a single binary element; when referring to a PDP-11 word it will be 16 bits long

Decimal-for all normal referencing to quantities

Octal Representation



The 16-bit PDP-11 word can be represented conveniently as a 6-digit octal word. Bit 15, the Most Significant Bit (MSB), is used directly as the MSB of the octal word. The other 5 octal digits are formed from the corresponding groups of 3 bits in the binary word.

When an extended address of 18 bits is used (shown later in the Handbook), the MSB of the octal word is formed from bits 17, 16, and 15. For unsigned numbers, the correspondence between decimal and octal is:

Decimal	Octal	
0	000000	
(2 ¹⁶ -1)= 65,535	177777	(16-bit limit)
(218-1)=262,143	777777	(18-bit limit)

2's Complement Numbers

In this system, the first bit (bit 15) is used to indicate the sign;

0=positive 1=negative

For positive numbers, the other 15 bits represent the magnitude directly; for negative numbers, the magnitude is the 2's complement of the remaining 15 bits. (The 2's complement is equal to the 1's complement plus one.) The ordering of numbers is shown below:

Decimal	2's	Complement (Octal)
	Sign Bit	Magnitude Bits
largest positive $+32.767$	0	77777
+32,766	0	77776
+1	0	00001
0	0	00000
-1	1	77777
-2	1	77776
	1	00001
most negative -32,768	1	00000

CHAPTER 2

SYSTEM ARCHITECTURE

2.1 SYSTEM DEFINITION

The PDP-11/40 is a 16-bit, general-purpose, parallel logic computer using 2's complement arithmetic. The processor can directly address 32,768 16-bit words or 65,536 8-bit bytes.

The Central Processing Unit performs all arithmetic and logical operations required in the system. A Floating Point Unit mounts integrally into the Central Processor as does a Memory Management Unit which provides a full memory management facility through relocation and protection.

The PDP-11/40 hardware has been optimized towards a multi-programming environment and the processor therefore operates in two modes (Kernel and User). By taking full advantage of this feature, a software operating system can insure that no user (who is operating in User mode) can cause a failure (crash) of the entire system. Full control of the entire system is retained at the console or by an operator who is in Kernel mode.

2.2 UNIBUS

The UNIBUS is a single, common path that connects the central processor, memory, and all peripherals. Addresses, data, and control information are sent along the 56 lines of the bus.

The form of communication is the same for every device on the UNIBUS. The processor uses the same set of signals to communicate with memory as with peripheral devices. Peripheral devices also use this set of signals when communicating with the processor, memory or other peripheral devices. Each device, including memory locations, processor registers, and peripheral device registers, is assigned an address on the UNIBUS. Thus, peripheral device registers may be manipulated as flexibly as core memory by the central processor. All the instructions that can be applied to data in core memory can be applied equally well to data in peripheral device registers. This is an especially powerful feature, considering the special capability of PDP-11 instructions to process data in any memory location as though it were an accumulator.

2.2.1 Bidirectional Lines

Most UNIBUS lines are bidirectional, so that the same signals that are received as input can be driven as output. This means that a peripheral device register can be either read or loaded by the central processor or

other peripheral devices; thus, the same register can be used for both input and output functions.

2.2.2 Master-Slave Relation

Communication between two devices on the bus is in the form of a master-slave relationship. At any point in time, there is one device that has control of the bus. This controlling device is termed the "bus master". The master device controls the bus when communicating with another device on the bus, termed the "slave". A typical example of this relationship is the processor, as master, fetching an instruction from memory (which is always a slave). Another example is the disk, as master, transferring data to memory, as slave. Master-slave relationships are dynamic. The processor, for example, may pass bus control to a disk. The disk, as master, could then communicate with a slave memory bank.

Since the UNIBUS is used by the processor and all I/O devices, there is a priority structure to determine which device gets control of the bus. Every device on the UNIBUS which is capable of becoming bus master is assigned a priority. When two devices, which are capable of becoming a bus master, request use of the bus simultaneously, the device with the higher priority will receive control.

2.2.3 Interlocked Communication

Communication on the UNIBUS is interlocked so that for each control signal issued by the master device, there must be a response from the slave in order to complete the transfer. Therefore, communication is independent of the physical bus length (as far as timing is concerned) and the response time of the master and slave devices. This asynchronous operation precludes the need for synchronizing with, and waiting for, clock pulses. Thus, each device is allowed to operate at its maximum possible speed.

2.3 CENTRAL PROCESSOR

The PDP-11/40 performs all arithmetic and logical operations required in the system. It also acts as the arbitration unit for UNIBUS control by regulating bus requests and transferring control of the bus to the requesting device with the highest priority.

Space is provided within the central processor for the following options:

Extended Instruction Set Floating Point Unit Memory Management Unit Programmable Stack Limit

The machine operates in two modes; Kernel and User. When the machine is in Kernel mode a program has complete control of the machine; when in User mode the processor is inhibited from executing certain instructions and can be denied direct access to the peripherals on the system. This hardware feature can be used to provide complete executive protection in a multi-programming environment.

The central processor contains 8 general registers which can be used as accumulators, index registers, or as stack pointers. A stack, as used in the PDP-11, is an area of memory set aside by the programmer for temporary storage or subroutine/interrupt service linkage. A program can add or delete words or bytes within the stack. The stack uses the "last-in, first-out" concept; that is, various items may be added to a stack in sequential order and retrieved or deleted from the stack in reverse order. On the PDP-11, a stack starts at the highest location reserved for it and expands linearly downward to the lowest address as items are added. Stacks are extremely useful for nesting programs, creating reentrant coding, and as temporary storage where a Last-In, First-Out structure is desirable. One of the general registers is used as the PDP-11/40's Program Counter. Two others are used as Processor Stack Pointers, one for each operational mode.

The CPU performs all of the computer's computation and logic operations in a parallel binary mode through step by step execution of individual instructions.

2.3.1 General Registers

The general registers can be used for a variety of purposes; the uses varying with requirements. The general registers can be used as accumulators, index registers, autoincrement registers, autodecrement registers, or as stack pointers for temporary storage of data. Chapter 3 on Addressing describes these uses of the general registers in more detail. Arithmetic operations can be from one general register to another, from one memory or device register to another, or between memory or a device register.



Figure 2-1 The General Registers

R7 is used as the machine's program counter (PC) and contains the address of the next instruction to be executed. It is a general register

normally used only for addressing purposes and not as an accumulator for arithmetic operations.

The R6 register is normally used as the Processor Stack Pointer indicating the last entry in the appropriate stack (a common temporary storage area with "Last-in First-Out" characteristics). The two stacks (with the Memory Management option) are called the Kernel Stack and the User Stack. When the Central Processor is operating in Kernel mode it uses the Kernel Stack and in User mode, the User Stack. When an interrupt or trap occurs, the PDP-11/40 automatically saves its current status on the Processor Stack selected by the service routine. This stack-based architecture facilitates reentrant programming.

2.3.2 Processor Status Word



Figure 2-2 Processor Status Word

The Processor Status Word (PS), located at location 777776, contains information on the current status of the PDP-11/40. This information includes the current processor priority: current and previous operational modes; the condition codes describing the results of the last instruction; and an indicator for detecting the execution of an instruction to be trapped during program debugging.

Modes (with Memory Management Option)

Mode information includes the present mode, either User or Kernel (bits 15, 14) and the mode the machine was in prior to the last interrupt or trap (bits 13, 12).

The two modes permit a fully protected environment for a multiprogramming system by providing the user with two distinct sets of Processor Stacks and Memory Management Registers for memory mapping. In User mode a program is inhibited from executing a "HALT" instruction and the processor will trap through location 10 if an attempt is made to execute this instruction. Furthermore, the processor will ignore the "RESET" instruction. In Kernel mode, the processor will execute all instructions.

A program operating in Kernel mode can map users' programs anywhere in core and thus explicitly protect key areas (including the device registers and the Processor Status Word) from the User operating environment.

Processor Priority

The Central Processor operates at any one of eight levels of priority, 0-7. When the CPU is operating at level 7 an external device cannot interrupt it with a request for service. The Central Processor must be operating at a lower priority than the external device's request in order for the interruption to take effect. The current priority is maintained in the processor status word (bits 5-7). The 8 processor levels provide an effective interrupt mask.

Condition Codes

The condition codes contain information on the result of the last CPU operation.

The bits are set as follows:

Z = 1, if the result was zero N = 1, if the result was negative C = 1, if the operation resulted in a carry from the MSB V = 1, if the operation resulted in an arithmetic overflow

Trap

The trap bit (T) can be set or cleared under program control. When set, a processor trap will occur through location 14 on completion of instruction execution and a new Processor Status Word will be loaded. This bit is especially useful for debugging programs as it provides an efficient method of installing breakpoints.

Interrupts and trap instructions both automatically cause the previous Processor Status Word and Program Counter to be saved and replaced by the new values corresponding to those required by the routine servicing the interrupt or trap. The user can, thus, cause the central processor to automatically switch modes, or disable the Trap Bit whenever a trap or interrupt occurs.

2.3.3 Stack Register (with Memory Management option)

All PDP-11's have a Stack Overflow Boundary at location 400_{\circ} . The Kernel Stack Boundary, in the PDP-11/40 is a variable boundary set through the Stack Limit Register found at location 777774.

Once the Kernel stack exceeds its boundary, the Processor will complete the current instruction and then trap to location 4 (Yellow or Warning Stack Violation). If, for some reason, the program persists beyond the 16-word limit, the processor will abort the offending instruction, set the stack point (R6) to 4 and trap to location 4 (Red or Fatal Stack Violation).

2.4 EXTENDED INSTRUCTION SET & FLOATING POINT

The Extended Instruction Set (EIS) option fits within the Central Processor mounting assembly. It provides the capability of performing hardware fixed point arithmetic and allows direct implementation of multiply, divide, and multiple shifting. A double-precision 32-bit word can be handled.

The Floating Point Unit, which uses the EIS as a prerequisite, fits within the CPU mounting assembly. This option enables the execution of 4

special instructions for floating point addition, subtraction, multiplication, and division. The EIS and Floating Point hardware provide significant time and coding improvement over comparable software routines.

2.5 CORE MEMORY

Memory Organization

A memory can be viewed as a series of locations, with a number (address) assigned to each location. Thus a 4096-word PDP-11 memory could be shown as in Figure 2-3.



Figure 2-3 Memory Addresses

Because PDP-11 memories are designed to accommodate both 16-bit words and 8-bit bytes, the total number of addresses does not correspond to the number of words. A 4096-word memory can contain 8,192 bytes and consists of 017777 octal locations. Words always start at even-numbered locations.

A PDP-11 word is divided into a high byte and a low byte as shown in Figure 2-4.



Figure 2-4 High & Low Byte

Low bytes are stored at even-numbered memory locations and high bytes at odd-numbered memory locations. Thus it is convenient to view the PDP-11 memory as shown in Figure 2-5.



Figure 2-5 Word and Byte Addresses

Certain memory locations have been reserved by the system for interrupt and trap handling, processor stacks, general registers, and peripheral device registers. Kernel virtual addresses from 0 to 370_{\circ} are always reserved and those to 777_{\circ} are reserved on large system configurations for traps and interrupt handling. The top 4,096 word addresses (from 770000_{\circ} up) have been reserved for general registers and peripheral devices.

A 16-bit word used for byte addressing can address a maximum of 32K words. However, the top 4,096 word locations are traditionally reserved for peripheral and register addresses and the user therefore has 28K of core to program. To expand above 28K the user must use the Memory Management Unit. This device provides an 18-bit effective memory address which permits addressing up to 124K words of actual memory. The unit also provides a facility which permits individual user programs up to 32K in length and provides a relocation and protection facility through two sets of 8 registers.

Full 16-bit words or 8-bit bytes of information can be transferred on the bus between a master and a slave. The information can be instructions, addresses, or data. This type of operation occurs when the processor, as master, is fetching instructions, operands, and data from memory, and storing the results into memory after execution of instructions. Direct data transfers occur between a peripheral device control and memory.

2.6 AUTOMATIC PRIORITY INTERRUPTS

When a device (other than the central processor) is capable of becoming bus master and requests use of the bus, it is generally for one of two purposes:

1. to make a non-processor transfer of data directly to or from memory

2. to interrupt a program execution and force the processor to go to a specific address where an interrupt service routine is located.

Direct memory or direct data transfers can be accomplished between any two peripherals without processor supervision. These non-processor request transfers, called NPR level data transfers, are usually made for Direct Memory Access (memory to/from mass storage) or direct device transfers (disk refreshing a CRT display).

The PDP-11 has a multi-line, multi-level priority interrupt structure.



Figure 2-6 UNIBUS Priority

Bus requests from external devices can be made on one of five request lines. Highest priority is assigned to non-processor request (NPR). These are direct memory access type transfers, and are honored by the processor between bus cycles of an instruction execution.

Bus request 7 (BR7) is the next highest priority, and BR4 is the lowest. Levels below BR4 are not implemented in the PDP-11/40. They are used in larger machines (PDP-11/45). Thus, a processor priority of 3, 2, 1, or 0 will have the same effect, i.e. all interrupt requests will be granted.

BR7 through BR4 priority requests are honored by the processor between instructions. The priority is hardwired into each device except for the processor, which is programmable. For example, Teletypes are normally assigned to Bus Request line 4.

The processor's priority can be set under program control to one of eight levels using bits 7, 6, and 5 in the processor status register. These bits set a priority level that inhibits granting of bus requests on lower levels

or on the same level. When the processor's priority is set to a level, for example PS6, all bus requests on BR6 and below are ignored.

When more than one device is connected to the same bus request (BR) line, a device nearer the central processor has a higher priority than a device farther away. Any number of devices can be connected to a given BR or NPR line.

Thus the priority system is two-dimensional and provides each device with a unique priority. Although its priority level is fixed, its actual priority changes as the processor priority varies. Also, each device may be dynamically, selectively enabled or disabled under program control.

Once a device other than the processor has control of the bus, it may do one of two types of operations: data transfers or interrupt operations.

NPR Data Transfers - NPR data transfers can be made between any two peripheral devices without the supervision of the processor. Normally, NPR transfers are between a mass storage device, such as a disk, and core memory. The structure of the bus also permits device-to-device transfers, allowing customer-designed peripheral controllers to access other devices, such as disks, directly.

An NPR device has very fast access to the bus and can transfer at high data rates once it has control. The processor state is not affected by the transfer; therefore the processor can relinquish control while an instruction is in progress. This can occur at the end of any bus cycles except in between a read-modify-write sequence. An NPR device can gain control of the bus in 2.6 microseconds or less. An NPR device in control of the bus may transfer 16-bit words from memory at memory speed.

2.6.1 Using the Interrupts

Devices that gain bus control with one of the Bus Request lines (BR 7 - BR 4), can take full advantage of the Central Processor by requesting an interrupt. In this way, the entire instruction set is available for manipulating data and status registers.

When a service routine is to be run, the current task being performed by the central processor is interrupted, and the device service routine is initiated. Once the request has been satisfied, the Processor returns to its former task.

2.6.2 Interrupt Procedure

Interrupt handling is automatic in the PDP-11/40. No device polling is required to determine which service routine to execute. The operations required to service an interrupt are as follows:

- 1. Processor relinquishes control of the bus, priorities permitting.
- 2. When a master gains control, it sends the processor an interrupt command and an unique memory address which contains the address of the device's service routine in Kernel virtual address space, called the interrupt vector address. Immediately following this pointer address is a word (located at vector address +2) which is to be used as a new Processor Status Word.
- 3. The processor stores the current Processor Status Word (PS) and the current Program Counter (PC) into CPU temporary registers.

- 4. The new PC and PS (the interrupt vector) are taken from the specified address. The old PS and PC are then pushed onto the current stack as indicated by bits 15,14 of the new PS and the previous mode in effect is stored in bits 13,12 of the new PS. The service routine is then initiated.
- 5. The device service routine can cause the processor to resume the interrupted process by executing the Return from Interrupt (RTI or RTT) instruction, described in Chapter 4, which pops the two top words from the current processor stack and uses them to load the PC and PS registers.

This instruction requires 2.9 µsec providing there is no NPR request.

A device routine can be interrupted by a higher priority bus request any time after the new PC and PS have been loaded. If such an interrupt occurs, the PC and the PS of the service routine are automatically stored in the temporary registers and then pushed onto the new current stack, and the new device routine is initiated.

2.6.3 Interrupt Servicing

Every hardware device capable of interrupting the processor has a unique set of locations (2 words) reserved for its interrupt vector. The first word contains the location of the device's service routine, and the second, the Processor Status Word that is to be used by the service routine. Through proper use of the PS, the programmer can switch the operational mode of the processor, and modify the Processor's Priority level to mask out lower level interrupts.

2.7 PROCESSOR TRAPS

There are a series of errors and programming conditions which will cause the Central Processor to trap to a set of fixed locations. These include Power Failure, Odd Addressing Errors, Stack Errors, Timeout Errors, Memory Parity Errors, Memory Management Violations, Floating Point Processor Exception Traps, Use of Reserved Instructions, Use of the T bit in the Processor Status Word, and use of the IOT, EMT, and TRAP instructions.

2.7.1 Power Failure

Whenever AC power drops below 95 volts for 115v power (190 volts for 230v) or outside a limit of 47 to 63 Hz, as measured by DC power, the power fail sequence is initiated. The Central Processor automatically traps to location 24 and the power fail program has 2 msec. to save all volatile information (data in registers), and condition peripherals for power fail.

When power is restored the processor traps to location 24 and executes the power up routine to restore the machine to its state prior to power failure.

2.7.2 Odd Addressing Errors

This error occurs whenever a program attempts to execute a word instruc-

tion on an odd address (in the middle of a word boundary). The instruction is aborted and the CPU traps through location 4.

2.7.3 Time-out Errors

These errors occur when a Master Synchronization pulse is placed on the UNIBUS and there is no slave pulse within 15μ sec. This error usually occurs in attempts to address non-existent memory or peripherals.

The offending instruction is aborted and the processor traps through location 4.

2.7.4 Reserved Instructions

There is a set of illegal and reserved instructions which cause the processor to trap through location 10.

2.7.5 Trap Handling

Appendix B includes a list of the reserved Trap Vector locations, and System Error Definitions which cause processor traps. When a trap occurs, the processor follows the same procedure for traps as it does for interrupts (saving the PC and PS on the new Processor Stack etc. . . .)

In cases where traps and interrupts occur concurrently, the processor will service the conditions according to the following priority sequence.

Odd Addressing Error

Fatal Stack Violations (Red)

Memory Management Violations

Timeout Errors

Trap Instructions

Trace Trap

Warning Stack Violation (Yellow)

Power Failure

Processor Priority level 7

Floating Point Exception Trap

BR 7

- •
- •
- .
- •
- •
- •
- •
- •
- ٠
- •

٠

Processor 0

CHAPTER 3

ADDRESSING MODES

Data stored in memory must be accessed, and manipulated. Data handling is specified by a PDP-11 instruction (MOV, ADD etc.) which usually indicates:

the function (operation code)

a general purpose register to be used when locating the source operand and/or a general purpose register to be used when locating the destination operand.

an addressing mode (to specify how the selected register(s) is/are to be used)

Since a large portion of the data handled by a computer is usually structured (in character strings, in arrays, in lists etc.), the PDP-11 has been designed to handle structured data efficiently and flexibly. The general registers may be used with an instruction in any of the following ways:

as accumulators. The data to be manipulated resides within the register.

as pointers. The contents of the register are the address of the operand, rather than the operand itself.

as pointers which automatically step through core locations. Automatically stepping forward through consecutive core locations is known as autoincrement addressing; automatically stepping backwards is known as autodecrement addressing. These modes are particularly useful for processing tabular data.

as index registers. In this instance the contents of the register, and the word following the instruction are summed to produce the address of the operand. This allows easy access to variable entries in a list.

PDP-11's also have instruction addressing mode combinations which facilitate temporary data storage structures for convenient handling of data which must be frequently accessed. This is known as the "stack."

In the PDP-11 any register can be used as a "stack pointer" under program control, however, certain instructions associated with subroutine linkage and interrupt service automatically use Register 6 as a "hardware stack pointer". For this reason R6 is frequently referred to as the "SP"

R7 is used by the processor as its program counter (PC). It is recommended that R7 not be used as a stack pointer.

An important PDP-11/40 feature, which must be considered in conjunction with the addressing modes, is the register arrangement;

Six general purpose registers (R0-R5)

A hardware stack pointer (R6), (2 with Memory Management)

A Program Counter (PC) register (R7).

Instruction mnemonics and address mode symbols are sufficient for writing machine language programs. The programmer need not be concerned about conversion to binary digits; this is accomplished automatically by the PDP-11 MACRO Assembler.

3.1 SINGLE OPERAND ADDRESSING

The instruction format for all single operand instructions (such as clear, increment, test) is:



Bits 15 through 6 specify the operation code that defines the type of instruction to be executed.

Bits. 5 through 0 form a six-bit field called the destination address field. This consists of two subfields:

- a) Bits 0 through 2 specify which of the eight general purpose registers is to be referenced by this instruction word.
- b) Bits 3 through 5 specify how the selected register will be used (address mode). Bit 3 indicates direct or deferred (indirect) addressing.

3.2 DOUBLE OPERAND ADDRESSING

Operations which imply two operands (such as add, subtract, move and compare) are handled by instructions that specify two addresses. The first operand is called the source operand, the second the destination operand. Bit assignments in the source and destination address fields may specify different modes and different registers. The Instruction format for the double operand instruction is:



The source address field is used to select the source operand, the first operand. The destination is used similarly, and locates the second operand and the result. For example, the instruction ADD A, B adds the contents (source operand) of location A to the contents (destination operand) of location B. After execution B will contain the result of the addition and the contents of A will be unchanged.

Examples in this section and further in this chapter use the following sample PDP-11 instructions:

Mnemonic	Description	Octal Code
CLR	clear (zero the specified destination)	0050DD
CLRB	clear byte (zero the byte in the specified destination)	1050DD
INC	increment (add 1 to contents of destination)	0052DD
INCB	increment byte (add 1 to the contents of destination byte)	1052DD
СОМ	complement (replace the contents of the destination by their logical complement; each 0 bit is set and each 1 bit is cleared)	0051DD
СОМВ	complement byte (replace the contents of the destination byte by their logical complement; each 0 bit is set and each 1 bit is cleared).	1051DD
ADD	add (add source operand to destination operand and store the result at destination address)	06SSDD
DD = destina	tion field (6 bits)	
SS = source f	ïeld (6 bits)	

() = contents of

3.3 DIRECT ADDRESSING

The following table summarizes the four basic modes used with direct addressing. DIRECT MODES

Mode	Name	Assembler Syntax	Function
0	Register	Rn	Register contains operand
2	Autoincrement	(Rn) +	Register is used as a pointer to sequential data then incremented
4	Autodecrement	–(Rn)	Register is decremented and then used as a pointer.
6	Index	X(Rn)	Value X is added to (Rn) to pro- duce address of operand. Nei- ther X nor (Rn) are modified.

3.3.1 Register Mode

OPR Rn

With register mode any of the general registers may be used as simple accumulators and the operand is contained in the selected register. Since they are hardware registers, within the processor, the general registers operate at high speeds and provide speed advantages when used for operating on frequently-accessed variables. The PDP-11 assembler interprets and assembles instructions of the form OPR Rn as register mode operations. Rn represents a general register name or number and OPR is used to represent a general instruction mnemonic. Assembler syntax requires that a general register be defined as follows:

R0 = %0 (% sign indicates register definition) R1 = %1 R2 = %2, etc.

Registers are typically referred to by name as R0, R1, R2, R3, R4, R5, R6 and R7. However R6 and R7 are also referred to as SP and PC, respectively.

Register Mode Examples

(all numbers in octal)

	Symbolic	Octal Code	Instruction Name	
1.	INC R3	005203	Increment	
Operation:		Add one to the contents of general register 3		





Operation:

Add the contents of R2 to the contents of R4.



3. COMB R4

105104

Complement Byte

Operation:

One's complement bits 0-7 (byte) in R4. (When general registers are used, byte instructions only operate on bits 0-7; i.e. byte 0 of the register)

3.3.2 Autoincrement Mode

OPR (Rn) +

This mode provides for automatic stepping of a pointer through sequential elements of a table of operands. It assumes the contents of the selected general register to be the address of the operand. Contents of registers are stepped (by one for bytes, by two for words, always by two for R6 and R7) to address the next sequential location. The autoincrement mode is especially useful for array processing and stacks. It will access an element of a table and then step the pointer to address the next operand in the table. Although most useful for table handling, this mode is completely general and may be used for a variety of purposes.
 Autoincrement Mode Examples
 Symbolic
 Octal Code
 Instruction Name

 1.
 CLR (R5) +
 005025
 Clear

Use contents of R5 as the address of the operand. Clear selected operand and then increment the contents of R5 by two.



105025

2. CLRB (R5) +

Clear Byte

Operation:

Operation:

Use contents of R5 as the address of the operand. Clear selected byte operand and then increment the contents of R5 by one.



3. ADD (R2) + ,R4

062204 Add

Operation:

The contents of R2 are used as the address of the operand which is added to the contents of R4. R2 is then incremented by two.



3.3.3 Autodecrement Mode

OPR-(Rn)

This mode is useful for processing data in a list in reverse direction. The contents of the selected general register are decremented (by two for word instructions, by one for byte instructions) and then used as the address of the operand. The choice of postincrement, predecrement features for the PDP-11 were not arbitrary decisions, but were intended to facilitate hardware/software stack operations.

Autodecrement Mode Examples

	Symbolic	Octal Code	Instruction Name
1.	INC-(RO)	005240	Increment

Operation:

Operation:

The contents of R0 are decremented by two and used as the address of the operand. The operand is increased by one.



2. INCB-(R0) 105240 Increment Byte

The contents of R0 are decremented by one then used as the address of the operand. The operand byte is increased by one.



3. ADD-(R3),R0

064300 Add

Operation:

The contents of R3 are decremented by 2 then used as a pointer to an operand (source) which is added to the contents of R0 (destination operand).



3.3.4 Index Mode

OPR X(Rn)

The contents of the selected general register, and an index word following the instruction word, are summed to form the address of the operand. The contents of the selected register may be used as a base for calculating a series of addresses, thus allowing random access to elements of data structures. The selected register can then be modified by program to access data in the table. Index addressing instructions are of the form OPR X(Rn) where X is the indexed word and is located in the memory location following the instruction word and Rn is the selected general register.

Index Mode Examples

	Symbolic	Octal Code	Instruction Name
1.	CLR 200(R4)	005064 000200	Clear

Operation:

The address of the operand is determined by adding 200 to the contents of R4. The location is then cleared.



2.

COMB 200(R1)

105161 Complement Byte 000200

Operation:

The contents of a location which is determined by adding 200 to the contents of R1 are one's complemented. (i.e. logically complemented)


3.

ADD 30(R2),20(R5) 066265

Add

000030 000020

Operation:

The contents of a location which is determined by adding 30 to the contents of R2 are added to the contents of a location which is determined by adding 20 to the contents of R5. The result is stored at the destination address, i.e. 20(R5)



3.4 DEFERRED (INDIRECT) ADDRESSING

The four basic modes may also be used with deferred addressing. Whereas in the register mode the operand is the contents of the selected register, in the register deferred mode the contents of the selected register is the address of the operand.

In the three other deferred modes, the contents of the register selects the address of the operand rather than the operand itself. These modes are therefore used when a table consists of addresses rather than operands. Assembler syntax for indicating deferred addressing is "@" (or "()" when this not ambiguous). The following table summarizes the deferred versions of the basic modes:

Mode	Name	Assembler Syntax	Function
1	Register Deferred	@Rn or (Ri	n) Register contains the address of the operand
3	Autoincrement Deferred	@(Rn) +	Register is first used as a pointer to a word containing the address of the operand, then incremented (always by 2; even for byte instructions).
5	Autodecrement Deferred	@-(Rn)	Register is decremented (always by two; even for byte instruc- tions) and then used as a pointer to a word containing the address of the operand
7	Index Deferred	@X(Rn)	Value X (stored in a word follow- ing the instruction) and (Rn) are added and the sum is used as a pointer to a word containing the address of the operand. Neither X nor (Rn) are modified.

Since each deferred mode is similar to its basic mode counterpart, separate descriptions of each deferred mode are not necessary. However, the following examples illustrate the deferred modes.

Register Deferred Mode Example

Symbolio	c Octal C	ode Instru	uction Nar	ne			
CLR @F	5 00501	5 Clear					
Operation:	The cicleared	ontents of J.	location	specified	in	R5	are
055005		ΔF1	TFR				



Autoincrement Deferred Mode Example

Symbolic	Octal Code	Instruction Name
INC@(R2) +	005232	Increment

Operation:

The contents of R2 are used as the address of the address of the operand. Operand is increased by one. Contents of R2 is incremented by 2.



Autodecrement Deferred Mode Example

Symbolic

COM @-(RO)

Octal Code Complement

005150

Operation:

The contents of R0 are decremented by two and then used as the address of the address of the operand. Operand is one's complemented. (i.e. logically complemented)



Index Deferred Mode Example

Symbolic	Octal Code	Instruction Name
ADD @ 1000(R2),R1	067201 001000	Add

Operation: 1000 and contents of R2 are summed to produce the address of the address of the source operand the contents of which are added to contents of R1: the result is stored in R1.



3.5 USE OF THE PC AS A GENERAL REGISTER

Although Register 7 is a general purpose register, it doubles in function as the Program Counter for the PDP-11. Whenever the processor uses the program counter to acquire a word from memory, the program counter is automatically incremented by two to contain the address of the next word of the instruction being executed or the address of the next instruction to be executed. (When the program uses the PC to locate byte data, the PC is still incremented by two.)

The PC responds to all the standard PDP-11 addressing modes. However, there are four of these modes with which the PC can provide advantages for handling position independent code (PIC - seeChapter 5) and unstructured data. When regarding the PC these modes are termed immediate, absolute (or immediate deferred), relative and relative deferred, and are summarized below:

Mode	Name	Assembler Syntax	Function
2	Immediate	# n	Operand follows instruction
3	Absolut e	@#A	Absolute Address follows in- struction
6	Relative	A	Relative Address (index value) follows the instruction.
7	Relative Deferred	@A	Index value (stored in the word following the instruction) is the relative address for the address of the operand.

The reader should remember that the special effect modes are the same as modes described in 3.3 and 3.4, but the general register selected is R7, the program counter.

When a standard program is available for different users, it often is helpful to be able to load it into different areas of core and run it there. PDP-11's can accomplish the relocation of a program very efficiently through the use of position inde-

pendent code (PIC) which is written by using the PC addressing modes. If an instruction and its objects are moved in such a way that the relative distance between them is not altered, the same offset relative to the PC can be used in all positions in memory. Thus, PIC usually references locations relative to the current location. PIC is discussed in more detail in Chapter 5.

The PC also greatly facilitates the handling of unstructured data. This is particularly true of the immediate and relative modes.

3.5.1 Immediate Mode

```
OPR #n,DD
```

Immediate mode is equivalent to using the autoincrement mode with the PC. It provides time improvements for accessing constant operands by including the constant in the memory location immediately following the instruction word.

Immediate Mode Example Symbolic	Octal Code	Instruction Name
ADD #10,R0	062700 000010	Add
Operation:	The value 1 instruction Just before cuted, the l struction. The increments mode is 27	0 is located in the second word of the and is added to the contents of R0. this instruction is fetched and exe- PC points to the first word of the in- he processor fetches the first word and the PC by two. The source operand (autoincrement the PC). Thus, the PC

is used as a pointer to fetch the operand (the second word of the instruction) before being incremented by two to point to the next instruction.



3.5.2 Absolute Addressing

This mode is the equivalent of immediate deferred or autoincrement deferred using the PC. The contents of the location following the instruction are taken as the address of the operand. Immediate data is interpreted as an absolute address (i.e., an address that remains constant no matter where in memory the assembled instruction is executed).

Absolute	Mode Examples Symbolic	Octal Code	Instruction Name
1.	CLR @ # 1100	005037 001100	Clear

Operation:

Clear the contents of location 1100.



2. ADD @ # 2000,R3 063703 002000



Add contents of location 2000 to R3.



3.5.3 Relative Addressing

OPR A or OPR X(PC) , where X is the location of A relative to the instruction.

This mode is assembled as index mode using R7. The base of the address calculation, which is stored in the second or third word of the instruction, is not the address of the operand, but the number which, when added to the (PC), becomes the address of the operand. This mode is useful for writing position independent code (see Chapter 5) since the location referenced is always fixed relative to the PC. When instructions are to be relocated, the operand is moved by the same amount.

Relative Addressing Example

Symbolic	Octal Code	Instruction Name
INC A	005267 000054	Increment

Operation:

To increment location A, contents of memory location immediately following instruction word are added to (PC) to produce address A. Contents of A are increased by one.



3.5.4 Relative Deferred Addressing

OPR@A or

OPR@X(PC), where x is location containing address of A, relative to the instruction.

This mode is similar to the relative mode, except that the second word of the instruction, when added to the PC, contains the address of the address of the operand, rather than the address of the operand.

Relative Deferred Mode Example

Symbolic	Octal Code	Instruction Name
CLR @A	005077 000020	Clear

Operation:

Add second word of instruction to PC to produce address of address of operand. Clear operand.





3.6 USE OF STACK POINTER AS GENERAL REGISTER

The processor stack pointer (SP, Register 6) is in most cases the general register used for the stack operations related to program nesting. Autodecrement with Register 6 "pushes" data on to the stack and autoincrement with Register 6 "pops" data off the stack. Index mode with SP permits random access of items on the stack. Since the SP is used by the processor for interrupt handling, it has a special attribute: autoincrements and autodecrements are always done in steps of two. Byte operations using the SP in this way leave odd addresses unmodified.

With the Memory Management option there are two R6 registers selected by the PS; but at any given time there is only one in operation.

3.7 SUMMARY OF ADDRESSING MODES

3.7.1 General Register Addressing

R is a general register, 0 to 7 (R) is the contents of that register



Mode 3 Auto-increment OPR @(R)+ R contains address of address, deferred

then increment (R) by 2





CHAPTER 4

INSTRUCTION SET

4.1 INTRODUCTION

The specification for each instruction includes the mnemonic, octal code, binary code, a diagram showing the format of the instruction, a symbolic notation describing its execution and the effect on the condition codes, a description, special comments, and examples.

MNEMONIC: This is indicated at the top corner of each page. When the word instruction has a byte equivalent, the byte mnemonic is also shown.

INSTRUCTION FORMAT: A diagram accompanying each instruction shows the octal op code, the binary op code, and bit assignments. (Note that in byte instructions the most significant bit (bit 15) is always a 1.)

SYMBOLS:

() = contents of SS or src = source address

DD or dst = destination address

loc = location

- $\leftarrow =$ becomes
- \uparrow = "is popped from stack"
- \downarrow = "is pushed onto stack"
- $\Lambda = \text{boolean AND}$
- v = boolean OR
- += exclusive OR
- $\sim =$ boolean not
- Reg or R = register

$$\bullet = \begin{cases} 0 & \text{for word} \\ 1 & \text{for byte} \end{cases}$$

4.2 INSTRUCTION FORMATS

The major instruction formats are:





Byte Instructions

The PDP-11 processor includes a full complement of instructions that manipulate byte operands. Since all PDP-11 addressing is byte-oriented, byte manipulation addressing is straightforward. Byte instructions with autoincrement or autodecrement direct addressing cause the specified register to be modified by one to point to the next byte of data. Byte operations in register mode access the low-order byte of the specified register. These provisions enable the PDP-11 to perform as either a word or byte processor. The numbering scheme for word and byte addresses in core memory is:

HIGH BYTE ADDRESS	Ļ	 	WORD OR BYTE ADDRESS
002001	BYTE 1	BYTE O	002000
002003	BYTE 3	BYTE 2	002002
002003	5112 5	5112 2	002002
		}	{
		+	ł
			4
			4
		l	4

The most significant bit (Bit 15) of the instruction word is set to indicate a byte instruction.

Example:

Symbolic	Octal	
CLR	0050DD	Clear Word
CLRB	1050DD	Clear Byte

4.3 LIST OF INSTRUCTIONS

The PDP-11/40 instruction set is shown in the following sequence.

SINGLE OPERAND

Mnemonic	Instruction	Op Code	Page
General			
CLR(B)	clear destination	■050DD	4-6
COM(B)	complement dst	■051DD	4-7
INC(B)	increment dst	■052DD	4-8
DEC(B)	decrement dst	■053DD	4-9
NEG(B)	negate dst	■054DD	4-10
TST(B)	test dst	■057DD	4-11
Shift & Rotate			
ASR(B)	arithmetic shift right	■062DD	4-13
ASL(B)	arithmetic shift left	■063DD	4-14
ROR(B)	rotate right	■060DD	4-15
ROL(B)	rotate left	■061DD	4.16
SWAB	swap bytes	0003 DD	4-17
Multiple Precis	sion		
ADC(B)	add carry	■055DD	4-19
SBC(B)	subtract carry	■056DD	4-20
SXT	sign extend	0067DD	4.21
	Ç		
DOUBLE OPE	RAND		
General MOV(B)	move source to destination	■1SSDD	4-23

+ 20
4-24
4.25
4-26

Logical

BIT(B)	bit test	■3SSDD	4-28
BIC(B)	bit clear	■4SSDD	4-29
BIS(B)	bit set	■5SSDD	4-30

Register

MUL	multiply	070RSS	4-31
DIV	divide	071RSS	4-32
ASH	shift arithmetically	072RSS	4-33
ASHC	arithmetic shift combined	073RSS	4-34
XOR	exclusive OR	074RDD	4-35

PROGRAM CONTROL

Mnemonic	Instruction	Op Code or	
		Base Code	Page
Branch			
BR	branch (unconditional)	000400	4-37
BNE	branch if not equal (to zero)	001000	4-38
BEQ	branch if equal (to zero)	001400	4-3 9
BPL	branch if plus	100000	4-40
BMI	branch if minus	100400	4-41
BVC	branch if overflow is clear	102000	4.42
BVS	branch if overflow is set	102400	4-43
BCC	branch if carry is clear	103000	4-44
BCS	branch if carry is set	103400	4-45
Signed Conditi	onal Branch		
BGE	branch if greater than or equal		
	(to zero)	002000	4-47
BLT	branch if less than (zero)	002400	4-48
BGT	branch if greater than (zero)	003000	4-49
BLE	branch if less than or equal (to zero)	003400	4-50
Unsigned Cond	ditional Branch		
BHI	branch if higher	101000	4-52
BLOS	branch if lower or same	101400	4-53
BHIS	branch if higher or same	103000	4-54
BLO	branch if lower	103400	4-55
Jump & Subro	utine		
JMP	jump	0001DD	4-56
JSR	jump to subroutine	004RDD	4.58
RTS	return from subroutine	00020 R	4 ∙ 6 0
MARK	mark	006400	4.61
SOB	subtract one and branch (if \neq 0)	077R00	4-63
Trap & Interru	pt		
ЕМТ	emulator trap 104000		4-65
TRAP	trap		4-66
BPT	breakpoint trap	000003	4-67
IOT	input/output trap	000004	4-68
RTI	return from interrupt	000002	4-69
RTT	return from interrupt	000006	4-70
MISCELLANEC	DUS		
HALT	halt	000000	4-74
WAIT	wait for interrupt	000001	4-75
RESET	reset external bus	000005	4.76
MFPI	move from previous instruction space	0065SS	4-77
MTPI	move to previous instruction space	0066DD	4-78
Condition Code	e Operation		
CLC, CLV	, CLZ, CLN, CCC clear	000240	4.79
SEC, SEV	, SEZ, SEN, SCC set	000260	4-79

4.4 SINGLE OPERAND INSTRUCTIONS

CLR CLRB

clear destina	tion				I	■050DD						
0/1 0 0 1 1 1 15		0	d d 5	d I	d 	d I	d 0					
Operation:	(dst) ≼ 0											
Condition Codes:	N: cleared Z: set V: cleared C: cleared											
Description:	Word: Contents of specif roes. Byte: Same	ied d	estinati	ion ar	e rep	lace	d with	ze				
Example:	CLR R1											
	Before (R1) = 177777	After (R1) = 000000										
	N Z V C 1 1 1 1			1	ч Z V 0 1 0	С 0						

		COM COMB
complement	dst	■051DD
0/1 0 0	0 1 0 1 0 0	1 d d d d d 6 5 O
Operation:	(dst) ∢ ~(dst)	
Condition Codes:	N: set if most significant Z: set if result is 0; clea V: cleared C: set	bit of result is set; cleared otherwise red otherwise
Description:	Replaces the contents of ical complement (each bi to 1 is cleared) Byte: Same	the destination address by their log- t equal to 0 is set and each bit equal
Example:		COM RO
	Before (R0) = 013333	After (R0) = 164444
	N Z V C 0 1 1 0	N Z V C 1 0 0 1

4.7

INC INCB

increment de	st	■05	52DD										
0/1 0 0			d										
15		6 5	0										
Operation:	(dst) (dst) + 1												
Condition Codes:	Codes: N: set if result is <0; cleared otherwise Z: set if result is 0; cleared otherwise V: set if (dst) held 077777; cleared otherwise C: not affected												
Description:	Word: Add one to conten Byte: Same	its of destination											
Example:		INC R2											
	Before (R2) = 000333	After (R2) = 000334											
	N Z V C 0000	N Z V C 0 0 0 0											

DEC DECB

decrement de	decrement dst												
0/1 0 0 15	0 1 0 1 0	1 1 	d d 5	d d	d d 								
Operation:	(dst) ≼ (dst)−1												
Condition Codes:	N: set if result is <0; cleared otherwise Z: set if result is 0; cleared otherwise V: set if (dst) was 100000; cleared otherwise C: not affected												
Description:	Word: Subtract 1 fi Byte: Same	rom the c	ontents	of the de	estination								
Example:		DE	C R5										
	Before (R5) = 000001	(R5) =	After = 000000										
	N Z V C 1 0 0 0			N Z 0 1 (V C 0 0								

NEG NEGB

negate dst						■05	54DD				
0/1 0 0		0 0	d	d d	۱ d	d	d				
15		6	5				0				
Operation:	(dst) ≼ -(dst)										
Condition Codes:	N: set if the result is Z: set if result is 0; cl V: set if the result is C: cleared if the resul	<0; cle leared c 100000 it is 0; :	eared otherv ; clea set of	otherv wise ared otl therwis	vise nerwis e	se					
Description:	Word: Replaces the contents of the destination address by its two's complement. Note that 100000 is replaced by itself -(in two's complement notation the most negative number has no positive counterpart). Byte: Same										
Example:		NE	G RO)							
	Before (R0) = 000010		After (R0) = 177770								
	N Z V C 0 0 0 0				N Z V 1 0 (V C D 1					

TST TSTB

test dst						∎05	57DD	
0/1 0 0		1	d	đ	đ	ď	d	d
15		6	5					0
Operation:	(dst) ∢ (dst)							
Condition Codes:	N: set if the result is < Z: set if result is 0; clea V: cleared C: cleared	0; cl red /	eared other	d oth wise	herw e	ise		
Description:	Word: Sets the condition tents of the destination Byte: Same	cod add	es N ress	and	Z ac	cord	ling t	o the co
Example:		TS	ST RI	1				
	Before (R1) = 012340		(R1	l) = (0123	After 2340		
	N Z V C 0 0 1 1					N Z 0 0 0	V C 0 0	

Shifts

Scaling data by factors of two is accomplished by the shift instructions:

ASR - Arithmetic shift right

ASL - Arithmetic shift left

The sign bit (bit 15) of the operand is replicated in shifts to the right. The low order bit is filled with O in shifts to the left. Bits shifted out of the C bit, as shown in the following examples, are lost.

Rotates

The rotate instructions operate on the destination word and the C bit as though they formed a 17-bit "circular buffer". These instructions facilitate sequential bit testing and detailed bit manipulation.

ASR ASRB

arithmetic shift right

■062DD

0/1	0	0	0	1	1	0	0	1	0	d	d	d	6	đ	d
15		1		·					6	5					

Operation: (dst) (dst) shifted one place to the right

Condition Codes:N: set if the high-order bit of the result is set (result < 0);
cleared otherwise
Z: set if the result = 0; cleared otherwise
V: loaded from the Exclusive OR of the N-bit and C-bit (as set
by the completion of the shift operation)
C: loaded from low-order bit of the destination

Description: Word: Shifts all bits of the destination right one place. Bit 15 is replicated. The C-bit is loaded from bit 0 of the destination. ASR performs signed division of the destination by two. Word:



ASL ASLB

arithmetic shift left

■063DD

	0/1	0	0	0	1	1	0	۰ ۱	1	1	d	d	d	٩	d	d	
	15								-	6	5					0	•
Oper	ation	:		(d	lst)∢	(dst) st	hifted	d one	e pla	ce to	o the	e left				
Condition Codes:N: set if high-order bit of the result is set (result < 0); cle otherwiseZ: set if the result = 0; cleared otherwiseV: loaded with the exclusive OR of the N-bit and C-bit (a by the completion of the shift operation)C: loaded with the high-order bit of the destination										eared as set							
Desc	riptic	on:		W lo th sig di	ord: aded e mo gned catic	Shif with ost s mul	ts all n an ligni Itipli	bits 0. Tl fican catio	oft heC tbit nof	he de bit c of t the c	estin of the the d desti	atioi e sta lestii natio	n left tus w natio on by	one vord n. A 2 wi	plac is lo: SL p ith o	ce. B aded erfor verfle	it 0 is from rms a ow in-

Word:



ROR RORB

■060DD

 Condition Codes:
 N: set if the high-order bit of the result is set (result < 0); cleared otherwise</td>

 Z: set if all bits of result = 0; cleared otherwise
 V: loaded with the Exclusive OR of the N-bit and C-bit (as set by the completion of the rotate operation)

 C: loaded with the low-order bit of the destination

 Description:
 Rotates all bits of the destination right one place. Bit 0 is

Description: Rotates all bits of the destination right one place. Bit 0 is loaded into the C-bit and the previous contents of the C-bit are loaded into bit 15 of the destination. Byte: Same

Example:

rotate right

Word:



Byte:



ROL ROLB

	rota	te le	eft												= 0(51D[)
	0/1	0	0	0	1	1	0	0	0	1	d	đ	d	ď	đ	d	
	15		L			l	L	.	L	6	5	L		L	I	0	
Condition Codes:			N (r Z: V: b) C:	N: set if the high-order bit of the result word is set (result $<$ 0): cleared otherwise Z: set if all bits of the result word = 0; cleared otherwise V: loaded with the Exclusive OR of the N-bit and C-bit (as set by the completion of the rotate operation) C: loaded with the high-order bit of the destination													
Description:				Word: Rotate all bits of the destination left one place. Bit 15 is loaded into the C-bit of the status word and the previous contents of the C-bit are loaded into Bit 0 of the destination. Byte: Same													

Example:







SWAB

swap bytes			0003 DD						
0 0 0	0 0 0 0 0 0 1	1 d d d d d 6 5	d						
Operation:	Byte 1 ∕ Byte 0 ≼ Byte	0/Byte 1							
Condition Codes:	N: set if high-order bit cleared otherwise Z: set if low-order byt V: cleared C: cleared	of low-order byte (bit 7) o e of result =0; cleared	of result is set; otherwise						
Description:	Exchanges high-order byte and low-order byte of the destina- tion word (destination must be a word address).								
Example:	SWAB R1								
	Before (R1) = 077777	Afte (R1) = 177577	er						
	N Z V C 1 1 1 1	N Z V 0 0 0	/ C) 0						

Multiple Precision

It is sometimes necessary to do arithmetic on operands considered as multiple words or bytes. The PDP-11 makes special provision for such operations with the instructions ADC (Add Carry) and SBC (Subtract Carry) and their byte equivalents.

For example two 16-bit words may be combined into a 32-bit double precision word and added or subtracted as shown below:



Example:

(R1) = 177777 (R2) = 177777 (R3) = 177777 (R4) = 177777 ADD R1,R2 ADC R3 ADD R4,R3

1. After (R1) and (R2) are added, 1 is loaded into the C bit

- 2. ADC instruction adds C bit to (R3); (R3) = 0
- 3. (R3) and (R4) are added
- 4. Result is 3777777776 or -2

						ADC ADCB			
add carry						■055DD			
0/1 0 0	0 1		0 1 6	d d 5	6 6 1 1	d d O			
Operation:	(dst) ∢	(dst) + (C)							
Condition Codes:	N: set if result <0; cleared otherwise Z: set if result =0; cleared otherwise V: set if (dst) was 077777 and (C) was 1; cleared otherwis C: set if (dst) was 177777 and (C) was 1; cleared otherwise								
Description:	Adds the contents of the C-bit into the destination. This pe mits the carry from the addition of the low-order words to b carried into the high-order result. Byte: Same								
Example:	Double structi ADD ADC ADD	the following in- parts high-order parts							

SBC SBCB

subtract carr	у										■05	6DD
0/1 0 0	0 1	0	1	1	1 q L	0	d	d	d	d	b	d
15						6	5					0
Operation:	(dst)⊲	(dst)	-(C)									
Condition Codes: N: set if result <0; cleared otherwise Z: set if result 0; cleared otherwise V: set if (dst) was 100000; cleared otherwise C: cleared if (dst) was 0 and C was 1; set otherwise									e			
Description:	Word: Subtracts the contents of the C-bit from the destina- tion. This permits the carry from the subtraction of two low- order words to be subtracted from the high order part of the result. Byte: Same											
Example:	Double precision subtraction is done by:											
	SUB SBC SUB	A0, B1 A1,	B0 B1									

SXT

N Z V C 1 0 0 0

sign extend				0067	DD					
0 0 0		1 1	d d d 5	d d	d 0					
Operation:	(dst) ∢ 0 if N bit is clear (dst) ∢ −1 N bit is set									
Condition Codes:	N: unaffected Z: set if N bit clear V: unaffected C: unaffected									
Description:	If the condition coc destination operand destination operand multiple precision a be extended throug	de bit N i d: if N bit d. This in arithmetio gh multip	is set then is clear, the struction is c because i le words.	a -1 is plac en a 0 is plac particularly t permits th	ed in the ced in the useful in le sign to					
Example:		S	XT A							
	Before (A) = 012345		(A) = 17	After 77777						

N Z V C 1 0 0 0

4-21

4.5 DOUBLE OPERAND INSTRUCTIONS

Double operand instructions provide an instruction (and time) saving facility since they eliminate the need for "load" and "save" sequences such as those used in accumulator-oriented machines.

MOV MOVB

move source	to destination	■1SSDD						
0/1 0 0	1 s s s s s s s d d d d 12 11 6 5	d d 0						
Operation:	(dst) ∢ (src)							
Condition Codes:	N: set if (src) <0; cleared otherwise Z: set if (src) =0; cleared otherwise V: cleared C: not affected							
Description:	Word: Moves the source operand to the destin The previous contents of the destination are tents of the source address are not affected. Byte: Same as MOV. The MOVB to a register byte instructions) extends the most significar order byte (sign extension). Otherwise MOV bytes exactly as MOV operates on words.	hation location. lost. The con- (unique among ht bit of the low /B operates on						
Example:	MOV XXX,R1 ; loads Register 1 with the con- tents of memory location; XXX represents a programmer-de- fined mnemonic used to represent a memory location							
	MOV #20,R0 : loads the nu Register 0; ''#''indicates that the value 20 i	mber 20 into is the operand						
	MOV @ # 20,-(R6) : pushes the tained in location 20 onto the stack	operand con-						
	MOV (R6) + @ # 177566 : pops the oper and moves it into memory location 177566 buffer)	rand off a stack (terminal print						
	MOV R1,R3 ; perf register transfer	orms an inter						
	MOVB @#177562, @#177566 ; move from terminal keyboard buffer to terminal b	es a character						

CMP CMPB

compare src to dst

2SSDD

0/1_0_1	0	s 11	S	s	s	s	s 6	d 5	d	d	ه ا	d	٩	
Operation:	(sr	rc)-(dst)	(in c	letai	l, (s	rc) ·	+~	(dst)) +	1]			
Condition Codes:	 N: set if result <0; cleared otherwise Z: set if result = 0; cleared otherwise V: set if there was arithmetic overflow; that is, ope of opposite signs and the sign of the destination same as the sign of the result; cleared otherwise C: cleared if there was a carry from the most signification the result; set otherwise 							rwise rwise flow; that is, operands were of the destination was the leared otherwise m the most significant bit of						
Description:	Co co log Th cu No	ompa nditi gical ie or ston ote t	ares ion c con ily ac narily hat	the s odes ditio ction y fol unlik	sourc s, wh nal l is to lowe se th	e an iich r orand o set d by e sui	nd de may ches the a co btrac	estin ther . Bo conc ondif ct in	ation be u th op dition tiona struc	ope used erar coc l bra tion	for nds les. anch the	ds an arith are u The c insti orde	d set metic naffe compa ructic er of	s the and cted. are is on. oper-

ation is (src)-(dst), not (dst)-(src).

ADD

06SSDD

0 1 1 0 s d d d d d s s s s s d 12 6 5 0 15 11 Operation: $(dst) \neq (src) + (dst)$ Condition Codes: N: set if result <0: cleared otherwise Z: set if result = 0: cleared otherwise V: set if there was arithmetic overflow as a result of the operation; that is both operands were of the same sign and the result was of the opposite sign; cleared otherwise C: set if there was a carry from the most significant bit of the result: cleared otherwise Description: Adds the source operand to the destination operand and stores the result at the destination address. The original contents of the destination are lost. The contents of the source are not affected. Two's complement addition is performed. Examples: Add to register: ADD 20.R0 Add to memory: ADD R1.XXX Add register to register: ADD R1.R2 Add memory to memory: ADD@ # 17750,XXX

add src to dst

XXX is a programmer-defined mnemonic for a memory location. SUB

subtract src	from dst	16SSDD									
1 1 1	0 s s s s s 12 11	s d d d d d 6 5 0									
Operation:	(dst) ≼ (dst)-(src) [in del	$ail(dst) \rightarrow (dst) + \sim (src) + 1]$									
Condition Codes:	N: set if result <0; cleared otherwise Z: set if result =0; cleared otherwise V: set if there was arithmetic overflow as a result of the oper- ation, that is if operands were of opposite signs and the sign of the source was the same as the sign of the result; cleared otherwise C: cleared if there was a carry from the most significant bit of the result; set otherwise										
Description:	Subtracts the source operand from the destination operand and leaves the result at the destination address. The original contents of the destination are lost. The contents of the source are not affected. In double-precision arithmetic the C- bit, when set, indicates a "borrow".										
Example:	SUB R1,R2										
	Before (R1) = 011111 (R2) = 012345 N Z V C 1 1 1 1	After (R1) = 011111 (R2) = 001234 N Z V C 0 0 0 0									
Logical These instructions have the same format as the double operand arithmetic group. They permit operations on data at the bit level.

BIT BITB



 $(30)_{s}=0$ 000 000 000 011 000

BIC BICB

bit clear											∎4S	SDD
0/1 1 0	0 s	s		, s	T _s	5 	đ	d	d	d d	d	d
15	12 11					6	5					0
Operation:	(dst)-	€~(sr	·c)Λ((dst)	I							
Condition Codes:	N: se Z: set V: cle C: no	N: set if high order bit of result set; cleared otherwise Z: set if result = 0; cleared otherwise V: cleared C: not affected										
Description:	Clears each bit in the destination that corresponds to a se bit in the source. The original contents of the destination are lost. The contents of the source are unaffected.							s to a set nation are				
Example:						BIC	R3,R	4				
	(R3) =	= 001:	Bef 234	ore				((R3	Aft () = (ter 00123	4
	(R4) =	= 001	111				(R4)) = 0	001	101		
			N Z	vc						N 7	vc	
			11	11						00	01	
	Befor	re:	11	11	(R3 (R4)=0)=0	000 000	00: 00:	1 (0 0 010	0 1 011 001	100 001

BIS BISB

bit set			■5SSDD					
0/1 1 0	1 s s s s 1 12 11	s s d d d 6 5	d d d I I I I O					
Operation:	(dst) ≼(src) v (dst)							
Condition Codes:	N: set if high-order bit of result set, cleared otherwise Z: set if result = 0; cleared otherwise V: cleared C: not affected							
Description:	Performs "Inclusive OR" operation between the source and destination operands and leaves the result at the destination address; that is, corresponding bits set in the source are set in the destination. The contents of the destination are lost.							
Example:		BIS RO,R1						
	Before (R0) = 001234 (R1) = 001111	(R0) = 001 (R1) = 001	After 234 335					
	N Z V C 0 0 0 0		N Z V C 0 0 0 0					
	Before:	(R0)=0 000 001 (R1)=0 000 001	010 011 100 001 001 001					
	After:	(R1)=0 000 001	011 011 101					

(EIS option)**MUL**

070RSS

0 1 1	1 1 0	0 0	r	r	r	s	s	s	l s	s	s]
15		9	8		6	5					0	
Operation:	R, Rv1∢	R x(sro	;)									
Condition Codes:	N: set if Z: set if V: cleare C: set if 2 ¹⁵ -1.	produc producted the resu	t is t is (Ilt is	<0;); cle less	clea arec thar	red o l oth n-2 ¹⁵	other erwis	wise se reat	e er tł	ian o	or equ	ual to
Description:	The contents of the destination register and source taken as two's complement integers are multiplied and stored in the destination register and the succeeding register (if R is even). If R is odd only the low order product is stored. Assembler syntax is : MUL S,R. (Note that the actual destination is R, Rv1 which reduces to just R when R is odd.)											
Example:	16-bit	produc	t (R	is oc	dd)							
	CLC MOV #4 MUL # BCS ERF	400,R1 10,R1 ROR	;(;Ca ;pro ;-2' ;no	carr orry oduc 5 or sign	ry co will I t is I grea nifica	be se less f lter t	ion et if thar han lost	code n i or	equa	l to	21
	Befor	e		Aft	er							
	(R1) = 0	00400		(R:	l) =	0040	000					

DIV (EIS option)

divide								071	RSS	
0 1 1	1 0 0 1	r 8	r r 6	s 5	S	\$	l ^s	S 1	s 0	
Operation:	R, Rv1 ≼ R, Rv1	/(si	rc)							
Condition Codes:	N: set if quotier Z: set if quotier V: set if source larger than the a instruction is ab bits.) C: set if divide (nt < it = absol porte D att	0; clear 0; clear or if the lute valu d becau empted	ed ot ed ot abso ue of ise the ; clea	herw herw blute the s e quo red o	ise ise value ource otien other	e of e. (Ir t wo wise	the r this uld e	egiste case xceed	≄ris the ∣15
Description:	The 32-bit two's by the source of der in Rv1. Divis is of the same s	con berar sion sign	nplemer nd. The will be j as the o	nt inte quoti perfor divide	eger enti med nd. I	in R s left so t R mu	and t in F hat t ist b	Rv1 i R; the the re e eve	s divi e rema emain en.	ded ain- ider
Example:	CLR R0 MOV # 20001,R1 DIV # 2,R0	l								
	Before (R0) = 000000 (R1) = 020001	((After R0) = 01 R1) = 00	10000 00001)	Que Rer	otien nain	it der		

(EIS option) ASH

shift arithmetically 0 1 0 1 0 r r r s s s s R 6 5 R R Shifted arithmetically NN places to right or left **Operation:** Where NN = low order 6 bits of source N: set if result <0; cleared otherwise **Condition Codes:** Z: set if result = 0; cleared otherwise V: set if sign of register changed during shift; cleared otherwise C: loaded from last bit shifted out of register

The contents of the register are shifted right or left the num-Description: ber of times specified by the shift count. The shift count is taken as the low order 6 bits of the source operand. This number ranges from -32 to +31. Negative is a a right shift and positive is a left shift.



6 LSB of source

Action in general register

Shift left 31 places
shift left 1 place
shift right 1 place
shift right 32 places

Example:

ASH RO, R3

Before
(R3)=001234
(R0) = 000003

After
(R3)=012340
(R0) = 000003

072RSS

ASHC (EIS option)

arithmetic sl	nift combined			073RSS
0 1 1	1 0 1 1 r 9 8	r r 6	s s s s s 5	s s s O
Operation:	R, Rv1 ∢ R, Rv1 The right or left, where	double w NN = low	ord is shifted N order six bits	IN places to the or source
Condition Codes:	N: set if result <0 ; Z: set if result $=0$; V: set if sign bit cha C: loaded with high order bit when right of the 32-bit operation	cleared o cleared o nges durin order bit w shift (loa nd)	therwise therwise Ig the shift; clea vhen left Shift ; ded with the las	red otherwise loaded with low st bit shifted out
Description:	The contents of the are treated as one $(3, 16, 31)$ are shifted ri by the shift count. T bits of the source of + 31. Negative is a When the register and the register OR' right shift becomes bit word is rotated ri shift count.	register a 32 bit wor ght or left he shift co perand. Th right shif chosen ed with or a rotate (ight the n	and the register d, $R + 1$ (bits 0 the number of bunt is taken as nis number ran t and positive is an odd num te are the same. for up to a shift umber of bits s	ORed with one 15) and R (bits times specified the low order 6 ges from -32 to is a left shift. ber the register In this case the t of 16). The 16 specified by the
- 31				116



XOR

exclusive Of	२								074F	RDD	
0 1 1	1,1,0	ò	r	, , ,	r	d ,	d d	٩	, d	9	
15		9	8		6	5				0	
Operation:	(dst) _∢ Rv(ds	t)									
Condition Codes:	N: set if th Z: set if re V: cleared C: unaffed	N: set if the result <0; cleared otherwise Z: set if result =0; cleared otherwise V: cleared C: unaffected									
Description:	The exclus stored in unaffected	sive (the c t. As:	DR o destii semt	f the natior pler fo	regis n ad orma	ster ai dress. it is:)	nd de Cont (OR F	stinat tents R,D	ion of of reg	berani gister	d is are
Example:					XOR	R0,R	2				
	(R0) = 00 (R2) = 00	Be 1234 1111	fore			(R0) (R2)	= 00 = 000	Afi 1234 0325	ter		
	Before:			(R0) (R2))=0)=0	000 000	001 001	010 001	011 001	100 001	
	After:			(R2))=0	000	000	011	010	101	

4.6 PROGRAM CONTROL INSTRUCTIONS Branches

The instruction causes a branch to a location defined by the sum of the offset (multiplied by 2) and the current contents of the Program Counter if:

a) the branch instruction is unconditional

b) it is conditional and the conditions are met after testing the condition codes (status word).

The offset is the number of words from the current contents of the PC. Note that the current contents of the PC point to the word following the branch instruction.

Although the PC expresses a byte address, the offset is expressed in words. The offset is automatically multiplied by two to express bytes before it is added to the PC. Bit 7 is the sign of the offset. If it is set, the offset is negative and the branch is done in the backward direction. Similarly if it is not set, the offset is positive and the branch is done in the forward direction.

The 8-bit offset allows branching in the backward direction by 200, words (400, bytes) from the current PC, and in the forward direction by 177, words (376, bytes) from the current PC.

The PDP-11 assembler handles address arithmetic for the user and computes and assembles the proper offset field for branch instructions in the form:

Bxx loc

Where "Bxx" is the branch instruction and "loc" is the address to which the branch is to be made. The assembler gives an error indication in the instruction if the permissable branch range is exceeded. Branch instructions have no effect on condition codes.

branch ((uncondi	itional)	000400 Plus offset					
0 0	0,0	0 0	0 1		OFFSET			
15			8	7		0		
Operation:	P	C \prec PC	+ (2 x	offset)				
Description:	Prira	ovides a nge of -	way o 128 to	f transfer + 127 wor	ring progran ds with a on	n control within a eword instruction		
New PC addr	ress == u	pdated	PC + (2)	2 X offset)			

Updated PC = address of branch instruction + 2

Example: With the Branch instruction at location 500, the following offsets apply.

New PC Address	Offset Code	Offset (decimal)
474	375	_3
476	376	-2
500	377	-1
502	000	0
504	001	+1
50 6	002	+2

BNE

branch if not	branch if not equal (to zero)			001000 Plus offset						
0 0 0	° , ° ,	0 1 0 8 7	OFFS	ET	0					
Operation:	PC 🖌	PC + (2 x off	set) if Z = 0	I						
Condition Codes:	Unaffe	cted								
Description:	Tests the clear. Be to test in the of and ge ation w	ne state of the 2 INE is the comp inequality follow destination wer nerally, to test vas not zero.	Z-bit and caus lementary op wing a CMP, e also in the that the res	tes a branch if reration to BEQ to test that so source, follow ult of the pre	the Z-bit is 2. It is used me bits set ving a BIT, vious oper-					
Example:	CMP BNE	A B C	; com ; brar	pare A and B nch if they are	not equal					
	will bra	nch to C if A 7	É₿							
	and the	e sequence								
	ADD BNE	A,B C	; add : Bra equ	A to B inch if the resu ial to 0	ılt is not					
	will bra	anch to C if A	+ в≠ 0							

BEQ

branch if equ	ual (to	zero)	001400 Plus offset						
0 0 0	0 0	0 1 1 	7	OFFSET	<u> </u>				
Operation:	PC 🚽	₽C + (2 x	offset) if	Z = 1					
Condition Codes:	Unaff	ected							
Description:	Tests an exa ation, in the that t	the state of th ample, it is us to test that n source follow he result of th	ne Z-bit and ed to test o o bits set in ing a BIT o ne previous	nd causes a branch if Z is set. As it equality following a CMP oper- t in the destination were also set operation, and generally, to test us operation was zero.					
Example:	CMP BEQ	A,B C		; compare ; branch if	A and B they are	equal			
	will br and t	anch to C if A he sequence	= B	(A - B = 0)					
	ADD BEQ	A,B C		; add A to ; branch if	B the resu	lt = 0			
	will bi	ranch to C if a	A + B =	0.					

BPL



BMI

	branc	:h if	miı	nus							1004	400	Plus	offset	
	1,	۰,	0	0	0	0	0	1		1	OFFSET	1			
	15							8	7					0	
0.000	ation.			P		PC	+ (2 v c	ffcat	∙\ if	N = 1				
oper	auvn.						, (2 ~ (/11301	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	N -1				
Cone	dition	Cod	es:	Un	affe	cted									
-															

Description: Tests the state of the N-bit and causes a branch if N is set. It is used to test the sign (most significant bit) of the result of the previous operation), branching if negative.

BVC



BVS



Description: Tests the state of V bit (overflow) and causes a branch if the V bit is set. BVS is used to detect arithmetic overflow in the previous operation.

BCC

branch if	carry is clear	103000 Plus offset						
1 0	0,0,0,1,1,0	OFFSET						
15	8	7 0						
Operation:	PC ≼ PC + (2 x)	offset) if C = 0						
Description:	Tests the state of the BCC is the compler	e C-bit and causes a branch if C is clear nentary operation to BCS						



Description: Tests the state of the C-bit and causes a branch if C is set. It is used to test for a carry in the result of a previous operation.

Signed Conditional Branches

Particular combinations of the condition code bits are tested with the signed conditional branches. These instructions are used to test the results of instructions in which the operands were considered as signed (two's complement) values.

Note that the sense of signed comparisons differs from that of unsigned comparisons in that in signed 16-bit, two's complement arithmetic the sequence of values is as follows:

largest	077777
	077776
positive	•
	•
	000001
	000000
	177777
	177776
negative	•
	• • • • • • • • • • • • • • • • • • • •
	100001
smallest	100000

whereas in unsigned 16-bit arithmetic the sequence is considered to be

highest	177777
	•
	•
lowest	000002 000001 000000

BGE

branch (to z	if gr ero)	eater th	an o	r equ	Jai		002000) Plus offset
0 0	0	0 0	1	°	0		OFFSET	
15					8	7		0

Operation:	PC < PC	+ (2 x offse	t) if N v V = 0)
------------	---------	--------------	-----------------	---

Description: Causes a branch if N and V are either both clear or both set. BGE is the complementary operation to BLT. Thus BGE will always cause a branch when it follows an operation that caused addition of two positive numbers. BGE will also cause a branch on a zero result.

BLT

branch if less than (zero)

002400 Plus offset

0	0	0	0	0	1	0	1		OFFSET	
15							8	7		0

Operation: $PC \leftarrow PC + (2 \text{ x offset}) \text{ if } N \leftarrow V = 1$

Description: Causes a branch if the "Exclusive Or" of the N and V bits are 1. Thus BLT will always branch following an operation that added two negative numbers, even if overflow occurred. In particular, BLT will always cause a branch if it follows a CMP instruction operating on a negative source and a positive destination (even if overflow occurred). Further, BLT will never cause a branch when it follows a CMP instruction operating on a positive source and negative destination. BLT will not cause a branch if the result of the previous operation was zero (without overflow).

BGT

branch	if greate	r than (zero)	003000 Plus offset					
0 0	0 0	0,1	, ¹ 1 ⁰	OFFSET					
15			8	7	0				
Operation:	F	PC < PC	+ (2 x	offset) if Z v(N ¥ V) =	= 0				
Description:	O a	peration branch o	of BGT is on a zero	similar to BGE, except result	BGT will not cause				

4-49

BLE



Operation: $PC \neq PC + (2 \text{ x offset}) \text{ if } Z \text{ v}(N \neq V) = 1$

Description: Operation is similar to BLT but in addition will cause a branch if the result of the previous operation was zero.

Unsigned Conditional Branches The Unsigned Conditional Branches provide a means for testing the result of comparison operations in which the operands are considered as unsigned values.

BHI

branch i	f higher	101000 Plus offset
1 0	0,0,0,0,1,0	OFFSET
15	8	7 0
Operation:	PC ≼ PC + (2 x	offset) if $C = 0$ and $Z = 0$

Description: Causes a branch if the previous operation caused neither a carry nor a zero result. This will happen in comparison (CMP) operations as long as the source has a higher unsigned value than the destination.

BLOS

101400 Plus offset branch if lower or same 1 0 0 0 0 0 1 1 OFFSET 15 8 7 0 **Operation:** $PC \leftarrow PC + (2 \times offset) \text{ if } C \vee Z = 1$

Description: Causes a branch if the previous operation caused either a carry or a zero result. BLOS is the complementary operation to BHI. The branch will occur in comparison operations as long as the source is equal to, or has a lower unsigned value than the destination.

BHIS



BLO



JMP

jump 0001DD 0 0 0 d 0 0 0 0 0 0 1 d d d d d 15 6 5 **Operation:** PC_◄(dst) **Condition Codes:** not affected **Description:** JMP provides more flexible program branching than provided with the branch instructions. Control may be transferred to any location in memory (no range limitation) and can be accomplished with the full flexibility of the addressing modes, with the exception of register mode O. Execution of a jump with mode O will cause an "illegal instruction" condition. (Program control cannot be transferred to a register.) Register deferred mode is legal and will cause program control to be transferred to the address held in the specified register. Note that instructions are word data and must therefore be fetched from an even-numbered address. A 'boundary error"trap condition will result when the processor attempts to fetch an instruction from an odd address.

Deferred index mode JMP instructions permit transfer of control to the address contained in a selectable element of a table of dispatch vectors.

Subroutine Instructions

The subroutine call in the PDP-11 provides for automatic nesting of subroutines, reentrancy, and multiple entry points. Subroutines may call other subroutines (or indeed themselves) to any level of nesting without making special provision for storage or return addresses at each level of subroutine call. The subroutine calling mechanism does not modify any fixed location in memory, thus providing for reentrancy. This allows one copy of a subroutine to be shared among several interrupting processes. For more detailed description of subroutine programming see Chapter 5.

jump to subroutine

004RDD

	r	 				r	r								
	° ' °	 <u> </u>	1	0	0	r	r	r	٩	đ	d	٩	d	ه.	
	15				9	8		6	5					0	
Оре	ration:	(tn ¥(np) SP)-	∉(dst ∢re g) (tmp (p	is ai ush i	n int reg c	erna conte	l pro ents	onto	sor r o pro	egist cess	er) or sta	ack)
		reg≼PC (PC helds location following JSR; this address now put in reg)													
		PC	ia (t	mp)	(P	C no	ow p	oint	s to	sub	rout	tine	dest	tinati	on)
Desc	ription:	In c ister on to a The any tion Fui on ter int car pro	exector (to the to the any ere i of the any ere i of the the the the the trupt errupt errupt errupt errupt errupt the the the the the the the the the th	ution he fregis dept s no rticu n eac r, sir proc ed, t pt se en be s (ca	h of LINi oces ster. h ma lar s h ro hce a sesso he s ervic e res illed	the J KAGI sor s Thu: ay all d eit ubro utine all lir or sta ame rou ume nest	ISR, 1 E PC tack s sub be c her t butine to s nkage ack e subr utine d wh ting)	the o DINTI and corout callecto o pla e will save es an execut outin . Executor can	Id co ER'') new tines d with an th l be and re sa tion ne re scution ther proc	inter are link nes n the e ma calle resto ved of a ente on o requ	nts o aut age i ted sarin d or ore t sub red i f the uests to a	of the coma infor withine lin um of to in the lin reer prout and of a are any lo	e spe tical mati n su hkag deptl ncluc nkag htrar ine r ine r ine r satis evel.	cified ly pu- lobrou- lobrou- e regi n at w le ins ge poi nt ma buted b subrou- sfied.	reg- shed aced tines ster. hich truc- nter. nner be in- by an utine This
		A s the add or de de dre	subre arg dres by i r). (reg esse	outir gume sing ndex Thes) + = s rat	ne ca ents , (reg ed a se a and her	lled follo g) + , ddre ddre @Xi than	with wing (if a ssing ssing (reg) the	a JS ; the rgun g, X(g m if tl opei	R reg call nent: reg), iodes he p rands	g,dst with s are (if a s m aran s the	inst acce acce ay ay neter emse	truct her esse ssed also rs ar elves	ion c auto d sec in ra be re op	an ao increi quent andor defe erano	cess ment ially) n or- rred, d ad-

JSR PC, dst is a special case of the PDP-11 subroutine call suitable for subroutine calls that transmit parameters through the general registers. The SP and the PC are the only registers that may be modified by this call.

Another special case of the JSR instruction is JSR PC, @(SP) + which exchanges the top element of the processor stack and the contents of the program counter. Use of this instruction allows two routines to swap program control and resume operation when recalled where they left off. Such routines are called "co-routines."

Return from a subroutine is done by the RTS instruction. RTS reg loads the contents of reg into the PC and pops the top element of the processor stack into the specified register.



4.59

RTS

return from subroutine

00020R



Operation: PC∢reg reg∢ (SP) ♣

Description: Loads contents of reg into PC and pops the top element of the processor stack into the specified register. Return from a non-reentrant subroutine is typically made through the same register that was used in its call. Thus, a subroutine called with a JSR PC, dst exits with a RTS PC and a subroutine called with a JSR R5, dst, may pick up parameters with addressing modes (R5) +, X(R5), or @X(R5) and finally exits, with an RTS R5



MARK

mark	00 64 NN
0 0 0 15	1 1 0 1 0 0 n n n n n n n 8 7 6 5 0
Operation:	SP≼SP + 2xnn nn = number of parameters ℃ ≪R5 R5≼(SP) ▲
Condition Codes:	unaffected
Description:	Jsed as part of the standard PDP-11 subroutine return con vention. MARK facilitates the stack clean up procedures in volved in subroutine exit. Assembler format is: MARK N
Example:	MOV R5,-(SP) ;place old R5 on stack MOV P1,-(SP) ;place N parameters MOV P2,-(SP) ;on the stack to be ;used there by the ;subroutine
	MOV PN,-(SP)
	MOV #MARKN,-(SP) ;places the instruction :MARK N on the stack
	MOV SP ,R5 ;set up address at Mark N in struction
	JSR PC,SUB ;jump to subroutine
	At this point the stack is as follows:

OLD R5 P1 PN MARK N OLD PC And the program is at the address SUB which is the beginning of the subroutine. SUB: ;execution of the subroutine itself

RTS R5 ;the return begins: this causes

the contents of R5 to be placed in the PC which then results in the execution of the instruction MARK N. The contents of old PC are placed in R5

MARK N causes: (1) the stack pointer to be adjusted to point to the old R5 value; (2) the value now in R5 (the old PC) to be placed in the PC; and (3) contents of the the old R5 to be popped into R5 thus completing the return from subroutine.
subtract one and branch (if $\neq 0$)
 077R00 Plus offset

 0
 1
 1
 1
 r
 r
 r

 0
 1
 1
 1
 r
 r
 r
 OFFSET

6 5

Operation: $R \neq R - 1$ if this result $\neq 0$ then $PC \neq PC - (2 \times offset)$

a

Condition Codes: unaffected

Description: The register is decremented. If it is not equal to 0, twice the offset is subtracted from the PC (now pointing to the following word). The offset is interpreted as a sixbit positive number. This instruction provides a fast, efficient method of loop control. Assembler syntax is:

SOB R,A

Where A is the address to which transfer is to be made if the decremented R is not equal to 0. Note that the SOB instruction can not be used to transfer control in the forward direction.

Traps

Trap instructions provide for calls to emulators, I/O monitors, debugging packages, and user-defined interpreters. A trap is effectively an interrupt generated by software. When a trap occurs the contents of the current Program Counter (PC) and Program Status Word (PS) are pushed onto the processor stack and replaced by the contents of a two-word trap vector containing a new PC and new PS. The return sequence from a trap involves executing an RTI or RTT instruction which restores the old PC and old PS by popping them from the stack. Trap vectors are located at permanently assigned fixed addresses.

EMT

emulator tra	р		104000—104377					
1 0 0 15	0 1 0 0	8 7]				
Operation:	¥ (SP) ← PS ¥ (SP) ← PC PC ← (30) PS ← (32)							
Condition Codes:	N: loaded from Z: loaded from V: loaded from C: loaded from	n trap vector i trap vector i trap vector i trap vector						
Description:	All operation of tions and may ing routine (e.g for EMT is at a at address 30; from the word	odes from 104000 to be used to transmit i g., function to be pe ddress 30. The new f the new central proc at address 32.	104377 are EMT in nformation to the en formed). The trap PC is taken from the essor status (PS) is	nstruc- mulat- vector e word taken				
	Caution: EMT i is therefore no	s used frequently by t recommended for	DEC system softwa general use.	re and				
Before:	PS	PS 1	Stac	k1				
	R7, PC	PC 1	DATA	1				
	R6, SP	n						
After:	PS	(32)]				
	PC	(30)	DATA	1				
	SD.		PS 1					
	JF							

TRAP



BPT

breakpoint trap											
0 0 0	0 0 0 0	00	° 1 °	0_0	۰ ۱	1	1				
Operation:	♥ (SP) ← PS ♥ (SP) ← PC PC ← (14) PS ← (16)										
Condition Codes:	N: loaded from trap vector Z: loaded from trap vector V: loaded from trap vector C: loaded from trap vector										
Description:	Performs a tra	sequenc	e with a	trap ve	ctor a	ddre	ss of				

Description: Performs a trap sequence with a trap vector address of 14. Used to call debugging aids. The user is cautioned against employing code 000003 in programs run under these debugging aids.

(no information is transmitted in the low byte.)

ΙΟΤ

input/output trap										000004		
0 0 0	° 1° .	0_0	۰ ۱	0	0	0	0	0	1	0	0	
Operation:	♥(SP)- ♥(SP)- ₽C- ₽S-	<ps <pc ∉(20) ∉(22)</pc </ps 										
Condition Codes:	N:loaded from trap vector Z:loaded from trap vector V:loaded from trap vector C:loaded from trap vector											
Description:	Performs a trap sequence with a trap vector address of 20. Used to call the I/O Executive routine IOX in the paper tape software system, and for error reporting in the Disk Oper- ating System. (no information is transmitted in the low byte)											

	retu	eturn from interrupt												000002			
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	
	15									0							
Oper	atior	:		PC PS	(S ∢(S	P\▲ P)▲											
Condition Codes:			N: Z: V: C:	load load load load	ded f led f led f led f	from rom rom rom	proc proc proc proc	cesso cesso cesso cesso	orst orsta orsta orsta	ack ack ack ack ack							
Description:				Used to exit from an interrupt or TRAP service routine. The PC and PS are restored (popped) from the processor stack.													

RTT

return from interrupt										000006						6	
	0		0	0		0	0	0	0	0	0	0	0	1	1	0]
Operation: PC _◄ (SP) ▲ PS ◄(SP) ▲									·								
Condition Codes:				N: loaded from processor stack Z: loaded from processor stack V: loaded from processor stack C: loaded from processor stack													
Desc	riptic	This is the same as the RTI instruction except that it inhibits a trace trap, while RTI permits a trace trap. If a trace trap is pending, the first instruction after the RTT will be executed prior to the next "T"trap. In the case of the RTI instruction the "T" trap will occur immediately after the RTI.															

Reserved Instruction Traps - These are caused by attempts to execute instruction codes reserved for future processor expansion (reserved instructions) or instructions with illegal addressing modes (illegal instructions). Order codes not corresponding to any of the instructions described are considered to be reserved instructions. JMP and JSR with register mode destinations are illegal instructions. Reserved and illegal instruction traps occur as described under EMT, but trap through vectors at addresses 10 and 4 respectively.

Stack Overflow Trap

Bus Error Traps - Bus Error Traps are:

1. Boundary Errors - attempts to reference instructions or word operands at odd addresses.

2. Time-Out Errors - attempts to reference addresses on the bus that made no response within $15\mu s$ in the PDP-11/40. In general, these are caused by attempts to reference non-existent memory, and attempts to reference non-existent peripheral devices.

Bus error traps cause processor traps through the trap vector address 4.

Trace Trap - Trace Trap enables bit 4 of the PS and causes processor traps at the end of instruction executions. The instruction that is executed after the instruction that set the T-bit will proceed to completion and then cause a processor trap through the trap vector at address 14. Note that the trace trap is a system debugging aid and is transparent to the general programmer.

The following are special cases and are detailed in subsequent paragraphs.

- 1. The traced instruction cleared the T-bit.
- 2. The traced instruction set the T-bit.
- 3. The traced instruction caused an instruction trap.
- 4. The traced instruction caused a bus error trap.
- 5. The traced instruction caused a stack overflow trap.

6. The process was interrupted between the time the T-bit was set and the fetching of the instruction that was to be traced.

- 7. The traced instruction was a WAIT.
- 8. The traced instruction was a HALT.
- 9. The traced instruction was a Return from Trap

Note: The traced instruction is the instruction after the one that sets the T-bit.

An instruction that cleared the T-bit - Upon fetching the traced instruction an internal flag, the trace flag, was set. The trap will still occur at the end of execution of this instruction. The stacked status word, however, will have a clear T-bit.

An instruction that set the T-bit - Since the T-bit was already set, setting it again has no effect. The trap will occur.

An instruction that caused an Instruction Trap - The instruction trap is sprung and the entire routine for the service trap is executed. If the service routine exists with an RTI or in any other way restores the stacked status word, the T-bit is set again, the instruction following the traced instruction is executed and, unless it is one of the special cases noted above, a trace trap occurs.

An instruction that caused a Bus Error Trap - This is treated as an Instruction Trap. The only difference is that the error service is not as likely to exit with an RTI, so that the trace trap may not occur.

An instruction that caused a stack overflow - The instruction completes execution as usual - the Stack Overflow does not cause a trap. The Trace Trap Vector is loaded into the PC and PS, and the old PC and PS are pushed onto the stack. Stack Overflow occurs again, and this time the trap is made.

An interrupt between setting of the T-bit and fetch of the traced instruction - The entire interrupt service routine is executed and then the T-bit is set again by the exiting RTI. The traced instruction is executed (if there have been no other interrupts) and, unless it is a special case noted above, causes a trace trap.

Note that interrupts may be acknowledged immediately after the loading of the new PC and PS at the trap vector location. To lock out all interrupts, the PS at the trap vector should raise the processor priority to level 7.

A WAIT - The trap occurs immediately.

A HALT - The processor halts. When the continue key on the console is pressed, the instruction following the HALT is fetched and executed. Unless it is one of the exceptions noted above, the trap occurs immediately following execution.

A Return from Trap - The return from trap instruction either clears or sets the T bit. It inhibits the trace trap. If the T-bit was set and RTT is the traced instruction the trap is delayed until completion of the next instruction.

Power Failure Trap - is a standard PDP-11 feature. Trap occurs whenever the AC power drops below 95 volts or outside 47 to 63 Hertz. Two milliseconds are then allowed for power down processing. Trap vector for power failure is at locations 24 and 26.

Trap priorities - in case multiple processor trap conditions occur simultaneously the following order of priorities is observed (from high to low):

Odd Address Fatal Stack Violation Memory Management Violation Timeout Trap Instructions Trace Trap Warning Stack Violation Power Failure

The details on the trace trap process have been described in the trace trap operational description which includes cases in which an instruction being traced causes a bus error, instruction trap, or a stack overflow trap. If a bus error is caused by the trap process handling instruction traps, trace traps, stack overflow traps, or a previous bus error, the processor is halted.

If a stack overflow is caused by the trap process in handling bus errors, instruction traps, or trace traps, the process is completed and then the stack overflow trap is sprung.

4.7 MISCELLANEOUS

HALT



Condition Codes: not affected

Description: Causes the processor operation to cease. The console is given control of the bus. The console data lights display the contents of R0; the console address lights display the address after the halt instruction. Transfers on the UNIBUS are terminated immediately. The PC points to the next instruction to be executed. Pressing the continue key on the console causes processor operation to resume. No INIT signal is given.

Note: A halt issued in User Mode will generate a trap.

WAIT



Condition Codes: not affected

Description: Provides a way for the processor to relinquish use of the bus while it waits for an external interrupt. Having been given a WAIT command, the processor will not compete for bus use by fetching instructions or operands from memory. This permits higher transfer rates between a device and memory, since no processor-induced latencies will be encountered by bus requests from the device. In WAIT, as in all instructions, the PC points to the next instruction following the WAIT operation. Thus when an interrupt causes the PC and PS to be pushed onto the processor stack, the address of the next instruction following the WAIT is saved. The exit from the interrupt routine (i.e. execution of an RTI instruction) will cause resumption of the interrupted process at the instruction following the WAIT.

RESET



Condition Codes: not affected

Description: Sends INIT on the UNIBUS for 10 ms. All devices on the UNI-BUS are reset to their state at power up.

(Memory Management option) MFPI

move from previous instruction space

0065SS

0	0	0	0	11	1	0	11	0	1	s	s	s	l s	s	s
15									6	5					0

Operation:	(temp)
Condition Codes:	N: set if the source <0; otherwise cleared Z: set if the source =0; otherwise cleared V: cleared C: unaffected

Description: This instruction is provided in order to allow interaddress space communication when the PDP·11/40 is using the Memory Management unit. The address of the source operand is determined in the current address space. That is, the address is determined using the SP and memory segments determined by PS (bits 15, 14). The address itself is then used in the previous mode (as determined by PS (bits 13, 12) to get the source operand). This operand is then pushed on to the current R6 stack.

MTPI (Memory Management option)



Description: The address of the destination operand is determined in the current address space. MTPI then pops a word off the current stack and stores that word in the destination address in the previous mode's (bits 13, 12 of PS).

Condition Code Operators

CLN SEN CLZ SEZ CLV SEV CLC SEC CCC SCC

condition code operators

0002XX

0	۱°	0	0	, °	0	0	0	1	0	1	0/1	N	Z	v	с
15										5	4	3	2	1	0

Description: Set and clear condition code bits. Selectable combinations of these bits may be cleared or set together. Condition code bits corresponding to bits in the condition code operator (Bits 0-3) are modified according to the sense of bit 4, the set/clear bit of the operator. i.e. set the bit specified by bit 0, 1, 2 or 3, if bit 4 is a 1. Clear corresponding bits if bit 4 = 0.

Mnem Operat	onic tion	OP Code
CLC	Clear C	000241
CLV	Clear V	000242
CLZ	Clear Z	000244
CLN	Clear N	000250
SEC	Set C	000261
SEV	Set V	000262
SEZ	Set Z	000264
SEN	Set N	000270
SCC	Set all CC's	000277
ccc	Clear all CC's	000257
	Clear V and C	000243
NOP	No Operation	000240
Combi	inations of the above set	t or clear operation

Combinations of the above set or clear operations may be ORed together to form combined instructions.

CHAPTER 5

PROGRAMMING TECHNIQUES

In order to produce programs which fully utilize the power and flexibility of the PDP-11, the reader should become familiar with the various programming techniques which are part of the basic design philosophy of the PDP-11. Although it is possible to program the PDP-11 along traditional lines such as "accumulator orientation" this approach does not fully exploit the architecture and instruction set of the PDP-11.

5.1 THE STACK

A "stack", as used on the PDP-11, is an area of memory set aside by the programmer for temporary storage or subroutine/interrupt service linkage. The instructions which facilitate "stack" handling are useful features not normally found in low-cost computers. They allow a program to dynamically establish, modify, or delete a stack and items on it. The stack uses the "last-in, first-out" concept, that is, various items may be added to a stack in sequential order and retrieved or deleted from the stack in reverse order. On the PDP-11, a stack starts at the highest location reserved for it and expands linearly downward to the lowest address as items are added to the stack.



Figure 5-1: Stack Addresses

The programmer does not need to keep track of the actual locations his data is being stacked into. This is done automatically through a "stack pointer." To keep track of the last item added to the stack (or "where we are" in the stack) a General Register always contains the memory address where the last item is stored in the stack. In the PDP-11 any register except Register 7 (the Program Counter-PC) may be used as a "stack pointer" under program control; however, instructions associated with subroutine linkage and interrupt service automatically use Register 6 (R6) as a hardware "Stack Pointer." For this reason R6 is frequently referred to as the system "SP."

Stacks in the PDP-11 may be maintained in either full word or byte units. This is true for a stack pointed to by any register except R6, which must be organized in full word units only.



Figure 5-2: Word and Byte Stacks

Items are added to a stack using the autodecrement addressing mode with the appropriate pointer register. (See Chapter 3 for description of the autoincrement/decrement modes).

This operation is accomplished as follows;

```
MOV Source,-(SP) ;MOV Source Word onto the stack
```

or

MOVB Source,-(SP) ;MOVB Source Byte onto the stack

This is called a "push" because data is "pushed onto the stack."

To remove an item from stack the autoincrement addressing mode with the appropriate SP is employed. This is accomplished in the following manner:

MOV (SP) + .Destination ;MOV Destination Word off the stack

or

MOVB (SP) + ,Destination ;I

;MOVB Destination Byte off the stack

Removing an item from a stack is called a "pop" for "popping from the stack." After an item has been "popped," its stack location is considered free and available for other use. The stack pointer points to the last-used location implying that the next (lower) location is free. Thus a stack may represent a pool of shareable temporary storage locations.



Figure 5-3: Illustration of Push and Pop Operations

As an example of stack usage consider this situation: a subroutine (SUBR) wants to use registers 1 and 2, but these registers must be returned to the calling program with their contents unchanged. The subroutine could be written as follows:

Address	Octal Code	Assembler Syntax
076322 076324	010167 SUBR: 000074	MOV R1,TEMP1 ;save R1 *
076326	010267	MOV R2, TEMP2 ; save R2
076330	000072	*
•	•	•
•	•	
076410	016701	MOV TEMP1, R1 ;Restore R1
076412	000006	*
076414	016702	MOV TEMP2, R2 ;Restore R2
076416	000002	*
076420	000207	RTSPC
076422	000000	TEMP1: 0
076424	000000	TEMP2: 0

index Constants

Figure 5-4: Register Saving Without the Stack

OR: Using the Stack

Address	Octal Code	Assembler Syntax
010020 010022	010143 SUBR: 010243	MOV R1, -(R3) ;push R1 MOV R2, -(R3) ;push R2
	•	
•		
010130 010132 010134	012301 012302 000207	MOV (R3) + , R2 ;pop R2 MOV (R3) + , R1 ;pop R1 RTS PC

Note: In this case R3 was used as a Stack Pointer

Figure 5-5: Register Saving using the Stack

The second routine uses four less words of instruction code and two words of temporary "stack" storage. Another routine could use the same stack space at some later point. Thus, the ability to share temporary storage in the form of a stack is a very economical way to save on memory usage.

As a further example of stack usage, consider the task of managing an input buffer from a terminal. As characters come in, the terminal user may wish to delete characters from his line; this is accomplished very easily by maintaining a byte stack containing the input characters. Whenever a backspace is received a character is "popped" off the stack and eliminated from consideration. In this example, a programmer has the choice of "popping" characters to be eliminated by using either the MOVB (MOVE BYTE) or INC (INCREMENT) instructions.



Figure 5-6: Byte Stack used as a Character Buffer

NOTE that in this case using the increment instruction (INC) is preferable to MOVB since it would accomplish the task of eliminating the unwanted character from the stack by readjusting the stack pointer without the need for a destination location. Also, the stack pointer (SP) used in this example cannot be the system stack pointer (R6) because R6 may only point to word (even) locations.

5.2 SUBROUTINE LINKAGE

5.2.1 Subroutine Calls

Subroutines provide a facility for maintaining a single copy of a given routine which can be used in a repetitive manner by other programs located anywhere else in memory. In order to provide this facility, generalized linkage methods must be established for the purpose of control transfer and information exchange between subroutines and calling programs. The PDP-11 instruction set contains several useful instructions for this purpose.

PDP-11 subroutines are called by using the JSR instruction which has the following format.

a general register (R) for linkage ————— JSR R,SUBR an entry location (SUBR) for the subroutine — When a JSR is executed, the contents of the linkage register are saved on the system R6 stack as if a MOV reg,–(SP) had been performed. Then the same register is loaded with the memory address following the JSR instruction (the contents of the current PC) and a jump is made to the entry location specified.

Address	Assembler Syntax	Octal Code
001000 001002	JSRR5.SUBR index constant for SUBR	004567 000064
+		
001064	SUBR: MOV A.B	Oinnmm

Figure 5-7: JSR using R5



Figure 5-8: JSR

Note that the instruction JSR R6,SUBR is not normally considered to be a meaningful combination.

5.2.2 Argument Transmission

The memory location pointed to by the linkage register of the JSR instruction may contain arguments or addressses of arguments. These arguments may be accessed from the subroutine in several ways. Using Register 5 as the linkage register, the first argument could be obtained by using the addressing modes indicated by (R5), (R5) +, X(R5) for actual data, or @(R5) +, etc. for the address of data. If the autoincrement mode is used, the linkage register is automatically up dated to point to the next argument.

Figures 5-9 and 5-10 illustrate two possible methods of argument transmission.

Address Instructions and Data

010400 010402		JSR R5,SUBR Index constant for SUBR	SUBROUTINE CALL
010404 010406		arg #1 arg #2	ARGUMENTS
•		,	
•			
•			
020306	SUBR:	MOV (R5) + ,R1	;get arg #1
020310		MOV (R5) + ,R2	;get arg #2 Retrieve Arguments from SUB

Figure 5-9; Argument Transmission Register Autoincrement Mode

Address instructions and Data	Address	Instructions	and Data
-------------------------------	---------	--------------	----------

010400	JSR R5,S	UBR	
010402	index cor	stant for SUBR	SUBROUTINE CALL
010404	077722		Address of Arg #1
010406	077724		Address of Arg. #2
010410	077726		Address of Arg. #3
			•
•	•		
•	•		
077722	Arg #1		
077724	arg #2		arguments
077726	arg #3		0
•			
•	•		
020306	SORK:	MOV @(R5) + , H	<1 ;get arg #1
020301		MUV @(R5) + ,F	R2 ;get arg #2

Figure 5-10: Argument Transmission-Register Autoincrement Deferred Mode

Another method of transmitting arguments is to transmit only the address of the first item by placing this address in a general purpose register. It is not necessary to have the actual argument list in the same general area as the subroutine call. Thus a subroutine can be called to work on data located anywhere in memory. In fact, in many cases, the operations performed by the subroutine can be applied directly to the data located on or pointed to by a stack without the need to ever actually move this data into the subroutine area.

Calling Program:	MOV JSR	POINTER, R1 PC,SUBR	
SUBROUTINE	ADD	(R1) + ,(R1) etc. or	;Add item #1 to item #2, place result in item #2, R1 points to item #2 now
	ADD	(R1),2(R1)	;Same effect as above except that R1 still points to item #1 etc.
		ITEM # 1 ITEM # 2	•R1

Figure 5-11: Transmitting Stacks as Arguments

Because the PDP-11 hardware already uses general purpose register R6 to point to a stack for saving and restoring PC and PS (processor status word) information, it is quite convenient to use this same stack to save and restore intermediate results and to transmit arguments to and from subroutines. Using R6 in this manner permits extreme flexibility in nesting subroutines and interrupt service routines.

Since arguments may be obtained from the stack by using some form of register indexed addressing, it is sometimes useful to save a temporary copy of R6 in some other register which has already been saved at the beginning of a subroutine. In the previous example R5 may be used to index the arguments while R6 is free to be incremented and decremented in the course of being used as a stack pointer. If R6 had been used directly as the base for indexing and not "copied", it might be difficult to keep track of the position in the argument list since the base of the stack would change with every autoincrement/decrement which occurs.



Figure 5-12: Shifting Indexed Base

However, if the contents of R6 (SP) are saved in R5 before any arguments are pushed onto the stack, the position relative to R5 would remain constant.



Figure 5-13: Constant Index Base Using "R6 Copy"

5.2.3 Subroutine Return

In order to provide for a return from a subroutine to the calling program an RTS instruction is executed by the subroutine. This instruction should specify the same register as the JSR used in the subroutine call. When executed, it causes the register specified to be moved to the PC and the top of the stack to be then placed in the register specified. Note that if an RTS PC is executed, it has the effect of returning to the address specified on the top of the stack.

Note that the JSR and the JMP Instructions differ in that a linkage register is always used with a JSR; there is no linkage register with a JMP and no way to return to the calling program.

When a subroutine finishes, it is necessary to "clean-up" the stack by eliminating or skipping over the subroutine arguments. One way this can be done is by insisting that the subroutine keep the number of arguments as its first stack item. Returns from subroutines would then involve calculating the amount by which to reset the stack pointer, resetting the stack pointer, then restoring the original contents of the register which was used as the copy of the stack pointer. The PDP-11/40, however, has a much faster and simpler method of performing these tasks. The MARK instruction which is stored on a stack in place of "number of argument" information may be used to automatically perform these "clean-up" chores.

5.2.4 PDP-11 Subroutine Advantages

There are several advantages to the PDP-11 subroutine calling procedure.

- a. arguments can be quickly passed between the calling program and the subroutine.
- b. if the user has no arguments or the arguments are in a general register or on the stack the JSR PC,DST mode can be used so that none of the general purpose registers are taken up for linkage.
- c. many JSR's can be executed without the need to provide any saving procedure for the linkage information since all linkage information is automatically pushed onto the stack in sequential order. Returns can simply be made by automatically popping this information from the stack in the opposite order of the JSR's.

Such linkage address bookkeeping is called automatic "nesting" of subroutine calls. This feature enables the programmer to construct fast, efficient linkages in a simple, flexible manner. It even permits a routine to call itself in those cases where this is meaningful. Other ramifications will appear after we examine the PDP-11 interrrupt procedures.

5.3 INTERRUPTS

5.3.1 General Principles

Interrupts are in many respects very similar to subroutine calls. However, they are forced, rather than controlled, transfers of program execution occurring because of some external and program-independent event (such as a stroke on the teleprinter keyboard). Like subroutines, interrupts have linkage information such that a return to the interrupted program can be made. More information is actually necessary for an interrupt transfer than a subroutine transfer because of the random nature of interrupts. The complete machine state of the program immediately prior to the occurrence of the interrupt must be preserved in order to return to the program without any noticeable effects. (i.e. was the previous operation zero or negative, etc.) This information is stored in the Processor Status Word (PS). Upon interrupt, the contents of the Program Counter (PC) (address of next instruction) and the PS are automatically pushed onto the R6 system stack. The effect is the same as if:

MOV PS,-(SP)	; Push PS
MOV R7,-(SP)	; Push PC

had been executed.

The new contents of the PC and PS are loaded from two preassigned consecutive memory locations which are called an "interrupt vector". The actual locations are chosen by the device interface designer and are located in low memory addresses of Kernel virtual space (see interrupt vector list, Appendix B). The first word contains the interrupt service routine address (the address of the new program sequence) and the second word contains the new PS which will determine the machine status including the operational mode and register set to be used by the interrupt service routine. The contents of the interrupt service vector are set under program control.

After the interrupt service routine has been completed, an RTI (return from interrupt) is performed. The two top words of the stack are automatically "popped" and placed in the PC and PS respectively, thus resuming the interrupted program.

5.3.2 Nesting

Interrupts can be nested in much the same manner that subroutines are nested. In fact, it is possible to nest any arbitrary mixture of subroutines and interrupts without any confusion. By using the RTI and RTS instructions, respectively, the proper returns are automatic.

1. Process 0 is running; SP is pointing to location P0.



 Interrupt stops process 0 with PC = PC0, and status = PS0;starts process 1.



3. Process 1 uses stack for temporary storage (TE0, TE1).

P0	
	PSO
	PCO
	TEO
SP-+	TEI
0	

 Process 1 interrupted with PC = PC1 and status = PS1; process 2 is started

PO	
	PSO
	PC 0
	TEO
	TE 1
	PS 1
SP 🛹	PC 1
0	

 Process 2 is running and does a JSR R7,A to Subroutine A with PC = PC2.

PO	
, ,	PSO
	PCO
	TEO
	TE 1
	PS 1
	PC1
SP 🛶	PC2
0	

6. Subroutine A is running and uses stack for temporary storage.

	the second se
PO	
	PSO
	PCO
	TEO
	TEI
	PS 1
	PC1
	PC2
	TA1
SP 🛶	TA2
0	

7. Subroutine A releases the temporary storage holding TA1 and TA2.

	the second s
PO	
	PSO
	PCO
	TEO
	TE1
	PS1
	PC1
SP 🛶	PC2
0	

8. Subroutine A returns control to process 2 with an RTS R7,PC is reset to PC2.

	PSO
	PCO
	TEO
	TEI
	PS1
5P —	PC1
0	

PS0 PC0

TEO

TE 1

PO

РΟ

SP---

o

- Process 2 completes with an RTI instruction (dismisses interrupt) PC is reset to PC(1) and status is reset to PS1; process 1 resumes.
- 10. Process 1 releases the temporary storage holding TE0 and TE1.



11. Process 1 completes its operation with an RTI PC is reset to PC0 and status is reset to PS0.

Figure 5-14: Nested Interrupt Service Routines and Subroutines

Note that the area of interrupt service programming is intimately involved with the concept of CPU and device priority levels.



5.4 REENTRANCY

Further advantages of stack organization become apparent in complex situations which can arise in program systems that are engaged in the concurrent handling of several tasks. Such multi-task program environments may range from relatively simple single-user applications which must manage an intermix of 1/O interrupt service and background computation to large complex multi-programming systems which manage a very intricate mixture of executive and multi-user programming situations. In all these applications there is a need for flexibility and time/memory economy. The use of the stack provides this economy and flexibility by providing a method for allowing many tasks to use a single copy of the same routine and a simple, unambiguous method for keeping track of complex program linkages.

The ability to share a single copy of a given program among users or tasks is called reentrancy. Reentrant program routines differ from ordinary subroutines in that it is unnecessary for reentrant routines to finish processing a given task before they can be used by another task. Multiple tasks can be in various stages of completion in the same routine at any time. Thus the following situation may occur:



Programs 1, 2, and 3 can share Subroutine A.

A separate copy of Subroutine A must be provided for each program.

Figure 5-15: Reentrant Routines

The chief programming distinction between a non-shareable routine and a reentrant routine is that the reentrant routine is composed solely of "pure code", i.e. it contains only instructions and constants. Thus, a section of program code is reentrant (shareable) if and only if it is "non self-modifying", that is it contains no information within it that is subject to modification.

Using reentrant routines, control of a given routine may be shared as illustrated in Figure 5-16.



Figure 5-16: Reentrant Routine Sharing

- 1. Task A has requested processing by Reentrant Routine Q.
- 2. Task A temporarily relinquishes control (is interrupted) of Reentrant Routine Q before it finishes processing.
- 3. Task B starts processing in the same copy of Reentrant Routine Q.
- 4. Task B relinquishes control of Reentrant Routine Q at some point in its processing.
- 5. Task A regains control of Reentrant Routine Q and resumes processing from where it stopped.

The use of reentrant programming allows many tasks to share frequently used routines such as device interrupt service routines, ASCII-Binary conversion routines, etc. In fact, in a multi-user system it is possible for instance, to construct a reentrant FORTRAN compiler which can be used as a single copy by many user programs.

As an application of reentrant (shareable) code, consider a data processing program which is interrupted while executing a ASCII-to-Binary subroutine which has been written as a reentrant routine. The same conversion routine is used by the device service routine. When the device servicing is finished, a return from interrupt (RTI) is executed and execution for the processing program is then resumed where it left off inside the same ASCII-to-Binary subroutine.

Shareable routines generally result in great memory saving. It is the hardware implemented stack facility of the PDP-11 that makes shareable or reentrant routines reasonable.

A subroutine may be reentered by a new task before its completion by the previous task as long as the new execution does not destroy any linkage information or intermediate results which belong to the previous programs. This usually amounts to saving the contents of any general purpose registers, to be used and restoring them upon exit. The choice of whether to save and restore this information in the calling program or the subroutine is quite arbitrary and depends on the particular application. For example in controlled transfer situations (i.e. JSR's) a main program which calls a code-conversion utility might save the contents of registers which it needs and restore them after it has regained control, or the code conversion routine might save the contents of registers which it uses and restore them upon its completion. In the case of interrupt service routines this save/restore process must be carried out by the service routine itself since the interrupted program has no warning of an impending interrupt. The advantage of using the stack to save and restore (i.e. "push" and "pop") this information is that it permits a program to isolate its instructions and data and thus maintain its reentrancy.

In the case of a reentrant program which is used in a multi-programming environment it is usually necessary to maintain a separate R6 stack for each user although each such stack would be shared by all the tasks of a given user. For example, if a reentrant FORTRAN compiler is to be shared between many users, each time the user is changed, R6 would be set to point to a new user's stack area as illustrated in Figure 5-17.



Figure 5-17: Multiple R6 Stack

5.5 POSITION INDEPENDENT CODE - PIC

Most programs are written with some direct references to specific addresses, if only as an offset from an absolute address origin. When it is desired to relocate these programs in memory, it is necessary to change the address references and/or the origin assignments. Such programs are constrained to a specific set of locations. However, the PDP-11 architecture permits programs to be constructed such that they are not constrained to specific locations. These Position Independent programs do not directly reference any absolute locations in memory. Instead all references are "PC-relative" i.e. locations are referenced im terms of offsets from the current location (offsets from the current value of the Program Counter (PC)). When such a program has been translated to machine code it will form a program module which can be loaded anywhere in memory as required.

Position Independent Code is exceedingly valuable for those utility routines which may be disk-resident and are subject to loading in a dynamically changing program environment. The supervisory program may load them anywhere it determines without the need for any relocation parameters since all items remain in the same positions relative to each other (and thus also to the PC).

Linkages to program routines which have been written in position independent code (PIC) must still be absolute in some manner. Since these routines can be located anywhere in memory there must be some fixed or readily locatable linkage addresses to facilitate access to these routines. This linkage address may be a simple pointer located at a fixed address or it may be a complex vector composed of numerous linkage information items.

5.6 CO-ROUTINES

In some situations it happens that two program routines are highly interactive. Using a special case of the JSR instruction i.e. JSR PC, @(R6) + which exchanges the top element of the Register 6 processor stack and the contents of the Program Counter (PC), two routines may be permitted to swap program control and resume operation where they stopped, when recalled. Such routines are called "co-routines". This control swapping is illustrated in Figure 5-18.

Routine #1 is operating, it then executes:

MOV # PC2,-(R6)

JSR PC,@(R6) + with the following results:

- 1) PC2 is popped from the stack and the SP autoincremented
- 2) SP is autodecremented and the old PC (i.e. PC1) is pushed
- 3) control is transferred to the location PC2 (i.e. routine #2)

Routine #2 is operating, it then executes:

JSR PC ,@(R6) +

with the result the PC2 is exchanged for PC1 on the stack and control is transferred back to routine #1.





5.7 MULTI-PROGRAMMING

The PDP 11/40's architecture with its two modes of operation and its Memory Management provides an ideal environment for multi-programming systems.

In any multi-programming system there must be some method of transferring information and control between programs operating in the same or different modes. The PDP 11/40 provides the user with these communication paths.

5.7.1 Control Information

Control is passed inwards (User to Kernel) by all traps and interrupts. All trap and interrupt vectors are located in Kernel virtual space. Thus all traps and interrupts pass through Kernel space to pick up their new PC and PS and determine the new mode of processing.

Control is passed outwards (Kernel to User) by the RTI and RTT instructions.

5.7.2 Data

Data is transferred between modes by two instructions: Move From Previous Instruction space (MFPI) and Move To Previous Instruction space (MTPI). The instructions are fully described in Chapter 4. However, it should be noted that these instructions have been designed to allow data transfers to be under the control of the inner mode (Kernel) program and not the outer, thus providing protection of an inner program from an outer.

5.7.3 Processor Status Word

The PDP 11/40 protects the PS from implicit references by User programs which could result in damage to an inner level program.

A program operating in Kernel mode can perform any manipulation of the PS. Programs operating at the outer level are inhibited from changing bits 5-7 (the Processor's Priority). They are also restricted in their treatment of bits 15, 14 (Current Mode), and bits 13, 12 (Previous Mode) these bits may only be set, they are only cleared by an interrupt or trap.

Thus, a programmer can pass control outwards through the RTI and RTT instructions to set bits in the mode fields of his PS. To move inwards, however, bits must be cleared and he must therefore, issue a trap or interrupt.

The Kernel can further protect the PS from explicit references (Move data to location 777776-the PS) through Memory Management.
CHAPTER 6

MEMORY MANAGEMENT

The PDP-11/40 Memory Management Unit provides the hardware facilities necessary for complete memory management and protection. It is designed to be a memory management facility for systems where the system memory size is greater than 28K words and for multi-user, multiprogramming systems where memory protection and relocation facilities are necessary.

In order to most effectively utilize the power efficiency of the PDP-11/40 in medium and large scale systems it is necessary to run several programs simultaneously. In such multi-programming environments several user programs would be resident in memory at any given time. The task of the supervisory program would be: control the execution of the various user programs, manage the allocation of memory and peripheral device resources, and safeguard the integrity of the system as a whole by careful control of each user program.

In a multi-programming system, the Management Unit provides the means for assigning memory pages to a user program and preventing that user from making any unauthorized access to those pages outside his assigned area. Thus, a user can effectively be prevented from accidental or willful destruction of any other user program or the system executive program.

The basic characteristics of the PDP-11/40 Memory Management Unit are:

- 8 User mode memory pages
- 8 Kernel mode memory pages
- 8 pages in each mode for instructions and data
- page length from 32 to 4096 words
- each page provided with full protection and relocation
- transparent operation
- 3 modes of memory access control
- memory extension to 124K words (248K bytes)

6.1 PDP-11 FAMILY BASIC ADDRESSING LOGIC

The addresses generated by all PDP-11 Family Central Processor Units (CPUs) are 18-bit direct byte addresses. Although the PDP-11 Family word length and operational logic is all 16-bit length, the UNIBUS and CPU addressing logic actually is 18-bit length. Thus, while the PDP-11 word can only contain address references up to 32K words (64K bytes) the CPU and UNIBUS can reference addresses up to 128K words (256K bytes). These extra two bits of addressing logic provide the basic framework for expanded memory paging.

In addition to the word length constraint on basic memory addressing space, the uppermost 4K words of address space is always reserved for UNIBUS I/O device registers. In a basic PDP-11/40 memory configuration (without Management) all address references to the uppermost 4K words of 16-bit address space (170000-177777) are converted to full 18-bit references with bits 17 and 16 always set to 1. Thus, a 16-bit reference to the I/O device register at address 173224 is automatically internally converted to a full 18-bit reference to the register at address 773224. Accordingly, the basic PDP-11/40 configuration can directly address up to 28K words of true memory, and 4K words of UNIBUS I/O device registers. Memory configurations beyond this require the PDP-11/40 Memory Management Unit.

6.2 VIRTUAL ADDRESSING

When the PDP-11/40 Memory Management Unit is operating, the normal 16-bit direct byte address is no longer interpreted as a direct Physical Address (PA) but as a Virtual Address (VA) containing information to be used in constructing a new 18-bit physical address. The information contained in the Virtual Address (VA) is combined with relocation and description information contained in the Active Page Register (APR) to yield an 18-bit Physical Address (PA). Memory can be dynamically allocated in pages each composed of from 1 to 128 blocks of 32 words.



Figure 6-1 Virtual Address Mapping into Physical Address

The starting address for each page is an integral multiple of 32 words, and has a maximum size of 4096 words. Pages may be located anywhere within the 128K Physical Address space. The determination of which set of 8 pages registers is used to form a Physical Address is made by the current mode of operation of the CPU, i.e. Kernel or User mode.

6.3 INTERRUPT CONDITIONS UNDER MANAGEMENT CONTROL

The Memory Management Unit relocates all addresses. Thus, when Management is enabled, all trap, abort, and interrupt vectors are considered to be in Kernel mode Virtual Address Space. When a vectored transfer occurs, control is transferred according to a new Program Counter (PC) and Processor Status Word (PS) contained in a two-word vector relocated through the Kernel Active Page Register Set.

When a trap, abort, or interrupt occurs the "push" of the old PC, old PS is to the User/Kernel R6 stack specified by CPU mode bits 15,14 of the new PS in the vector (00 = Kernel, 11 = User). The CPU mode bits also determine the new APR set. In this manner it is possible for a Kernel mode program to have complete control over service assignments for all interrupt conditions, since the interrupt vector is located in Kernel space. The Kernel program may assign the service of some of these conditions to a User mode program by simply setting the CPU mode bits of the new PS in the vector to return control to the appropriate mode.

6.4 CONSTRUCTION OF A PHYSICAL ADDRESS

The basic information needed for the construction of a Physical Address (PA) comes from the Virtual Address (VA), which is illustrated in Figure 6-2, and the appropriate APR set.

15	13	12		0
APF			DF	
ACTIVE PAGE F	TELD	•	DISPLACEMENT FIE	ELD



The Virtual Address (VA) consists of:

- 1. The Active Page Field (APF). This 3-bit field determines which of eight Active Page Registers (APR0-APR7) will be used to form the Physical Address (PA).
- 2. The Displacement Field (DF). This 13-bit field contains an address relative to the beginning of a page. This permits page lengths up to 4K words ($2^{13} = 8K$ bytes). The DF is further subdivided into two fields as shown in Figure 6-3.

12		6	5	0
	BN	1	DÍB	
	BLOCK NUMBER		DISPLACEMENT IN BLO	СК

Figure 6-3 Displacement Field of Virtual Address

The Displacement Field (DF) consists of:

- 1. The Block Number (BN). This 7-bit field is interpreted as the block number within the current page.
- 2. The Displacement in Block (DIB). This 6-bit field contains the displacement within the block referred to by the Block Number.

The remainder of the information needed to construct the Physical Address comes from the 12-bit Page Address Field (PAF) (part of the Active Page Register) and specifies the starting address of the memory which that APR describes. The PAF is actually a block number in the physical memory, e.g. PAF = 3 indicates a starting address of 96, $(3 \times 32 = 96)$ words in physical memory.

The formation of a physical address takes 150 ns.

The formation of the Physical Address is illustrated in Figure 6-4.



Figure 6-4 Construction of a Physical Address

The logical sequence involved in constructing a Physical Address is as follows:

- 1. Select a set of Active Page Registers depending on current mode.
- 2. The Active Page Field of the Virtual Address is used to select an Active Page Register (APR0-APR7).
- 3. The Page Address Field of the selected Active Page Register contains the starting address of the currently active page as a block number in physical memory.
- 4. The Block Number from the Virtual Address is added to the block number from the Page Address Field to yield the number of the block in physical memory which will contain the Physical Address being constructed.
- 5. The Displacement in Block from the Displacement Field of the Virtual Address is joined to the Physical Block Number to yield a true 18-bit PDP-11/40 Physical Address.

6.5 MANAGEMENT REGISTERS

The PDP-11/40 Memory Management Unit uses two sets of eight 32-bit Active Page Registers. An APR is actually a pair of 16-bit registers: a Page Address Register (PAR) and a Page Descriptor Register (PDR). These registers are always used as a pair and contain all the information needed to describe and locate the currently active memory pages.

One set of APR's is used in Kernel mode, and the other in User mode. The choice of which set to be used is determined by the current CPU mode contained in the Processor Status word.

The various Memory Management Registers are located in the uppermost 4K of PDP-11 physical address space along with the UNIBUS I/O device registers.



Figure 6-5 Active Page Registers

6.5.1 Page Address Registers

The Page Address Register is the first word of the 32-bit Active Page Register; it contains the Page Address Field, a 12-bit field, which specifies the starting address of the page as a block number in physical memory.



Figure 6-6 Page Address Register

Bits 15-12 of the PAR are unused and reserved for possible future use. The Page Address Register which contains the Page Address Field may be alternatively thought of as a relocation register containing a relocation constant, or as a base register containing a base address. Either interpretation indicates the basic importance of the Page Address Register as a relocation tool.

6.5.2 Page Descriptor Register

The Page Descriptor Register contains information relative to page expansion, length, and access control.



Figure 6-7 Page Descriptor Register

Access Control Field (ACF)

This 2-bit field, occupying bits 2-1 of the Page Descriptor Register contains the access rights to this particular segment. The access codes or "keys" specify the manner in which a page may be accessed and whether or not a given access should result in an abort of the current operation. A memory reference which causes an abort is not completed. Aborts are used to catch "missing page faults," prevent illegal accesses, etc.

In the context of access control the term "write" is used to indicate the action of any instruction which modifies the contents of any addressable word. Except in those cases where references are made to the 4K word UNIBUS I/O register area, a "write" is synonymous with what is usually called a "store" or "modify" in many computer systems.

The modes of access control are as follows:

ACF	Кеу	Mode	
00	0	non-resident	abort all accesses
01	2	read only	abort on write attempt
10	4	(unused)	abort all accesses
11	6	read/write	no system abort action

Access Information Bits

W Bit (bit 6)—This bit indicates whether or not this page has been modified (i.e. written into) since the PSR was loaded. (W = 1 is Affirmative) The W Bit is useful in applications which involve disk swapping and memory overlays. It is used to determine which pages have been modified and hence must be saved in their new form and which pages have not been modified and can be simply overlayed.

Note that the W bit is reset to 0 whenever the Active Page Register (either PAR or PDR) is modified (written into).

Expansion Direction (ED)

This one-bit field, located at bit 3 of the Page Descriptor Register, specifies whether the segment expands upward from relative zero (ED = 0) or downwards toward relative zero (ED = 1). Relative zero, in this case, is the PAF. Expansion is done by changing the Page Length Field. In expanding upwards, blocks with higher relative addresses are added; in expanding downwards, blocks with lower relative addresses are added to the page. Upward expansion is usually used to add more program space, while downward expansion is used to add more stack space.

Page Length Field (PLF)

The seven-bit field, occupying bits 14-8 of the Page Descriptor Register, specifies the number of blocks in the page. A page consists of at least one and at most 128 blocks, and occupies contiguous core locations. If the page expands upwards, this field contains the length of the page minus one (in blocks). If the page expands downwards, this field contains 128 minus the length of the page (in blocks).

A Page Length Error occurs when the Block Number of the virtual address is greater than the Page Length Field, if the segment expands upwards, or if the page expands downwards, when the BN is less than the PLF.

Reserved Bits

Bits 15, 4 and 5 are reserved for future use, and are always 0. Bits 7 and 0 are used by the PDP-11/45, and in the PDP-11/40 they are set to 0.

6.6 FAULT REGISTERS

Aborts generated by the hardware are vectored through Kernel virtual location 250. Status Registers #0 and #2 (#1 is used by the PDP-11/45) are used to determine why the abort occurred. Note that an abort to a location which is itself an invalid address will cause another abort. Thus the Kernel program must insure that Kernel Virtual Address 10 is mapped into a valid address, otherwise a loop will occur which will require console intervention.

6.6.1 Status Register #0 (SR0) (status and error indicators)

SRO contains error flags, the page number whose reference caused the abort, and various other status flags. The register is organized as shown in Figure 6-8.



Figure 6-8 Format of Status Register #0 (SR0)

Bits 15-13 when set (error conditions) cause Memory Management to freeze the contents of bits 1-7 and Status Register #2.

Note that Status Register #0 (SR0) bits 0, and 8 can be set under program control to provide meaningful page control information. However, information written into all other bits is not meaningful. Only that information which is automatically written into these remaining bits as a result of hardware actions is useful as a monitor of the status of the Memory Management Unit. Setting bits 15-13 under program control will not cause traps to occur; these bits however must be reset to 0 after an abort has occurred in order to resume page status monitoring.

Abort----Non-Resident

Bit 15 is the "Abort-Non-Resident" bit. It is set by attempting to access

a page with an Access Code Field key equal to 0 or 4. It is also set by attempting to use Memory Management with a mode of 1 or 2.

Abort—Page Length

Bit 14 is the "Abort—Page Length" bit. It is set by attempting to access a location in a page with a block number (Virtual Address bits 12-6) that is outside the area authorized by the Page Length Field of the Active Page Register for that page. Bits 14 and 15 may be set simultaneously by the same access attempt.

Abort—Read Only

Bit 13 is the "Abort—Read Only" bit. It is set by attempting to write in a "Read-Only" page. "Read-Only" pages have an access key of 2.

Maintenance/Designation Mode

Bit 8 specifies Maintenance use of the Memory Management Unit. It is provided for diagnostic purposes only.

Mode

Bits 5, 6 indicate the CPU mode (User/Kernel) associated with the page causing the abort. (Kernel = 00, User = 11). If an illegal mode is specified, management will abort and set bit 15.

Page Number

Bits 3-1 contain the page number of a reference causing a fault. Note that pages, like blocks, are numbered from 0 upwards.

Enable Management

Bit 0 is the "Enable Management" bit. When it is set to 1, all addresses are relocated by the Management unit. When bit 0 is set to 0 the Unit is inoperative and addresses are not relocated or protected.

6.6.2 Status Register #2

SR2 is loaded with the 16-bit Virtual Address at the beginning of each instruction fetch. SR2 is Read-Only; it can not be written, SR2 is the Virtual Address Program Counter.

CHAPTER 7

INTERNAL PROCESSOR OPTIONS

7.1 GENERAL

This chapter describes 3 options which mount in the Central Processor, assembly unit. The Extended Instruction Set (EIS) option allows extended manipulation of fixed point numbers. The Floating Point option (which requires the EIS option) enables direct operations on single precision 32-bit words. The Stack Limit option allows dynamic adjustment of the lower boundary of permissible stack addresses.

The options are contained on individual modules that plug into dedicated, prewired slots.

KE	11-	E	EIS option
		-	Et attain Detail a

KE11-F Floating Point option

KJ11-A Stack Limit option

The basic processor timing is not degraded, and NPR latency is not affected by the use of these options.

7.2 EIS OPTION

The Extended Instruction Set option adds the following instruction capability:

Mnemonic	Instruction	Op Code
MUL	multiply	070RSS
DIV	divide	071RSS
ASH	shift arithmetically	072RSS
ASHC	arithmetic shift combined	073RSS

The EIS instructions are directly compatible with the larger 11 computer, the PDP-11/45. The detailed operation of these instructions is covered in Chapter 4.

The number formats are:



Interrupts are serviced at the end of an EIS instruction.

7-3 FLOATING POINT OPTION

The Floating Point instructions used with this option are unique to the PDP-11/40. However, the Op Codes used do not conflict with any other instructions.

Mnenomic	Instruction	Op Code
FADD	floating add	07500R
FSUB	floating subtract	07501R
FMUL	floating multiply	07502R
FDIV	floating divide	07503 R

The number format is:



S = sign of fraction; 0 for positive, 1 for negative -

Exponent = 8 bits for the exponent, in excess (200), notation

Fraction = 23 bits plus 1 hidden bit (all numbers are assumed to be normalized)

The number format is essentially a sign and magnitude representation. The format is identical with the 11/45 for single precision numbers.

Fraction

The binary radix point is to the left (in front of bit 6 of the High Argument), so that the value of the fraction is always less than 1 in magnitude. Normalization would always cause the first bit after the radix point to be a 1, such that the fractional value would be between $\frac{1}{2}$ and 1. Therefore, this bit can be understood and not be represented directly, to achieve an extra 1 bit of resolution.

The first bit to the right of the radix point (hidden bit) is always a 1. The next bit for the fraction is taken from bit 6 of the High Argument. The result of a Floating Point operation is always rounded away from zero, increasing the absolute value of the number.

Exponent

The 8-bit Exponent field (bits 14 to 7) allow exponent values between -128 and +127. Since an excess (200)₈ or (128)₁₀ number system is used, the correspondence between actual values and coded representation is as follows:

Actual Value	Representation			
Decimal	Octal	Binary		
+127	377	11 111 111		
$^{+1}_{0}_{-1}$	201 200 177	10 000 001 10 000 000 01 111 111		
-128	000	00 000 000		

If the actual value of the exponent is equal to -128, meaning a total value (including the fraction) of less than 2^{-128} , the floating point number will be assumed to be 0, regardless of the sign or fraction bits. The hardware will generate a clean 0 (a 32-bit word of all zeros).

Example of a Number

$$+(12)_{10} = +(1100)_{2}$$

$$= +(2^{4})_{10} \times (.11)_{2} \qquad [16 \times (\frac{1}{2} + \frac{1}{4}) = 12]$$
S Exponent Fraction
representation: 0 10 000 100
finden bit is a 1

Registers

There are no pre-assigned registers for the Floating Point option. A general purpose register is used as a pointer to specify a stack address. The contents of the register are used to locate the operands and answer for the Floating Point operations as follows:

(R) = High B argument address (R)+2 = Low B argument address (R)+4 = High A argument address (R)+6 = Low A argument address

After the Floating Point operation, the answer is stored on the stack as follows:

(R)+4 = address for High part of answer (R)+6 = address for Low part of answer

where (R) is the original contents of the general register used.

After execution of the instruction, the general register will point to the High answer, at (R)+4.

Condition Codes

Condition codes are set or cleared as shown in the Instruction Descriptions, in the next part of this section. If a trap occurs as a function of a Floating Instruction, the condition codes are re-interpreted as follows:

V = 1, if an error occurs

- N = 1, if underflow or divide-by-zero
- C = 1, if divide by zero
- Z = 0

	V	Ν	С	Ζ
Overflow	1	0	0	0
Underflow	1	1	0	0
Divide by 0	1	1	1	0

Traps occur through the vector at location 244. A Floating Point instruction will be aborted if a BR request is issued before the instruction is within approximately 8 μ sec of completion. The Program Counter will point to the aborted Floating instruction so that the Interrupt will look transparent.

INSTRUCTIONS

FADD



Condition Codes:	N; set if result $<$ 0; cleared otherwise
	2: set if result \pm 0; cleared otherwise
	V: cleared
	C: cleared

Description: Adds the A argument to the B argument and stores the result in the A Argument position on the stack. General register R is used as the stack pointer for the operation.

A ← A + B

FSUB

floating subtract

07501R



Operation:	$[(R)+4, (R)+6] \leftarrow [(R)+4, (R)+6] - [(R), (R)+2], $ if result $\ge 2^{-128}$; else $[(R)+4, (R)+6] \leftarrow 0$
Condition Codes:	N: set if result $<$ 0; cleared otherwise Z: set if result = 0; cleared otherwise V: cleared C: cleared
Description:	Sutracts the B Argument from the A Argument and stores the result in the A Argument position on the stack.

FMUL

floating multiply 07502R

Operation:	$ [(R)+4, (R)+6] \leftarrow [(R)+4, (R)+6] \times [(R), (R)+2] \text{ if } \\ \text{result} \ge 2^{-128}; \text{ else } [(R)+4, (R)+6] \leftarrow 0 $
Condition Codes:	N: set if result < 0; cleared otherwise Z: set if result = 0; cleared otherwise V: cleared C: cleared
Description:	Multiplies the A Argument by the B Argument and stores the result in the A Argument position on the stack. A \leftarrow A \times B

FDIV

Operation:	$[(R)+4, (R)+6] \leftarrow [(R)+4, (R)+6] / [(R),(R)+2]$ if result $\ge 2^{-128}$; else $[(R)+4, (R)+6)] \leftarrow 0$
Condition Codes:	N: set if result $<$ 0; cleared otherwise Z: set if result = 0; cleared otherwise V: cleared C: cleared
Description:	Divides the A Argument by the B Argument and stores the result in the A Argument position on the stack. If the divisor (B Argument) is equal to zero, the stack is left untouched.

A ← A/ B

7.4 STACK LIMIT OPTION

This option allows program control of the lower limit for permissible stack addresses. The limit may be varied in increments of $(400)_{\circ}$ bytes or $(200)_{\circ}$ words.

There is a Stack Limit Register, with the following format:

15	8	7	0

The Stack Limit Register can be addressed as a word at location 777774, or as a byte at location 777775. The register is accessible to the processor and console, but not to any bus device.

The 8 bits, 15 through 8, contain the stack limit information. These bits are cleared by System Reset, Console Start, or the RESET instruction. The lower 8 bits are not used. Bit 8 corresponds to a value of $(400)_{*}$ or $(256)_{10}$.

Stack Limit Violations

When instructions cause a stack address to exceed (go lower than) a limit set by the programmable Stack Limit Register, a Stack Violation occurs. There is a Yellow Zone (grace area) of 16 words below the Stack Limit which provides a warning to the program so that corrective steps can be taken. Operations that cause a Yellow Zone Violation are completed, then a bus error trap is effected. The error trap, which itself uses the stack, executes without causing an additional violation, unless the stack has entered the Red Zone.

A Red Zone Violation is a Fatal Stack Error. (Odd stack or non-existent stack are the other Fatal Stack Errors.) When detected, the operation causing the error is aborted, the stack is repositioned to address 4, and a bus error occurs. The old PC and PS are pushed into locations 0 and 2, and the new PC and PS are taken from locations 4 and 6.

Stack Limit Addresses

The contents of the Stack Limit Register (SL) are compared to the stack address to determine if a violation has occurred. The least significant bit of the register (bit 8) has a value of $(400)_8$. The determination of the violation zones is as follows:

Yellow Zone = (SL) + (340 through 377).	execute, then trap
Red Zone \leq (SL) + (337) $_{\circ}$	abort, then trap to lo- cation 4

If the Stack Limit Register contents were zero:

Yellow Zone = 340 through 377 Red Zone = 000 through 337



CHAPTER 8

CONSOLE OPERATION

8.1 CONSOLE ELEMENTS

The PDP-11/40 Operator's Console provides the following facilities:

Power Switch (with a key lock)

ADDRESS Register display (18 bits)

DATA Register display (16 bits)

Switch Register (18 switches)

Status Lights RUN PROCESSOR BUS CONSOLE USER VIRTUAL

Control Switches LOAD ADRS (Load Address) EXAM (Examine) CONT (Continue) ENABLE/HALT START DEP (Deposit)

8.2 STATUS INDICATORS

RUN Lights when the processor clock is running. It is off when the processor is waiting for an asynchronous peripheral data response, or during a RESET instruction. It is on during a WAIT or HALT instruction. PROCESSOR Lights when the processor has control of the bus. BUS Lights when the UNIBUS is being used. CONSOLE Lights when in console mode (manual operation). Machine is stopped and is not executing the stored program. USFR Lights when the CPU is executing program instructions in User mode. VIRTUAL Lights when the ADDRESS Register display shows the 16-bit Virtual Address.

8.3 CONSOLE SWITCHES

POWER	OFF	Power to the processor is off.
{	ON	Power to the processor is on and all console switches function normally.
Į	LOCK	Power to the processor is on, but the Con- trol Switches are disabled. The Switch Register is still functional.
Switch Reg (Up == (Down =	ister : 1) : 0)	Used to manually load data or an address into the processor.
Control Swi	itches	
LOAD ADRS (depress	S to activate)	Transfers contents of the Switch Register to the Bus Address register.
		The resulting Bus Address is displayed in the ADDRESS Register, and provides an address for EXAM, DEP, and START. The LOAD Address is not modified during pro- gram execution. To restart a program at the previous Start Location, the START switch is activated.
EXAM (depress	to activate)	Causes the contents of the location speci- fied by the Bus Address to be displayed in the DATA Register. If the EXAM switch is depressed again, the contents of the next sequential word location are displayed. (Bus Address is incremented automati- cally). If an odd address is specified, the next lower even address word will be dis- played.
CONT (depress	to activate)	Causes the processor to continue opera- tion from the point at which it had stopped. The switch has no effect when the CPU is in the RUN state. If the program had stopped, this switch provides a restart without a System Reset.
ENABLE/H		Allows the CPU to perform normal opera- tions under program control.
	HALT	Causes the CPU to stop. Depressing the CONT switch will now cause execution of a single instruction.

START (depress to activate)	If the CPU is in the RUN state, the START switch has no effect.
	If the program had stopped, depressing the START switch causes a System Reset signal to occur; the program will then continue only if the ENABLE/HALT switch is in ENABLE.
DEP (raise to activate)	Deposits contents of the Switch Register into the location specified by the Bus Ad- dress. If the DEP switch is raised again, the Switch Register contents (which were probably modified) are loaded into the next word location. (Bus Address is incre- mented automatically). If an odd address is specified, the next lower even address word will be used.
8.4 DISPLAYS	
ADDRESS Register	Displays the address of data just exam- ined or deposited. During a programmed HALT or WAIT instruction, the display shows the next instruction address.
DATA Register	Displays data just examined or deposited. During HALT, general register R0 contents are displayed. During Single Instruction operation, the Processor Status word (PS) is displayed.

CHAPTER 9

SPECIFICATIONS

9.1 PACKAGING

The PDP-11/40 Central Processor is housed in a 21" slide chassis unit that mounts in a standard 19" rack (see Figure 9-1). The included power supply has sufficient excess capacity to drive core memory modules and peripheral logic mounted within the unit. The first 9 slots of the assembly are prewired for basic and optional CPU modules. In addition, space is provided within the chassis for mounting 7 System Units, each of which can hold 4 large (hex) modules. The power supply does not slide out, but stays mounted stably in the cabinet. The slide chassis provides convenient access to all logic modules. With a cabinet the PDP-11/40 weighs about 400 lbs.

9.2 CPU OPERATING SPECIFICATIONS

l'emperature:	$+10^{\circ}$ to $+50^{\circ}$ C
Relative Humidity:	20% to 95% (without condensation)
Input Power:	115 VAC \pm 10%, 47 to 63 Hz
	or 230 VAC \pm 10%, 47 to 63 Hz

. . .

A system using a PDP-11/40 CPU loaded with 3 System Units of memory and peripheral logic draws about 12 amps at 115 VAC, or 6 amps at 230 VAC.

9.3 OTHER EQUIPMENT

Digital Equipment Corporation manufactures and sells a wide range of peripheral equipment, cabinets, and mounting assemblies. The PDP-11/40 CPU can be the heart of the system suited to your needs. There are several other PDP-11 computers available, offering price/performance choices.

All PDP-11 computers and systems are shipped with extensive support documentation, such as:

instruction manuals system and diagnostic software installation and mounting information systems checkout report



Figure 9-1 PDP-11/40 Assembly Unit

CENTRAL PROCESSOR	11/05	11/10	11/15	11/20	11/40	11/45
Main Market	OEM	End User	OEM	End User	OEM & End User	OEM & End User
Memory	с	ore	c	ore	core	bipolar, MOS, core
Reg to Reg Transfer	2.	7 μs	2.3	βμ s	0.9 μs	0.3 0.45 0. 9
Max Mem Size (words)	3	2K	32K	128K	128K	128K
General Purpose Reg		8	8		8	16
Stack Processing	3	/es	yes		yes	yes
Micro-programmed	y	es	r	10	yes	yes
Instructions	basic set		basic set		basic set + XOR, SOB, MARK, SXT, RTT	same as 11/40 + MUL, DIV, ASH, ASHC, SPL
Extended Arithmetic (hardware)	option	(external	option ((external)	option (internal) MUL, DIV, ASH, ASHC	standard (int)
Floating Point	softwa	are only	softwa	re only	hardware option 32-bit word	hardware option 32 or 64-bit word
Stack Limit Address	400	(fixed)	400 (fixed)		400 or programmable (option)	programmable
Memory Management	not av	vailable	not av	ailable	option (subset)	option (full)
Modes		1		1	1 std, 2 opt	3
Automatic Priority Interrupt	4-i mult	line i-level	1-line multi-lev (4-line,	4-line multi-lev	4-line multi-level	4-line multi-level +
			opt)			8 software levels
Power Fail and Auto-Restart	stan	dard	option	standard	standard	standard

9.4 PDP-11 FAMILY OF COMPUTERS

APPENDIX A

A DESCRIPTION OF THE PDP-11 USING THE INSTRUCTION SET PROCESSOR (ISP) NOTATION

ISP is a language (or notation) which can be used to define the action of a computer's instruction set. It defines a computer, including console and peripherals, as seen by a programmer. It has two goals: to be precise enough to constitute the complete specification for a computer and to still be highly readable by a human user for purposes of reference, such as this manual. This appendix contains an ISP description of the PDP-11, using a few English language comments as support.

The following brief introduction to the notation is given using examples from the PDP-11 Model 20 ISP description. The complete PDP-11 description follows the introduction.

A processor is completely defined at the programming level by giving its instruction set and its interpreter in terms of basic operations, data types and the system's memory. For clarity the ISP description is usually given in a fixed order:

Declare the system's memory:

<u>Processor state</u> (the information necessary to restart the processor if stopped between instructions, e.g., general registers, PC, index registers)

<u>Primary memory state</u> (the memory directly addressable from the processor)

<u>Console state</u> (any external keys, switches, lights, etc., that affect the interpretation process)

Secondary memory (the disks, drums, dectapes, magnetic tapes, etc.)

Transducer state (memory available in any peripheral devices that is assumed in the instructions of the processor)

Declare the instruction format Define the operand address calculation process Declare the data types Declare the operations on the data types Define the instruction interpretation process including interrupts, traps, etc. Define the instruction set and the instruction execution process (provides an ISP expression for each instruction)

Thus, the computer system is described by first declaring memory, data-types and primitive data operations. The instruction interpreter and the instruction-set is then defined in terms of these entities.

The ISP notation is similar to that used in higher level programming languages. Its statements define entities by means of expressions involving other entities in the system. For example, an instruction to increment (add-one) to memory would be

Increment := $(M[x] \leftarrow M[x] + 1);$

add one to memory, x

This defines an operation, called "increment", that takes the contents of memory M at an address, x, and replaces it with a value one higher. The := symbol simply assigns a name (on the left) to stand for the expression (on the right). English language comments are given in italics. Table l gives a reference list of notations, which are illustrated below.

ISP expressions are inherently interpreted in parallel, reflecting the underlying parallel nature of hardware operations. This is an important difference between ISP and standard programming languages, which are inherently serial. For example, in

¹The notation derived and used in the book, <u>Computer Structures: Readings and</u> <u>Examples</u>, McGraw-Hill, 1971 by C. Gordon Bell and Allen Newell. The book contains ISP's of 14 computers.

both righthand sides of the data transmission operator (\leftarrow) are evaluated in the current memory state in parallel and then transmission occurs. Thus the old value of M[x] would go into M[y]. Serial ordering of processing is indicated by using the term "next". For example,

$$Z := (M[x] \leftarrow S' + D'; next M[y] \leftarrow M[x]);$$

performs the righthand data transmission after the lefthand one. Thus, the new value of M[x] would be used for M[y] in this latter case.

Memory Declarations

Memory is defined by giving a memory declaration as shown in Table 1. For example,

$$Mp[0:2^{K} - 1] < 15:0 >$$

declares a memory named, Mp, of 2^k words (where k has been given a value). The addresses of the words in memory are $0, 1, \ldots, 2^{-1}$. Each word has 16 bits and the bits are labeled 15,4,...,0. Some other examples of memory declarations are:

Boundary-error	boolean memories; scalar bit alternatives
Boundary-error ²	
Activity	termary digit, holding value 0,1, or 2
N/Negative	alias, N and Negative are synonomous
CC<3>	bit 3 of a register
M[0:2 ¹⁸ -1]<7:0>	vector of 2 ¹⁸ 8-bit words
M[0:15][0:4095]<7:0>	array of 16 × 4096 8-bit words
brop<1:0>,)	alternative ways of defining a register
brop<7:0>10	using base 16 and base 2
4 1	

Renaming and Restructuring of Previously Defined Registers

Registers can be defined in terms of existing registers. In effect, each time the name to the left of the := symbol is encountered, the value is computed according to the expression to the right of :=. A process can be evoked to form the value and side-effects are possible when the value is computed.

Examples of simple renaming in part or whole of existing memory

N/Negative := CC<3>	N is name of bit 3 of register CC
SP<15:0> := R[6]<15:0>	SP is the same as register R[6]

Examples of register formed by concatenation

LAC<L,0:11> := L□AC<0:11> AB<0:47> := A<0:23>□B<0:23> Mword[0]<15:0> := Mbyte[0]<7:0>□Mbyte[1]<7:0>

Examples of values and registers formed by evaluation of a process

ai/address-increment<1:0> := (value of ai is 2 if - byte op,
\neg byte-op $\Rightarrow 2;$ byte-op $\Rightarrow 1)$	else value is i
Run := (Activity = 0)	Run=1 or 0 depending on value of Activity being 0 or not 0

Instruction Format

Instruction formats are declared in the same fashion as memory and are not distinguishable as special non-memory entities. The instructions are carried in a register; thus it is natural to declare them by giving names to the various parts of the instruction register. Usually only a single declaration is made, the instruction/i, followed by the declarations of the parts of the instruction; the operation code, the address fields, indirect bit, etc.

Example

This declaration would correspond to the usual box diagram:

Table 1. ISP Character-Set and Expression Forms

A,,Z,a,,z,.,-,_, ,',",0,,9	name alphabet. This character set is used for names.
	comments. Italics are used for comments.
M(<u>a:b]</u> x:y _z	memory declaration. An n-dimensional memory array of words where a:b v:w are the range of values for the first and last dimensions. The values of the first dimension are, for example, a, a+1,, b for $a \le b$ (or $a,a-1,,b$ for $a \le b$). The word length base, z, is normally 2 if not specified. The digits of the word are x,x+1,y.
a := f(expression)	<pre>definition. The operator, :=, defines memory, names, process, or operations in terms of existing memory and operations. Each occur- rence of "a" causes the in place substitution by f(expression).</pre>
b(c,,e) := g:expression)	The definition b, may have dummy parameters, c,,e, which are used in g(expression).
name' := h(expression)	side effects naming convention. In this description we have used ' to indicate that a reference to this name will cause other registers to change.
a ← f(expression) f(expression) → a	transmission operator. The contents in register a are replaced by the value of the function.
()	parentheses. Defines precedence and range of various operations and definitions (roughly equivalent to begin, and end).
{data-type}	operator and data-type modifier
b oolea n ⇒ expression;	conditional expression; equivalent to ALGOL <u>if</u> boolean <u>then</u> expression
<pre>boolean ⇒ (expression-1 else</pre>	equivalent to Algol <u>if</u> boolean <u>then</u> expression-1 <u>else</u> expression-2
; next	sequential delimiter interpretation is to occur
C	concatenation. Consider the registers to the left and right of \square to be one.
;	statement delimiter. Separates statements.
,	item delimiter. Separates lists of variables.
a/b	division and synonym. Used in two contexts: for division and for defining the name, a, to be an alias (synonym) of the name, b.
?	unknown or unspecified value
:	set value. Takes on all values for a digit of the given base, e.g., $1\hat{r}_2$ specifies either 10_2 or 11_2
X(:= b oolean) ⇒ expression;	instruction value definition. The name X is defined to have the value of the boolean. When the boolean is true, the expression will be evaluated.

Common Arithmetic, Logical and Relational Operators

Arithmetic + add - subtract, also negative x multiply / divide mod modulo (remainder) ()² squared ()² a exponentiation ()1a exponentiation ()1b base ()1b base ()1b base () absolute value sign-extend() Logical ¬ not ∧ and ∨ or ⊕ exclusive-or ≡ equivalence Relational ≡ identical ≠ not identical = equal ≠ not equal > greater than > greater than or equal < less than or equal



i/instruction<15:0> bop<3:0> := i<15:12> sf<5:0> := i<11:6> df<5:0> := i<5:0> the instruction specifies binary (dyadic) operations specifies source (first) operand specifies second operand and destination

Operand Address Calculation Process

In all processors, instructions make use of operands. In most conventional processors, the operand is usually in memory or in the processor, defined as M[z], where z is the effective address. In PDP-11, a destination address, Daddress, is used in this fashion for only two instructions. It is defined in ISP by giving the process that calculates it. This process may involve only accesses to primary memory (possibly indexed), but it may also involve side effects, i.e., the modification of either of primary memory or processor memory (e.g., by incrementing a register). Note that the effective address is calculated whenever its name is encountered in evaluating an ISP expression (either in an instruction or in the interpretation expression). That is, it is evaluated on demand. Consequently, any side effects

Operation Determination Processes

Instead of effective-address, the operands are usually determined directly. For example, the 16-bit destination register is just the register selected by the dr field of an instruction, i.e.,

Rd := R[dr]

the destination register

In one other case, the operand is just the next word following an instruction. This next word can be defined,

nw' < 15: 0 > / next-word := (Mw[PC]; PC - PC + 2) the next word is selected and PC is moved

Here, the ' shows that a reference to nw will cause side effects, in this case, $PC \leftarrow PC + 2$. For calculating the source operand, S, the process is:

S'<15:0> := (value for source operand
$(sm=0) \Rightarrow R[s\tau];$	if mode=0 then S' is the Register addressed by instruction field sr
$(sm=1) \Rightarrow Mw[R[sr]]$	if mode=1 the S' is indirect via R sr
$(sm=2) \land (sr=7) \Rightarrow nw;$	if mode=2 and source re g ister=FC then the next word is the operand; this can be seen by substituting the expression for nw'

An expression is also needed for the operand, S, which does not cause the side effects, and assuming the effects have taken place, counteracts them. Thus, S would be:

S<15:0⊳ :■ (
$(sum=0) \Rightarrow R[sr];$	no side effects
$(sm=1) \Rightarrow Mw[R[sr]];$	no side effects
$(sm=2) \land (sr=7) \Rightarrow Mw[PC-2]$	counteract previous side effects

In the ISP description a general process is given which determines operainds for Source-Destination, word-byte, and with-without side-effects. In order to clarify what really happens, the source operand calculation, for words, with side effects, is given below.

```
source field (6-bits) of instruction
Sf<5:0> := i<11:6>
                                                    source mode control field
   sm. := sf<5:3>
                                                    deferred address control
   sd := sf<3>
                                                    register specification for source
   sr<sub>8</sub> := sf<2:0>
mw'<15:0> := (Mw[PC]: PC ← PC+2)
                                                   next word; used as operand
                                                    source register specification
Re<15:0> := R[ar]
                                                    value for the source--direct addressing
S'<15:0>/Source := ((
                                                    use the register Rs as operand
   (sm=0) ⇒ Rs:
                                                    direct auto-increment (increment
    (sm=2) \land (sr\neq7) \Rightarrow (Mw[Rs])
                                                    Rs); usually used as POP
      Rs \leftarrow Rs + 2:
    (sm=2) ∧ (sr=7) ⇒ nw;
                                                    direct: actually immediate operand
    (sm=4) \Rightarrow (Rs \leftarrow Rs - 2; next)
                                                    direct: auto-decrement (decrement
                                                     Rs); usually used as PUSH
      Mw[Rs]);
    (sm=6) \land (sr\neq7) \Rightarrow Mw[mw' + Rs];
                                                    direct; indexed via Rs--uses next-word
                                                    direct; relative to PC; uses next-word
    (sm=6) \land (sr=7) \Rightarrow Mw[nw' + PC];
                                                     value for the source-defined addressing
                                                    defer through Rs
    (su=1) \Rightarrow Mw[Rs];
    (su=3) \land (sr\neq 7) \Rightarrow (Mw[Mw[Rs]];
                                                    defer through stack; auto
                                                     increment
       Rs ← Rs + 2);
                                                    defer via next word; absolute addressing
    (sm=3) \land (sr=7) \Rightarrow M[nw'];
    (su=5) \Rightarrow (Rs \leftarrow Rs - 2; next)
                                                    defer through stack after auto
                                                     decrement
      Mw[Mw[Rs11):
    (sw=7) \land (sr\neq 7) \Rightarrow Mw[Hw[nw' + Rs]];
                                                    defer, indexed via Rs
                                                    defer relative to PC
    (sm=7) \land (sr=7) \Rightarrow Mw[Mw[nw' + PC]]
                                                     end calculation process;
                      ):
                                                     checks if stack overflowed for several
    (sr=6) \land ((sm=4) \lor (sm=5)) \land
                                                     modes
       (SP<400_g) \Rightarrow (Stack overflow \leftarrow 1)
                      )
                                                     end source calculation
```

Data-Types

A data-type specifies the encoding of a meaning into an information medium. The meaning of the data-type (what it designates or refers to) is called its referent (or value). The referent may be anything ranging from highly abstract (the uninterpreted bit) to highly concrete (the payroll account for a specific type of employee).

Every data-type has a carrier, into which all its component data-types can be mapped. The carrier is used in storing the data-type in memories and is usually a word or multiple thereof. It must be extensive enough to hold all the component data-types, but may be a larger (having error checking and correcting bits, or even unused bits). The mapping of the component data-types into the carrier is called the format. It is given as a list which associates to each component an expression involving the carrier (e.g., as in the instruction format).

ISP provides a way of naming data-types, which also serves as a basis for abbreviations. Some data-types simply have conventional names (e.g., character/ch, floating point numbers/f); olters are named by their value (e.g., integer/i). Datatypes which are iterates of a basic component can be named by the component suffixed by a length-type. The length-type can be array/a, implying a multi-dimensional array of fixed, but unspecified dimensions; a string/st, implying a single sequence, of variable length (on each occurrence); or a vector/v, implying and dimensional array of fixed, but unspecified number of components. The length-type need not exist, and then this form of the name is not applicable. Thus, iv is the abbreviation for an integer vector. It is also possible to name a data-type by simply listing its components.

Data-types are often of a given precision and it has become customary to measure this in terms of the number of components that are used, e.g., triple precision integers. In ISP this is indicated by prefixing the precision symbol to the basic data-type name, e.g., di for double precision integer. Note that a double precision integer, while taking two words, is not the same thing as a two integer vector, so that the precision and the length-type, though both implying something about the size of the carrier, do not express the same thing.

A list of common data-types and their abbreviations is given in Table 2.

Operations on Data-types

Operations produce results of specific data-types from operands of specific data-types. The data-types themselves determine by and large the possible operations that apply to them. No attempt will be made to define the various operations here, as they are all familiar. A reasonably comprehensive list is given in Table 1. An operation-modifier, enclosed in braces, $\{\}$, can be used to distinguish variant operations. The operation-modifier is usually the name of a data-type, e.g., A+B[f] is a floating point addition. Modifiers can also be a description name applying to the operation, e.g., a×2 [rotate].

New operations can be defined by means of forms. For example, the various add operations on differing data-types are specified by writing $\{data-type\}$ after the operation.

Instruction Interpretation Process

The instruction interpretation expression and the instruction set constitute a single ISP expression that defines the processor's action. In effect, this single expression is evaluated and all the other parts of the ISP description of a processor are evoked as indirect consequences of this evaluation. Simple interpreter without interrupt facilities show the familiar cycle of fetch-the-instruction and execute-the instruction.

Example:

Run ⇒ (instruction ← M[PC]; PC ← PC + 1; next This is a simple Instruction-execution; next) interpreter, not the one for the PDP-11

In more complex processors the conditions for trapping and interrupting must also be dexcribed. The effective address calculation may also be carried out in the interpreter, prior to executing the instruction, especially if it is to be calculated only once and will have a fixed value independent of anything that happens while executing instructions. Console activity can also be described in the interpreter, e.g., the effect of a switch that permits stepping through the program under manual control, or interrogating and changing memory.

The normal statement for PDP-11 interpretation is just:

¬ Interrupt-rq ∧ Run ⇒ (instruction ← Mw[PC]; PC ← PC + 2; next	fetch
Instruction-execution; next	execute
$T-flag \Rightarrow (State-change(14_8); T-flag \leftarrow 0))$	trace mode

Table 2. Common Data-Types Abbreviations

Prin b by ch cx	hitive bit or boolean byte character complex double gradien flotting	String bv by.st ch.st	and Vector bit.vector byte.string character.string
d I	double precision iloating		
dw d	digit	id	i-digit number
ů	digit (Ja	j-digit number
r	rioating		
fr	fraction		
hw	half word		
i	integer		
mx	mixed number		
qw	quadruple length word		
tw	triple length word		
w	word		

Instruction-Set and Instruction Execution Process

The instruction set and the process by which each instruction is executed are usually given together in a single definition; this process is called Instruction-execution in most ISP descriptions. This usually includes the definition of the conditions for execution, i.e., the operation code, value, the name of the instruction, a mnemonic alias, and the process for its execution. Thus, an individual instruction typically has the form:

With this format for the instruction, the entire instruction set is simply a list of all the instructions. On any particular execution, as evoked by the interpretation expression, typically one and only one operation code correlation will be satisfied, hence one and only one instruction will be executed.

In the case of PDP-11, the text carries the definition of the individual instructions, hence they are not redefined in the appendix. Instead, the appendix defines the condition for executing the instructions. For example,

 $MOV := (bop = 0001_{0})$

is given in the appendix, and the action of MOV is defined (in ISP) in the text.

A-7

THE PDP-11 ISP

```
PDP-11's Primary (Program) Memory and Processor State
PDP-11's Primary (Program) memory and Processor State
The declaration of this memory includes all the state (bits, words, etc.) that a program
(programmer) has access to in this part of the computer. The console is not included. The
various secondary memories (e.g., disks, tapes) and input-output device state declarations are
included in a following section.
Primary (program) Memory
Mp[0:2<sup>k</sup>-1]<15:0>
                                                       actual physical, 16-bit memory of a particular
                                                        system; k = 12, ..., 17
   Mw/Mword[x<15:0>]<15:0> := (
                                                       word-accessed memory
       \neg \mathbf{x} < 0 > \Rightarrow Mp[\mathbf{x} < 15:1 > ];
                                                       word on even byte boundary, all right
         x<0> \Rightarrow (? value; Boundary-error \leftarrow 1)) word on odd bute boundary, trap
                                                       byte-accessed memory
   Mb/Mbvte[x<15:0>]<7:0> := (
                                                        take low-order bits if even
       \neg x < 0 > \Rightarrow Mp [x < 15 : 1 > ] < 7 : 0 > :
                                                        take hi-order bits if odd
         x < 0 > \Rightarrow Mp[x < 15; 1 > ] < 15; 8 > )
Processor State
R[0:7]<15:0>
                                                        eight, 16-bit General-Registers, used for
                                                         accumulators, indexing and stacks
                                                        special stack, controlled by R[6]
   SP<15:0>/Stack-Pointer := R[6]
                                                       location next instruction. also R[7]
   PC<15:0>/Program-Counter := R[7]
PS<15. 0>/Processor-State-Word
                                                       16-bit register giving rest of state
   Unused<7:0>/Undefined := PS<15:8>
                                                        mapping of bits into PS
                                                       interrupt level control of processor
   P<2:0>/Priority
                           := PS<7:5>
                                                       denotes whether trap is to occur after each
                             := PS<4>
   T/Trace
                                                         instruction
                                                       set as a function of instruction and results
   CC<3:0>/Condition-Codes := PS<3:0>
                                                       if result = -
       N/Negative
                               := CC<3>
                                                       if result = 0
       Z/Zero
                               := CC<2>
                                                       if result overflows
       V/Overflow
                               := CC<1>
                                                        if result carried into/borrowed from most
       C/Carry
                               := CC<0>
                                                         significant bit
 Processor-Controlled Error Flags (resulting from instruction-execution)
                                                        set if word is accessed on odd bute boundary
Boundary-Error
                                                        set if word accessed, via SP < 400,
Stack - Overflow
                                                        set if non-existent memory or device is
Time-Out-Error
                                                         referenced
                                                        set if a particular class of instructions is
Illegal-Instruction
                                                         executed
Processor-activity
    Activity,
                                                        ternary, specifying state of processor
        Run := (Activity = 0)
                                                        normal instruction interpretation
       Wait := (Activity = 1)
                                                        waiting for interrupt
        Off := (Activity = 2)
                                                        off, dormant
Error-Flags (resulting from without the processor)
                                                        set if power is low
 Power-Fail-Flag
                                                        set when power comes on
 Power-Up-Flag
```

Instruction format field declarations i<15:0/instruction bop<3:0 := i<15:12 binary opcode format source field sf<5:0 := i<11:6 · := sf<5:3 · source mode - 3 bits sm 8 := sf<3 source defer bit sd source register - 3 bits sr8 := sf<2:0 d f<5:0≻ := i<5:0≻ destination field dm8 destination mode - 3 bits := df<5:3 destination defer bit . := df<3. ;= df<2;0> destination register - 3 bits dra u op<3:0>o := i<15:6> unary op code (arith., logical, shifts) đf see binary op format ;= i<15:95 isr format jsop<7:0∽ sr; df see binary op format branch format brop<1:0>16 := i<15:8> offset value offset<7:0> := sign-extend($i < 7:0^{-}$) trop<1:0>16 := i<15:8> trap format unused-trop<1:0-16 := i<7:0extended opcode format := i<15;9> eop<6:0> er<3:0> ;= i<8;6 extended register extended source field ;= i<5:0> esf<5:0.> := esf<5:3> mode esm₈ defer ;= esf<3> esd register esr₈ := esf<2:0> floating op format fop<7:0> := i<15:8> register destination fr<7:0> := i<7:6> source fsf<5:0> := i<5:0-15 binary operand (2 operands) format bop df sf ь'n åа df unary operand (1 operand), JMP format uop JSR format df jsop sr offset brop branch format := sign-extend (offset) value unused trop trap format extended operation format esf eop er floating op format fop fr fsf

```
ai/address-increment<1:0> := (
   \neg Byterop \Rightarrow 2;
     Byte-op \Rightarrow 1)
Byte-op := (MOVB ∨ BICB ∨ BISB ∨ BITB ∨ CLRB ∨
              COMB V INCB V DECB V NEGB V ADCB V
              SBCB V TSTB V RORB V ROLB V ASRR V
              ASTR V SWAR)
Reserved-instruction := ((i = ) \lor (i = ) \lor...\lor(i = )) unused instructions
Registers and Data Addressed via Instruction Format Specifications
nw/next-word<15:0: := Mw[PC]
                                                                  used in operand determination
nw'/next-word' 15:0 := (Nw[PC]; PC ← PC + 2)
                                                                  with side effects
1w/last-word [15:0 := Mw[PC - 2]
                                                                  undoes side effects
Rs < 15:0 > := R[sr] < 15:0 >
                                                                  the source register
Rd<15:0 := R[dr]<15:0
                                                                   the destination register
Operand Determination for Source and Destination
Two types of operands are used: S', D', Sb' and Db' - for operands that cause side-effects
(i.e., other registers are changed; and S, L, Sb and Db for operands that do not cause side
effects. Two general procedures Wo' and Wo are used to determine these operands for side ef-
fects and no side effects, respectively
S'<15:0> := Oprd'<15:0>(Mw, 2,sm,sr)
                                                                  source word operand side-effects
 S<15:0 := Oprd<15:0>(Mw, 2,sm,sv)
                                                                  source word operands no side-effects
Sb'<7:0> := Oprd'<7:0>(Mb, 2, sm,sr)
                                                                  source byte
 Sb<7:0> := Oprd<7:0>(Mb, 1, sm, sr)
 D'<15:0> := Oprd'<15:0>(Mw, 2,dm,dr)
                                                                 Destination operands
 D<15:0> := Oprd<15:0>(Mw, 2,dm,dr)
 Db'<7:0 := Oprd'<7:0 >(Mb, 1, dm, dr)
 Db<7:0> := Oprd<7:0>(Mb, 1, dm,dr)
General Operand Calculation Process (with Side Effects)
 Oprd' w1:0>(M,ai,m,rg) := ((
                                                                   value for word or byte operand; direct
                                                                    addressing: w1 indicates length; m
                                                                    mode, and rg, register
    Rr<15:0> := R[rg]
                                                                   secondary definition for register
     (m=0) \Rightarrow Rr < w1; 0 > :
                                                                   0, use the register, Rr, as operand
     (m=2) \land (rg \neq 7) \Rightarrow (M[Rr]; next
                                                                  2. direct auto-increment (increment
        Rr \leftarrow Rr + aik;
                                                                    Rr); usually used in pop stack
     (m=2) \land (rg=7) \Rightarrow nw' < w1:0>
                                                                  2, direct; next-word is immediate
                                                                    operand
     (m=4) \Rightarrow (Rr \leftarrow Rr - ai; next)
                                                                   4, direct; after auto decrement
                                                                   usually used as PUSH stack
        M(Rr]):
                                                                   6, direct; indexed via Rr uses next-
     (m=6) \land (rg \neq 7) \Rightarrow M[nw' + Rr];
                                                                    word
                                                                   6, direct; relative to PC; uses next-
     (m=6) \land (rg=7) \Rightarrow M[nw' + PC];
                                                                    word value for word operand defer
                                                                    addressing
                                                                    1. defer through Rr
     (m=1) \Rightarrow M[Rr];
                                                                   3. defer through Mw[Rr] (usually stack),
     (m=3) \land (rg \neq 7) \Rightarrow (M[Mw[Rr]]; next
                                                                    auto-increment
         Rr \leftarrow Rr + 2;
                                                                   3, defer via next-word; absolute
      (m=3) \land (rg=7) \Rightarrow M[nw'];
                                                                     addressing
                                                                    5, defer through stack after auto
      (m=5) ⇒ (Rr ← Rr - ai; next
                                                                     decrement
         M[Mw[Rr]]);
```

```
(m=7) \land (rg \neq 7) \Rightarrow M[Mw[nw' + Rr]];
                                                                                                                                     7. defer indexed via Rr
                                                                                                                                    7. defer relative to PC
       (m=7^{\circ}) \land (rg=7) \Rightarrow M[Mw[nw' + PC]];
                                                                                                                                      end calculation process
                                               );
                                                                                                                                      check if stack overflows
       (rg=6) ∧ ((m=4) ∨ (m=5)) ∧
             (SP < 400_8)) \Rightarrow (Stack-overflow \leftarrow 1)
                                                                                                                                       end operand calculation process
                                               )
General Operand Calculation Process (without Side Effects)
Oprd<wl:0>(M,ai,m,rg) := (
       Rr < 15:0> := R[re]
       (m=0) \Rightarrow Rr \leq w1: 0 >;
                                                                                                                                       undo previous side-effects
       (m=2) \land (rg \neq 7) \Rightarrow Mw[Rr - ai];
                                                                                                                                       undo previous side-effects
       (m=2) \land (rg=7) \Rightarrow 1w \le w1: 0 >;
        (m=4) \Rightarrow M[Rr];
                                                                                                                                       undo previous side-effects
        (m=6) \land (rg \neq 7) \Rightarrow M[lw + Rr];
                                                                                                                                       undo previous side-effects
        (m=6) \land (rg=7) \Rightarrow M[lw + PC];
       (m=1) \Rightarrow M[Rr];
                                                                                                                                       undo previous side-effects
        (m=3) \land (rg \neq 7) \Rightarrow M[Mw[Rr - 2]];
                                                                                                                                       undo previous side-effects
        (m=3) \land (rg=7) \Rightarrow M[1w];
        (m=5) \Rightarrow M[Mw[Rr]];
        (m=7) \land (rg \neq 7) \Rightarrow M[Mw[lw + Rr]];
                                                                                                                                       undo previous side-effects
                                                                                                                                       undo previous side-effects
        (m=7) \land (rg \neq 7) \Rightarrow M[Mw[lw + PC]])
 Destination addresses for JMP and JSR
 Da<15:0⊳ := ((
                                                                                                                                         directs:
        (dm=0) \Rightarrow (?; Illegal-instruction \leftarrow 1);
                                                                                                                                               illegal register address
        (dm=2) \land (dr \neq 7) \Rightarrow (Rd; Rd \leftarrow Rd + 2);
                                                                                                                                                auto-increment
        (dm=2) \land (dr=7) \Rightarrow (PC; PC \leftarrow PC + 2);
                                                                                                                                               null
        (dm=4) \Rightarrow (Rd \leftarrow Rd - 2; next Rd);
                                                                                                                                                auto-decrement
         (dm=6) \land (dr\neq 7) \Rightarrow (nw' + Rd);
                                                                                                                                                indexed
         (dm=6) \land (dr=7) \Rightarrow (nw' + PC);
                                                                                                                                                relative
                                                                                                                                         defers:
         (dm=1) \Rightarrow Mw[Rd];
                                                                                                                                               via register
         (dm=3) \land (dr\neq 7) \Rightarrow (Mw[Rd]; Rd \leftarrow Rd + 2);
                                                                                                                                               via auto-increment
                                                                                                                                               absolute address
         (dm=3) \land (dr=7) \Rightarrow nw';
         (dm=5) \Rightarrow (Rd \leftarrow Rd - 2; next Mw[Rd]);
                                                                                                                                                auto-decrement
         (dm=7) \land (dr \neq 7) \Rightarrow Mw[nw + Rd];
                                                                                                                                              via index
         (dm=7) \land (dr=7) \Rightarrow Mw[nw' + PC]); next
                                                                                                                                               relative to PC
        (dr=6) \ \land \neg \ ((dm=0) \ \lor \ (dm=3) \ \lor \ (dm=7)) \ \land \ (SP < 400_g) \ \Rightarrow ( \ check \ for \ stack \ overflow \ overflow \ (dm=7)) \ \land \ (SP < 400_g) \ \Rightarrow ( \ check \ for \ stack \ overflow \ overflow \ (dm=7)) \ \land \ (SP < 400_g) \ \Rightarrow ( \ check \ for \ stack \ overflow \ overflow \ (dm=7) \ (
               stack-overflow ~ 1))
 Data Type Formats
 by/byte<7:0>
 w/word<15:0>
 wi/word.integer<15:0>
 bybv/byte.boolean-vector<7:0>
 wbv/word.boolean-vector<15:0>
 d/d.w/double.word<31:0>
```

```
f/d.f/double.word.floating<31:0>
   fs/floating.sign := f<3l>
   fe/floating.exponent<7:0> := f<30:23>
   fm/floating.mantissa<22:0> := f<22:0>
t/triple.word<47:0>
q/quadruple.word<63:0>
qf/quadruple.word.floating-point<63:0>
   qfs := qf<63>
   qfe := qf<62:55>
   qfm := qf<54:0>
 I/O Devices and Interrupts, State Information
Device[0:N-1]
                                                               N I/O devices - assume device J
    Device-name[J]<15:0> := J
                                                               number to which device responses and
                                                                is addressed
    Device-interrupt-location[J]<15:0> := K
                                                               each device has a value, K, which it
uses as an address to interrupt processor
    dob/device-output-buffer[J]<15:0>
                                                               program controlled device data
    dib/device-input-buffer[J]<15:0>
    ds/device-status[J]<15:0>
                                                               a register with device control state
       derr/device-error-flags[J]<3:0> := ds[J]<15:12>
                                                               common
       dbusy/device-busy[J] := ds[J]<11>
                                                               status
       dunit/device-unit-selection[J]<2:0> := ds[J]<10:8> assignments
       ddone[J] := ds[J] < 7 >
       denb/device-done-interrupt-enable := ds[J]<6>
       derrenb/device-error-interrupt-enable := ds[J]<5>
        dme/device-memory-extension[J]<4:3> := ds[J]<4:3>
        dfnc/device-function[J]<2:0> := ds[J]<2:0>
 dintrq/device-interrupt-request[J] := (
     (ddone[J] \land denb[J] \lor ((derr[J] \neq 0) \land derrenb[J]))
    dil/device-interrupt-level[J]<7:4>
                                                               each device is assigned to 1 of 4 levels
 Mapping of Devices into M. Each device's registers are mapped into primary word memory, e.g.,
 Teletype
    M'[177560_g] := tks/ds[TTY-keyboard]
                                                               keyboard status
    M'[177562<sub>8</sub>] := tkb/dib[TTY-keyboard]
                                                               keyboard input data
     M'[1775648] := tps/ds[TTY-printer]
                                                                teleprinter status
     M'[177566<sub>8</sub>] := tpb/dob[TTY-printer]
                                                                teleprinter data to print
 Interrupt Requests
 br/bus-request-for-interrupt<7:4> := (
                                                               OR of all device requests
     (dintrq[0] \Rightarrow dil[0]) \lor
     (dintrq[1] ⇒ dil[1]) V...
     (dintrq[J] \Rightarrow dil[J]) \lor \dots
     (dintrq[N] \Rightarrow dil[N]))
                                                                interrupt if a request is ≥ priority/P
  Interrupt-rq := (intrql \ge p)
  intrql/interrupt-request-level<2:0> := (
     br<7> = 7;
     - br<7> A br<6> = 6;
     \neg br<7> \land \neg br<6> \land \neg br<5> \land br<4> \Rightarrow 4)
```
```
Instruction Interpretation Process
Interrupt-rg \land Run \Rightarrow (Normal-interpretation);
   Normal-interpretation := (I \leftarrow Mw[PC]; PC \leftarrow PC + 2 next
                                                                       fetch
       Instruction-execution; next
                                                                       execute
      T-flag \Rightarrow (State-change(14_8); T-flag \leftarrow 0))
                                                                       trace
Interrupt-rq \land \neg Off \Rightarrow (
   State-change(Device-interrupt-location[J]);
                                                                       assume device J interrupts
   P ← intrql);
off = ( );
\neg Interrupt-rq \land Wait \Rightarrow ();
                                                                       for stacking state and restore
   State-change(x) := (
       SP \leftarrow SP - 2; next
       Mw[SP] ← PS;
       SP - SP - 2; next
       Mw[SP] ← PC;
       PC \leftarrow Mw[x];
       PS ← Mw[x+2]
Boundary-Error \Rightarrow (State-change(4<sub>8</sub>); Boundary-error \leftarrow 0)
Time-Out-Error \rightarrow (State-change(4g); Time-Out-Error \leftarrow 0)
Power-Fail-Flag = (state-change(24_8); Power-Fail-Flag = 0;) program must turn off computer
Power-Up-Flag = (PC + 24g; Power-Up-Flag + 0; Activity + 0) Start Up on power-up
Instruction-Set Definition
      Each instruction is defined in ISP in the text, therefore, it will not be repeated here.
ISP for Floating Point Processor/FPP
Device-interrupt-location [FPP] := M'[244<sub>g</sub>]
FEC<15:0>
                                                                 floating point processor error code
                                                                  register
    FOCE := (FEC=2)
                                                                 floating op code error
    FDZE := (FEC=4)
                                                                 floating divide by zero
    FICE := (FEC=6)
                                                                 floating integer
conversion error
```

```
FVE := (FEC=8)
                                                       floating overflow
   FUE := (FEC=10)
                                                       floating underflow
  FUVE := (FEC=12)
                                                       floating undefined variable
FAC[0:5]<63:0>
                                                        6 floating point accumulators
Fr<63:0>
                                                       temporary floating point register
FPC<15:0>
                                                       floating point PC
FPSR<15:0>
                                                       floating point processor status register
   FER := FPSR<15>
                                                       floating error
   FIE := FPSR<14>
                                                       interrupt enable
   FIUV:= FPSR<11>
                                                       interrupt on undefined variable
   FIU := FPSR<10>
                                                       interrupt on underflow
   FIV := FPSR<9>
                                                       interrupt on overflow
   FIC := FPSR<8>
                                                       interrupt on integer conversion error
   FD := FPSR<7>
                                                       floating double precision mode
   FL := FPSR<6>
                                                       floating long integer mode
   FT := FPSR<5>
                                                        floating truncate mode
   FMM := FPSR<4>
                                                        floating maintenance mode
```

```
FN := FPSR<3>
                                                                floating negative
   FZ := FPSR<2>
                                                                floating zero
   FV := FPSR<1>
                                                                floating overflow
   FC := FPSR <0>
                                                                floating carry
Instruction format
0C<3:0> := i<15:12>
                                                                op code
FOC<3:0> := i<11:8>
                                                                floating op code
AC<1:0> := i<7:6>
                                                                accumulator
General Definitions
XL := ((FD=0) \Rightarrow 1-2^{-24})
                                                                largest fraction
         (FD=1) \Rightarrow 1-2^{-56})
XLL := 2^{-128}
                                                                smallest non-zero number
XUL := 2^{127} * XL
                                                                largest number
JL := ((FL=0) \Rightarrow 2^{15}-1):
                                                                largest integer
         (FL=1) \Rightarrow 2^{31}-1)
Address Calculation
FPS<63:0> := (
                                                                floating point processor source
   (dm=0) \Rightarrow FAC(dr);
   (dm≠0) ⇒ (
      (FD=0) \Rightarrow D < 15: 0 > CMw[PC+2];
       (FD=1) ⇒ D<15:0>□Mw[PC+2]□
          Mw[PC+4] CMw[PC+6]))
                                                                floating point processor source with side effects
FPS'<63:0> := (
   (dm=0) \Rightarrow FAC(dr);
   (dm \neq 0) \Rightarrow (
       (FD=0) ⇒ D'<15:0>□nw'
       (\texttt{FD=1}) \Rightarrow \texttt{D}' < \texttt{15:0} > \texttt{CInw'CInw'CInw')})
FPD<63:0> := FPS<63:0>
                                                                floating point processor destination
FPD'<63:0>:= FPS'<63:0>
                                                                floating point processor destination with
                                                                 side effects
FS<15:0> := D<15:0>
                                                                floating source, CPU mode
FS'<15:0> := D'<15:0>
                                                                floating source with side effects,
                                                                 CPU mode
FD<15:0> := D<15:0>
                                                                floating destination, CPU mode
FD'<15:0> := D'<15:0>
                                                                floating destination with side effects.
                                                                 CPU mode
Fac := FAC(AC)
                                                                destination floating register
```

Ta 17 bit result, r, used only for descriptive purposes

²A prime is used in S (e.g., S') and D (e.g., D') to indicate that when a word is accessed in this fashion, side effects may occur. That is, registers of R may be changed.

³<u>If</u> all 16 bits of result, r = 0, <u>then</u> Z is set to 1 <u>else</u> Z is set to 0.

⁴The 8 least significant bits are used to form a 16-bit positive or negative number by extending bit 7 into 15:8.

 ${}^{5}a \Rightarrow b$ means: if boolean a is true then b is executed.

⁶Mw means the memory taken as a work-organized memory.

APPENDIX B MEMORY MAP

INTERRUPT VECTORS.

000	RESERVED
004	TIME OUT, BUS ERROR
010	RESERVED INSTRUCTION
014	DEBUGGING TRAP VECTOR
020	IOT TRAP VECTOR
024	POWER FAIL TRAP VECTOR
030	EMT TRAP VECTOR
034	"TRAP" TRAP VECTOR
040	SYSTEM SOFTWARE
044	SYSTEM SOFTWARE
050	SYSTEM SOFTWARE
054	SYSTEM SOFTWARE
060	TTY IN-BR4
064	TTY OUT-BR4
070	PC11 HIGH SPEED READER-BR4
074	PC11 HIGH SPEED PUNCH
100	KW11L - LINE CLOCK BR6
104	KW11P - PROGRAMMER REAL TIME CLOCK BR6
120	XY PLOTTER
124	DR11B-(BR5 HARDWIRED)
130	ADO1 BR5-(BR7 HARDWIRED)
134	AFC11 FLYING CAP MULTIPLEXER BR4
140	AA11-A,B,C SCOPE BR4
144	AA11 LIGHT PIN BR5
170	USER RESERVED
174	USER RESERVED
200	LP11 LINE PRINTER CTRL-BR4
204	RF11 DISK CTRL-BR5
210	RC11 DISK CTRL-BR5
214	TC11 DEC TAPE CTRL-BR6
220	RK11 DISK CTRL-BR5
224	TM11 COMPATIBLE MAG TAPE CTRL-BR5
230	CR11/CM11 CARD READER CTRL-BR6
234	UDC11 (BR4, BR6 HARDWIRED)
240	11/45 PIRQ
244	FPU ERROR
254	RP11 DISK PACK CTRL-BR5
260	
264	
270	USER RESERVED
274	USER RESERVED
300	START OF ELOATING VECTORS
300	START OF FLOATING VECTORS

NOTE:	XX MEA TION. Q SPOND	NS A RE PTION I TO BUS	ESERVED A MAY NOT 6 ADDRES	ADDRESS FOR THAT OP- USE IT BUT IT WILL RE- S.
777776 777774 777776 777676 777656 777656 777636 777636 777636 777616 777616 777616 777576	5 CP 2 11 5 TO 5 TO	U STAT ACK LIN /45 PIR 0 777700 0 777650 0 777640 0 777630 0 777620 0 777610 0 777600 /45\$\$\$R /45 \$\$F	US AIT REGIST Q REGISTI D CPU REC D 11/45 S D MX11 # D MX11 # D MX11 # D MX11 # D MX11 # D MX11 # 2 MX11 #	TER ER DISTERS EGMENTATION REGISTER 6 5 4 3 2 1
777572	2 11	/45 SSF	80	
777570		NSOLE	SWITCH R	EGISTER
777564) KL	11 TTV	OUT DBR	
777562		11 TTY	IN DBR	
777560) KL	11 TTY	IN CSR	
777556	5 PC	11 HSP	DBR	
777554	PC	11 HSP	CSR	
777552	2 PC	:11 HSR	DBR	
777550) PC	:11 HSR	CSR	
777546	5 LK	S LINE	CLOCK KV	V11-L
777516	6 LP	11 DBR	2	
777514	4 LF	211 CSR		
777512	2 LF	211 XX		
777510	D LF	211 XX		
77747	6 RF	11 DISI	K RFLA	LOOK AHEAD
77747	4 RF	11 DIS	K RFMR	MAINTENANCE
77747	2 RF	11 DIS	K RFDBR	
77747	O RE	-11 DIS	K RFDAE	
77746	6 Rf	-11 DIS	K RFDAR	
77746	4 RI	F11 DIS	K RFCAR	
///46	2 RI			
///40	U RI		K REDSC	
77745	6 R(C11 DIS	K RCDBR	
77745	4 R0	C11 MA	NTENANC	E
77745	2 R0	C11 RCC	CAR	_
77745	0 R(211 RCV	VC	
77744	6 R(C11 RCC	SR-	
77744	4 R	C11 RC	CSR1	
77744	2 R	C11 RC	ER	

777434	DT11 BUS SWITCH #7
777432	BUS SWITCH #6
777430	BUS SWITCH #5
777426	BUS SWITCH #4
777424	BUS SWITCH #3
777422	BUS SWITCH #2
777420	BUS SWITCH #1
777416 777414 777412 777410 777406 777406 777404 777402 777400	RKDB RK11 DISK RKMR RKDA RKBA RKWC RKCS RKER RKDS
777356	TCXX
777354	TCXX
777352	TCXX
777350	TCDT DEC TAPE (TC11)
777346	TCBA
777344	TCWC
777342	TCCM
777340	TCST
777336	ASH EAE (KE11-A) # 2
777334	LSH
777332	NOR
777330	SC
777326	MUL
777324	MQ
777322	AC
777300	DIV
777316	ASH EAE (KE11-A) # 1
777314	LSH
777312	NOR
777310	SC
777306	MUL
777304	MQ
777302	AC
777300	DIV
777166	CR11 XX
777164	CRDBR2 CR11 CARD READER
777162	CRDBR1
777160	CRCSR
776776	ADO1-D XX
776774	ADO1-D XX
776772	ADDBR A/D CONVERTER ADO1-D
776770	ADCSR

776766	DAC3	DAC AA11
776764	DAC2	
776762	DAC1	
776760	DACO	
776756	SCOPE C	ONTROL - CSR
776754	AA11 XX	
776752	AA11 XX	
776750	AA11 XX	
776740	RPBR3	RP11 DISK
776736	RPBR2	
776734	RPBR1	
776732	MAINTE	NANCE #3
776730	MAINTEI	NANCE #2
776726	MAINTE	NANCE #1
776724	RPDA	
776222	RPCA	
776720	RPBA	
776716	RPWC	
776714	RPCS	
776712	RPER	
776710	RPDS	

776676 TO 776500 MULTI TTY FIRST STARTS AT 776500

 776476
 TO 776406 MULTIPLE AA11'S SECOND STARTS @ 776760

 776476
 TO 776460 5TH AA11

 776456
 TO 776440 4TH AA11

 776436
 TO 776420 3RD AA11

 776416
 TO 776400 2ND AA11

 NOTE 1ST AA11 IS AT 776750

776377 TO 776200 DX11 775600 DS11 AUXILIARY LOCATION 775577 TO 775540 DS11 MUX3 775537 TO 775500 DS11 MUX2 775477 TO 775440 DS11 MUX1 775436 TO 775400 DS11 MUX0 775377 TO 775200 DN11 775177 TO 775000 DM11 774777 TO 774400 DP11 774377 TO 774000 DC11

773777 TO 773000 DIODE MEMORY MATRIX

773000 BM792-YA PAPER TAPE BOOTSTRAP 773100 BM792-YB RC,RK,RP,RF AND TC11 · BOOTSTRAP 773200 BM792-YC CARD READER BOOTSTRAP 773300 773400 773500 773500 773600 773700 RESERVED FOR MAINTENANCE LOADER

	TO TTOTOO TUDEOET DUNOU
//2//6	TO 7/2/00 TYPESET PUNCH
772676	TO 772600 TYPESET READER
772576	AFC-MAINTENANCE
772574	AFC-MUX ADDRESS
772572	AFC-DBR
772570	AFC-CSR
772546	KW11P XX
772544	KW11P COUNTER
772542	KWIID COUNTER
772540	
772540	
//2530	
772534	IM11 XX
772532	TM11 LRC
772530	TM11 DBR
772526	TM11 BUS ADDRESS
772524	TM11 BYTE COUNT
772522	TM11 CONTROL
772520	TM11 STATUS
772512	OST CSR
772510	OST FADRS1 2
772506	OST ADRS2
772504	OST ADDS1
772504	OST MASK2
772502	OST MACK1
//2500	USI MASKI
//2416	DR11B/DATA
772414	DR11B/STATUS
772412	DR11B/BA
772410	DR11B/WC
772136	TO 772110 MEMORY PARITY CSR
772136	15
772120	4
772116	3
772114	2
772112	1
772110	0
771776	UDCS - CONTROL AND STATUS REGISTER
771774	UDSR SCAN REGISTER
771772	MCLK - MAINTENANCE REGISTER
771766	
771000	
770776	
770776	
770770	
770774	
770772	
//0//0	
/70716	KGNUI
770714	KGBCC1
770712	KGDBR1
770710	KGCSR1
770706	5 KGNUO
770704	KGDBRO
770702	KGBCC0

KG11A KGCSR0 770676 TO 770500 16 LINE FOR DM11BB DM11BB #16 DM11BB #15 DM11BB #14 DM11BB #13 DM11BB #12 DM11BB #11 DM11BB #10 DM11BB #9 DM11BB #8 LATENCY TESTER LATENCY TESTER LATENCY TESTER LATENCY TESTER 770056 TO 770000 SPECIAL FACTORY BUS TESTERS 767776 TO 764000 FOR USER and SPECIAL SYSTEMS---DR11A ASSIGNED IN USER AREA-STARTING AT HIGHEST ADDRESS WORKING DOWN DR11A #0 DR11A #1 DR11A #2

764000 START NORMAL USER ADDRESSES HERE AND ASSIGN UPWARD. 760004 TO 760000 RESERVED FOR DIAGNOSTIC - SHOULD NOT BE ASSIGNED

APPENDIX C

PDP-11/40 INSTRUCTION TIMING

INSTRUCTION EXECUTION TIME

The execution time for an instruction depends on the instruction itself, the modes of addressing used, and the type of memory being referenced. In the most general case, the Instruction Execution Time is the sum of a Source Address Time, a Destination Address Time, and an Execute, Fetch Time.

Instr Time = SRC Time + DST Time + EF Time

Some of the instructions require only some of these times, and are so noted. All Timing information is in microseconds, unless otherwise noted. Times are typical; processor timing can vary $\pm 10\%$.

I. BASIC INSTRUCTION SET TIMING

Double Operand

all instructions,

except MOV: Instr Time = SRC Time + DST Time + EF Time MOV Instruction: Instr Time = SRC Time + EF Time

Single Operand

all instr, except MFPI, MTPI: Instr Time = DST Time + EF Time MFPI, MTPI instructions: Instr Time = EF Time

Branch, Jump, Control, Trap, & Misc

all instructions: Instr Time = EF Time

NOTES:

- 1. The times specified generally apply to Word instructions. In most cases Even Byte instructions have the same times, with some Odd Byte instructions taking longer. All exceptions are noted.
- Timing is given without regard for NRP or BR servicing. Memory types MM11-S, MF11-L, and ML11 are assumed with direct use of the special processor MSYNA signal and with memory within the CPU mounting assembly. Use of the regular Unibus BUS MSYN signal means 0.08 μsec must be added for each memory cycle.
- 3. If the Memory Management (KT11-D) option is installed, instruction execution times increase by 0.15 μ sec for each memory cycle used.

SOURCE ADDRESS TIME

Instruction	Source Mode	SRC Time (A)	Memory Cycles
	0	0.00 µsec	0
	1	.78	1
	2	.84	1
Double	3	1.74	2
Operand	4	.84	1
•	5	1.74	2
	6	1.46	2
	7	2.36	3

NOTE (A): For Source Modes 1 thru 7, add 0.34 μsec for Odd Byte instructions.

DESTINATION ADDRESS TIME

Instruction	Destination Mode	DST Time (B)	Memory Cycles
Single	0	0.00 µsec	0
Operand,	1	.78 (.90)	1
and	2	.84 (.90)	1
Double	3	1.74 (1.80)	2
Operand	4	.84 (.90)	1
(except	5	1.74 (1.80)	2
MOV, JMP, JSR)	6	1.46 (1.74)	2
	7	2.36 (2.64)	1

NOTE (B): For Destination Modes 1 thru 7, add 0.34 μ sec for Odd Byte instructions. Use higher values in parentheses () for ADD, SUB, CMP, BIT, BIC, or BIS and a Source Mode of 0.

EXECUTE, FETCH TIME

Double Operand

Instruction	SRC Mode 0		SRC Mode 1 to 7		SRC Mode 0 to 7	
	DST Mode 0		DST Mode 0		DST Mode 1 to 7	
(use with SRC	EF	Mem	EF	Mem	EF	Mem
Time & DST Time)	Time	Cyc	Time	Cyc	Time (C)	Cyc
ADD, CMP, } BIT, BIC, BIS {	0.99 μs	1	1.60 μs	1	1.76 μs	2
SUB XOR	.99 .99	1 1	1.60	1	1.90 1.76	2 2

NOTE (C): For Destination Modes 1 thru 7, add 0.48 μ sec for Odd Byte instructions.

Instruction	DST Mode	SRC Mode	EF Tim e (Word instr)	EF Time (Odd or Even Byte)	Memory Cycles
	0	0	0.90 µsec	1.80 μsec	0
	0	1 to 7	1.46	1.80	0
	1	0 to 7	2.42	2.56	2
	2	0 to 7	2.42	2.56	2
MOV	3	0 to 7	3.18	3.32	3
	4	0 to 7	2.42	2.56	2
(use with	5	0 to 7	3.18	3.32	3
SKC TIME)	6	0	2.84	2.98	3
	6	1 to 7	3.18	3.32	3
	7	0	3.68	3.82	4
	7	1 to 7	4.02	4.16	4

Single Operand

Instruction	Destination	Mode 0	Destination Mo	de 1 to 7
(use with DST Time)	EF Time	Mem Cycles	EF Time (D)	Mem Cycles
CLR, COM, NEG, INC, DEC, ADC, SBC, TST, ROL, ASL, SWAB	0.99 μs	1	1.77 μs	2
ROR, ASR SXT	1.25 (E) .90	1 1	2.06 1.77	2 2

NOTE (D): For Destination Modes 1 thru 7, add 0.48 μ sec for Odd Byte instructions.

NOTE (E): For RORB and ASRB, add 0.14 μsec for Even or Odd Byte instructions.

Instruction	Instr Time	Mem Cycles	Note
MFPI	3.74 μs	2 1	hese two instructions are im-
MTPI	3.68	2 p	plemented only if Memory
		Ν	lanagement is installed.

Branch Instructions

Instruction	Instr Tim e (Branch)	Instr Time (No Branch)	Memory Cycles
BR, BNE, BEQ, BPL, BMI, BVC, BVS, BCC, BCS, BGE, BLT, BGT, BLE, BHI, BLOS, BHIS, BLO	1.76 μsec	1.40 µsec	1
SOB	2.36	2.04	1

Instruction	Destination Mode	Instr Time	Memory Cycles
	1	1.80 µsec	1
JMP JSR	2	2.10	1
	3	2.30	2
JMP	4	1.90	1
	5	2.30	2
JMP JSR	6	2.36	2
	7	2.92	Time Memory Cycle μsec 1 1 2 1 2 2 3 2 3 2 3 2 3 2 3 3 3 4 4
	1	2.94	2
	2	3.24	2
	3	3.44	3
JMP JSR	4	3.04	2
	5	3.44	3
	6	3.50	3
	7	4.06	4

Jump Instructions

Control, Trap, & Misc Instructions

Instruction	Instr Time	Mem C	yc Notes
RTS MARK RTI, RTT	2.42 μsec 2.56 2.92	2 2 3	
SET N,Z,V,C CLR N,Z,V,C	1.72 2.02	1 1	
HALT	2.42	1	Console loop for a switch setting is 0.44 μ sec.
WAIT	2.24	1	WAIT loop for a BR is 1.12 μ sec.
RESET	80 msec	1	
IOT, EMT TRAP, BPT	5.80 µsec	5	

LATENCY

Interrupts (BR requests) are acknowledged at the end of the current instruction. For a typical instruction, with an instruction execution time of 4 μ sec, the average time to request acknowledgement would be 2 μ sec.

Interrupt service time, which is the time from BR acknowledgement to the first subroutine instruction, is 5.42 μ sec, max.

NPR (DMA) latency, which is the time from request to bus mastership for the first NPR device, is 3.50 $\mu sec,$ max.

11.	EIS.	KE11-E.	INSTRUCTION	TIMING
	,	,		

Source Mode	SRC Time	
0	0.28 µsec	
1	.78	
2	.98	
3	1.74	
4	.98	
5	1.74	
6	1.74	
7	2.64	
Instruction	EF Time	Notes
MUL	8.88 µsec	
DIV	11.30	
ASH (right)	2.58	Add 0.30 usec per shift.
ASH (left)	2.78	Add 0.30 μ sec per shift.
ASHC (no shift)	2.78	
ASHC (shift)	3.26	Add 0.30 μ sec per shift.

Instr Time = SRC Time + EF Time

LATENCY

Interrupts are acknowledged at the end of the current instruction. Interrupt service time is 5.42 μ sec, max. NPR latency is 3.50 μ sec, max.

III. FLOATING POINT, KE11-F, INSTRUCTION TIMING

Instr Time=Basic Time+Shift Time for binary pts+Shift Time for norm

Instr	Basic Time	Time per shift to line up binary points (0 to 23 shifts)	Time per shift for normalization (0 to 25 shifts)
FADD	18.78 µsec	0.30 µsec	0.34 µsec
FSUB	19.08	.30	.34
FMUL	29.00		.34
FDIV	46.72		.34

Basic instruction times shown for FADD and FSUB assume exponents are equal or differ by one.

LATENCY

If an interrupt request of higher priority than the operating program occurs during a Floating Point instruction, the current instruction will be aborted unless it is near completion. The maximum time from interrupt request to acknowledgement during Floating Point instruction execution is 20.08 μ sec. Interrupt service time is 5.42 μ sec, max. NPR latency is 3.50 μ sec, max.

APPENDIX D INSTRUCTION INDEX

ADC(B)	4-19
ADD	4-25
ASL(B)	4-14
ASH	4-33
ASHC	4.34
ASR(B)	4-13
BCC	4-44
BCS	4-45
BEQ	4-39
BGE	4-47
BGT	4-49
BHI	4-52
BHIS	4-54
BIC(B)	4-29
BIS(B)	4-30
BIT(B)	4-28
BLT	4-48
BLE	4-50
BLO	4-55
BLOS	4.53
BMI	4-41
BNE	4-38
BPL	4-40
BPT	4-67
BR	4-37
BVC	4-42
BVS	4-43
CLR(B)	4-6
CMP(B)	4-24
COM(B)	4.7
COND. CODES	4.79
DEC(B)	4.9
	4 32
ЕМТ	1.65
	4-05
FADD	7-4

FDIV	7-5
FMUL	7-5
FSUB	7-4
HALT	4-74
INC(B)	4-8
IOT	4-68
JMP	4-56
JSR	4-58
MARK	4-61
MFPI	4-77
MOV(B)	4-23
MTPI	4-78
MUL	4-31
NEG(B)	4-10
NOP	4-79
RESET	4-76
ROL(B)	4-16
ROR(B)	4-15
RTI	4-69
RTS	4-60
RTT	4-70
SBC(B)	4-20
SOB	4-63
SUB	4-26
SWAB	4-17
SXT	4-21
TRAP	4-66
TST(B)	4-11
WAIT	4-75
XOR	4-35

NUMERICAL OP CODE LIST

Op Code	Mnemonic	Op Code	Mnemonic	Op Code	Mnemonic
00 00 00 00 00 01 00 00 02 00 00 03	HALT WAIT RTI BPT	00 60 DD 00 61 DD 00 62 DD 00 63 DD	ROR ROL ASR ASL	10 40 00 10 43 77	ЕМТ
00 00 04 00 00 05 00 00 06 00 00 07	IOT RESET RTT (unused)	00 64 NN 00 65 SS 00 66 DD 00 67 DD	MARK MFPI MTPI SXT	10 44 00 10 47 77	TRAP
00 01 DD 00 02 0R	JMP RTS	00 70 00	(unused)	10 50 DD 10 51 DD 10 52 DD	CLRB COMB INCB
00 02 10 00 02 27	(unused)	01 SS DD 02 SS DD	MOV CMP	10 53 DD 10 54 DD 10 55 DD 10 55 DD	DECB NEGB ADCB
00 02 3N 00 02 40	SPL NOP	03 33 DD 04 SS DD 05 SS DD	BIC BIS	10 50 DD 10 57 DD	TSTB
00 02 41	cond codes	06 SS DD	ADD	10 60 DD 10 61 DD 10 62 DD	RORB ROLB
00 02 77	CINIAD	07 1R SS 07 2R SS	DIV ASH	10 63 DD	ASLB
00 03 DD 00 04 XXX	BR	07 3R SS 07 4R DD	ASHC XOR		(unused)
00 10 XXX 00 14 XXX	BNE BEQ	07 50 OR 07 50 1R	FADD FSUB	10 65 SS	MFPD
00 20 XXX 00 30 XXX	BGE BLT BGT	07 50 2R 07 50 3R	FMUL FDIV	10 66 DD	MTPD
00 34 XXX 00 4R DD	BLE JSR	07 50 40	(unused)	10 77 77	(unused)
00 50 DD 00 51 DD	CLR COM	07 67 77 J 07 7R NN	SOB	11 SS DD 12 SS DD	MOVB CMPB
00 52 DD 00 53 DD 00 54 DD	INC DEC NEG	10 00 XXX 10 04 XXX	BPL BMI	13 SS DD 14 SS DD 15 SS DD	BITB BICB BISB
00 55 DD 00 56 DD	ADC SBC	10 10 XXX 10 14 XXX 10 20 XXX	BHI BLOS BVC	16 SS DD 17 00 00	SUB
00 57 00	151	10 24 XXX 10 30 XXX 10 34 XXX	BVS BCC, BHIS BCS, BLO	17 77 77 ∫	point

APPENDIX E SUMMARY OF PDP11 INSTRUCTIONS

GENERAL REGISTER ADDRESSING

MODE	R

Mode	Name	Symbolic
0	register	R
1	register deferred	(R)
2	auto-increment	(R)+
З	auto-incr deferred	@(R)+
4	auto-decrement	—(R)
5	auto-decr deferred	@—(R)
6	index	X(R)
7	index deferred	@X(R)

PROGRAM COUNTER ADDRESSING

Description

(R) is operand [ex. R2 = %2] (R) is address (R) is adrs; (R)+(1 or 2) (R) is adrs of adrs; (R)+2 (R) - (1 or 2); (R) is adrs (R) - 2; (R) is adrs of adrs (R)+X is adrs (R)+X is adrs of adrs



2	immediate	# n
3	absolute	@#A
6	relative	Α
7	relative deferred	@A

operand n follows instr address A follows instr instr adrs +4+X is adrs instr adrs +4+X is adrs of adrs

LEGEND

Op Codes

 $\blacksquare = 0 \text{ for word/1 for byte}$ SS = source field (6 bits) DD = destination field (6 bits) R = gen register (3 bits), 0 to 7 XXX = offset (8 bits), +127 to -128 N = number (3 bits) NN = number (6 bits)

Boolaen

h = AND v = inclusive OR v = exclusive OR $\sim = NOT$

Operations

() = contents of

s = contents of source

d = contents of destination

r = contents of register

 $\leftarrow \pm \text{becomes}$

X = relative address

% = register definition

Condition Codes

* = conditionally set or cleared

- = not affected

- 0 = cleared
- 1 = set

NOTE:

- ▲ = Applies to the 11/40, & 11/45 computers
- = Applies to the 11/45 computer

SINGLE OPERAND: OPR dst

	15	6 5	0				
	L	OP CODE	DD				
Mnemonic	Op Code	Instruction	dst Result	N	z	v	С
General							
CLR(B) COM(B) INC(B) DEC(B) NEG(B) TST(B)	 050DD 051DD 052DD 053DD 054DD 057DD 	clear complement (1's) increment decrement negate (2's compl) test	$0 \\ \sim \mathbf{d} \\ \mathbf{d} + 1 \\ \mathbf{d} - 1 \\ -\mathbf{d} \\ \mathbf{d}$	0 * * *	1 * * * * * *	0 0 * * 0	0 1
Rotate & Shi	ft						
ROR(B) ROL(B) ASR(B) ASL(B) SWAB	 060DD 061DD 062DD 063DD 0003DD 	rotate right rotate left arith shift right arith shift left swap bytes	d/2 2d	* * * * *	* * * * *	* * * * *	* * * 0
Multiple Prec	ision						
ADC(B) SBC(B) ▲ SXT	■ 055DD ■ 056DD 0067DD	add carry subtract carry sign extend	d + C d - C 0 or -1	*	* * *	* * *	*
DOUBLE OPI	ERAND:	OPR src,dst	OPR scr,R or	OP	RI	R,d	lst
	15 12 OP CODE 15 OP COE	11 6 5 SS 9 6 5 E R	0 DD 0 SS OR DD				
Mnemonic	Op Code	Instruction	Operation	Ν	z	V	С
General							
MOV(B) CMP(B) ADD SUB	■ 1SSDD ■ 2SSDD 06SSDD 16SSDD	move compare add subtract	$d \leftarrow s$ s - d $d \leftarrow s + d$ $d \leftarrow d - s$	* * *	* * * *	0 * *	* * *
Logical							
BIT(B) BIC(B) BIS(B)	■ 3SSDD ■ 4SSDD ■ 5SSDD	bit test (AND) bit clear bit set (OR)	s∧d d ← (~s)∧d d ← svd	* * *	* * *	0 0 0	
▲ Register							
MUL DIV ASH ASHC XOR	070RSS 071RSS 072RSS 073RSS 074RDD	multiply divide shift arithmetically arith shift combined exclusive OR	r ← r x s r ← r/s d ← r v d	* * * * *	* * * * *	0 * * 0	* * * *

B _ _ location BRANCH



If condition is satisfied: Branch to location, New PC \leftarrow Updated PC + (2 x offset)

Op Code = Base Code + XXX

adrs of br instr +2

Mnemonio	Base c Code	Instruction	Branc	h Condition
Branches				
BR BNE BEQ BPL BMI BVC BVS BCC BCS Signed Col	000400 001000 001400 100000 102000 102400 103000 103400	branch (unconditional) br if not equal (to 0) br if equal (to 0) branch if plus branch if minus br if overflow is clear br if overflow is set br if carry is clear br if carry is set	(alw ≠ 0 = 0 + -	

BGE	002000	br if greater or eq (to 0)	≥0	$N \neq V = 0$
BLT	002400	br if less than (0)	< 0	$N \neq V = 1$
BGT	003000	br if greater than (0)	>0	Z v (N + V) = C
BLE	003400	br if less or equal (to 0)	≤0	Z v (N + V) = 1

Unsigned Conditional Branches

101000	branch if higher	>	C v Z = 0
101400	branch if lower or same	\leq	C v Z = 1
103000	branch if higher or same	≥	C = 0
103400	branch if lower	<	C = 1
	101000 101400 103000 103400	101000branch if higher101400branch if lower or same103000branch if higher or same103400branch if lower	101000branch if higher>101400branch if lower or same≤103000branch if higher or same≥103400branch if lower<

JUMP & SUBROUTINE:

Mnemon	Op ic Code	Instruction	Notes
JMP JSR RTS ▲MARK ▲SOB	0001DD 004RDD 00020R 0064NN 077RNN	jump jump to subroutine return from subroutine mark subtract 1 & br (if \neq 0)	PC ← dst use same R aid in subr return (R) — 1, then if (R) \neq 0: PC ← Updated PC — (2 x NN)

TRAP & INTERRUPT:

Mnemo	Op onic Code	Instruction	Notes
ЕМТ	104000 to 104377	emulator trap (not for general use)	PC at 30, PS at 32
TRAP	104400 to 104777	trap	PC at 34, PS at 36
BPT	000003	breakpoint trap	PC at 14, PS at 16
ΙΟΤ	000004	input/output trap	PC at 20, PS at 22
RTI	000002	return from interrupt	
▲RTT	000006	return from interrupt	inhibit T bit trap

MISCELLANEOUS:

Mner	nonic	Op Code	Instruction
НА	LT	000000	halt
WA	IT	000001	wait for interrupt
RE	SET	000005	reset external bus
NO	Р	000240	(no operation)
 SPI 	_ (0023N	set priority level (to N)
▲ MF	PI	006588	move from previous instr space
▲ MT	PI (0 66DD	move to previous instr space
• MF	PD	1065SS	move from previous data space
• MT	PD 1	1066DD	move to previous data space

CONDITION CODE OPERATORS:



Mnemonic	Op Code	Instruction	N	z	V	С
CLC CLV CLZ	000241 000242 000244	clear C clear V clear Z			0	0
CLN CCC	000250 000257	clear N clear all cc bits	0 0	0	0	0
SEC SEV SEZ SEN	000261 000262 000264 000270	set C set V set Z set N	-	$\frac{-}{1}$	ī - -	1
366	000277	set all cc bits	T	Ŧ	T	T

PDP11/40 FLOATING POINT UNIT:

			N	Z	V	С
FADD	07500R	floating add	*	*	0	0
FSUB	07501R	floating subtract	*	*	0	0
FMUL	07502R	floating multiply	*	*	0	0
FDIV	07503R	floating divide	*	*	0	0

DEVICE REGISTER ADDRESSES

Device		Control & Status	Data Buffer	Inter- rupt Vector	Priority Lev e l
KW11-L	Line Clock	777 546		100	BR6
KW11-P	Real Time Clock control & status counter	772 540 772 544	772 542	104	BR6
LA30	DECwriter keyboard printer	777 560 777 564	777 562 777 566	60 64	BR4 BR4
LP11	Line Printer	777 514	777 516	200	BR4
LT33	Teletype keyboard printer	777 560 777 564	777 562 777 566	60 64	BR4 BR4
PC11	Paper Tape reader punch	777 550 777 554	777 552 777 556	70 74	BR4 BR4
RC11/RS64	Disk (64K words) look ahead disk address error status command & status word count current address maintenance	777 440 777 442 777 444 777 446 777 450 777 452 777 454	777 456	210	BR5
RF11/RS11	Disk (256K words) control status word count current mem adrs disk address adrs ext error maintenance segment address	777 460 777 462 777 464 777 466 777 470 777 474 777 476	777 472	204	BR5

RK11/RK05	Disk Cartridge		777 416	220	BR5
	drive status	777 400			
	error	777 402			
	control status	777 404			
	word count	777 406			
	current address	777 410			
	disk address	777 412			
	maintenance	777 414			
TC11/TU56	DECtape		777 350	214	BR6
	control	777 340			
	command	777 342			
	word count	777 344			
	current address	777 346			
тм11/ти10	Magtape		772 530	224	BR5
	status	772 520			
	command	772 522			
	byte counter	772 524			
	current address	772 526			
	read lines	772 532			
	reau mica	112 332			

PROCESSOR REGISTER ADDRESSES

Processor Status Word

PS --- 777 776



00=KERNEL . 01=SUPERVISOR . 11=USER .

▲ Stack Limit Register — 777 774

• Program Interrupt Request — 777 772

General Registers	R0 — 777 700 R1 — 777 701	R4 777 704 R5 777 705
(console use only)	R2 - 777 702	R6 — 777 706
	R3 — 777 703	R7 — 777 707

Console Switches & Display Register - 777 570

INTERRUPT VECTORS

- 000 (reserved)
- 004 Time Out & other errors
- 010 illegal & reserved instr
- 014 BPT
- 020 IOT
- 024 Power Fail
- 030 EMT
- 034 TRAP

ABSOLUTE LOADER

Starting Address:		500
Memory Size: 4K	017	
8K	037	
12K	057	
16K	077	
20K	117	
24K	137	
28K	157	
(or larg	ger)	

BOOTSTRAP LOADER

Address	Contents	Address	Contents
744	016 701	764	000 002
746	000 02 6	766	400
750	012 702	770	005 267
752	000 352	772	177 756
754	005 211	774	000 765
	105 711	776	177 560 (KB)
760	100 376		or 177 550 (PR)
762	116 162		

NOTES

NOTES
·
······································

NOTES				

	1
	1b. (
· ·	

DIGITAL EQUIPMENT CORPORATION digital WORLDWIDE SALES AND SERVICE

MAIN OFFICE AND PLANT

146 Main Street, Maynard, Massachusetts, U.S.A. 01754 • Telephone: From Metropolitan Boston. 646-8600 • Elsewhere: (617)-897-5111 TWX: 710-347-0212 Cable: DIGITAL MAYN Telex: 94-8457

UNITED STATES

NORTHEAST

REGIONAL OFFICE: 275 Wyman Street, Waltham, Massachusetts 02154 Telephone: (617)-890-0320/0330 TWX 710-324-6919 WALTHAM 15 Lunda Street, Waltham, Massachusetts 02154 Telephone: (617)-891-1030 TWX: 710-324-6919 CAMBRIDGE/BOSTON 899 Main Street, Cambridge, Massachusetts 02139 Telephone: (617)-491-6130 TWX: 710-320-1167 ROCHESTER 130 Allens Creek Road, Rochester, New York 14618 Telephone: (716)-461-1700 TWX: 710-253-3078 CONNECTICUT 240 Pomerov Avenue, Meriden, Connecticut 06450 Telephone: (203)-237-8441/7466 TWX: 710-461-0054 MID-ATLANTIC --- SOUTHEAST REGIONAL OFFICE U.S. Route 1, Princeton, New Jersey 08540 Telephone: (609)-452-2940 TWX: 510-685-2338 NEW YORK 95 Cedar Lane, Englewood, New Jersey 07631 Telephone: (201)-871-4984, (212)-594-6955, (212)-736-0447 TWX 710-991-9721 NEW IERSEY 1259 Route 46, Parsippany, New Jersey 07054 Telephone: (201)-335-3300 TWX: 710-987-8319 PRINCETON U.S. Route 1 Princeton, New Jersey 08540 Telephone: (609) 452-2940 TWX: 510-665-2338 LONG ISLAND 1 Huntington Quadrangle Suite 1SO7 Huntington Station, New York 11746 Telephone: (516)-694-4131, (212)-895-8095 PHILADELPHIA Station Square Three, Paoli, Pennsylvania 19301 Telephone: (215)-647-4900/4410 Telex: 510-668-8395 MID-ATLANTIC - SOUTHEAST (cont.) WASHINGTON Executive Building 6811 Kenilworth Ave., Riverdale, Maryland 20840 Telephone: (301)-779-1600/752-8797 TWX: 710-826-9662 DURHAM/CHAPEL HILL 2704 Chapel Hill Boulevard Durham, North Carolina 27707 Telephone: (919)-489-3347 TWX: 510-927-0912 ORLANDO Suite 130, 7001 Lake Ellenor Drive, Orlando, Florida 32809 Telephone: (305)-851-4450 TWX: 810-850-0180 ATI ANTA 2815 Clearview Place, Suite 100, Atlanta, Georgia 30340 Telephone: (404)-451-3734/3735/3736 TWX: 810-757-4223 KNOXVILLE 6311 Kingston Pike, Suite 21E Knoxville, Tennessee 37919 Telephone: (615)-588-6571 TWX: 810-583-0123 CENTRAL REGIONAL OFFICE: 1850 Frontage Road, Northbrook, Illinois 60062

Telephone, [312]-488-3200 TWX: 910-686-0655 PITTSBURGH 400 Fenn. Center Bouleverd PITSBURGH, Pennsylvania 15235 Telephone, [412]-243-9404 TWX: 710-797-3657 CHICAGO CHICAGO ENGLANDER, AND AND AND AND AND AND AND Telephone, [312]-488-300 TWX: 910-686-6655 ANN ARBOR 20 Huron View Bouleverd, Ann Arbor, Michigan 48103 Telephone, [313]-781-1150 TWX: 810-223-6053 DEFRO/T 2077 Chern Hurd Road, Swite 189 1540-596-5965 54555

CENTRAL (cont.) INDIANAPOLIS 21 Boachway Drive — Suite G Indianapolis, Indiana 46224 Telenhone: (317):243-8341

Telephone (317)/248-3841 TVX: 810-341-3406 MINNEAPOLIS Suite 111, 8030 Cediri Avenue South, Minneapolis Minneapolis SAM (2007) Telephone (612)/854-6652-34-5 TVX: 910-576-2818 Conference (612)/854-6662-34-5 TVX: 810-427-2608

CENTRAL REGION CATEGORY

KANSAS CITY 532 East 42nd St., Independence, Missouri 64055 Telephone: (816)-461-3440 TWX: 816-461-3100 ST. LOUIS Suite 110, 115 Progress Parkway, Maryland Heights, Missouri 63043 Telephone: (314)-878-4310 TWX: 910-764-0831 DAYTON 3101 Kettering Boulevard, Dayton, Ohio 45439 Telephone: (513)-294-3323 TWX: 810-459-1676 MILWALIKEE 8531 W. Capitol Drive, Milwaukee, Wisconsin 53222 Telephone: (414)-463-9110 TWX: 910-262-1199 DALLAS 8855 North Stemmons Freeway, Dallas, Texas 75247 Telephone: (214)-638-4880 TWX: 910-861-4000 HOUSTON 3417 Milam Street, Suite A. Houston, Texas 77002 Telephone: (713)-524-2961 TWX: 910-881-1651 NEW ORLEANS 3100 Ridgelake Drive, Suite 108 Metairie, Louisiana 70002 Telephone: 504-837-0257

WEST

REGIONAL OFFICE: 310 Soquel Way, Sunnyvale, California 94086 Telephone: (408)-735-9200

WEST (cont.) ANAHEIM

801 E. Ball Road, Anaheim, California 92805 Telephone: (714)-776-6932/8730 TWX: 910-591-1189 WEST LOS ANGELES 1510 Cotner Avenue, Los Angeles, California 90025 Telephone: (213)-479-3791/4318 TWX: 910-342-6999 SAN DIEGO 6154 Mission Gorge Road, Suite 110 San Diego, California 92120 Telephone: (714)-280-7880, 7970 TWX: 910-335-1230 SAN FRANCISCO 1400 Terra Bella. Mountain View, California 94040 Telephone: (415)-964-6200 TWX: 910-373-1266 PALO ALTO 560 San Antonio Road, Palo Alto, California 94306 Telephone: (415)-969-6200 TWX: 910-373-1266 OAKI AND 7850 Edgewater Drive, Oakland, California 94621 Telephone: (415) 635-5453/7830 TWX: 910-366-7238 ALBUQUERQUE 6303 Indian School Road, N.E., Albuquerque, N.M. 87110 Telephone: (505)-296-5411/5428 TWX: 910-989-0614 DENVER 2305 South Colorado Boulevard, Suite #5 Denver, Colorado 80222 Telephone: (303)-757-3332/758-1656/758-1659 TWX: 910-931-2650 SEATTLE 1521 130th N.E., Bellevue, Washington 98005 Telephone: (206)-454-4058/455-5404 TWX: 910-443-2306 SALT LAKE CITY 431 South 3rd East, Salt Lake City, Utah 84111 Telephone: (801)-328-9838 TWX: 910-925-5834 PHOENIX 4358 East Broadway Road, Phoenix, Arizona 85040 Telephone: (602)-268-3488 TWX: 910-950-4691 PORTI AÑO Suite 168 5319 S.W. Canyon Court, Portland, Oregon 977 Telephone: (503)-297-3761/3765

EUROPEAN HEADQUARTERS

Digital Equipment Corporation International Europe 81 Route de l'Aire 1211 Geneva 26, Switzerland Telephoné: 42 79 50 Telex: 22 683

FRANCE

Equipment Digital S.A.R.L. PARIS 327 Rue de Charenton, 75 Paris 12 ^[M6], France Telephone: 304-76-07 Telex: 21338 ORENOBLE 10 rue Auguste Ravier, F-38 Grenoble, France Telephone: (70 87 55 0/102 Telex: 32 882 F (Code 212)

GERMAN FEDERAL REPUBLIC

Digital Equipment GmbH MUNICH 8 Muenchen 13, Wallensteinplatz 2 Telephone: 0811:53031 Telex: 524-226 COLOGNE 5 Koein 41, Aachener Strasse 311 Telephone: 0221-40 44 95 Telesram: Fillor Chip Koeln FRANKFURT 6078 Neu: Jeschurg 2 678 Neu: Jeschurg 2 788 Neu: Jeschurg 2

AUSTRIA

Digital Equipment Corporation Ges.m.b.H. V/ENNA Mariahilferstrasse 136, 1150 Vienna 15, Austria Telephone: 85 51 86

UNITED KINGDOM

Digital Equipment Co., Ltd U.K. HEADOUARTERS Arkwright Road, Reading, Berks Telephone: 0734-583555 Telex: 84327 READING The Evening Post Building, Tessa Road Reading, Berks Fountain House Butts Centre Reading, RG1 70N Telephone: Reading 583555 Telex: 84328 BIRMINGHAM 29/31, Birmingham Road, Sutton Coldfield, Warwicks. Telephone: (0044) 21-355 5501 Telex: 337 060 MANCHESTER 13 Upper Precinct, Walkden, Manchester M28 5AZ Telephone: 061-790-8411 Telex: 668666 LONDON Bilton House, Uxbridge Road, Ealing, London W.5. Telephone: 01-579-2334 Telex: 22371 EDINBURGH Shiel House, Craigshill, Livingston, West Lothian, Scotland Telephone: 32705 Telex: 727113

NETHERI ANDS

THE HAGUE Digital Equipment N.V. Sir Winston Churchilliaan 370 Rijswijk/The Hague, Netherlands Telephone: 070-995-160 Telex: 32533

BELGIUM

BRUSSELS Digital Equipment N.V./S.A. 108 Rue D'Arlon 1040 Brussels, Belgium Telephone: 02-139256 Telex: 25297

SWEDEN

Digital Equipment AB STOCKHOLM Englundavagen 7, 171 41 Solna, Sweden Telephone: 98 13 90 Telex: 170 50 Cable: Digital Stockholm

NORWAY

Digital Equipment Corp. A/S OSLO Trondheimsveien 47 Oslo 5, Norway Telephone: 02/88 34 40 Telex: 19079 DEC N

DENMARK

Digital Equipment Aktiebolag COPENHAGEN Hellerupveg 66 2900 Hellerup, Denmark

SWITZERLAND

Digital Equipment Corporation S.A. GENEVA 81 Route de l'Aire 1211 Geneva 26, Switzerland Telephone 42 /9 50 Telex: 22 663 ZURICH Scheuchzerstrasse 21 CH-8006 Zurich, Switzerland Telephone. 01/60 35 66 Telex: 56059

ITALY

Digital Equipment S.p.A. *MILAN* Corso Garibaldi 49, 20121 Milano, Italy Telephone: 872 748 694 394 Telex: 33615

SPAIN

MADRID Ataio Ingenieros S.A., Enrigue Larreta 12, Madrid 16 Telephone: 215 35 43 Telex: 27249 BARCELONA Ataio Ingenieros S.A., Ganduxer 76, Barcelona 6 Telephone: 221 44 66 Digital Equipment Corporation Ltd.

CANADA

Digital Equipment of Canada, Ltd. CANADIAN HEADQUARTERS 150 Rosamond Street, Carleton Place, Ontario Telephone: (613):257-2615 TWX: 610-561-1651

CANADA (cont.)

INTERNATIONAL

OTTAWA 120 Holland Street, Ottawa 3, Ontario K1Y 0X7 Telephone: (613)-725-2193 TWX: 610-562-8907 TORONTO 230 Lakeshore Boad East. Port Credit. Ontario Telephone: (416)-274-1241 TWX: 610-492-4306 MONTREAL 9675 Cote de Liesse Boad Dorval, Quebec, Canada 760 Telephone 514,636,9393 TWX 610-422-4124 CALGARY/Edmonton Suite 140, 6940 Fisher Boad S F Calgary, Alberta, Canada Telephone (403)-435-4881 TWX: 610-831-2248 VANCOUVER Digital Equipment of Canada, Ltd. 2210 West 12th Avenue Vancouver 9 British Columbia, Canada Telephone: (604)-736-5616 TWX: 610-929-2006

GENERAL INTERNATIONAL SALES

REGIONAL DISTRICT OFFICE 146 Main Street, Maynard Massachusetts 01754 Telephone: (617) 897-511 From Metropolitan Boston 646-8600 Ex. 2729 TWX: 110.347/0217/0212 Cable: DIGITA MAYN Telex: 94-8457

AUSTRALIA

Digital Equipment Australia Ptv. Ltd. SYDNEY P.O. Box 491. Crows Nest N.S.W. Australia 3065 Telephone: 439-2566 Telex: AA20740 Cable: Digital, Sydney MELBOURNE 60 Park Street, South Melbourne, Victoria, 3205 Telephone: 69-6142 Telex: AA40616 PERTH 643 Murray Street West Perth, Western Australia 6005 Telephone: 21-4993 Telex: AA92140 BRISBANE 139 Merivale Street, South Brisbane Oueensland, Australia 4101 Telephone: 44-4047 Telex: AA40616 ADELAIDE 6 Montrose Avenue Norwood, South Australia 5067 Telephone: 63-1339 Telex: AA82825

NEW ZEALAND

Digital Equipment Corporation Ltd. AUCKLAND Hilton House, 430 Queen Street, Box 2471 Auckland, New Zealand Telephone: 75533

JAPAN

Digital Equipment Corporation International TOKYO Kowa Building No. 17, Second Floor 2-7 Nishi-Azabu 1-Chome Minato-Ku, Tokyo, Japan Telephone: 404-5894/6 Telex. TK-6428

JAPAN (cont.)

Rikei Trading Co., Ltd. (sales only) Kozato-Kalkan Bldg. No. 18-14, Nishishimbashi 1-chome Minato-Ku, Tokyo, Japan Telephone: 5915246 Telex: 781-4208

PUERTO RICO

Digital Equipment Corporation de Puerto Rico American Airlines Bidg. 804 Ponce De Leon, Miramar, Puerto Rico Telephone: 809-723-8068/67 Telex: 385-9056

ARGENTINA

BUENOS AIRES Coasin S.A. Virrey del Pino 4071, Buenos Aires Telephone: 52-3185 Telex: 012-2284

BRASIL

RIO DE JANEIRO — GB. Ambriex S.A. Rua Cearã, 104, 2.º e 3.º andares Fones: 221-4560/44, 252-9873 Cable: RAIOCARDIO

SÃO PAULO — SP Ambriex S.A. Rua Tupi, 535 Fones: 51-0912; 52-0655; 52-7806 Cable: RAIOCARDIO

PORTO ALEGRE — RS Ambriex S.A. Rua Cel. Vicente, 421, 1.° andar Fones: 24-7411; 24-7696 Cable-

CHILE

SANTIAGO Coasin Chile Ltda: (sales only) Casilla 14588, Correo 15, Santiago Telephone: 396713 Cable: COACHIL

INDIA

BOMBAY Hinditron Computers Pvt. Ltd. 69/A. L. Jagmohandas Marg. Bombay-6 (W.B.), India Telephone: 33-1615; 39-5344 Cable: Tekhind

MEXICO

MEXICO CITY Mexitek, S.A. Eugenia 408 Deptos. 1 Apdo. Postal 12-1012 Mexico 12, D.F.

PHILIPPINES

Stanford Computer Corporation P.O. Box 1608 416 Dasmarinas St., Manila Telephone: 49-68-96 Telex: 742-0352

digital

