Publication Number 0120-0054-10 November 1984

K205 LOGIC ANALYZER

SERVICE MANUAL

Gould Inc., Design & Test Systems Division 4650 Old Ironsides Drive Santa Clara, CA 95054-1279 Telephone: (408) 988-6800 TWX/TELEX # 910-338-0509

Copyright® 1984. No part of this publication may be reproduced without written permission from Gould Inc., Design and Test Systems Division. Printed in U.S.A.



K205 Logic Analyzer

WARNING

This equipment has not been tested to show compliance with new FCC Rules (47 CFR Part 15) designed to limit interference to radio and TV reception. Operation of this equipment in a residential area is likely to cause unacceptable interference to radio communication requiring the operator to take whatever steps are necessary to correct the interference.

The following procedures may help to alleviate the Radio or Television Interference Problems:

- 1. Reorient the antenna of the receiver receiving the interference.
- 2. Relocate the equipment causing the interference with respect to the receiver (move or change relative position).
- Reconnect the equipment causing the interference into a different outlet so the receiver and the equipment are connected to different branch circuits.
- 4. Remove the equipment from the power source.

NOTE:

The user may find the following booklet prepared by the FCC helpful: "How to Identify and Resolve Radio-TV Interference Problems". This booklet is available from the U.S. Printing Office, Washington, D.C. 20402. Stock No. 004-000-00345-4.

PREFACE

This manual contains information for servicing and maintaining the Gould K205 Logic Analyzer. Procedures are provided for making adjustments and calibrating the control circuits for various functions. These procedures include the use of diagnostic tests to troubleshoot and isolate a malfunction to a circuit component. Theory of operation is presented for the printed circuit board functions. Service aids in the form of schematic diagrams, wiring diagrams, assembly drawings, cable connection diagrams and parts lists are included for user reference.

The material in this manual reflects the Control Firmware level valid on October 1, 1984, and is up-to-date at the time of publication, but is subject to change without notice.

Copies of this publication and other Gould Inc., Design and Test Systems Division Publications may be obtained from the Gould Inc., Design and Test Systems Division sales office or distributor serving your locality.

RELATED PUBLICATIONS

The following support documentation may be used in conjunction with this manual:

K205 User's Manual, Publication Number 0120-0014-10 which describes the capabilities, functions, and operation of the K205 Logic Analyzer.

ASSISTANCE

If you require assistance on this product, please call Gould Inc., Design and Test Systems Division Customer Service on the toll-free, hot-line number listed below.

Nationwide (800) 538-9320/9321

California (800) 662-9231

WARRANTY

The Gould Inc., Design and Test Systems Division K205 is warranted against defects in materials and workmanship for a period of one year from date of shipment. Any floppy disk or hard disk drives attached to or contained within this equipment are warranted for 90 days from date of shipment. Gould Inc., Design and Test Systems Division will repair or replace products that prove to be defective during the warranty period.

Warranty service must be performed at a Gould Inc., Design and Test Systems Division authorized service facility. The customer must call Gould's Customer Service department at the toll-free numbers listed in the front of this manual and obtain a Return Authorization number prior to returning the unit for service. If a unit fails within 30 days of shipment date, Gould Inc. will pay all shipping charges relating to the repair of the unit. Units under warranty, but beyond the 30-day period, should be sent to Gould Inc. prepaid, and Gould Inc. will return the unit prepaid. The customer must pay all shipping charges for units out of warranty.

Misuse of, abuse of, or tampering with this unit will, at the discretion of Gould Incorporated, cause this warranty to be null and void.

CONTENTS

Chapter		Page
1 GENERA	OVERVIEW OF K205 Features. Overview of K205 Features. Overview of Manual Contents. SERVICING PHILOSOPY. Power Up Diagnostic Routines. DOS Diagnostic Routines. MAINTENANCE FEATURES. Probe Test. Display Calibration Pattern. SPECIFICATIONS. K205 Unit Configurations. Power Requirements. Physical Dimensions and Weight. Environmental Limits. Probes. Data Inputs. Clocks. External Clock Specifications. Data Set Up and Hold Time. DVM Inputs. Signal Outputs. Memory. Trace Control. Interface.	1-1 1-3 1-4 1-5 1-5 1-6 1-6 1-6 1-7 1-7 1-7 1-7 1-7 1-9 1-10 1-10
2 SYSTEM	Audible Tone Signal	.2-1 .2-1 .2-4 .2-4 .2-4 .2-6 .2-6
3 CALIBRA	TION AND POWER UP DIAGNOSTICS GENERAL	.3-1 .3-1 .3-1 .3-2 .3-2 .3-3

Chapter		Page
6	SCHEMATICS AND DRAWINGS	
	GENERAL	6-1
	LIST OF DRAWINGS	6-1
Figure		Page
1-1	K205 Logic Analyzer, General Arrangement	1-2
2-1	K205 Front Panel Arrangement	
2-2	K205 Rear Panel Arrangement	
2-3	K205 System Interface of Components to Mother Board	2-5
2-4	K205 Card Cage Arrangement	
3-1	Typical Probe Test Recording Using ECL Threshold	• • 3 - 7
3-2	CRT Centering Rings	
3-3	Data Display Board Adjustment Points	
3-4	CRT Grid Pattern	
3-5	Power Supply Voltage Measurements	
3 - 6 3 - 7	Threshold/GPIB/RS-232 Board Adjustments	
	Test Connections for Threshold Voltage Adjustment	
3-8 4-1	Clock Board, Internal Clock Adjustment	
4-1	K205 System Data Flow and Control Block Diagram	
4-2 4-3	Data Display Board, Block Diagram MPU Board, Block Diagram	
4-4	Threshold/GPIB/RS-232 Board, Block Diagram	
4-4 4 - 5	Clock Board Block Diagram	
4-6	Data Board, Block Diagram	
4-7	Control Board, Block Diagram	
5-1	Organization of K205 Diagnostic Software	
	The second secon	

GENERAL DESCRIPTION

INTRODUCTION

Overview of K205 Features

The Gould Model K205 Logic Analyzer (Figure 1-1) is a precision test instrument that monitors and records logic signals generated by the user's high speed digital logic based equipment. The K205 accepts 32 standard (or 48 extended) data inputs and 8 standard (or 12 extended) external clock inputs supplied via probe interface circuits.

The K205 internal control logic performs measurements on the input signals to accomplish comparison analysis, capture of data samples, correlation of data characteristics, and recording the results in memory. The measurement operations are menu-driven by resident firmware which is controlled by manipulating various function keys located on the front panel. The menu displays allow the user to set up test conditions, capture the analysis results for binary logic states associated with data-domain analysis, and collect pulse-train waveforms associated with time-domain analysis.

The menu-driven displays provide fast, convenient access to all logic analyzer capabilities and allow the user to define parameters for threshold logic levels and timing relationships of sample inputs. Major features of the K205 operation are summarized in the following list:

- The K205 equipment functions are menu-driven under the control of a 16-bit, 8086 microprocessor.
- The operating system accommodates up to 256K bytes of RAM and 128K bytes of ROM.
- Three input sections, A, B, and optional C, accept user inputs via probe circuits. Each section is subdivided into two input groups. Each input group accepts 8 data and 2 clock signals to provide a total of 48 data inputs and 12 external clocks.
- Data inputs are capable of being sampled internally at frequency rates up to 100 MHz. Data may be displayed in 40-column Binary format or in Hexadecimal, Octal, ASCII, EBCDIC, or user defined format.
- Three different input modes, Sample, Glitch, and Latch/Demultiplex can be selected in groups of 8 or 16 channels.
- Independent threshold-level selection is provided for each logic probe and associated group of clocks.
- Up to 16 different state levels for trace control are selected by using the display menus and front panel keys.




Figure 1-1 K205-D Logic Analyzer, General Arrangement

Overview of K205 Features (cont'd.)

- The K205 can correctly track a 50MHz state machine, simultaneously comparing the machine state to four search patterns per level every 20 nanoseconds.
- The trace is recorded in a 48-bit wide x 515-word length memory.
- A 24-hour Real-Time clock with battery backup feature allows the K205 to log the current time of day and date of each recording.
- The battery backup feature also drives the CMOS memory which preserves the current set up for recording parameters if power is interrupted.
- A built-in Digital Voltmeter (DVM) with input jacks on the front panel provides a 4-digit readout for user convenience.
- A self-contained frequency counter provides automatic measurement of external clock frequency and status.
- The K205 may be operated as a stand-alone unit or interfaced with the user's external CPU system or peripherals via an RS-232-C or IEEE-488 communications link.
- An optional Disk Operating System (DOS) provides a capability for storing set up information and data on a floppy disk for later restoration. The DOS option also provides a capability for loading and executing disk-based diagnostic routines.

Overview of Manual Contents

The organization and scope of this manual describes the K205 circuit characteristics and component functions as applicable for servicing and calibrating the unit to maintain its accuracy and availability for use. Service aids in the form of schematic/wiring diagrams, assembly drawings, cable connection diagrams, and parts lists are included for reference purposes. The manual content is arranged as follows:

Chapter 1. GENERAL INFORMATION - This chapter presents an overview of the K205 operating features, organization of manual contents, servicing philosophy, maintenance features, and equipment specifications.

Chapter 2. SYSTEM COMPONENTS AND INTERCONNECTION - This chapter describes the interconnection of printed circuit boards, power distribution, external I/O interface, and special tools and test equipment.

Chapter 3. CALIBRATION AND POWER UP DIAGNOSTICS - This chapter describes the power up Boot PROM check, Probe Test, calibration of the Data Display Board, Clock Board, and Threshold/GPIB/RS-232 Board, and measurement of the power supply voltages.

Chapter 4. THEORY OF OPERATION - This chapter presents theory of operation for each printed circuit board and associated circuitry.

Overview of Manual Contents (cont'd.)

Chapter 5. DOS DIAGNOSTICS - This chapter presents a description of each diagnostic module and its associated subtests. Procedures are included for loading the diagnostic program from the disk, selecting the diagnostic test, setup of test parameters, executing the test routines, and interpreting the results.

Chapter 6. SCHEMATIC DIAGRAMS AND PARTS LISTS - This chapter provides reference material such as schematic diagrams, assembly drawings, and parts lists.

SERVICING PHILOSOPHY

Maintenance strategy for the K205 involves the use of diagnostic routines to isolate a defective circuit function for repair or replacement of boards at the user's site. The K205 contains firmware diagnostic routines that perform an operational check of major circuit functions whenever the unit is reset or powered up from a cold start. Malfunctions detected by the firmware diagnostics may be tested further by using the Disk Operating System (DOS) diagnostic routines to isolate the cause of failure. The resident firmware also generates special displays which permit the user to conduct input Probe Tests and perform CRT alignment.

The use of any diagnostic for troubleshooting does not eliminate the need for user interaction to visually inspect cable connections, ensure printed circuit boards are seated properly, and ensure calibration adjustments are made within prescribed limits. The diagnostic should be rerun after a repair is completed to verify the problem is resolved before the unit is placed into operation.

Power Up Diagnostic Routines

The Power Up Diagnostic routines provide a general indication of the system operational status. Appropriate messages are displayed on the CRT to identify the type of error condition and the failed function. Since several interacting components may be associated with the resulting malfunction, basic boardswapping techniques and rerunning the diagnostic may be employed to accomplish the repair. To avoid possible damage to equipment, do not remove or install a printed circuit board while AC or DC power is applied to the unit. The following circuit functions are tested by the Power Up Diagnostic routines:

- MPU Board RAM test
- MPU Board ROM test
- Keyboard Matrix test for stuck keys
- System voltage tolerance test
- Display Board CMOS RAM Test
- Threshold/GPIB/RS-232 Board Check

Power UP Diagnostic Routines (cont'd)

- DOS Recognition Check
- Data Board Recognition Check
- Clock Board Recognition Check
- Control Board Recognition Check

DOS Diagnostic Routines

The K205 Disk Operating System (DOS) option provides a capability for loading diagnostic routines from the disk to further isolate the cause of failure to a specific circuit or component. The DOS loader firmware, however, must be functional to effect loading of the diagnostic software from the disk. The DOS diagnostic provides flexibility for the user to set up test parameters that halt on error, loop on error, perform repetitive tests for a specified pass count, etc. The DOS diagnostic is fully described in Chapter 5.

A separate diagnostic routine is provided for each component. The diagnostic does not assume any part of the system is functional until it has passed its associated subtests. If a failure is detected, the diagnostic monitor generates an error message identifying the cause of failure. A Self Test menu is displayed when the DOS diagnostic is invoked. The following software is contained on the diagnostic disk:

- Diagnostic Operating System (K205)
- Keyboard/Display Diagnostic Module (KDDIAG)
- Threshold/GPIB/RS-232 Diagnostic Module (THDIAG)
- Control Board Diagnostic Module (CBDIAG)
- Clock Board Diagnostic Module (CKDIAG)
- Data Board Diagnostic Module (DBDIAG)
- Storage System Controller Diagnostic Module (SCDIAG)

When the user selects a test for execution, the diagnostic test monitor generates detailed sub-menus that direct the user in running the test procedure.

MAINTENANCE FEATURES

In addition to the power up diagnostics firmware, the K205 contains additional built-in features that aid in maintaining the equipment. These features, also driven by resident firmware, allow the user to test the sample and clock inputs at each probe and to align the CRT display characteristics. An overview of these features is presented in paragraphs that follow.

Probe Test

Two Probe Test connectors, located on the front panel, allow the user to verify that two clock inputs and eight data inputs supplied from each probe, operate within acceptable limits. A test pattern generated by the K205 firmware is supplied to the probe under test. Procedures for conducting the Probe Test are described in Chapter 3.

Display Calibration Pattern

Procedures for calibrating the CRT are described in Chapter 3. The Display Calibration Pattern, is accessed by depressing and holding the SHIFT key while powering up the unit. This pattern allows the user to make adjustments on the Display printed circuit board for calibrating the following display characteristics:

- Vertical Height
- Vertical Hold
- Horizontal Width
- Horizontal Linearity
- Vertical Linearity
- Focus
- Brightness

SPECIFICATIONS

The following is a summary of the physical, environmental, and operating characteristics of the K205.

K205 Unit Configurations

Standard Unit: Provides inputs for 32 data signals and 8 clocks via

input Sections A and B.

Extended Unit: Provides inputs for 48 data signals and 12 clocks via

input Sections A, B, and C.

Section C Option: Provides probe inputs for 16 add-on data signals and 4

additional clocks via input Section C.

DOS Option: Disk Operating System provides two 5 1/4" floppy disk

drives mounted in an add-on assembly unit which provides

312K bytes of storage per disk.

Power Requirements

Input Frequency: 50 or 60 Hz

Input Voltage: 90 to 135 VAC or 180 to 270 VAC

Input Power: 500 Watts without DOS option or 550 Watts with DOS option

Fuses for Rated Voltage: Voltage Range Fuse

90 VAC to 135 VAC 3AG, 8 Amp

180 VAC to 270 VAC 3AG, 4 Amp

Physical Dimensions and Weight

Height: 8.6 inches (21.8 Cm) without DOS, 12 inches (30.1 Cm) with DOS

Width: 17.5 inches (44.5 Cm)

Depth: 24.7 inches (62.7 Cm) including handle

Weight: 45 lbs. (20 Kg) without probes or DOS

55 lbs. (25 Kg) without probes

Environmental Limits

Ambient Temperatures: 39 to 115 Deg.F (4 to 46 Deg.C) OPERATING

-8 to 117 Deg.F (-20 to 50 Deg.C) STORAGE

Relative Humidity: 20% to 80% OPERATING

1% to 95% STORAGE

Max Wet Bulb: 78 Deg.F (25 Deg.C) OPERATING

No condensation STORAGE

Probes

Loading Characteristics:

Signal Inputs

Input resistance: 1 megohm referenced to threshold

Input capacitance: < = 6pF (< = 15 pF with flying leads)

NOTE: Input resistance may approach 500K ohms at voltages

exceeding +/- 15 volts from threshold.

Maximum input without damage: +/- 50 volts peak

Common mode range: +/-0.5 volt maximum between probe and unit probed

Ground Input: Input resistance is 91K ohms referenced to chassis

Probe Transfer Characteristics:

Bandwidth to 90% volts out: = >100 MHz

Minimum swing for output: Threshold +/- 0.20 V maximum

Threshold variance: +/- 15 Mv maximum, between input signals;

+/- 30 Mv maximum, any two probes

Input compensation: Even to 20% overcompensated

Thresholds: Thresholds are independently selectable for each probe and

the clocks as follows:

TTL, +1.4 volts

ECL, -1.3 volts

VAR A and VAR B

NOTE: Variable thresholds may be set from -9.99 volts to +9.99 volts in 0.01 volt increments. Accuracy of all threshold voltages is

30Mv.

Polarity: + or - is selectable for each signal

Data Inputs

32 standard (or 48 extended) data inputs configured in two (or three) input sections, A, B and C. Each section contains two input groups that accept 16 signals (one group for lower Bits 7-0, the other group for upper Bits F-8).

Input Modes: Sample Mode

Latch and Demultiplex Mode

Glitch Mode

Input Frequency: DC to 100 MHz (data)

DC to 50 MHz (clocks)

Clocks

The 32-standard input configuration provides 6 Sample (edge-sensitive) clocks and 2 Latch Enable (level-sensitive) clocks for a total of 8 external clocks.

The 48-extended input configuration provides 6 Sample (edge-sensitive) clocks and 6 Latch Enable (level-sensitive) clocks for a total of 12 external clocks.

Internal: Internal clock is selectable from 20 ns (50 MHz) to 100 ms (10Hz) in decades of time which is divided by units of 1 to 10 (i.e., 100ns, 1 us, 10 us and 1 us, 2 us, 3 us,... 10 us). One internal clock may be programmed per recording.

A 10 ns (100 MHz) clock is available to the Sample/Store sections in addition to the internal or external clock.

External: Twelve external clock inputs which may be combined to form three Sample clocks, three Latch Enable clocks, and one Master (M) clock.

Sample clock: One sample clock may be specified for each input section (A, B, or C) to hold data for the master clock, or move trace data into memory (effective for internal, external, and 100 MHz clocks). This clock is edge sensitive.

Latch clock: A special case of Sample Mode which is used to temporarily hold (by latch) the first byte of multiplexed data. When the latch clock goes false, data is held in the input latched (until the latch clock returns to true). The master clock or sample/store clock then moves the latched sample (or the present data, if latch is true) into the pipeline (effective for

data, if latch is true) into the pipeline (effective for external clocks only). This clock is level sensitive.

M-CLock: The master clock is used to shift samples into memory and the trace control logic (effective for internal or external clocks).

This clock is edge sensitive.

External Clock Specification:

Frequency: DC to 50 MHz

Pulse Width: 8 ns Minimum

Clock Skew: 7 ns Maximum between any two clock combinations

Latch Clocks Setup: 13 ns Minimum before Sample Clocks

Clock Frequency Measurement: The K205 automatically measures the external

clock frequency from 100 Hz to 50 MHz with

0.1% accuracy

Data Set Up and Hold Time

Data must be present 12 ns maximum before, and stable until, the clock active edge. Typical setup time is 8 ns.

Data may change zero ns after the clock active edge

Minimum detectable pulse width is one clock period +5 ns

DVM Input

Range: +/- 20 VDC Maximum

Resolution: 20 mv

Input Impedance: 20k ohms

Accuracy: +/- 0.5%

Signal Outputs

VIDEO, BNC connector: 1 Vp-p into 75 ohms composite video output is

compatible with RS-170

CLOCK, BNC connector: ECL active low corresponds to the internal clock

GET, BNC connector: Group execute trigger pulse output for the IEEE-488

Command - TTL

TRACE BNC connector: TTL high output when trace is enabled

Two LEMO power output connectors: +5V and -5.2V @ 300 mA

Memory

The K205 contains main memory M, storage memory A, and reference memory B. Memory M is organized as 515 by 36 or 52 bits. Four bits of each word are used to store the level at which data was recorded. The CPU reads data from M into A or from A into B. Both A and B are a part of the CPU memory.

The operating system accommodates up to 256k bytes of RAM and 128k bytes of ROM under the control of the 16-bit, 8086 CPU.

Trace Control

Trace control employs 16 trace levels that are defined by user inputs via the display menu and keyboard. Four commands are decoded for each of the sixteen levels. The four commands are TRACE, STOP, JUMP, and ADVANCE. Control begins at level zero and automatically stops on advance from level F.

A delay counter may be programmed from 1 to 65,535 clocks or events to begin tracing after the specified condition occurs. The rear panel BNC output for TRACE is at a TTL level that goes high while the K205 is tracing.

Interface

One RS-232-C Serial I/O Port configured as Data Terminal Equipment (DTE) sixwire system

One Auxiliary Serial I/O Port for RS-232-C (reserved for K205 options)

One IEEE-488 Bus Interface, Parallel Port with Talker/Listener configuration selectable by the user via software control

Timer: A 24-hour, time-of-day clock is backed up by a 2.9 V battery

Back Up Memory: A 2k x 16 CMOS memory with battery backup saves the setup

of recording parameters if power is interrupted or when the

unit is turned off.

Audible Tone Signal

An audible tone signal (beeper) which indicates keystroke errors can be enabled or disabled by the user via a menu display.

SYSTEM COMPONENTS AND INTERCONNECTIONS

INTRODUCTION

This chapter describes individual printed circuit boards and components that comprise the K205 Logic Analyzer. Further descriptions are included for the interconnection of these boards and components along with the equipment that is necessary for making repairs. Front and rear views of the K205 chassis are shown in Figures 2-1 and 2-2.

BOARDS AND COMPONENTS

The following boards and components are used for K205 hardware configurations:

- Keyboard--The keyboard, configured as a scanned matrix, consists of 48
 keys, many of which can be shifted to perform a second
 function. Because of the shift capability, 20 keys can
 perform as a full alpha-numeric keyboard.
- Front Connector Panel--The front connector panel contains the following components:
 - Six DB-25 female connectors for external data/clock input
 - Two jacks for DVM (POS and NEG) input
 - Two card-edge female connectors for PROBE TEST output
 - Power LED indicator
 - AC power switch
 - The data/clock input connectors that are available for the standard (32) or extended (48) input configuration is established by the number of Data Boards installed. The unit may be configured with two or three Data Boards which accommodate 32 or 48 inputs respectively. The Configuration Display screen indicates the number of active connectors present for a given instrument.
 - Illumination of the Power LED indicator also indicates the presence of -5 VDC when AC power is applied.
- Display Assembly--The display assembly consists of an 8-inch, P39 CRT and a CRT deflection yoke with cable harness. The mounting bracket for the assembly is an integral part of the CRT glass envelope.
- Rear Connector Panel -- The rear connector panel provides external interface for signal I/O and power via the following circuit components:
 - Signal output is provided for VIDEO, CLOCK, TRACE, and GET via four BNC connectors.

- Rear Connector Panel (Cont'd)
 - The + 5V and 5V output is provided by each of two LEMO connectors
 - Signal I/O is provided by one IEEE-488 connector and two RS-232 connectors (one of which is labeled AUX and is intended for future options).
 - Power Interface is provided by the 120/240 VAC line voltage input socket, the line voltage select switch (for 120/240 VAC), and the power fuse rated at 8 Amp, 3AG for 120 VAC or 4 Amp, 3AG for 240 VAC power input.
- Power Supply—The power supply is a switching type supply which provides the following outputs:
 - + 5VDC at 11 Amps
 - 5.2VDC at 36 Amps
 - +15VDC at 3.0 Amps
 - -15VDC at 0.2 Amp
 - -2VDC at 17 Amps
- Data Board--The Data Board Assembly interfaces the ECL devices of the probes to the TTL devices of the board. The Data Board processes 16 inputs. Either two or three Data Boards will be installed in a given system configuration as determined by the 32 or 48 input capability.
 - The Data Board main memory is 515 bits deep by 48 bits wide and gathers data at 100MHz.
- MPU Board--The MPU Board Assembly contains the 8086 microprocessor and operates as the controller for K205 operations.
 The operating firmware resides in ROM located on the MPU Board.
- Control Board--The Control Board Assembly provides the user with a menu driven display that allows 16 trace levels to be programmed by the user. A selection of qualifiers enables the user to pick and choose the information that will be recorded. The Control Board also provides an output signal to the rear panel TRACE BNC connector.
- ◆ Threshold/GPIB/RS-232 Board--The Threshold/GPIB/RS-232 Board Assembly provides fixed and variable threshold voltages for the probe pods. In addition, this board provides two RS-232 ports(one of which is intended for future options) and one IEEE-488 Talker/Listener port. This board also contains control circuits for DVM input and provides an output signal to the rear panel GET BNC connector.




Figure 2-1. K205 Front Panel Arrangement




Figure 2-2. K205 Rear Panel Arrangement

- Data Display Board—The Data Display Board Assembly contains the keyboard scanning circuitry and the horizontal and vertical and high-voltage circuitry for the CRT. In addition this board contains the interface for two 5 1/4 -inch floppy disk drives and the Keyboard Assembly. This board provides an output signal to the rear panel VIDEO BNC connector.
- Clock Board--The Clock Board Assembly processes the external clocks from the probes and provides a range of internal clocks for the system. This board also provides an output signal to the rear panel CLOCK BNC connector and test pattern signal to the two front panel PROBE TEST sockets.

BOARD AND COMPONENT INTERCONNECTIONS

Boards

The K205 printed circuit boards are contained in an eight-slot card cage, and are interconnected via a mother board. Interconnection of the printed circuit boards to the front and rear connector panels is provided by flat cables that mate to connectors located along the upper edges of the board. The interface of printed circuit boards to the mother board bus and the probe inputs, as well as interaction of boards to each other and the I/O interface is shown in the block diagram of Figure 2-3.

Components

Because the K205 is a compact unit, the discrete cable harnesses necessary to connect the power supply to the mother board, and the display assembly to the Data Display Board are kept quite short. The mother board is connected to the keyboard by a short flat cable.

The optional Disk Operating System (DOS) Assembly contains the two disk drives and the associated disk controller interface board. The DOS I/O signal interface is provided by a flat cable that mates to a connector (P4) located on the Data Display Board. The power supply harness interfaces to a harness connector located on the base of the chassis. All interface cables required for the DOS installation are included with the DOS kit.




Figure 2-3. K205 System Interface of Components to Mother Board

CARD CAGE ARRANGEMENT

The K205 card cage arrangement is shown in Figure 2-4. The board ejector tabs on each printed circuit board are numbered to correspond to the assigned slot location in the card cage. For the most part, the assigned board is dedicated to reside in its assigned slot, except where noted below for the three Data Boards:

Data Board Configurations

Three Data Boards reside in slot locations A2, A3, and A4. The ejector tabs are not numbered on these boards, because each board is identical and is interchangeable for these slots. Each slot location, however, is associated with a specific SECTION INPUT as shown in Figure 2-4.

The K205 instrument configured for standard 32 data inputs (Sections A and B) uses two Data Boards installed in slot locations A4 and A3 respectively.

Instruments configured for extended 48 data inputs (Section C) use an additional Data Board installed in slot location A2.




Figure 2-4. K205 Card Cage Arrangement

Board Calibration Controls

Three of the printed circuit boards, Data Display, Threshold/GPIB/RS-232, and Clock contain controls for calibrating various circuit functions. The location of these controls for a respective board is shown in Figure 2-4. The procedure for performing the calibration adjustments is described in Chapter 3. The following circuit functions are adjusted by these controls:

CARD CAGE	BOARD NAME	CIRCUIT FUNCTION ADJUSTMENT
A8	Data Display	R20, CRT Vertical Height R21, CRT Vertical Hold R29, CRT Focus R32, CRT Brightness R47, CRT Vertical Linearity R56, Audio Alarm Volume L1, CRT Horizontal Width L2, CRT Horizontal Linearity
A6	Threshold/GPIB/RS-232	R1, R2, Variable B Threshold R3, R5, DVM Voltage R6, R9, Variable A Threshold R7, ECL Threshold R8, TTL Threshold R44, Reference Voltage (+ 10V)
A 5	Clock	R19, C8, Internal Clock Frequency

SUGGESTED TEST EQUIPMENT

The following is a list of the suggested test equipment for servicing and troubleshooting the K205 Logic Analyzer:

ITEM	DESCRIPTION
Extender Board	Gould Part Number 0117-0195-01
Digital Multi-meter	4 1/2 Digits, DC Accuracy of +/- (0.03% of reading + 2 digits)
Frequency Counter	Capable of 0.01% accuracy on ECL at 100MHz
Oscilloscope	350 MHz band width, Horizontal Resolution to 1 ns/DIV
Logic Analyzer	Any current production model, Gould Logic Analyzer
20-Pin, 0.3" IC Clip	Standard
3 Mini Clips/Grabbers	Standard
4.7K-Ohm, 1/4 W, 5% Resister	Standard

Chapter 3

CALIBRATION AND POWER UP DIAGNOSTICS

GENERAL

This chapter describes the K205 Power Up diagnostic test routines and procedures for calibrating system components. This information is organized as follows:

- Power Up Diagnostics
- Probe Test
- Display Calibration
- Power Supply Voltage Measurements
- Threshold Voltage Calibration
- DVM Circuit Calibration
- Internal Clock Adjustment

POWER UP DIAGNOSTICS

The Power Up Diagnostic test is executed by the K205 to verify the operational readiness of hardware components whenever the instrument is powered up from a cold start or restarted. The power up diagnostic is implemented by a resident program in the EPROM firmware located on the MPU printed circuit board.

Diagnostic Operation

As soon as the AC POWER switch is turned ON, the K205 will beep and begin executing the diagnostic test routines. As each test is completed, the next test is automatically run. When all tests are successfully completed, the Configuration screen displays the current hardware configuration and the instrument can accept user inputs.

The power up diagnostic is also initiated when the SHIFT and DEFAULT keys are depressed to reset system operations. The power up diagnostic runs for approximately ten seconds to check for the presence of certain components and perform a series of tests. The following tests and checks are performed by the power up diagnostics:

Microprocessor RAM Test
Microprocessor ROM Checksum Test
Keyboard Stuck Key Test
Voltage Test
Display Board CMOS RAM Test
Threshold/GPIB/RS-232 Board Check
DOS Recognition Check
Data Board Recognition Check
Clock Board Recognition Check
Control Board Recognition Check

User Interaction

If an error is detected in any of the tests, the name of the failed test is displayed and further testing is halted. To run the remaining power up tests, or to attempt operation of the instrument despite the error condition, depress the NEXT key to resume testing, or depress the PREVIOUS key to repeat the test. After the last test is executed, the Configuration screen is displayed. At this point, since an error has been detected, the appropriate disk-based diagnostic test may be executed to further isolate the cause of the error.

As each power up diagnostic test is executed, the name of the test is displayed on the CRT. If the test is run successfully, the word PASSED is printed after the test name. The first failure encountered in a test is indicated by the word FAILED, which is printed after the test name. A test-results header is then printed on the next line and the results of the test are printed on subsequent lines. Any additional failures associated with the specified test name causes the results to be printed on successive lines. A detailed description of the various diagnostic tests is given in subsequent paragraphs.

Microprocessor RAM Test Description

The Microprocessor RAM Test is executed by writing and reading bits in a test pattern as follows:

- 1. Write 0000 to address locations 0000-FFFF.
- 2. Read 0000 from address locations FFFF-0000 and write FFFF at each location.
- 3. Read FFFF from address locations 0000-FFFF and write 0000 at each location.
- 4. Read 0000 from address locations 0000-FFFF and write FFFF at each location.
- 5. Read FFFF from address location FFFF-0000 and write 0000 at each location.

The above test is repeated, changing the segment registers so that RAM address locations 0:0000 to 3000:FFFF are all tested. If all test patterns are read back successfully, the following information is displayed:

MICROPROCESSOR RAM TEST -

PASSED

If any bits fail, the following information is displayed in graphic form:

FAILED

MPU MEMORY FAILURE

MAP OF RAMS ON MPU BOARD (G = GOOD, X = BAD)

COL--> 3 4 5 6 ROW 1 G G Α G Х В G G G G С G G G G D G G G G Ε G G G Χ F G G G G G G G G G G G G Н G

Please press NEXT to continue. PREV to repeat.

Where: COL and ROW positions correspond to respective RAM socket locations on MPU board.

Microprocessor ROM Checksum Test Description

The ROM Checksum Test computes 16-bit checksums for each of the ROMs which are numbered from 1 to 16. The computed checksum values are then compared with the expected values which are stored in the top of ROMs 15 and 16.

If the values match, the test is successful and the system proceeds to the next test.

If the values do not match, the error display indicates the ROM number, the expected checksum value, and the actual checksum value as shown below. Note that a missing ROM generates the following display:

ACTUAL HECKSUM

Keyboard Stuck Key Test Description

This test performs a check of the keyboard matrix for stuck keys (i.e., where the key contacts do not make and break properly).

If one or more keys are stuck, the affected key(s) is displayed below the test failed message in a matrix that is continuously updated.

If all keys were stuck, the following information is displayed on the CRT screen:

KEYBOARD STUCK KEY TEST - FAILED

When all keys are unstuck, the test is successful and the system proceeds to the next test.

Voltage Test Description

The following voltages are checked by the power up diagnostic:

+15.00 VDC -15.00 VDC -10.00 VDC + 5.04 VDC - 5.28 VDC - 2.08 VDC V BATT

Tolerance for +15V test has been arbitrarily set to +0.5 VDC. The tolerances for remaining voltages have been set to +/-10%. The testing sequence is conducted as follows:

- The +15V test is repeated up to 100 times. If the voltage returned is not within the tolerance limit on or before test 100 occurs, the test has failed.
- 2. If the +15V test is successful, remaining voltages are tested. A failed condition occurs if any of the voltages are not within acceptable limits.
- 3. For each voltage that fails, the following information is displayed on the CRT: name of voltage being tested, the minimum voltage limit, the maximum voltage limit, and measured voltage value(average and peak-to-peak) which was read.

Display Board CMOS RAM Test Description

The CMOS RAM is backed up by batteries to store setup parameters for recording information. This test routine causes the stored data to be compared with a checksum value which is also stored in the CMOS RAM. A failure causes an error message, as follows, to be displayed:

CMOS RAM TEST FAILED

An error condition generally indicates the instrument will not properly restore the recording setup parameters which were previously stored, nor correctly save new parameters.

The presence of an error condition, however, does not always indicate a component has failed. The source of failure could be an intermittent, soft error. Depressing the NEXT key resumes execution of the diagnostic. If the original error was not caused by a component failure, the CMOS RAM TEST ERROR should not appear on the next power up and the CMOS memory should operate correctly.

PROBE TEST

Two front panel connectors, labeled PROBE TEST, are used to quickly check the probe circuitry to verify it is operational. The test is performed on eight sample data input signals of each probe.

NOTE: The clocks are not checked by this test.

Probe Test Pattern Generator

The Probe Test Pattern Generator is always enabled. The pattern generator circuits generate an output signal to the PROBE TEST sockets consisting of a known ring-counter loop and clocking sequence. The pattern generator outputs two clock signals and eight data signals for each PROBE TEST socket. These signals are supplied as input to the probe tip.

The clock and data signals output from the PROBE TEST sockets have a voltage swing from 0 to -5 volts.

Probe Connections

The arrangement of two PROBE TEST sockets allows the low order (bits 7-0) probe and high order (bits F-8) probe of each input section to be tested concurrently. In order to avoid the possibility of extraneous noise pulses at the other input sections, it is recommended that the probe cables also be connected to these input sections while conducting the probe test. Use the following procedure to connect the probe cables:

- Connect the low order bit probe cable to lower front panel socket labeled SECTION A INPUTS (J, K, 7-0).
- 2. Connect the high order bit probe cable to upper front panel socket labeled SECTION A INPUTS (R, S, F-8).
- 3. Repeat Steps 1 and 2 to connect probe cables to front panel sockets at Section Inputs B and C.
- 4. Plug the lower order bit probe tip of SECTION A INPUT cable into the lower PROBE TEST socket. Ensure label faces upward.
- 5. Plug the high order bit probe tip of SECTION A INPUT cable into the upper PROBE TEST socket. Ensure label faces upward.

Default Setup

The K205 contains CMOS memory which is backed up by battery to retain the previous set-up parameters. Whenever the unit is powered up from a cold start, the previous set-up parameters are restored. It is, therefore, necessary to initialize all set-up parameters to their default value as follows:

- 1. Depress the SHIFT and ARM MODE/DEFAULT keys to select the Configuration Screen.
- 2. Depress Function key, F1, to select the Default Setup Parameters.
- 3. Observe the following message is displayed at the top of the screen:

Default Setup M and Display values locked in . . .

Fixed ECL Threshold Setup

- 1. Depress the FORMAT key; observe the Format Display indicates Data Inputs for AF through AO and Threshold at TTL level.
- 2. Change the threshold for inputs AF through AO to ECL by moving the blinking cursor to the AF-A8 line of the Data Inputs display and change TTL to ECL as follows:
 - a) Depress Function key, F1, to select top of threshold.
 - b) Depress FIELD down-arrow key four times to move cursor downward to AF-A8 line.
 - c) Depress alphanumeric key, 1, two times to change entries to ECL level at lines AF-A8 and A7-A0.

Record/Review Test Results

- 1. Depress the ARM key to initiate a recording.
- 2. Observe the machine status message which is located in the lower right area of the screen. This status indicates a recording has occurred with the following condition:

READY - Ready for an ARM signal

BUSY - Setup internally for a recording

EOR - End of recording activity

NOTE: The actual recording occurs quickly; if necessary, depress the ARM key again to view the display. Depress the F1 key to scroll through the input displays until the desired input signals are displayed on the screen.

3. Depress the TIMING key and observe the display pattern. A staircase pattern of pulses (shown in Figure 3-1) should appear on the screen. This pattern may begin at any point on the screen as determined by the Default Setup. Memory is filled with samples starting at Location 0 in the data stream.

4. Use the Control and Reference cursors to measure the characteristic total trace time of 10 microseconds and pulse width of 0.9 microsecond. The presence of these conditions indicates the probes under test are functioning properly to accept inputs for recording.

Verify a pulse is present for each channel. If a channel does not contain a pulse, reverse the upper and lower probes and repeat the test. A malfunction of the generator can be isolated by swapping the probes. A malfunction of the probe can be isolated by swapping the probe at the input connector. If the failure is still present, the problem is associated with internal cabling or the Data Boards.

5. Repeat the Probe Test for Section B and C Inputs, and verify these probes are functioning properly to accept inputs for recording.




Figure 3-1. Typical Probe Test Recording Using ECL Threshold

DISPLAY CALIBRATION

The Display Board contains circuitry for generating signals that are used for driving the CRT, reading front panel Keyboard, controlling priorities for interrupt levels, controlling the Real Time Clock and driving the Audio Error Alarm.

Calibration Requirements

A display calibration pattern is provided by the K205 firmware. This pattern is accessed by depressing and holding the SHIFT key while powering up the unit. Raster adjustments are made with the Data Display board fully installed in the chassis. The technician is cautioned that the calibration controls are located near an area where high-voltages are generated for operation of the CRT. Body contact with the printed ciruit board and flyback transformer should be avoided. The technician is further cautioned to use nonmetallic tools when making raster adjustments.

Display Adjustment Points

Prior to attempting any height, width or linearity adjustments, the technician must first ensure the calibration pattern is centered. Centering is accomplished using the intersection point of the "X" traces as a reference point and locating the point to the center of the screen by moving and centering rings on the CRT yoke (See Figure 3-2).

Because all raster adjustments are interacting, recentering the calibration pattern might be required as height, width and linearity adjustments are made. Refer to Figure 3-3 for the location of adjustment controls for VOLUME (R56), VERTICAL (R20, R21 and R47), HORIZONTAL (L1 and L2), FOCUS (R29), and BRIGHTNESS (R32).

Adjustment of the Display board is to be accomplished as follows:

- Turn power on and verify unit passes the power-up diagnostic test by displaying the Configuration Screen.
- 2. During power-up test, adjust VOLUME (R56) for good sound. Depressing an illegal Key with the Error Beep on causes a brief tone to be generated. The Error Beep is turned on and off by accessing the Date screen and depressing the FIELD right arrow and NEXT keys to select the Beep parameter.

3. Adjust VERTICAL HOLD (R21) until picture locks in on screen.

NOTE: In further screen adjustments, keep 0.25 inch margins on all four borders.

- 4. Adjust VERTICAL HEIGHT (R20) observing that change occurs in the height. Set for the best picture.
- 5. Adjust VERTICAL LINEARITY (R47) observing that change occurs in vertical linearity. Set for the best picture.
- 6. Adjust FOCUS (R29) observing that change occurs in focus. Set for best picture.
- 7. Adjust BRIGHTNESS (R32) observing that change occurs in brightness. Set for good picture brightness.
- 8. Adjust HORIZONTAL WIDTH (L1) observing change occurs in width. Set for good picture.
- 9. Adjust HORIZONTAL LINEARITY (L2) observing change occurs in horizontal linearity. Set for good picture. Turn power off.
- 10. Hold the SHIFT key down and turn power on. A grid pattern will appear on the CRT as shown in Figure 3-4.




Figure 3-2. CRT Centering Rings




Figure 3-3. Data Display Board Adjustment Points




Figure 3-4. CRT Grid Pattern

- 11. Verify good linearity and picture size is indicated by the grid pattern. Repeat adjustments if necessary to obtain a uniform presentation in the display.
- 12. Verify the VIDEO output signal at rear panel BNC connector is present as follows:
 - a. Connect a 50-ohm coaxial cable from the Composite Video Out BNC connector of K205 to one input of scope.
 - b. Use 1-Megohm input scope termination.
 - c. Set scope for 1 volt/division and trace centerline(ground).
 - d. Verify approximately 1.6V pp pulse occurs every 64 usec.

POWER SUPPLY VOLTAGE MEASUREMENTS

The K205 Power Supply does not contain adjustments accessible to the user. A voltage measurement check is conducted to determine if the power supply is functioning properly. If the measured voltages are not within the specified limits, the power supply must be replaced.

NOTE: The power supply must be allowed to warm up for at least 10 minutes prior to checking the supply voltages.

Voltages are measured at the power supply terminal board locations shown in Figure 3-5. The measurement is taken between the specified voltage signal and its respective return. The measured voltages must be within the following ranges:

	RANGE		
NOMINAL VOLTAGE	MINIMUM		MAXIMUM
+15V	+14.4	to	+15.6V
+ 5V	+ 4.8	to	+ 5.2V
- 2V	- 2.2	to	- 2.0V
- 5.3V	- 5.5	to	- 5.17
- 15V	-15.6	to	-14.4V




Figure 3-5. Power Supply Voltage Measurements

THRESHOLD VOLTAGE AND DVM CALIBRATION

The following adjustments are made on the Threshold/GPIB/RS-232 Board:

- 10V Reference Voltage Adjustment
- TTL Threshold Adjustment
- ECL Threshold Adjustment
- Variable A Threshold Adjustment
- Variable B Threshold Adjustment
- DVM Adjustment

The location of potentiometers to accomplish the various adjustments are shown in Figure 3-6. The following tools and test equipment are required to make these adjustments:

• Extender Board:

Gould Part Number 0117-0195-01

● Digital Multimeter: 4 1/2 Digits, DC accuracy of +/- (0.03% of Reading plus 2 Digits)

• 4.7K-Ohm, 1/4 W, 5% Resistor: Standard

• External voltage source of +/- 20.000 VDC +/- 3Mv

Use the following procedures to make the adjustments:

NOTE: To ensure that proper values are set for Threshold adjustments, the user should turn the power off, then on to obtain the Configuration screen. Depressing the F1 key moves the cursor to the top Threshold location on the screen.

10V Reference Voltage Adjustment

- 1. Turn power off, remove the Threshold/GPIB/RS-232 Board from card cage and install on an extender board.
- Turn power on and verify unit passes power-up diagnostic test by displaying the configuration screen.
- 3. Connect external DVM reference (-) to the board A GND test point, and connect the DVM (+) input to the right side of resistor R38. (These connection points are shown in Figure 3-6.)
- 4. Adjust R44 for a DVM reading of +10.00 +/- 0.01V.




Figure 3-6. Threshold/GPIB/RS-232 Board Adjustments

TTL Threshold Adjustment

Remove all input cables from the unit. This procedure employs a 4.7K-0hm resistor which serves as a load for adjustment of threshold voltages. All voltages will be measured accross the resistor. The TTL adjustment procedure also verifies that no shorts are present between High and Low inputs, and between Data and Clock inputs. The TTL adjustment is performed on each front panel input connector as follows:

- 1. Configure the K205 unit with three Data Boards to provide 16 inputs at each SECTION Input (A, B, and C).
- 2. Install the 4.7K-Ohm resistor between sockets 2 (ground) and 14 (Clock Threshold input) at SECTION A (bits 7-0). Connect the DVM positive (+) lead to socket 2 and DVM negative (-) lead to socket 14 so that the voltage measurement is taken across the resistor as shown in Figure 3-7.




Figure 3-7. Test Connections for Threshold Voltage Adjustment

- 3. Depress the FORMAT Key verify that all Thresholds are set to TTL.
- 4. Depress the ARM key on keyboard
- 5. Adjust TTL THRESHOLD (R8) for a DVM reading of +1.400 +/- 5Mv.
- 6. Relocate the resistor to SECTION A Inputs (bits F-8) connector and verify the TTL Threshold of +1.400 +/- 25Mv is present.
- 7. Check the TTL level of other inputs by moving the load resistor to input connectors at SECTIONs B and C. Verify the TTL Threshold of +1.400 +/- 25Mv is present at sockets 2 and 14 of each low-byte (bits 7-0) and high-byte (bits F-8) connector.
- 8. Install the 4.7K-Ohm resistor between sockets 2 (ground) and 15 (Data Threshold), and repeat steps 3 through 7.
- 9. Ensure no shorts are present between Low and High inputs, as well as between Data and Clock inputs by performing the following test:
 - a. Depress FORMAT key to select Format M screen, then depress F1 key to move cursor to top Threshold location. Depress quick key 1, to change TTL level to ECL.
 - b. Move cursor down by depressing FIELD down-arrow key one time, and depress quick key 1 to change TTL level to ECL.
 - c. Repeat substep b, and depress ARM key.
 - d. Install the 4.7K-Ohm resistor between sockets 2 (ground) and 14 (Clock Threshold) of SECTION C upper INPUT Connector. Connect external DVM positive (+) lead to pin 2 and negative (-) lead to pin 15. Verify the ECL Threshold of -1.300V +/- 25Mv is present.

- e. Install the 4.7K-Ohm resistor between pin 2 and 14 of the same connector. Connect DVM leads and verify the TTL Threshold of +1.400V +/- 25Mv is present. If the DVM reads ECL Threshold instead of TTL Threshold, this indicates a short is present between Data Input and Clock Input lines.
- f. Install the resistor between pin 2 (ground) and 15 (Data Threshold) of SECTION C lower input connector. Connect DVM leads and verify TTL Threshold of +1.400V +/- 25Mv is present. If the DVM reads ECL Threshold instead of TTL Threshold, this indicates a short is present between High and Low Data Input lines.
- g. Repeat substep e for this connector.
- h. Repeat substeps d through f for SECTION B and SECTION A inputs.

ECL Threshold Adjustment

The ECL Threshold adjustment is performed for each front panel input connector as follows:

- 1. Install the 4.7K-Ohm resistor at sockets 2 and 14 of SECTION A input connector(bits 7-0). Connect the DVM positive(+) lead to socket 2 and the DVM negative(-) lead to socket 14 so that the measurement is taken across the resistor.
- 2. Make the following keyboard entries to change all thresholds from TTL to ECL:
 - a. Depress FORMAT key to access the Format screen.
 - b. Depress the FUNCTION key, F1, to move cursor to the Top Threshold location.
 - c. Depress and hold quick Key 1 until ECL is selected for all threshold voltages.
 - d. Depress the ARM key to change DVM reading to ECL level. ECL levels should now be selected for all inputs.
- Adjust ECL THRESHOLD (R7) for DVM reading of +1.300 +/- 5Mv.
- 4. Relocate the resistor to SECTION A (bits F-8) input connector and verify the ECL Threshold of $\pm 1.300 + -25 \text{MV}$ is present.
- 5. Check the ECL level of other inputs by moving the load resistor to input connectors at SECTION B and SECTION C. Verify the ECL Threshold of +1.300 +/- 25Mv is present at sockets 2 and 14 of each low byte (bits 7-0) and high byte (bits F-8) input connector.

Variable A Threshold Adjustment

The Variable A Threshold adjustment is performed for each front panel input connector as follows:

- 1. Install the 4.7K-Ohm resistor at sockets 2 and 14 of the SECTION A Input connector (bits 7-0). Connect the DVM positive (+) lead to socket 2 and connect the DVM negative (-) lead to socket 14 so that the measurement is taken across the resistor as shown in Figure 3-7.
- 2. Make the following keyboard entries:
 - a. Depress FORMAT key to access the Format screen.
 - b. Depress the FUNCTION key, F1, to move cursor to top threshold location.
 - c. Depress and hold quick Key 2 until VARA is selected for all threshold voltages.
 - d. Depress the ARM key to change DVM reading to VARA level. All inputs should now indicate VARA = 9.99V.
- 3. Adjust VARA GAIN (R6) for DVM reading of 9.990 +/- 5Mv.
- 4. Make the following keyboard entries:
 - a. Depress FIELD right-arrow key to move cursor right to position 9.99.
 - b. Depress and hold Quick Key 0 until 9.99 inputs are set at 0.00
 - c. Depress the ARM key. All inputs should now indicate VARA = 0.00V.
- 5. Adjust VARA OFFSET (R9) for DVM reading of 0.000 +/- 5Mv.
- 6. Make the following keyboard entries:
 - a. Depress and hold Quick Key 9 until 0.00 inputs are set at 9.99.
 - b. Depress ARM key.
- 7. Adjust VARA GAIN (R6) for DVM reading of +9.990 +/- 5Mv.
- 8. Make the following keyboard entries:
 - Depress FIELD left-arrow key to move cursor left to the + position.
 - Depress the NEXT key to change positive (+) to negative (-) value.
 - c. Depress the ARM key.

- 9. Note the value of DVM reading and adjust VARA GAIN (R6) for -9.990V + 1/2 the difference of actual reading and -9.990V. (For example, if the actual DVM reading is -9.98V, subtract this value from -9.990V. The difference of -0.01V is divided by 2 to obtain -0.005V and R6 would be adjusted for -9.995V.)
- 10. Repeat steps 6 through 9 until the offset is the same for both positive and negative voltages within an accuracy of +/- 30Mv.

Variable B Threshold Adjustment

The Variable B Threshold adjustment is performed for each front panel input connector. The procedures are the same as steps 1 through 10 for the Variable A adjustment, except for the differences detailed in each step as follows:

- 1. Install the 4.7K-Ohm resistor at SECTION A input connector as described in Variable A Threshold adjustment procedure.
- 2. Make the following keyboard entries:
 - a. Depress FORMAT key to access the Format screen.
 - b. Depress FUNCTION key, F1, to move cursor to top of threshold.
 - c. Depress and hold quick Key 3 until VARB is selected for all threshold voltages.
 - d. Depress the ARM key to change DVM reading to VARB level. All inputs should now indicate VARB = 9.99.
- 3. Adjust VARB GAIN (R1) for DVM reading of 9.990 +/- 5Mv.
- 4. Make the following keyboard entries:
 - a. Depress FIELD right-arrow key two times to move cursor right to position 9.99.
 - b. Depress and hold quick Key 0 until 9.99 inputs are set at 0.00.
 - c. Depress the ARM key. All inputs should now indicate VARB = +0.00V.
- 5. Adjust VARB OFFSET (R2) for DVM reading of 0.000 +/- 5Mv.
- 6. Make the following keyboard entries:
 - a. Depress and hold Quick Key 9 until 0.00 inputs are set at 9.99.
 - b. Depress ARM key.
- 7. Adjust VARB GAIN (R1) for DVM reading of +9.990 +/- 5Mv.

- 8. Make the following keyboard entries:
 - a. Depress FIELD left-arrow key to move cursor left to the + position.
 - Depress the NEXT key to change positive(+) to negative (-) value.
 - c. Depress the ARM key.
- 9. Note value of DVM reading and adjust VARB GAIN (R1) for -9.990V + 1/2 the difference of actual reading and -9.990V.
- 10. Repeat steps 6 through 9 until the offset is the same for both positive and negative voltages within an accuracy of +/- 30Mv.

DVM Circuit Adjustment

The user must provide an external voltage source of +20.000 +/- 3Mv DC that is used to calibrate the K205 Digital Voltmeter (DVM) circuit. The adjustment controls for DVM GAIN (R5) and DVM OFFSET (R3) are located on the Threshold/GPIB/RS-232 Board shown in Figure 3-6.

The Configuration screen is used to provide the DVM readout for making the adjustments. Note that any display screen may be used to read the DVM voltage except those displays associated with Memory A or B.

Use the following procedure to calibrate the DVM circuit:

- Turn power on and verify unit passes the power-up diagnostic test.
- Connect DVM POS (+) lead to external DC voltage source positive output, and connect DVM NEG (-) lead to external DC negative output.
- 3. Set the external DC voltage source for a DVM reading of +20.000 +/- 3Mv.
- 4. Connect positive lead of external voltage source to the POS DVM INPUT jack located on K205 front panel, and connect negative lead of external voltage source to the NEG DVM INPUT jack on K205 front panel.
- 5. Check the voltage indication at the external voltage source to verify the adjusted value of +20.000 +/- 3Mv is still present. Readjust the voltage if necessary.
- 6. Observe the DVM value indicated on the K205 display. Adjust the DVM GAIN (R5) for a K205 DVM value of +20.00V on the display.

- 7. Set the external DC voltage source to indicate 0.000 +/- 3Mv and observe the DVM value indicated on the K205 display.
- 8. Adjust the DVM OFFSET (R3) for a K205 DVM value of 0.00V on the display.
- 9. Set the external DC voltage source to indicate -20.00V +/- 3Mv and observe the DVM value presented on the K205 display.
- 10. Verify the K205 DVM value indicates -20.00V. Adjust the DVM GAIN (R5) if necessary to obtain this reading.
- 11. Repeat steps 3 through 10 until the adjusted K205 DVM values of \pm 0.00V and 0.00V are obtained within the limits of \pm 3MV.

INTERNAL CLOCK ADJUSTMENT

This adjustment is performed on the Clock Board and includes circuits that select internal and external clocks, and enable circuits.

The following tools and test equipment are required to make the clock adjustments:

• Frequency Counter: Capable of 0.01% accuracy on ECL at 100 MHz

• Oscilloscope: 350 MHz Band Width, Horizontal Resolution to

1 ns/Div

• Extender Board: Gould Part Number 0117-0195-01

Adjustment is accomplished as follows:

- 1. Turn power off, remove Clock Board from card cage, and install on the Extender Board.
- 2. Connect six cables and probes to front panel connectors at SECTION A, B, and C inputs.
- 3. Turn power on and verify unit the power up diagnostic test by displaying the Configuration screen.
- 4. Connect oscilloscope input lead to pin 12 on IC device at board location 12C. Connect the other lead to ground lug at board location 11B (see Figure 3-8 for Clock Board component locations).
- 5. Connect frequency counter to pin 12 on IC device at location 12C, and ground lug at board location 11B. Adjust C8 for a frequency of 100 +/- 0.1 MHz (99.9 to 100.1 MHz).

6. Adjust oscilloscope signal for an ECL level with a symmetrically shaped waveform.

NOTE: Use R19 for making adjustment to obtain the symmetrical waveform.




Figure 3-8. Clock Board Internal Clock Adjustment

THEORY OF OPERATION

GENERAL

This chapter describes theory of operation for the K205 Logic Analyzer unit. An overview of the unit operation is presented initially to show the relationship and interaction of the various circuit functions. A simplified system Data Flow and Control block diagram is provided to support the overall unit description and identify major components associated with the circuit functions.

The overview is followed by a detailed description of internal circuit functions for each printed circuit board. These descriptions are referenced to specific board components and circuit functions contained in the schematic diagrams of chapter 6. A simplified block diagram of board functions is provided to support these descriptions. Theory of operation is provided for the following printed circuit boards:

- Data Display Board
- MPU Board
- Threshold/GPIB/RS-232 Board
- Clock Board
- Data Board
- Control Board

OVERVIEW OF K205 UNIT OPERATION

The block diagram of Figure 4-1 presents the overall K205 system data flow and control operations. This diagram also shows the K205 system architecture and interaction of board circuit functions.

MPU Board Interaction

The K205 Logic Analyzer employs a 16-bit, 8086 microprocessor for controlling system operations. The 8086 CPU is located on the Master Processor Unit (MPU) board. The MPU Board addresses all other boards in the system as I/O devices and communicates with the circuit boards via the multiplexed address/data bus interface on the motherboard. The operating system accommodates up to 128K bytes of ROM and 256K bytes of RAM also located on the MPU board.

The K205 operating system and power-up diagnostic routines are resident firmware programs stored in the sixteen EPROM chips located on the MPU board. This firmware executes to control the K205 operations that perform digital circuit analysis and processing of external data and clock signals supplied by the user's equipment.




Figure 4-1. K205 System Block Diagram

Information collected and analyzed by the system is recorded in main memory where the results can be selectively accessed by the user and displayed on demand. The MPU Board provides the control functions for display, display setups, memory transfer, memory control, memory compares and keyboard input.

Data Board Interaction

The external data and clock input signals collected by the probes are supplied to the input panel. The data input signals (7-0 and F-8) are directed to the Data Board. The clock input signals (J & K and R & S) are sent to the Clock Board. The processing of data and clock inputs by various board functions to effect recording of traced information is described in subsequent paragraphs. The Data Board functions provide conditioning circuits that buffer the input data signals, select high/low bytes and detect glitches. These functions define the sample content that is directed via pipeline control circuits to main memory and word detection RAM on the Control Board. Control signals from MPU holding registers select the data source that is passed through the sampling circuitry. Input signals from the Control Board initiate the ARMED and TRACED condition so that the sample is recorded in Memory.

Clock Board Interaction

The Clock Board combines and selects clock signals to generate Latch, Sample and Master clocks. The J & K clock inputs and R & S latch inputs are combined in user defined AND/OR Boolean expressions. The internal clock is generated on this board and is always available at the CLOCK output BNC connector on the rear panel.

The 100MHz internal clock is also generated on this board. The user selected clocks and combined clocks are routed to the Data Boards and the trace Control Board. The PROBE TEST output signal at the front panel connector is generated by the pattern generator on the Clock Board.

Control Board Interaction

The Control Board contains decision making logic for control of the trace and recording process. This includes word recognition circuits that detect the sample data supplied from the Data Boards. Delay counter logic combines delay conditions with detected words to set up sequencing for Stop Recording, Jump or advance to another recording level with different parameters, and to enable or disable recording for the input sample data. The trace control logic resolves these conditions to initiate the ARMED and TRACE signals that are sent to the Data Board to enable recording of the traced information. The Control Board also generates the TRACE output signal supplied to the BNC connector on the back panel.

Threshold/GPIB/RS-232 Board Interaction

The Threshold/GPIB/RS-232 Board generates two variable, and two fixed threshold voltage sources that are supplied to the probes. The variable voltages are VAR A and VAR B; the fixed voltages are TTL and ECL. Threshold control circuits enable each probe to select one of these voltage sources. The VAR A and VAR B threshold levels are driven by software-controlled, digital-to-analog converter (DAC) circuits. A comparator circuit performs the analog-to-digital conversion (ADC) that is used by the power-up diagnostic to measure power supply voltage levels. The TTL and ECL Threshold sources use a voltage divider network and +/- 10V reference voltage for generating the fixed levels.

Both the RS-232 and AUX serial communication links are driven by a Universal Synchronous/Asynchronous Receiver/Transmit (USART) chip. The GPIB (IEEE-488) parallel interface for Talker (send) and Listen (receive) modes transfer data under control of an Interrupt line. The GPIB state control circuits generate the interrupt signal that is supplied to the Data Display Board. The GPIB control circuits generate the GET (Group Execute Trigger) output signal that is supplied to the BNC connector on the rear panel. The DVM input supplied from the front panel is buffered onto the Threshold/GPIB/RS-232 Board where the analog-to-digital conversion takes place.

Data Display Board Interaction

The Data Display Board presents a display pattern that is derived by the MPU processing and stored in the RAM as a complete dot map. Each dot location of the CRT is represented by a bit in the RAM (where 1 = white, 0 = black) which is subsequently supplied to video control circuits on the Data Display Board. The video control circuits accept CRT address clocking information and serial input data supplied by the MPU and generates the video control signals that drive the horizontal, vertical, and synchronization for the CRT. The CRT controller circuits continuously interact with processor circuits to generate direct memory access cycles from the RAM and translates this information to the CRT. A 16-bit word is read from the RAM every 2 us and converted into a string of 16 dots on the CRT.

The Data Display Board also accepts interrupt signals generated by other board circuits. The interrupt signals are used by the Data Display Board interrupt processor to send an interrupt to the MPU.

The Data Display Board provides the Keyboard interface and DOS interface. The Real Time Clock and CMOS Memory Save circuits are backed up by battery power which continues to drive these circuits when facility power is interrupted or removed from the K205 unit. The Audio Error Alarm circuit is also contained on the Data Display Board.

DATA DISPLAY BOARD OPERATIONS

Overview

This section describes Theory of Operation for the K205 Data Display Board assembly, Part Number 0114-2010-40. The board assembly drawing, schematic diagrams and list of material are provided in Chapter 6. Reference is made to the schematic diagrams throughout the descriptions of circuit functions. The Data Display Board block diagram is shown in Figure 4-2. The following board circuit functions are described in subsequent paragraphs:

- CRT Controller (Schematic sheets 1, 2 and 3)
- Interrupt Processor (Schematic Sheet 4)
- Keyboard and Front Panel Interface Circuit (Schematic Sheet 4)
- CMOS RAM Save Circuit (Schematic Sheet 5)
- Audio Error Alarm Circuit (Schematic Sheet 4)
- Real Time Clock (Schematic Sheet 6)
- DOS Interface Circuit (Schematic Sheet 6)

CRT Controller

The CRT Controller circuit (sheet 3 of schematic diagrams) generates a standard raster scan display format with data presented as a series of horizontally scanned lines. Each line starts at the left of the screen and goes to the right. The first line is at the top of the screen and the last is at the bottom. Standard sync and blanking signals are generated. The K205 operates at a 50Hz scan rate at all times.

Horizontal Timing: Each horizontal scan line is 64 usec long and presents 52 usec of video with 12 usec blanked and a 6-usec sync pulse during the blank time. The LS161 Horizontal Counter at location 9A and 10A runs continuously at a 500 KHz rate generating the five address lines for the horizontal ROM at 10B. The Horizontal ROM decodes the address to produce the blanking, sync and top count (end-of-line) pulses (74LS175 location 9B). The horizontal blanking interval occurs for the first 12 usec after the counter rolls over, states 0 through 5 (pin 7 of 9B). The sync pulse at pin 3 of 9B starts 2 usec after the blanking and lasts for 6 usec. In addition to addressing the ROM, the fifth address line is used by the horizontal drive for the deflection (pin 10, location 10C).

Vertical Timing: The vertical timing cycle begins with counters preset to 7200 Hex. The horizontal and vertical PROMs decode top count after counting 290 lines, and reset the counter to 7200 Hex. Simultaneously with the vertical top count, the vertical PROM generates the PRESET ADDRESS COUNTER signal which synchronizes the tracking address counter on the MPU board. The The vertical sync pulse is decoded to occur at line 35 Hex.




Figure 4-2. K205 Data Display Board Block Diagram

Horizontal Deflection and High Voltage: The horizontal drive signal from the CRT controller synchronizes the horizontal scanning with the retrace blanking by controlling the horizontal drive transistor, Q5 (sheet 1 of schematic diagrams). The horizontal drive transistor (Q5) performs two functions; it provides energy to the flyback transformer and it draws current from the horizontal deflection coil to generate the scan from left to right. The Flyback Transformer, T2 provides the energy for rapid retrace from right to left and it serves as an AC to DC converter for generating the operating voltages for the CRT. The following voltages are supplied to the CRT:

+10KV CRT Anode +200V Focus +30V Cathode -40V CRT Grid

The horizontal deflection and high voltage circuit allows adjustment of the Focus (R29) and Brightness (R32) which are located near the top of the board. The Horizontal Width adjustment (L1) and Linearity adjustment (L2) are also present.

Vertical Deflection: The vertical processor (sheet 2 of schematic diagrams) generates and synchronizes the vertical scanning. The vertical processor drives the vertical deflection coil directly, and senses current through the coil via a sense resistor. The TDA 1270 processor (11B) contains an oscillator that is synchronized to the vertical sync pulse, an adjustable constant current source ramp generator, an emitter follower, and a power amplifier to drive the coil. The vertical processor circuitry allows adjustment of Vertical Hold (R21) Vertical Height (R20) and Vertical Linearity (R47).

Video: The CRT brightness is controlled by combining the digital data with the horizontal and vertical blanking signals and switching the cathode voltage between zero volts (white) and +30V (black). The video is modulated by an 8MHz clock signal to provide a sharper display presentation. A composite video signal is also generated at the rear panel BNC connector for use with another video monitor.

Video Operation: Transistor Q3 operates as the video amplifier and applies the video signal to the cathode of the CRT. R28 is the load resistor connecting Q3 to the 30 VDC supply. The 30 VDC supply is composed of CR6 and C38, and the -40 VDC grid bias supply for the CRT consists of CR3 and C35. CR4 and C37 comprise the 200 VDC focus electrode supply.

The source voltage for these supplies is the high-voltage transformer, T2. Note also that T2 supplies the 10 KV for the second-anode of the CRT. The rectifier for the high-voltage is an integral part of the second-anode lead, and the filter capacitor for the high-voltage is the 600pF capacitance of the CRT aquedag coatings.

Transformer T1 and transistors Q4 and Q5 drive transformer T2: When Q5 is conducting, energy is stored in the primary of T2. When Q5 is switched off, the energy stored in the T2 primary is transferred to the secondary.

When Q5 switches off, the voltage at its collector rises to approximately 120 VDC and is impressed upon the horizontal deflection coil via L1 and L2. This voltage causes a current to flow in the deflection coil which in turn causes the electron to deflect to the left side of the CRT. The positive current flow decays in a linear manner, being zero at center screen. Because of the resonant circuit, C53 and the deflection coil, the current increases in the negative direction for the right side of the screen. At center screen Q5 again switches on and remains on until the beam is deflected to the right side of the screen. At this time, Q5 again switches off, and the process begins again.

Vertical deflection is accomplished using a TDA1270 integrated circuit, U11B. This IC contains an oscillator, a preamp and a power amp. The oscillator frequency is controlled by R21, R22 and C49. The waveform is shaped by R20, R37, R42, R44, R47, C45 and C46. The waveform is amplified by the preamp and power amplifier and impressed upon the vertical deflection coil via C51. The current is sensed across R45 and returned to the preamp via feedback resistor R46.

Interrupt Processor

The Interrupt Processor circuit (sheet 4 of schematic diagrams) accommodates up to eight levels of interrupts (INTO - INT7) using a 8259A Interrupt Processor chip (2E). Seven levels of interrupts are used for K205 application with the following assignments:

INTERRUPT	LEVEL	ASSIGNMENT
INT7		Floppy Disk Controller
INT6		1 Second (Time of Day Clock)
INT5		(Not used)
INT4		Timer #0
INT3		Auxiliary, RS-232 (USART#2)(RXRDY+TXRDY)
INT2		RS-232 (USART #1) (RXRDY+TXRDY)
INT1		GPIB
INTO		50Hz (CRT Interrupt)

Keyboard and Front Panel Interface Circuit

The Keyboard and Front Panel Interface (sheet 4 of schematic diagrams) are addressed simultaneously by the microprocessor. The interface circuit decodes eight addresses out of the I/O map. Each row is read as a byte at 50Hz rate. Any key contact that is closed is stored as a zero within the selected byte. Each bit of the byte corresponds to a column on the keyboard.

CMOS RAM Save Circuit

The CMOS RAM Save circuit (sheet 5 of schematic diagrams) provides $2K \times 16$ memory storage. If the k205 unit is powered down, the save circuit will automatically store the last parameters displayed on the screen.

A 2.9V battery (location B1) provides power to the two 6116 CMOS RAMs and the Real Time Clock when the unit is powered down. Data to and from the 6116 RAMs is transferred over a bi-directional data bus via the two 74LS245 Three-State Transceivers at locations 3C and 4C.

Real Time Clock

The Real Time Clock circuit (sheet 6 of schematic diagrams) is controlled by the MSM5832 IC module (location 2D) which drives the real time clock. A 32.768 KHz crystal (location Y1) is used to generate the clock frequency. The variable capacitor (C10) provides for adjustment of the frequency. The adjustment of C10 is set by the factory and is not available to the user. The clock is set by the software via the Date and Time Set Up display.

Audio Error Alarm Circuit

The Audio Error Alarm circuit (sheet 4 of schematic diagram) produces a low level beep tone when improper keyboard entries are made. The tone volume is controlled by R56. Enabling and disabling the tone is controlled by software selection via the Date and Time setup display.

DOS Interface Circuit

The optional DOS Assembly contains the Floppy Disk Controller board which communicates with the K205 via a signal cable link. The connector P4 on the Data Display Board (sheet 6 of schematic diagrams) provides the I/O link for the DOS Assembly. Information for Address (BAO-BA7) and Data (BDO-BD7) is supplied from P4 to the MPU Address/Data Bus on the motherboard via the P15 and P16 edge connectors. The Interrupt control (INTR 7) signal is supplied to the 8259A Interrupt Processor (location 2E, sheet 4 of schematic diagram) where it is then directed to the MPU via the control bus.

MPU BOARD OPERATIONS

Overview |

This section describes theory of operation for the K205 MPU Board, Part Number 0114-0185-80. The circuits on the MPU Board consist of an 8086 microprocessor, address registers, data transceivers, random access memory (RAM), read only memory (ROM), memory controller and I/O decoder. This board provides control functions for display, display setups, memory transfer, memory functions, memory compares and keyboard.

The MPU Board block diagram is shown in Figure 4-3. The associated assembly drawing, schematic diagrams and list of materials are provided in Chapter 6. Reference is made to the schematic diagrams throughout the descriptions for the following circuit functions:

- Microprocessor (schematic sheet 1)
- Address Registers (schematic sheet 2)
- Memory (schematic sheets 2 and 5)
- Memory Controller (schematic sheet 3)
- 1/0 Decoding (schematic sheet 4)

Microprocessor

The 8086 microprocessor (schematic sheet 1, location 10L) is used on the MPU Board to operate at a 4 MHz clock rate in the minimum mode configuration. The 8086 microprocessor outputs a 20-bit memory address. Data is accessed as 16-bit words, subdivided into a low-order byte and a high-order byte. The low-order 16 address bus lines (ADO to AD15) are multiplexed with the 16-bit data bus. The Byte High Enable signal (BHE) is used to identify the high-order byte, while ADO identifies the low-order byte.

Initialization or startup is accomplished with activation (HIGH) of the MPU RESET pin (location 8B) for more than four clock cycles. The 8086 microprocessor terminates operations on the high-going edge of the MPU RESET and remains dormant as long as MPU RESET is HIGH. The low-going edge of MPU RESET triggers an internal reset sequence of approximately 10 clock cycles, during which time no other operations should occur.

Non-maskable interrupt request (NMI) is initiated when external logic inputs a low-to-high transition at the NMI pin by power-up signal (PUP) at locations 11B and 11M. A non-maskable interrupt has higher priority than the maskable interrupt. A maskable interrupt is generated when external logic inputs a HIGH level at the INTR pin. The 8086 CPU responds by generating INTA for interrupt acknowledge cycle.

HOLD and HLDA are standard hold request/acknowledge signals. When external logic inputs HOLD high, the 8086 microprocessor enters a hold state upon completing the current instruction's execution; the 8086 microprocessor acknowledges the hold state by outputting HLDA high. Location 11M is the buffer for the INTR, INTA, and HLDA signals.




Figure 4-3. MPU Board Block Diagram

Address Registers and Data Transceivers

The 8086 microprocessor uses a multiplexed bus for address and data transfers (sheet 1 of schematic diagrams). The MPU Board demultiplexes the 8086 bus into two buses. One bus controls all information to the ROM and the RAM which is contained on locations 1A to 1H, 2A to 2H, 4A to 4H and 6A to 6H. The other bus interfaces with other boards in the K205. Locations 9K, 10K and 11K are buffers for 20 memory address lines (A0 to A19) and BHE. Locations 9M, 10M and 11L are buffers for 20 address lines and BHE to boards other than the MPU. The transceivers for the data lines are located at locations 7M and 8M. Locations 7K, 7L, 8K and 8L are wired for PROM's and buffers for temporary test only. The 8086 loads addresses into the address registers by using the Address Latch Enable signal (ALE) and then transmits (WR) the data to, or receives (RD) the data from, the address in the register.

Memory

The 8086 memory space is organized into 16 segments of 64K bytes of external memory space (sheets 2 and 5 of schematic diagrams). Segment E and F (Hex) are the 128K bytes of ROM which contains the operating software. Segment 0-3 (Hex) contain the 256K bytes of dynamic RAM.

The ROM segment (schematic sheet 5), locations 1A to 1H and 2A to 2H, uses sixteen 8K X 8 memories arranged into eight sections of 8K words each. Locations 3J and 3K (schematic sheet 4) are ROM chip select decoders. Data output is read from ROM through a buffer at location 3L for high-byte data and at location 3M for low byte data.

The RAM segment (schematic sheet 2), locations 3A to 3H, 4A to 4H, 5A to 5H and 6A to 6H, is made up of thirty-two 64K X 1 dynamic memories providing 128K words (256K bytes). Data is input into the RAM, through the buffer at location 4J for high-byte data and at location 6J for low-byte data via RAM WRITE DATA EN. Data output is read from RAM through the latch buffer at location 4K for high-byte data and at location 6K for low-byte data via MPU LATCH ENABLE and EN RAM READ. CRT Data is read out into buffer registers at locations 6L and 4L and then shifted out at an 8 MHz clock rate to the Data Display Board by shift registers at locations 6M and 4M.

Memory Controller

The memory timing and the clock for the 8086 microprocessor (sheet 3 of schematic diagrams) are derived from a 24 MHz oscillator (location Y1). Locations 10A, 10C, 10D, 10E, 11C, 11D, 11E and 11F are used to divide to an 8 MHz clock to the CRT and a 4 MHz clock to the 8086 clock pin. Locations 10A, 10D, 11D, 12D and 12E divide the 24 MHz clock into timing signals used to generate Row Address Strobe (RAS) at locations 10B and 8B. Additionally, column Address Strobe (CASO and CAS1) are also generated at locations 8A, 9A and 12C. Write Enable signals for high-byte and low-byte of both RAM segments are generated at locations 7A, 8A, 8B, 10A and 10C. Row Select, Column Select and Latch Enable for both the MPU and CRT are generated at locations 9A and 9B.

The CRT port of the memory requests a word from memory every 2 us (500 KHz). The CRT page select addresses are generated at locations 7C, 7D, 8C and 8D (sheet 4 of the schematics) by the 500 KHz clock rate from location 7B. If the 8086 requests a memory cycle during the CRT cycle, the memory controller uses the READY line on the 8086 microprocessor to generate wait states until the CRT cycle is finished and the memory can complete the requested 8086 memory cycle.

The CRT Read cycle of one word every 2 usec also provides sequential operation required for the RAM refreshing.

1/0 Decoding

The MPU Board addresses other boards in the system as I/O. The PROM (schematic sheet 4) at location 10F is used to decode addresses A11 to A19. When I/O is addressed, M/IO goes LOW, causing the PROM's outputs to be HIGH. The conditions in which S.A EN is normally HIGH and DEN (Data Enable) becomes active and causes the EN OFFBOARD DATA signal at location 9C to go LOW, placing data on the bus. Read commands for RAM, ROM and S.A are generated by RD, RAM ADRS, ROM ADRS and S.A at locations 9D and 9E. Control signals RD, WR, DEN, DT/R and M/IO are also buffered out to other boards via buffers at location 9F.

THRESHOLD/GPIB/RS-232 BOARD OPERATIONS

Overview

This section describes theory of operation for the K205 Threshold/GPIB/RS-232 Board assembly, Part Number 0114-0170-30. The circuits on this board generate threshold voltage levels, convert analog voltages to digital equivalents, control the GPIB Talker/Listener interface, control the RS-232 Interface and process digital readout of external voltage input.

The Threshold/GPIB/RS-232 Board block diagram is shown in Figure 4-4. The board assembly drawing, schematic diagrams and list-of-materials are provided in Chapter 6. Reference is made to the schematic diagrams throughout the descriptions for the following circuit functions:

- Threshold Circuit (Schematic Sheet 1)
- DVM Circuit (Schematic Sheet 2)
- GPIB Interface Circuit (Schematic Sheet 3)
- RS-232 Interface Circuit (Schematic Sheet 4)
- MPU Interface (Schematic Sheet 5)

Threshold Circuit

The Threshold Circuit (sheet 1 of schematic diagram) generates four voltage sources, as follows, that may be selected for each probe: VAR A, VAR B, TTL and ECL.

The VAR A and VAR B thresholds are defined by the four 74LS273 Flip-Flop holding registers, locations 9B and 12B for VAR A, and locations 4B and 6D for VAR B. The holding registers buffer the MPU data bus to the two AD7533LN Digital-to-Analog Converters (DAC) at location 9A for VAR A and location 4A for VAR B. Separate calibration adjustments are provided for VAR A and VAR B Voltage levels. The VAR A Gain is adjusted by R6; Offset is adjusted by R9. The VAR B Gain is adjusted by R1; Offset is adjusted by R2. Both DACs have a resolution of 10 bits.

The TTL and ECL thresholds are generated by using a voltage divider network and \pm 100 reference voltage level. The calibration adjustment for TTL is R8, ECL is adjusted by R7. The \pm 100 reference adjustment is controlled by R44.

The threshold voltages are supplied as input to eight analog multiplexers (sheet 2 of schematic diagrams). The selection of a particular threshold voltage (VAR A, VAR B, TTL or ECL) used by each probe is accomplished by a set of eight analog multiplexers and eight buffer amplifiers. Six of the multiplexers, at locations 1A, 1D, 1B, 1C, 2A and 2D are tied to high and low data bytes at input sections A, B and C. Two of the multiplexers are tied to R & S latch clocks (location 2B) and J & K sample clocks (location 2C). This allows the software to select one of the four voltages as the threshold. The outputs of the analog multiplexers are buffered by the operational amplifiers (locations 1E and 2E) which provide a gain of two that increases the range of the DAC output.




Figure 4-4. K205 Threshold/GPIB/RS-232 Board Block Diagram

One of the functions contained on the Threshold/GPIB/RS-232 Board is a software controlled Digital-to-Analog Converter and a comparator that performs Analog-to-Digital Conversions that is used by the software to check the power supply and reference voltages during power up. Three multiplexers (sheet 2 of schematic diagrams) at locations 5F, 6F and 7F are used to select any one of the power supply voltages used in the K205. The selected voltage is then scanned by the software using the 12-bit DAC at location 8A. When the DAC value exceeds the voltage being tested, the comparator (location 7A) becomes switched. The MPU compares the resulting value with a table of voltages and their tolerances to determine the pass/fail condition of the test result.

DVM Circuit

The front panel DVM input signal (sheet 2 of schematic diagrams) is buffered onto the Threshold/GPIB/RS-232 Board by the operational amplifier at location 7A and is supplied to the multiplexer at 6F. The multiplexer selects the input voltage range that is supplied to the 12-bit DAC at location 8A and the comparator. The comparator (location 7A) generates the digital value that is used by the software to specify the DVM readout.

GPIB Interface Circuit

The GPIB Interface Circuit (sheet 3 of schematic diagram) is partitioned so that the handshake required to transmit individual bytes of information (for data or control) is performed by the hardware. All message generation or interpretation is done in the software. The GPIB address and mode for Talk Only, Talk/Listen and Listen Only, are determined by the interactive display for I/O setup. Once the Mode is determined, the GPIB control register is loaded with the specified mode information and the interrupt is enabled. All I/O data transfers occur under control of the interrupt line. With Listen mode selected, the receipt of a data byte or a command at the K205 will generate the interrupt. With Talker mode selected, the interrupt is generated when the byte has been accepted by the listener I/O device.

RS-232 Interface Circuit

The RS-232 Interface Circuit (sheet 4 of schematic diagram) causes information to be entered onto the Threshold/GPIB/RS-232 Board via two 8251A Universal Synchronous/Asynchronous Receiver/Transmitter (USART) at locations 12D and 12E. USART #1 interfaces with the K205 back panel RS-232 port. USART #2 interfaces with the AUX port. The transmit/receive bit rates (Baud) is set by the 8253B programmable interval timer/counter at location 8E. The internal timer uses a 2 MHz clock input derived from the CPU oscillator to measure the external master clock period. The bit rate clock output supplied to the USARTS is set at 16 times the actual rate at which data is being transmitted. Plus and minus 15-volt line drivers are used to send the signals to external devices.

MPU Interface

The MPU Interface circuit (sheet 5 of schematic diagram) buffers MPU data and address lines sent to the Threshold/GPIB/RS-232 Board via the motherboard interface.

The MPU data bus (BDO-BD15) is buffered onto the board by two 74LS245 bus transceivers, locations 14F and 12F which control the two-way direction of data transfers to and from the MPU Address/Data Bus. The buffered data bytes, DO-D7 and D8-DF are transferred to, and received from on board circuits for Threshold Selection Data Latch (schematic sheet 1), DVM Data Bus Latch (schematic sheet 2), Bus Management and GET BNC output connector (schematic sheet 3), Programmable Interval Timer and RS-232 USARTs (schematic sheet 4), and GPIB Parallel Poll Register and Interrupt Register (schematic sheet 3).

The MPU address bus (BA1-BA11) is buffered onto the board by the 74LS244 Buffer/Line Drivers at locations 10F and 11F (schematic sheet 5). The jumper connector for M/10 input signal supplied to line receiver at 11F must be connected across E13 and E14 to disable the memory mapped I/O and enable the I/O mapped I/O function. The 74LS244 buffers generate three state outputs that are supplied to five 74LS138, 1 of 8 decoders, locations 9D, 10B, 10D, 11B and 11D. These decoders accept three binary inputs and output one active-low control signal (from eight possibilities) for Write Hi Byte, Write Lo Byte, Read High Byte, Read Lo Byte. The control signals are supplied to on-board circuits that control the Threshold Selection Data Latch, DVM Data Bus Latch, Bus Management circuits and rear panel GET BNC output connector, Programmable Interval Timer and RS-232 USARTS and GPIB Parallel Poll Register.

CLOCK BOARD OPERATIONS

Overview |

This section describes theory of operation for the K205 Clock Board assembly, Part Number 0114-0160-10/20. The circuits on this board provide all internal clock periods and programmable logic functions. These logic functions decode external clock inputs in accordance with the Master Clock, Sample Clock and Enable Boolean Expressions selected by the instrument operator. Also, circuits for the Level Memory, which store the level at which each sample was recorded, is located on the clock board.

The Clock Board block diagram is shown in Figure 4-5. The board assembly drawing, schematic diagrams and list-of-material are provided in Chapter 6. Reference is made to the schematic diagrams throughout the descriptions for the following circuit functions:


- Internal Clocks and Probe Test (Schematic Sheets 1 and 3)
- External Clocks (Schematic Sheets 2 and 3)
- AND Master Clocks (Schematic Sheet 3)
- OR Clock Selection (Schematic Sheet 3)
- Level Memory Circuit (Schematic Sheet 4)
- MPU Interface (Schematic Sheet 5)

Internal Clocks

All Internal Clocks (sheet 1 of schematic diagram) are derived from the 100 MHz oscillator circuit containing crystal Y1. The potentiometer, R19 allows adjustment of the average value of the 100 MHz signal on the emitter of Q2 so that symmetry of the clock output at location 12C, pin 12 can be set. The variable capacitor, C8 allows adjustment of oscillator frequency.

The two 10137 BCD counters, locations 9E and 10E are connected as decade dividers to provide the 10 MHz and 1 MHz decades. The 1 MHz output of 10E goes to Q1 which shifts the level, making it compatible with the input requirements of the counter at location 9C.

The two 14518 CMOS Dual BCD Counters at locations 9C and 9D operate between -5V and ground for compatibility with the ECL level. The outputs of all six decade dividers, are supplied to inputs of the eight-to-one, 10164 multiplexer at location 10C. The MPU can select any decade as the output of 10C. For clock frequencies greater than 10 MHz, the select lines to 10C, and the 10109 OR gate at location 10D, is set to all zeros by the MPU. This enables the 100102 OR gates at location 12C to output the 100 MHz (10nsec) clock. The selected decade feeds the input to the 10016 Programmable Binary Counter at location 11B.



The combination of the decade dividers combined with the programmable counter allows the selection of clock periods from 20 ns to 160 Ms in a 1 through 16 sequence. The software, however, limits the user capability to clock periods from 20 ns to 100 Ms in a 1 through 10 sequence. The BCD outputs of the 100 KHz decade counter also drives the select lines of the 4028 CMOS Demultiplexer at location 9B. The outputs of 9B provide a 1 of 8 pulse pattern to the front panel PROBE TEST connector as test data.

The 1 MHz clock and the least significant bit of BCD counter at location 9C are also supplied to the front panel PROBE TEST connector as test clocks. When an internal clock mode is selected, all external clocks are de-selected by the MPU (schematic sheet 3), and the gate at location 3H, pin 21 is pulled low, thereby enabling Internal clocks to pass through to the OR gate at location 4J, pin 9.

External Clocks

The External Clocks (sheets 2 and 3 of schematic diagram) consist of seven clock circuits as follows:

- Three Latch Enable Clocks (schematic sheet 2)
- Three Sample Clocks (schematic sheet 3)
- 1 Control (Master) Clock (schematic sheet 3)

Basically, all seven clock circuits are the same. Only the Control Clock selection, which is the most complex is described in subsequent paragraphs. The Control Clock selection gates have 13 inputs as follows:

One Internal Clock

Three AND Clocks (AJ, BJ and CJ)

Three AND Clocks (AJ, BJ and CJ)

Three OR Clocks (AK, BK and CK)

Three OR Clocks (AK. BK and CK)

The major difference between Control Clock selection and the Latch Enable selection is the absence of Internal clocks for Latch Enable and the existence of Internal MPU Diagnostic Latch Enable.

AND Master Clocks Selection

The AND (Master) Clocks (sheet 3 of schematic diagram) are selected by the eight 100102 gates at locations 3H and 5H. Each of these gates has three inputs. Pin 19 is common to all gates and is driven by the output of the OR Clock selection gate at 4D. One pin of each of the 3H and 5H gates is driven by one of the J Clock inputs or their complements. The MPU controls the third input by placing a low on those gates whose J Clock input goes high when the selected clock is true. Only when all selected AND Clocks, or the OR Clock is true, will all of the outputs of 3H and 5H be low, thereby allowing the control clock at location 4J, pin 9 to go high. Synchronous start-up of the control clock is provided by the 10231 dual flip flops at location 5J. This prevents "sliver" clocks from being passed at the beginning of a record cycle.

OR Clock Selection

The OR Clocks (sheet 3 of schematic diagram) are selected by the five 100102 gates at location 5D and parts of the two gates at 4A and 4D. The MPU places a low on one input of each gate whose other input will be low when one of the selected OR Clocks is true. The OR clocks are the K Clock inputs.

Jumper selection for external clocks (schematic sheet 2, section A8) shows the jumper configuration table. With all jumpers positioned on the left two pins, the board is configured for all twelve clocks. With jumpers positioned on the right two pins, the C K Clock comes from the B S probe and the C J Clock from the B R probe.

NOTE: The software cannot read these jumpers, but instead, counts the number of Data Boards present in the system.

Level Memory Circuit

The Level Memory circuit (sheet 4 of schematic diagram) records which level of trace control is used for each word recorded on the Data Boards. Level data enters the clock board via the 20-pin header, J1.

The two 10176 registers at locations 11E and 11F and single 10173 register at location 11J operate as a pipeline which holds the level data temporarily while the decision is made to either record or not record the data. This decision is made on the Control Board which generates the Armed and Traced signals along with the level data that is sent to the pipeline. When the Traced signal is high, its complement is clocked into register 11F along with the level data. This action allows the OR gate, 12E to produce a write enable pulse on the next control clock transition. If the Traced signal is false, OR gate 12E is disabled and the level data in register 11F is written over at the next sample without being recorded. If the Armed signal goes false, the level memory becomes locked up.

The two 10016 address counters at locations 11G and 12H are used for the 10422 memories at locations 12F and 12G. The level memory is multiplexed in two ways: (1) Via the 10231 latch, pins 13 and 14 at location 11D which select the memory phase that is written to on each sample. (2) Via the 11D latch at pin 3 which provides uniform 10nsec pulses when recording is in process regardless of the sample rate.

In read mode, the OR gate at location 12D, pin 3 is disabled thereby causing the output of latch 11D, pin 3 to become 1/2 the frequency of the input. When the Armed signal goes false, the pin D input goes true thereby stopping the pulse.

MPU Interface

The MPU Interface circuit (sheet 5 of schematic diagram) interfaces the Clock Board circuits to the motherboard via edge connector P2. The 74LS85 comparator at 12J decodes four address inputs A4 through A7 from the MPU to provide the My Address signal when the Clock Board is addressed. The My Address signal enables the five 10124 TTL-to-ECL level translators at locations 6J, 7J, 8J, 9K and 10K which buffer the MPU data bus content onto the Clock Board.

The 10161 de-multiplexer at location 9J decodes address lines A1, A2 and A3 along with the MPU BWR control signal to create load pulses for the 20 10176 holding registers at locations 7A through 7H, 8A through 8H, 9G and 9H, 10J and 10H.

The 10173 multiplexer latch at location 10G multiplexes 8 bits of read data into two 4-bit nibbles which are translated from ECL to TTL levels by the 10125 translator at location 10F. The 74368 tri-state buffer at location 9F is enabled by the BRD signal sent from the MPU and the My Address signal generated by the comparator at location 12J.

The clock Board is configured with eight jumpers located at the lower left corner of the board. These jumpers select clock signals for 32-input or 48-input capability as determined by the number of Data Boards installed in the unit. When the C Option Data Board is added to an existing 32-input unit to provide 48 inputs, it is necessary to rearrange the jumper connections to enable the SECTION C clock inputs and route the B R, B S clocks into the user specified Latch Clock equation. The jumpers must be relocated from the eight center/lower-row pins to the center/upper-row pins.

NOTE: The K205 software will not recognize the SECTION C clock inputs unless these jumper connections are completed.

DATA BOARD OPERATIONS

Overview |

This section describes theory of operation for the K205 Data Board assembly, part number 0114-0110-10. Each data board provides 16 inputs and either two or three identical boards may be installed in the K205 unit to provide the 32 standard or 48 extended data input configuration. The circuits on this board buffer input data signals supplied from the user's equipment, select operating modes, generate the pipeline processing functions, record traced information in main memory, decode the MPU address/data bus, and present status to the CPU.

The Data Board block diagram is shown in Figure 4-6. The board assembly drawing, schematic diagrams, and list of material are provided in Chapter 6. Reference is made to the schematic diagrams throughout the descriptions for the following circuit functions:

- Data Input Control (Schematic Sheets 3 and 7)
- Operating Modes (Schematic Sheet 3)
- Sampling Circuit Operation (Schematic Sheet 3)
- Data Pipeline Control (Schematic Sheets 2 and 3)
- Memory Control (Schematic Sheet 2)
- MPU Interface (Schematic Sheet 7)

Data Input Control

In the circuit descriptions which follow, all references are made to data input signals for AF, BF and CF which are used as an example. Circuits for the 15 remaining signals at each Input Section are identical except as noted.

The differential input signal from the probe (schematic sheet 3) is buffered onto the Data Board by the 10216 Line Receiver Buffer at location 2B (upper left corner of schematic). Output of the buffer is presented to the 10121 gates at location 2D.

Control signals from the MPU Holding Registers (schematic sheet 7) select which of the four data sources, Memory, Probe, Multiplex, or Diagnostic, will be passed through to the sampling circuitry. A description of each data source type follows:

Memory Data: This data source is a recirculation of the channel memory output which is used only for self-diagnostic purposes (Memory Select).

Probe Data: This data source is used in normal input mode (Normal Select).

Multiplex Data: This data source obtained from the low order channels is also routed to the high order channels (F-8). In this case, channel F is paired with channel 7, allowing single probing when demultiplex is selected (Demux Select).

Diagnostic Data: This data source is supplied by the MPU for self-diagnostic purposes.




Figure 4-6. K205 Data Board, Block Diagram

Operating Modes

The output of the 10121 gate at location 2D (schematic sheet 3) is presented to the mode selection circuit consisting of two 10106 gates at location 2E, the two 10130 latches at location 2H and 10231 latches at location 2J. This circuit has three different modes of operation, Sample Mode, Latch Mode, and Glitch Mode which are described in subsequent paragraphs.

Sample Mode: Pins 6 and 12 of the 10106 gates, location 2E are held high by the MPU, causing these gates to become disabled in sample mode. Pins 6 and 9 at the 10130 latch, location 2H are held low by the MPU which causes the latch output to follow the input asynchronously. The 10231 latch at location 2J is the sample register. The input data is transferred to the output and held at the rising edge of the sample clock on pin 9.

Latch Mode: The gate, 2E is disabled as described in Sample Mode. Pin 6 of the 10130 latch at location 2H is held low allowing the Latch Enable Clock at 2H, pin 9 to control the latch. When the latch clock is low, 2H is transparent as in sample mode. When the latch clock goes high, the data that was true at the clock transition is held at the output. The 10231 sample register at location 2J functions the same as sample mode conditions.

Glitch Mode: The MPU signal Glitch Disable, is low in this mode allowing outputs of the 10106, location 2E to be controlled by the input data and the data in the sample register. The MPU signal, Glitch Enable, is high in this mode, thereby disabling the D input pin of the 10130 latch at location 2E. The state of the 2H latch output is then controlled by the outputs of 2E via the asynchronous set and reset pins.

Sampling Circuit Operation

The sampling circuit (sheet 3 of schematic diagram) operates as follows: Assume that pin 2 of the 10130 and 10231 latches, at locations 2H and 2J respectively, are high at the start of operation. The input pin 5 of gate 2E is high thereby disabling the upper gate that goes to pin 5 of latch 2H. The input at pin 13 of gate 2E is low which allows any low input signal to reset 2H, pin 2 by placing a high on the direct reset, pin 4. Pin 2 of latch 2H remains in this new state regardless of any activity on the input signal. At the next sample clock, the output of pin 15 at latch 2J goes low which enables the upper gate of 2E to respond to a high input signal only. If the input signal goes high at anytime, the signal at pin 3 of gate 2D goes low causing pin 3 of gate 2E to go high which sets the output of latch 2H to a high condition for the next sample clock. In addition to going to the Glitch Feedback Comparison Gates, outputs of the register are also supplied to: (1) the 10174 multiplexer at location 2L for MPU diagnostic access, (2) the pipeline register 10176, location 2K, and (3) inverted data from pin 14 of latch 10231 goes to the Control Board word recognition circuits.

Data Pipeline Control

The Data Pipeline (sheet 3 of schematic diagram) consists of two stages of D registers contained in the 10176 latch at location 2K. The source of the pipeline clock depends on either of two clock modes selected as follows: In most modes, the pipe clock is the same as the Master (Control) Clock. In Store mode, the pipe clock is the same as the sample clock. Note that the data in both stages of the pipeline is also present at the 10174 multiplexers, locations 1L and 2L for diagnostic access.

Pipeline data is also presented to the inputs of both 10176 registers at locations 6D and 6E which begin two-way memory multiplexing. The registers at locations 6D and 6E act as pre-memories and are clocked by the rising edge of signals $\overline{\text{WE}}01$ and $\overline{\text{WE}}02$ respectively, which are output from the OR gates, location 6J or schematic sheet 2. The $\overline{\text{WE}}01$ and $\overline{\text{WE}}02$ signals are 180 degrees out of phase, which causes samples to be stored alternately in the two 10422, 256x4 RAMs at locations 5B and 5C. The 10173 demultiplexer at location 5D demultiplexes the memory. The data out of 5D goes back to the 10121 input selectors at location 2D for diagnostic recirculation and to the multiplexers at location 1L and 2L for MPU access.

Memory Control

The Memory Control logic (sheet 2 of schematic diagram) is implemented by the 100155 Mux Latch at location 6H which keeps track of control signals from the MPU and Control Board. This Mux Latch also controls which phase of memory will be written to, or read from, next via the 01 and 02 signals which alternately enable the two 100101 gates at location 5J.

When Internal Clock is used, the OLD TRACED signal, output from pin 2 of 6H combines with the ASYNCH MODE signal from the MPU to form the MEMORY ALIVE signal which enables pins 5 and 9 of the 100101 gates at location 5J.

When External Sample Clocks are selected, the MEMORY ALIVE signal is derived from the SYNC MODE MPU control signal and the TRACED signal from the Control Board. The outputs of pins 5 and 9 at location 5J are the WE pulses for the record memories.

The HALTED output signal from Mux Latch at location 6H disables the OR gates at location 5K. These gates pass the sample clock and select the source of the pipe clock. The OR gates at location 6J distribute all clocks and the $\overline{\text{WE}}$ signals. Note that the width of 173 clocks at gate 6J, pin 13 is set by a difference in propogation delay when the same signal feeds both inputs via two different paths.

MPU Interface

The MPU Interface circuits (sheet 7 of schematic diagram) decode the MPU Address Bus via the 10124 TTL to ECL Translator at location 8K, the 74S85 four-bit comparator at location 9M and the associated circuits. The 10124 translators at locations 6M, 7L, 10L and 9K are also used as TTL to ECL level translators for the data bus. These translators feed the inputs of the 10176 Hex D Latches which hold control information from the MPU.

The 10173 Multiplexers at locations 12M and 13M multiplex the lower 8 bits of Read data to the MPU. The 10125 TTL to ECL level translators at locations 1M, 2M, 3M and 11M translate TTL logic levels received from the bus to ECL logic level for data board interface.

CONTROL BOARD OPERATIONS

Overview

This section describes theory of operation for the K205 Control Board assembly, part number 0114-0120-10. The Control Board contains all decision making logic for controlling the recording process. This includes word recognition circuits, delay counters, and the logic to combine delay conditions with detected words. These circuit functions cause the K205 unit to stop recording, jump or advance to another level with different record parameters and selectively enable or disable the recording operation.

The Control Board block diagram is shown in Figure 4-7. The board assembly drawing, schematic diagrams, and list of material are provided in Chapter 6. Reference is made to the schematic diagrams throughout the descriptions for the following circuit functions:

- Word Recognition Circuits (Schematic Sheets 1, 2, and 3)
- Word Selection Circuits (Schematic Sheets 4 and 5)
- Level Switching Circuit (Schematic Sheet 6)
- Delay Counter (Schematic Sheet 8)
- Recording Control Circuits (Schematic Sheet 7)
- MPU Interface (Schematic Sheet 9)

Word Recognition Circuits

The Word Recognition Circuits are contained on sheets 1, 2 and 3 of schematic diagrams. Word recognition is accomplished separately for each Input Section, A, B, and C with the separate words being combined in the word selection circuits described in subsequent paragraphs. In the circuit descriptions which follow, all references are made to the Section C Input (schematic sheet 3) which is used as an example. Sections A and B operate identically to Section C.

The DATA signal supplied from the $\overline{\mathbb{Q}}$ output of the sample registers on the C Data Board enters the Control Board via the motherboard and is synchronized with the control clock in the 10176 registers at locations 1H, 2H, and 3H. The data output from these registers is presented to four of the eight address inputs, and to each of the four 10422, 256x4 Static RAMs at locations 1G, 1F, 3G and 3F. The other four address lines of the RAMs are driven by the LEVEL X signal, where X is the 4-bit number representing the level of trace control. The four data outputs of the 10422 RAMs correspond to the four combinational functions of the K205 for STOP, JUMP, ADVANCE and TRACE signals generated by the 100101 OR gates at locations 1D and 3D.

The MPU initializes the RAMs to contain zeros only at those address locations and bit positions that correspond to the combinations selected by the user for STOP, JUMP, ADVANCE and TRACE at each level.




Figure 4-7. K205 Control Board Block Diagram

The RAMs therefore function as programmable logic arrays which respond to different STOP, JUMP, ADVANCE and TRACE combinations at each of 16 levels for a total of 48 combinations. The 100101 OR gate at 3D combines the outputs from four RAMs into the signals for STOP C, JUMP C, ADVANCE C and TRACE C (where C = Section C Inputs). The 10176 Holding Register at location 2J stores MPU control signals that are used during initialization. The 10164 Multiplexer at location 4C gives the MPU access to section outputs for diagnostic purposes.

Word Selection Circuits

The Word Selection Circuits are found on Sheets 4 and 5 of the schematic diagrams. The signals for STOP A, B, and C; JUMP A,B,and C; ADVANCE A, B, and C, and TRACE A, B, and C are combined with the delay condition signals $\overline{T} < \overline{D}$, $\overline{T} = \overline{D}$ and $\overline{T} > \overline{D}$ in these circuits. For purpose of this discussion, only the ADVANCE select circuit will be considered. The STOP, JUMP and TRACE circuits generally operate in the same manner as the ADVANCE circuit.

The signals for ADVANCE A, B, and C, and their complements along with the delay condition signals $\overline{\text{T<D}}$, $\overline{\text{T=D}}$, and $\overline{\text{T>D}}$ are presented to the inputs of the 100102 gates at locations 5C and 5D. Each of these gates is also supplied with one of the outputs of the 10145A High Speed, 4x16 RAMs at location 4B, 5B and 6B. The outputs of gates 5C and 5D are NORed together in the 100101 gate at location 5F whose input must be low for the ADVANCE signal to go high. The ADVANCE signal will be low if any of the gates at location 5C or 5D have lows on all three inputs. Pin 19 of gates at locations 5C and 5D is common to all gates and is low at all times except during Diagnostic Tests or when the Arm Initialization condition is present and the MPU can pull it high for the FORCE ADVANCE condition, as presented in the following example operation.

- Assume the user has selected conditions for: Advance if Data=A and T=D
- 2. For this selection, the MPU would initialize the 10145A High Speed RAMs to place a low state at pins 1 and 17 of gate 5C. Signals at the appropriate level would be applied to pins 17 and 24 of gate 5D.
- 3. The controlling input signals to these gates become: ADVANCE B, \overline{T} <0, T>D, ADVANCE C, and ADVANCE A.
- 4. If any one of these signals is low, indicating the selected equation is false, the output of the gate it controls will be high, causing ADVANCE to be true and ADVANCE to be false.

The address inputs to the 10145A High Speed RAMs is the 4-bit LEVEL number (e.g., LEVEL 3C, LEVEL 2C, LEVEL 1C and LEVEL 0C). It is therefore possible to select a different Advance equation for each of the 16 levels of trace.

The inputs to the 100101 OR Gate at location 7D parallel the inputs supplied to OR Gate at location 5F which are controlled by the Word Recognition Logic, disregarding the delay conditions. The outputs of 7D are called EVENT and EVENT which are used to control the delay counter in Events Delay Mode.

The 10176 Registers at locations 6A and 7A are used to hold MPU control signals which can force the signals for STOP, $\overline{\text{STOP}}$, JUMP, JUMP, ADVANCE, $\overline{\text{ADVANCE}}$, TRACE, $\overline{\text{TRACE}}$, EVENT, and $\overline{\text{EVENT}}$ to a desired logical state by overriding the normal input conditions. These signals are used during the Diagnostic Checks and the Arm Initialization Sequence.

The register at 6A also enables the 10231 Latch at location 5A to FORCE ADVANCE for one clock period. This is used for manual advance and to begin the armed cycle when the unit advances from Level F into Level 0 on the first control clock.

Level Switching Circuit

The Level Switching Circuit is contained on sheet 6 of the schematic diagrams. The 100155 IC at location 5G is a Quad Multiplex Latch. The two sets of inputs to the latch come from the two 10145A RAMs at locations 5H and 5J. The address input to 5H and 5J is the 4-bit number level. The 5H and 5J RAMs are initialized by the MPU so that for any given level address, 5H contains the number of the user selected Jump To Level.

The 100155 has two Enable inputs, both of which must be in a low state for the selected input to be transferred to the output as the next level. One of the Enables is driven with the $\overline{\text{JUMP OR ADVANCE}}$ control signal, allowing the level to change only when a JUMP or ADVANCE condition is detected. The other Enable is a 3nsec pulse derived from the control (master) clock. The new level then becomes the new address for the Level RAMs 5H and 5J. The propagation delays around the loops are that much greater than the 3nsec Latch Enable pulse that allows glitch-free operation to occur. The $\overline{\text{JUMP}}$ condition present at pins 16 and 17 of 5G selects which set of inputs will become latched. Therefore, the decision to jump or advance gives priority to jumping even when the advance condition is true at the same time.

Delay Counter

The Delay Counter circuit is shown on sheet 8 of the schematic diagrams. The 10016 at location 13C and 13E form a simple Programmable Synchronous Counter. The 10145 RAMs at location 14C and 14F are addressed by the Level. Each address is initialized by the MPU with the two's complement plus 1 of the delay number for the corresponding Level.

Recording Control Circuits

The Recording Control circuits are shown on sheet 7 of schematic diagrams. The ICs at location 12A, 12B and 14B store the status of the Control Board that was present prior to the most recent transition of the control clock. Note that all output signal names are expressed in past tense. The input conditions that caused the outputs to become true may not always remain true after being latched. These remembered state signals are decoded by gate circuits located at 11D, 11C, 11B, 11A, 11F and 9B along with the DELAY TOP COUNT (TC) signal (supplied from location 11D on sheet 8 of schematic). The TC signal controls the delay status bits, T=D, T<D, and T>D to stop recording at the correct time and to control the process of selective trace recording.

The 100155 Mux Latch at location 12B has three inputs, EVENT, ADVANCE and JUMP. Two of these inputs ADVANCE and JUMP are connected to both the A and B Mux inputs and are clocked to the output regardless of the state of the Mux Selection Control on pins 16 and 17 of 12B. The two output signals ADVANCED and JUMPED are ORed together at location 11C, to form the DELAY PE signal, which allows the delay counter to become loaded on the next clock transition and Advanced or Jumped which is used to control the states of the delay condition signals.

The Mux Select control signal for 12B is the EVENT MODE signal which is output of the 10145A RAM at location 13A. This bit is high at those levels in which the user has selected Events Delay Mode. If EVENT MODE is low, the A Mux inputs of 12B are selected causing output pin 9 of 12B to become latched low only when $\overline{\text{EVENT}}$ is low.

The output signal at pin 9 of 12B is called $\overline{\text{EVENTED}}$ and is combined with the $\overline{\text{OLD}}$ $\overline{\text{TD}}$ signal (which is at a low state if T was less than D prior to the last clock) to form the $\overline{\text{DELAY CE}}$ signal. Therefore, operation in Events Delay Mode only allows the Delay Counter to increment once for each sample on which the selected event combination was true.

The 10055 Mux Latch at location 14B also has three inputs, ADVANCE, STOP and TRACE. The STOP and TRACE inputs are connected to both the A and B Mux inputs. The STOP input signal becomes STOPPED after being clocked through 14B and causes the ARMED signal to become false thereby ending the recording process. The TRACE input signal becomes TRACED and $\overline{\text{TRACED}}$ after being clocked. The TRACED signal is combined with ARMED and is fed to a BNC connector on the rear of the K205 chassis as the TRACE signal. The $\overline{\text{TRACED}}$ signal is routed to the Data Boards where it is combined with the ARMED signal to allow the sample that caused the trace condition to be recorded.

The third input to Mux Latch at location 14B is the ADVANCE signal which is connected only to the B Mux input at pin 15. The Mux control input which determines whether ADVANCE will be latched in 14B is the END LEVEL signal which is one of the outputs supplied from the 10145A RAMs at location 13A. The END LEVEL signal will be high only at Level F.

The output signal at pin 9 of 14B is called ADVANCED and ENDED. As the name implies, the signal will be true only if Advance and End Level are both true when 14B is clocked. The Advanced and Ended condition causes the ARMED signal to go false thereby ending the recording process.

The 10176 Mux Latch at location 12A has six inputs: $\overline{D=1}$ IF JUMP, $\overline{D=1}$ IF ADVANCE, CYCLE RESET, $\overline{T<D}$, $\overline{T=D}$, AND $\overline{T>D}$. The CYCLE RESET signal is used only by the MPU during the Arm Initialization cycle or during Self Diagnosis. The other five inputs to 12A coordinate the switching of the delay status bits. The signals for $\overline{D=1}$ IF JUMP and $\overline{D=1}$ IF ADVANCE are supplied from the 10145A RAM at location 13A. These signals provide a look ahead function to provide delays of one which the 10016 Delay Counter cannot provide. The signals for $\overline{D=1}$ IF JUMP and $\overline{D=1}$ IF ADVANCE will be low only if the next level (either the JUMP-TO or ADVANCE-TO level, or both) has a delay of one selected.

The outputs of 12A for $\overline{D=1}$ IF JUMPED and $\overline{D=1}$ IF ADVANCED are combined with the JUMPED and $\overline{ADVANCED}$ signals respectively at location 11C and 11D to cause the T=D signal to become true immediately upon entering a level with a delay of one selected.

The signals for $\overline{\text{T<D}}$, $\overline{\text{T=D}}$ and $\overline{\text{T>D}}$ are clocked through 12A to become $\overline{\text{OLD}}$ $\overline{\text{T=D}}$ and $\overline{\text{OLD}}$ $\overline{\text{T>D}}$. These three signals also must be present at 11B, 11C, and 11D to ensure proper cycling of the delay condition bits. The 10164 Multiplexers at locations 12C and 12F provide access for the MPU to determine record control status for self-diagnostics.

MPU Interface

The MPU Interface is shown on sheet 9 of the schematic diagram. The 74LS85 Comparator at location 13H decodes the address bus to enable the interface only when the Control Board is addressed. The 10124 Translators at locations 11H, 8J, 7J, 3J and 10H provide TTL to ECL level translation for the 16 line address/data bus. The read data from the Control Board is multiplexed down to only four lines. These lines are translated from ECL to TTL levels by the 74368A Three-State Inverter Buffer at location 12H. The 10161 Demultiplexer at location 13G decodes Address Lines A1, A2 and A3 along with the WR signal from the MPU to provide LOAD signals for the MPU programmable holding registers, word detection RAMs and control RAMs.

DISK DIAGNOSTICS

INTRODUCTION

This chapter provides the technician with descriptions of, and instructions for executing diagnostic test routines contained on the K205 Master Diagnostic Disk, Gould part number 0120-0167-10. Separate test routines are provided for each printed circuit board and associated circuits, excepting the MPU Board. The MPU Board is tested by the K205 Power-Up diagnostic firmware which verifies the operational status of the MPU Board whenever the K205 unit is initialized. The MPU Board must therefore be functional to load and execute the K205 Disk Diagnostic Routines.

The K205 Diagnostic Operating System (DIAG) software is organized as shown in Figure 5-1. The operating system is a monitor control program designed to checkout hardware/software functions for K205 printed circuit boards and components. The K205 DIAG is driven by the 8086 CPU on the MPU Board. the diagnostic routines are executed by using keys on the keyboard to select and set up a specific test module and control the testing operating.

Major features of DAIG are as follows:

• DIAG provides a menu for the operator to enter options and parameters. The individual Diagnostic modules use these options to determine program flow and operation.

These options specify which boards in the system are to be tested, the number of times to repeat each test, halt diagnostic execution upon error, loop diagnostic execution upon error, test floppy disk Drive A or B, test Drive Side O or Side 1, display or suppress error messages and allow operator interaction while running the Diagnostics. These options and parameters are explained in a later section.

- DIAG loads Diagnostic modules from Disk and executes them. The Diagnostic modules consist of six programs on the K205-D disk and are loaded in one at a time, and executed. Due to the size of the modules, (up to 40k in length), and the limited RAM space available, (64k), it would be impossible for all of the code required to test the K205 to be resident in memory at once. So when DIAG is testing a particular board, the appropriate Diagnostic module is then loaded in from the Disk as an overlay and executed. These Diagnostic modules are discussed in a later section.
- DIAG provides Pass/Fail History information.
 DIAG keeps a tabulation of each time a test is executed, and whether it Passed or Failed. This information is accumulative, so if the Diagnostic is run for a long period of time, the Pass/Error information is a total representation of all Passes and Errors.




Figure 5-1. Organization of K205 Diagnostic Software

NOTE: The maximum number of Passes and Errors DIAG can log is 65,535. If the error count reaches this limit, it will not wrap around to 0, rather DIAG will stop incrementing this count.

STARTING UP THE K205 DIAGNOSTICS

When The K205 Logic Analyzer is powered on, it will perform it's power on self test Diagnostics. Assuming these have Passed, the Logic Analyzers's default menu will be displayed. To boot up the Disk Operating System, insert the mini Floppy Diskette into Disk Drive A with the Write protect tab nearest to the activity light, and close the door on the Drive. Press the "I/O" key, then press "1". This will "boot up" the Disk Operating System and the screen display should change to show the directory contents of the Diskette. The following files should be in the display:

K205D -01.EXE	(K205 Diagnostic Operating System)
KDDIAG-00.EXE	(Keyboard/Display Diagnostic Module)
DBDIAG-00.EXE	(Data Board Diagnostic Module)
CBD I AG-00 • EXE	(Control Board Diagnostic Module)
CKDIAG-00.EXE	(Clock Board Diagnostic Module)
THD I AG-00 • EXE	(Threshold/GPIB Board Diagnostic Module)
SCDIAG-00.EXE	(Storage Controller Diagnostic Module)

Other files may be listed, but they are irrelevant to the Diagnostics.

The diagnostic modules for KDDIAG, DBDIAG, CBDIAG, CKDIAG, THDIAG and SCDIAG are not executable as stand alone programs. They are loaded in and executed by K205D-01.EXE. If a "RECALL" is done on one of these modules, the K205 will lock up, and the power will have to be turned off, and restored to reset system operations.

To load the K205 Diagnostic, press the NEXT key until the DOS "RECALL" selection appears. Press the right arrow key to enter the filename field. Press the down arrow key until K205D-01.EXE is highlighted. Press the F4 key. This loads DIAG from the Disk and executes it. The K205 Diagnostic Main Menu is then displayed.

DIAG MENUS AND DISPLAYS

Main Menu

The "main" menu is displayed upon booting up DIAG. This main menu has three main fields as follows:

The top of the screen has a list of the keys, and a description of the function for each key. Throughout the Diagnostic execution, the top of the screen will have a list of keys. The keys listed and the functions of these keys will vary, depending on the particular state or menu the Diagnostic is in.

The lower-right side of the screen has a list of the "Active" boards in the system. When DIAG began executing, it determined which boards were installed in the K205 chassis. The boards that it found are designated as "Active". and these are the boards that are tested.

The lower-left side of the screen has a list of the "Inactive" boards, or the boards that are not present in the system. Some boards are optional, and since DIAG was written to test all possible components of a K205 system, boards that are not present are displayed as "Inactive", indicating that these boards will not be tested.

NOTE: The "Active" and "Inactive" status can be forced or overridden. If, for example, a board is actually present in the system, but you do not wish it to be tested, you can force it to become Inactive by positioning the cursor with the up or down arrow keys, next to the name of the board, and press the left arrow key. This action will place the board into Inactive status. This can be done for any or all boards.

Boards that are flagged as "Inactive" can be forced to become "Active" by positioning the cursor using the up or down arrow key, next to the name of the board and pressing the right arror key. This would be useful if a board is actually in the system but is faulty, and caused it to appear in the "Inactive" status when DIAG started up. The board can be forced "Active" and tested.

Of course if a board is not in the system, and it is forced to be "Active" and the Diagnostic is run, it will Fail and give you non relevant information.

System Testing (All Active Boards)

When DIAG is started and the Main Menu is displayed, the Active/Inactive/Test >>> cursor will be pointing to "All Active Boards". If the NEXT Key is pressed, all of the tests for all of the boards in the "Active" list will be automatically tested sequentially.

Before each test is executed it will be loaded in by DIAG and the message "Loading Diagnostic File" will be displayed. The name of the current Diagnostic module will be displayed at the top and the test names and test steps will be updated.

During this automatic testing DIAG will display the number of Passes and Errors at the bottom of the screen. If there are any Errors, an Error message will be displayed at the center of the screen, and the Error count at the bottom of the screen will be incremented. The Pass counter at the bottom of the screen will not be incremented until all tests for all Active boards are performed.

If at any time you wish to abort the Diagnostic execution, pressing the STOP key will abort the current test and return to the Main Menu.

System Testing is normally performed if an overall picture of the unit's integrity is desired. Since all Subtests for all Active boards will be performed, this testing will take quite a while.

Single Board Testing

If a single board is to be tested, the Test >>> cursor should be positioned next to the name of the board and the NEXT key pressed. This method is different from testing "All Active Boards" in several ways as follows:

First, the testing is performed only on the chosen board.

Second, the testing is not started automatically. The Subtest Menu list for that particular Board will be displayed, and either all Subtests can be executed, or a single Subtest can be executed.

Third, the Pass and Error count is not displayed at the bottom of the screen.

Single Board testing is done when the integrity of a single board or boards is unknown, and a direct test on the board in question is performed. This method provides information at a quicker rate than if all the previous boards in the Active list are tested.

If at any time you wish to abort the Diagnostic execution, pressing the STOP key will abort the current Subtest and return to the Subtest Menu.

Conducting All Subtests or Individual Subtests

When a single board is selected for testing, the Subtest Menu is displayed. A single Subtest can be performed by positioning the highlighting cursor, using the up or down arrow keys, over the desired test and pressing the NEXT key. The single Subtest will run, and then return to the Subtest Menu. If the parameter selection for NUMBER TO REPEAT TESTS is greater than 1, the particular Subtest will be repeated that number of times.

Selecting "ALL SUBTESTS" executes all of the tests in the Menu sequentially, and returns to the Subtest Menu when complete.

If at any time you wish to abort the Diagnostic execution, pressing the STOP key will abort the current Subtest and return to the Subtest Menu.

Pressing the PREVIOUS key restores the Main Menu.

DIAGNOSTIC PARAMETERS (EDIT KEY)

General

There are a number of options or parameters available for execution of the Diagnostic modules. These parameters control the program flow of execution. The parameters can be displayed and/or changed at any time by pressing the EDIT key. This will display the list of parameters, and the current selections.

Once the parameter options are selected, pressing the PREVIOUS key will return you to the previous Menu Display or program execution. The parameters are changed by positioning the highlighting cursor next to the desired parameter and pressing the NEXT key. This will select the opposite of the currently displayed option, i.e. YES changes to NO. This method is valid for all parameters except the Times to Repeat Test, which is explained later.

The parameters are as follows:

	Parameter	Options		
1.	Halt on Error	No, Yes	(default is	No)
	Loop on Error	No, Yes	(default is	No)
3.	Display Error Messages	Yes, No	(default is	Yes)
4.	Times to Repeat Test(s)	1 - 65535	(default is	1)
5.	Test Floppy Disk Drive A	No, Yes	(default is	No)
6.	Test Floppy Disk Drive B	Yes, No	(default is	Yes)
7.	Test Side 0 of Drive(s)	Yes, No	(default is	Yes)
8.	Test Side 1 of Drive(s)	Yes, No	(default is	Yes)
9.	Run Operator Action Tests	No, Yes	(default is	No)

Halt on Error

The first parameter, Halt on Error, specifies that if an Error occurs during execution of the Diagnostic, the Diagnostic will temporarily halt and the Error message remains on the screen. A "HALTED ON ERROR" blinks on the screen to verify that the Diagnostic is halted. Diagnostic execution can be resumed by depressing the NEXT key. If another error occurs, DIAG again halts until the NEXT key is depressed.

Normally when there is an Error, and the Halt on Error parameter is not selected, the Error message is displayed on the screen for about a second. This doesn't allow adequate time to read all of the information displayed, so Halt on Error is useful for "single stepping" through the Errors that occur.

The disadvantage of Halt on Error is that when an Error occurs, all testing is suspended, and the NEXT key must be entered to resume. In the case where you want a unit to run the Diagnostics for a period of time without the need of operator actions, and then later check on the number of Passes and Errors, Halt on Error should be disabled by setting the option to "NO".

Loop on Error

Loop on Error specifies that if during the execution of the Diagnostic an Error occurs, the Diagnostic will loop on the test step that found an Error. This test step will be repeated continuously even if it occasionally Passes.

The Loop on Error option is useful for debugging a board. If for example, a board is intermittently failing, the continuous looping allows the operator to trigger on a Write pulse, a Read pulse or a Clock.

The looping continues until either the CONTROL key is pressed, or the Loop on Error option is disabled by pressing the EDIT key, and changing the selection to "NO".

NOTE 1: The CONTROL key is used during the process of Looping on Error. Pressing the CONTROL key "skips" out of the current Test Step and proceeds to the next Test Step. It provides a means to quickly abort a Test Step without changing the Loop on Error Parameter.

NOTE 2: The Loop on Error option has one characteristic that could be confusing. If for example, the option is enabled and an Error occurs, the Error message will be displayed as usual, and the test will be repeated. But, the Error message is only displayed for about a second, so if the test starts Passing, the Diagnostic may appear to hang since no messages are being displayed and the Test Step number is remaining constant. The Diagnostic is not hung up, it is in fact repeating the same Test Step without Error. Pressing the CONTROL key, or disabling the Loop on Error Parameter will allow the Diagnostic execution to proceed.

Display Error Messages

This parameter controls whether or not the Error messages are displayed when Errors occur.

Normally when an Error occurs, and this option is set to YES, a message describing the Error is displayed for about a second, then the message is cleared. For most testing situations this is the desired response.

If a test is running that is rather lengthy, such as a RAM addressing test, and there are many Errors, the screen will display many Error messages. Each time a message is displayed the Diagnostic is paused, and this actually increases the Total Test Time. If the Display Error Messages is set to NO, this will decrease the Total Test Time.

If the unit is to be run unattended (i.e. it is not necessary to view every Error message and the maximum number of test cycles desired), this parameter should be set to NO. The total number of Errors can be displayed at a later time by pressing the DATA key.

NOTE: When the Display Error Messages is set to NO, the Diagnostic module that is currently executing still calls the Error tabulation routine, so every Error is counted and tabulated.

Number of Times to Repeat Test(s)

This parameter controls the number of times a test is performed. The default is 1. This means when the test or tests are started by pressing the NEXT key, testing is executed one time and the Diagnostic will pause.

If several test repeats or continuous testing is desired, any number from 1 to 65,535 can be selected. Enter this parameter by positioning the cursor, pressing the NEXT key, entering a number with 1 to 5 digits, and again pressing the NEXT key. (If 5 digits are entered, the terminating NEXT key need not be pressed.)

For example if the count desired is 158, press NEXT, 1, 5, 8, NEXT. If a number larger than 65,535 is entered, the program will request you to reenter the number.

NOTE: If the repeat count is more than one, DIAG will cycle through all Subtests of all Active boards and then repeat the cycle until the repeat count has been reached.

At any time during this execution, the DATA key may be pressed to view the Pass/Error history then the PREVIOUS key will resume execution. The EDIT key may also be pressed to change any of the parameters. The PREVIOUS key will then resume execution.

Test Drive A, Test Drive B

This parameter refers to the Floppy Disk Drive tests for Disk Drives A and B. If a Drive is selected, a Disk Write/Read test will be performed on that Drive, and a "scratch" Disk must be used since all data on that Disk will be destroyed.

The default selections are Drive A = NO, Drive B = YES. The Diagnostic Disk is residing in Disk Drive A, and a "scratch" Disk should be residing in Disk Drive B. With the default selections, no operator actions are required. Drive B is tested, and Drive A is not tested.

If both Disk Drives are to be tested, the parameter options must be changed to Drive A = YES, and Drive B = YES. Each time DIAG is ready to test Disk Drive A, the Diagnostic Disk must be removed, and a "scratch" Disk placed in the Drive. When the test is complete, the sratch Disk will have to be removed from Drive A, and the Diagnostic Disk re-inserted.

This procedure requires actions to be performed by the operator, and the RUN OPERATOR ACTIONS parameter must be enabled. This will be explained later.

NOTE: A "scratch" Disk is defined as a new or fairly new Floppy Diskette, that has been "formatted" using the K205 Disk Operating System Format command. The Write Protect slot must not be covered. The Disk used should not contain any important data or programs, since the process of Formatting and the Disk Drive testing destroys all data on the Diskette.

Test Side 0, Test Side 1

This parameter also refers to the Floppy Disk Drives testing. Each Disk Drive has two sides, Side 0 and Side 1. Normally parameters 7 and 8 will be YES, and both sides will be tested during the Floppy Disk testing.

If for example, Disk Drive B is having Errors on Side 1, and no Errors on Side 0, setting the TEST SIDE 0 option to NO will allow for more frequent testing of Side 1 of the Disk Drive, and give more Pass/Fail information at a quicker rate.

Run Operator Action Tests

Some of the tests in the Diagnostic modules require the operator to perform certain actions. One example is the testing of Disk Drive A requires the operator to remove the Diagnostic Disk and insert a "scratch" Disk, allow the test to run, then re-insert the Diagnostic Disk.

Other actions might be the installation of RS-232 wrap-back connectors, the testing of the Keys on the K205 Keyboard, GPIB Testing, etc.

If a unit is to run the Diagnostics unattended, this parameter should be set to NO, and the specific tests that require operator actions will not be performed.

PASS/ERROR TABLUATION (DATA KEY)

At anytime during the Diagnostic Execution the number of Passes and Errors can be displayed by pressing the DATA key. Pressing the PREVIOUS key will return to the previous Menu or executions. A list of the boards in the system will be displayed, as well as the total number of Errors as follows:

Number of Errors Cycle Through All Tests

Keybd/Display	0
Data Board A	0
Data Board B	0
Data Board C	0
Control Board	0
Clock Board	0
Threshold Board	0
Storage Controller Board	0

There are two fields that are highlighted by the cursor, they are "Errors" and "Cycle Through All Tests". If the cursor is over Errors, pressing the NEXT key will change the display to the number of Passes, (changing Errors to Passes). Pressing the NEXT key again will change back to the Error display.

This Errors/Passes display shows the total accumulative Errors and Passes for each board in the K205 System. If a board is not in the system, or it was forced Inactive, the Pass and Error count will be 0 for that board. Otherwise, the number of times DIAG tested the board will be displayed for the Passes, and the total number, (if any), of Errors will be displayed.

If the down arrow key is entered this will move the cursor into the "Cycle Through All Tests" field, and pressing the NEXT key will display the total Errors/Passes for each Subtest of the Keyboard/Display Board. Pressing the NEXT key will then display the total Errors/Passes for each Subtest of Data Board A.

Consecutively pressing of the NEXT key will display the Data Board B, Data Board C, Control Board, Clock Board, Threshold Board, Storage Controller Board, and then finally back to the Board Level Error/Pass Display.

If for example, you wish to view information about Data Board A, do the following steps:

- 1. Press the DATA key to display the Board list and total Error count.
- 2. Press the NEXT key to display the Board list and total Pass count.
- 3. Press the down arrow key and press the NEXT key twice to display the Data Board A Subtest Pass count.

- 4. Press the up arrow key and then the NEXT key to display the Data Board A Subtest Error count.
- 5. Press the PREVIOUS key to return to the previous Menu.

DIAGNOSTIC RE-INITIALIZATION AND DIAGNOSTIC EXIT TO SYSTEM

General

When the Diagnostic Modules are executed, the Pass/Fail information is accumulated; pressing the DATA key will display this information.

If a "fresh" start of the Diagnostic is desired, with the Pass/Error information set to 0, this can be achieved by entering the Main Menu by pressing the PREVIOUS key, and then pressing the PREVIOUS key again. This will set up the default Parameters, and set all Pass/Error information to 0.

NOTE: Be careful using the PREVIOUS key while in Main Menu, as it would be easy to re-initialize the Diagnostic by accident, and lose all the Pass/Error information that was accumulated.

Exiting the Diagnostic

When the K205 Logic Analyzer is powered on, it goes through its power on Diagnostics and comes up in the Default Menu. While in this menu, if you press the "F2" key, the power on diagnostics are repeated.

While the K205 Diagnostic Operating System is under Execution, it is possible to exit back to the Default Menu of the Logic Analyzer. This is done by pressing the "F2" key three consecutive times. This will cause any Diagnostic execution to be aborted, and the K205 will go through the power on diagnostics and come up in the Default Menu.

Pressing the "F2" key three consecutive times has the same effect as powering off the K205, and then powering it back on, without the need to remove the Floppy Diskettes.

NOTE: The "F2" key must be pressed three consecutive times to avoid an accidental exit from the Diagnostic Operating System. Any other keys pressed between the three "F2" keys voids out the exit.

SUMMARY OF K205 DIAGNOSTIC OPERATING SYSTEM KEYS

The K205 Diagnostic will recognize the following keys:

Key	Menu or Execution	Function	
NEXT	Main Menu Subtest Menu HALTED ON ERROR Parameter Menu Pass/Error Display	Execute Diagnostic. Execute Diagnostic. Resume Diagnostic execution. Change selected option. Change Error display to Pass displa Cycle through Subtest lists.	
PREVIOUS	Main Menu Subtest Menu Parameter Menu Pass/Error Display	Re-initialize Diagnostic. Return to Main Menu. Return to previous Menu or execution. Return to previous Menu or execution.	
EDIT	Any Menu or execution	Display the Parameter options.	
DATA	Any Menu or execution	Display the Pass/Error information.	
STOP	Any execution HALTED ON ERROR	Abort current test. Abort current test.	
FIELD (arrows)	Main Menu Subtest Menu Parameter Menu Pass/Error Display	Activate/Inactivate a Board, or Select a Board for testing. Select a Single Test or all Tests. Select a parameter. Change fields for Errors/Passes, or cycle through all Subtest lists.	
CONTROL	Looping on Error	Skip out of current Subtest and proceed to the next Subtest.	
F2	Any Menu or execution	Three consecutive key-strokes causes an EXIT from the Diagnostics and cold starts the K205 Logic Analyzer.	

K205 KEYBOARD/DISPLAY BOARD DIAGNOSTIC

DIAGNOSTIC OVERVIEW

This section describes subtests that are executed on the K205 keyboard/display board, how error reporting is done, and the concept behind each subtest program.

There are eight subtests written for the keyboard/ display board. Each of the subtests are described individually on the pages which follow. Loop on error, error count, and pass count update are incorporated into each subtest. Details for selecting the various test options and parameters for controlling the diagnostic monitor are described in the Introduction for Chapter 5.

All Error Messages are preceded by a "*" while Information Messages use the ">" prefix.

Early exit of each subtest is accomplished by pressing the "STOP" key.

ASSUMPTIONS

This series of tests assumes that the following boards are installed and are operational:

- 1. MPU
- 2. Threshold/GPIB/RS-232
- 3. Clock
- 4. Control

SUBTEST CATEGORIES

- 1. Keyboard Test
- 2. Interrupt Controller (8259) Test
- 3. Clock/Calendar (5832) Test
- 4. Video RAM Data Test
- 5. Video RAM Address Test
- 6. 6116 RAM Data Test
- 7. 6116 RAM Address Test
- 8. Beeper Exercise

ERROR COUNT CATEGORIES

- 1. Subtest 1 Error Count
- 2. Subtest 2 Error Count
- 3. Subtest 3 Error Count
- 4. Subtest 4 Error Count
- 5. Subtest 5 Error Count
- 6. Subtest 6 Error Count
- 7. Subtest 7 Error Count
- 8. Subtest 8 Error Count

TITLE: KEYBOARD TEST

TARGET LOGIC: 8E, 14E, 13E, 10E and keyboard interface matrix

PURPOSE: The keyboard logic is functionally tested by pressing a specified key on the front panel, reading the corresponding I/O port from buffer (10E), and then verifying the key data to the expected data.

TEST DESCRIPTION: There are 48 keys on the front panel; the corresponding I/O Port. 1xh are arranged as follows:

```
a. x=0 if key is located at column 1 in the front panel b. x=2 if key is located at column 2 in the front panel c. x=4 if key is located at column 3 in the front panel d. x=6 if key is located at column 4 in the front panel e. x=8 if key is located at column 5 in the front panel f. x=a if key is located at column 6 in the front panel h. x=c if key is located at column 7 in the front panel i. x=e if key is located at column 8 in the front panel.
```

There are 6 key data read from the buffer (10e), they are arranged as follows:

```
a. the key data read=feh if the key is located at row 1 in the front panel b. the key data read=fdh if the key is located at row 2 in the front panel c. the key data read=fbh if the key is located at row 3 in the front panel d. the key data read=f7h if the key is located at row 4 in the front panel e. the key data read=efh if the key is located at row 5 in the front panel f. the key data read=dfh if the key is located at row 6 in the front panel
```

The following information message is displayed before each key is tested:

>Press key labeled: ????????????

Where ???????????? could be 1 character, for example, "0" through "9", "a" through "f", or up to 13 characters, for example, "TRACE CONTROL" in the domain of 48 defined keys.

TEST STEP INFORMATION:

Test Step	Key Tested
1	NEXT
2	PREVIOUS
3	FORMAT
4	CLOCKS
5	TRACE CONTROL
6	ARM MODE
7	UP ARROW
8	LEFT ARROW
9	MEM A
10	DATA
11	TIMING

Test Step	Key Tested (cont'd)
12	GRAPH
13	RIGHT ARROW
14	DOWN ARROW
15	MEM B
16	A->B
17	SEARCH
18	COMPARE
19	CONTROL
20	REF
21	C
22	8
23	4
24	0
25	SHIFT
26	HELP
27	D
28	9
29	5
30	1
31	1/0
32	"X"
33	E
34	A
35	6
36	2
37	EDIT
38	INS
39	F
40	B 7
41 42	3
43	ARM
44	STOP
45 46	F1
46	F2
47	F3
48	F4

ERROR MESSAGE:

If a key data error occurs, the following message is displayed:

```
*Test FAILED--Test Step ss
Keyboard Error
Expected Keycode = eeh
Keycode Found = ddh
Key Data Code Read = "??????????"
```

```
where ss should be 1 through 48
ee should be 1 through 48
dd should be be 1 through 48
```

TITLE:

INTERRUPT CONTROLLER TEST

PURPOSE: The interrupt logic is functionally tested by selecting each interrupt on the 8259 controller and causing each interrupt to occur. As each interrupt is generated, the 8259 receives the interrupt then outputs a vector for the 8086 processor. At these vectors are routines which set diagnostic flags. These flags are examined to determine if the interrupt actually took place. The source of the interrupts are then turned off, and the flags are cleared. After a small amount of time the flags are re-examined to determine if the source of the interrupt has actually been disabled. If a flag is found to be set then an error message is displayed.

TARGET LOGIC: 4E, 2E, 8E, 10E, 9D, and 10D

TEST DESCRIPTION: The following table indicates the interrupt source and line for the diagnostic test step:

TEST STEP INFORMATION:

Test Step	Interrupt from	On Board	Interrupt Line
1	GPIB	Threshold	intr 1
2	RS-232	Threshold	intr 2
3	AUX	Threshold	intr 3
4	Total trace time clock (timer #0)	Clock	intr 4
5	(Simulated from	software)	not currently assigned
6 7	Time of day Disk	Display Storage	intr 6
		Controller	intr 7

ERROR MESSAGE:

If an error occurs, the following messages are displayed:

*Test FAILED--Test Step z Intr Oz Not Generated.

where z = 1 - 7

*Test FAILED--Test Step z Unexpected Interrupt Oz Generated.

where z = 1 - 7

TITLE:

CLOCK/CALENDAR TEST

PURPOSE: This subtest verifies operation of the 5832 clock/calendar by saving the current time, then exercising the component by setting the time. The time is then read back and verified. If test is successful, it indicates the 5832 is operating properly.

The time is set so the next second time interval causes a rollover. An example of a rollover is if the minutes counter was set to 59. When minutes are advanced then the minutes counter becomes zero and the hours count is incremented by one. This rollover process continues until the years counter rolls over to 00 (from 99).

TARGET LOGIC: 2D, 2E, 3D, 4D, 5D and 7D

TEST DESCRIPTION: Operations are exercised on the clock calendar components according to the following table:

TEST STEP INFORMATION:

Test Step	Operation
1	Read current time, save for last step
2	Set clock to: Jan. 1, 1900 @00:00:00
	Using test feature on 5832 simulate 60 seconds.
	Read time: Compare to: Jan. 1, 1900 @00:01:00
3	Set clock to: Jan. 1, 1900 @00:59:00
	Using test feature on 5832 simulate 60 seconds.
	Read time: Compare to: Jan. 1, 1900 @01:00:00
4	Set clock to: Jan. 1, 1900 @23:59:00
	Using test feature on 5832 simulate 60 seconds.
	Read time: Compare to: Jan. 2, 1900 @00:00:00

NOTE: Exiting this test via the STOP key restores the time saved in step 1. If power is removed during steps 2-7, the time is lost.

ERROR MESSAGE:

If the time read does not match the time expected, the following error message is displayed:

```
*Test FAILED--Test Step
                                         X
        Clock/Calendar Error
                  year month day hour
                                        minute
                                                second
        Expected: aaa bbb
                              ccc ddd
                                                fff
                                        eee
            Read: ggg hhh
                              iii jjj
                                        kkk
                                                111
where aaa, ggg = 000 - 999
      bbb, hhh = 001 - 012
      ccc, iii = 001 - 031
      ddd, jjj = 000 - 023
      eee, kkk = 000 - 059
      fff, III = 000 - 059
```

TITLE:

VIDEO RAM DATA TEST

PURPOSE: This subtest verifies that the Keyboard/Display Board does not prevent normal operation of the MPU RAM dedicated to video display.

TARGET LOGIC:

7A, 7B, 7C, 8A, 8B, 8C, 9A, 9B, 9C, 10A and 10B

dedicated RAM on MPU Board used for video

TEST DESCRIPTION: Although the RAM under test is on the MPU Board, the Display Board uses this memory to create an image sent to the screen. Various data patterns are written to the MPU memory and read back. The data written is compared to the data read and if a miscompare is detected an error message is displayed. This continues until all the data patterns listed below have been tried.

TEST STEP INFORMATION:

Test Step	Value Written	
1	00H	
2	AAH	
3	55H	
4	CCH	
5	33H	
6	01H	
7	02H	
8	04H	
9	08H	
10	10H	
11	20H	
12	40H	
13	80H	

NOTE: This memory physically starts at location 0100h

ERROR MESSAGE:

If an error occurs during this subtest the following message is displayed:

* Test FAILED--Test step xx RAM Data Error Value Written = aaH Value Read = bbH Address Count = ccccH

where aa = 00 - FF bb = 00 - FF cccc = 0000 - 3FFF

TITLE:

VIDEO RAM ADDRESS TEST

PURPOSE: This subtest verifies that the Keyboard/Display Board does not prevent normal operation of the MPU RAM dedicated to video display.

TARGET LOGIC:

7A, 7B, 7C, 8A, 8B, 8C, 9A, 9B, 9C, 10A and 10B

RAM located on MPU Board used for video,

TEST DESCRIPTION: All of the RAM in this test is preset to zero then the indicated address is written with the value Oaah. All of the RAM is then read to verify that the indicated address is the only data element that was set to Oaah.

TEST STEP INFORMATION:

Test Step	Indicated Address
1	0000Н
2	0001H
3	0002H
4	0004H
5	0008H
6	0010H
7	0020H
. 8	0040H
9	0080H
10	0100H
11	0200H
12	0400H

NOTE: This memory physically starts at location 0100h

ERROR MESSAGE:

If an error occurs during this subtest, the following message is displayed:

* Test FAILED--Test Step xx
RAM Data Error
Value Written = aah
Value Read = bbh
Address Count = cccch

where aa = 00 - ff bb = 00 - ff cccc = 0000 - 3fff

TITLE:

6116 RAM DATA TEST

PURPOSE: This subtest verifies operation and integrity of the 6116 RAMs on the keyboard/display board by writing to the memory several different data patterns. This memory is then read back and compared to the value written. If a miscompare occurs then an error message is displayed. This process is repeated for all of the 6116 memory until all the patterns listed below have been tried.

TARGET LOGIC: 1B, 3B, 3C, 4C, 5B, 6B, 5E, 6E, 5C and 6D

TEST DESCRIPTION: The following is a summary of the data written to the RAM during each test step:

TEST STEP INFORMATION:

Test Step	Value Writter	
1	00H	
2	AAH	
3	55H	
4	CCH	
5	· 33H	
6	01H	
7	02H	
8	04H	
9	08H	
10	10H	
11	20H	
12 40H		
13 80H		

NOTE: This memory physically starts at location 040000h

ERROR MESSAGE:

If an error occurs during this subtest, the following message is displayed:

* Test FAILED--Test Step xx RAM Data Error Value Written = aaH Value Read = bbH Address Count = ccccH

where aa = 00 - FF bb = 00 - FF cccc = 0000 - 3FFF

TITLE:

6116 RAM ADDRESS TEST

PURPOSE: This subtest verfies the operation and integrity of the 6116 RAMs on the keyboard/display board. All of the RAM in this test is preset to zero then the indicated address is written with the value Oaah. All of RAM is then read to verify that the indicated address is the only data element that was set to Oaah.

TARGET LOGIC: 1B, 3B, 3C, 4C, 5B, 6B, 5E, 6E, 5C and 6D

TEST DESCRIPTION: All RAM is preset to zero, then the indicated address is written with the value Oaah. All of RAM is then read to verify the written data.

TEST STEP INFORMATION:

Test Step	Indicated	Address
1	0000H	
2	0001H	
3	0002H	
4	0004H	
5	0008Н	
6	0010H	
7	0020H	
8	0040H	
9	0080H	
10	0100H	
11	0200H	•
12	0400H	

NOTE: This memory physically starts at location 040000h

ERROR MESSAGE:

If an error occurs during this subtest, the following message is displayed:

* Test FAILED--Test step xx RAM Data Error Value Written = aaH Value Read = bbH Address Count = ccccH

where aa = 00 - FF bb = 00 - FF cccc = 0000 - 3FFF

TITLE:

BEEPER EXERCISE TEST

PURPOSE: This subtest exercises the beeper circuitry. there are no error messages generated by this routine as there is no way to verfy operation except via audio monitoring.

TARGET LOGIC: 15E, 16E, 17E and 18E

TEST DESCRIPTION: The beeper is activated by loading p0-p3 on IC with the duration value, then the line labeled cp is pulsed. The beeper is set to various durations as given in the following table:

TEST STEP INFORMATION:

Test Step	Duration
1	.1 sec
25	1.5 sec

ERROR MESSAGE:

There are no error messages for this subtest. Also note that since no errors are possible, "loop on error" and "halt on error" do not function.

K205 DATA BOARD DIAGNOSTIC

DIAGNOSTIC OVERVIEW

This section describes subtests that are performed by the K205 Data Board Diagnostic. The target hardware is presented, as well as a general description of each subtest, a list of information for each test step, and a description of Error Messages that may be printed for the subtest results.

The K205 Data Board Diagnostic is a board level test of the board operations that run under the K205 Diagnostic Operating System. The diagnostic can test from 1 to 3 Data Boards in the system. These correspond to Data Boards A, B and C. In order for the Diagnostic to run properly, the board under test must be installed on the Mother Board, (not on an extender card). The internal probe input cables must be connected to J1 and J2, and the external probes installed. All of the channels of all probes must be free from connection to anything (i.e. they must be allowed to float). Also, all of the other boards must be installed in the K205 system.

NOTE: The internal probe input cables are too short for the board to be installed on an extender card. If extension cables are used, then an extender card may be used.

Several of the subtests use a sequence of 24 Data patterns to write, read and verify an I/O port or Memory Address. These Data patterns verify that all 16 Data Bits are functional and completely independent of each other. These 24 Data patterns are as follows:

0000H, 5555H, AAAAH, CCCCH, 3333H, 6666H, 9999H, FFFFH, 0001H, 0002H, 0004H, 0008H, 0010H, 0020H, 0040H, 0080H, 0100H, 0200H, 0400H, 0800H, 1000H, 2000H, 4000H, 8000H.

When writing these Data patterns to an I/O port such as the Sample Register or the Pipeline Registers, the Data value can be randomly accessed. The ECL RAM Memory on the other hand is essentially a 512 byte FIFO. All 512 locations are accessed at the same I/O address, (i.e. OC6H for writes, and OC0H for reads). The RAM's addressing is accomplished by sequential reads from, or writes to the RAM. Address counters on the board are incremented each time a RAM access (i.e. a Sample Clock) occurs.

The RAM actually requires 515 Sample clocks to get 512 words of data to the RAM. The three extra clocks are required to get the Data through the pipeline. After the 512th clock, the 512th Data value resides in the Sample Register. One more clock shifts it to the New Pipe Register. An additional clock shifts it to the Old Pipe Register, and the last clock writes it to RAM.

NOTE: When an I/O address is specified for explanation, the addresses for Data Board A are used. These addresses would only apply if Data Board A was being tested. Data Board B addresses are ODxH, and Data Board C are OExH.

SUBTEST CATAGORIES

There are thirteen Subtests that are performed by the Data Board Diagnostic. These are categorized as follows:

- Force Conditions Test
- 2. Data Path Test
- 3. Clocking Disable Test
- 4. Latch Bits 0-7 Test
- 5. Latch Bits 8-F Test
- 6. Glitch Bits 0-7 Test
- 7. Glitch Bits 8-F Test
- 8. Multiplex Select Test
- 9. Pipeline Shift Test
- 10. RAM Data Integrity
- 11. RAM Addr Integrity
- 12. Trace Conditions Test
- 13. Recirculate RAM Test

ERROR COUNT CATEGORIES

The Error Count Display information is a one for one match with the Subtest list above. The K205 Diagnostic Operating System will display the "Subtest n" instead of the actual test name.

Subtest	1	(Force Conditions Test)
Subtest	2	(Data Path Test)
Subtest	3	(Clocking Disable Test)
Subtest	4	(Latch Bits 0-7 Test)
Subtest	5	(Latch Bits 8-F Test)
Subtest	6	(Glitch Bits 0-7 Test)
Subtest	7	(Glitch Bits 8-F Test)
Subtest	8	(Multiplex Select Test)
Subtest	9	(Pipeline Shift Test)
Subtest	10	(RAM Data Integrity)
Subtest	11	(RAM Addr Integrity)
Subtest	12	(Trace Conditions Test)
Subtest	13	(Recirculate RAM Test)

Data Board Diagnostic Subtest 1

TITLE: FORCE CON

FORCE CONDITIONS TEST

TARGET LOGIC:

6H

6M 7L 10L 9K 7F 5F 8F 9H 6L

8K 7K 9M 8L 12M 13M 1M 2M 3M 11M 8K 7K 9M 8L 8M 10M

TEST DESCRIPTION: This subtest writes various commands to the Data Board and expects certain status values to exist. The commands are written to ports OC2H and OC4H. The status is read back from port OC8H.

This test does not require any boards other than the MPU to be installed in the system. Specifically, it requires no clocking from the Clock Board.

TEST STEP INFORMATION:

Step	Status Expected		
1	45H		
2	65H		
3	75H		
4	F5H		

ERROR MESSAGES:

If an error occurs, the following message is displayed:

* Test FAILED--Test Step ssss

hmsg

I/O Address = aaaaH
Data Read = rrrH
Data Expected = eeeeH

Error Bit Map = 0000000000000000B

Board Status X8 = iiiiH

Where:

ssss is the test step number in the range of 1 to 4.

hmsg is the Error heading message:

Not Halt, Mem full, ExpWrlow 02 Error Multiphase Mode Clear Error Async Mode Clear Error Freeze Memory Clear Error

aaaa is the I/O address of the Data Board:

OC8H for Data Board A Status Register, OD8H for Data Board B Status Register, OE8H for Data Board C Status Register. rrrr is the Data Word read from the Data Board.

eeee is the Data Word Expected from the Data Board.

iiii is the Status information from the current Data Board under test.

NOTE: The Error Bit Map is a map of the Data Bus, DO - D15, and is an exclusive Or of the Data Read and the Data Expected. Any bits that are different show up as a "1". Bits that show up as a "0" passed the compare.

Data Board Diagnostic Subtest 2

TITLE:

DATA PATH TEST

TARGET LOGIC:

6M 7L 10L 9K 6F 5H 9F 2D 1D 2C 1C 4D 3C 4C 3D

11D 10D 11C 10C 13D 12C 13C 12D 2H 1H 4H 3H 11H 10H 13H 12H 2J 1J 4J 3J 11J 10J 13J 12J

8K 7K 9M 8L 5K 6J 10K 11L 12L 13L

13M 12M 1M 2M 3M 11M 8M 10M

TEST DESCRIPTION: This subtest checks the Data Bus path of the Data Board for functionality and Data Bit uniqueness. Data is transferred by sending output to the Diagnostic Latch at I/O address OC6H, issuing a Sample Clock, receiving input from the Sample Register at I/O address OC6H, and comparing Data. Since the Glitch Mode and Latch Mode are both disabled, the Data will slip through to the Sample Registers without the need for a Latch Clock.

The Clock Board is required to run this test. The "Sample Clock", P1-42 is used to clock the data to the Sample Register. This is achieved by doing a "KICK\$CLOCK", which writes a "1" to Data bit D0 of Write Register 8, (OB8H), of the Clock Board.

The majority of the subsequent subtests use this Data Path to exercise various features and functions of the Data Board. So if there are any errors in this test, there are bound to be many failures that follow.

TEST STEP INFORMATION:

Step	Data	Data Written to	Data Verified at
1	0000Н	OC6H, Diagnostic Latch	OC6H, Sample Register
2	5555H	OC6H, Diagnostic Latch	OC6H, Sample Register
3	AAAAH	ОС6Н, Diagnostic Latch	OC6H, Sample Register
4	CCCCH	OC6H, Diagnostic Latch	OC6H, Sample Register
5	3333H	OC6H, Diagnostic Latch	OC6H, Sample Register
6	6666H	OC6H, Diagnostic Latch	OC6H, Sample Register
7	9999H	OC6H, Diagnostic Latch	OC6H, Sample Register
8	FFFFH	OC6H, Diagnostic Latch	OC6H, Sample Register
9	0001H	OC6H, Diagnostic Latch	OC6H, Sample Register
10	0002H	0С6Н, Diagnostic Latch	OC6H, Sample Register
11	0004H	OC6H, Diagnostic Latch	OC6H, Sample Register
12	0008H	OC6H, Diagnostic Latch	OC6H, Sample Register
13	0010H	0С6Н, Diagnostic Latch	OC6H, Sample Register
14	0020H	0С6Н, Diagnostic Latch	OC6H, Sample Register
15	0040H	0С6Н, Diagnostic Latch	OC6H, Sample Register
16	0080H	OC6H, Diagnostic Latch	OC6H, Sample Register
17	0100H	OC6H, Diagnostic Latch	OC6H, Sample Register
18	0200H	OC6H, Diagnostic Latch	OC6H, Sample Register
19	0400H	OC6H, Diagnostic Latch	OC6H, Sample Register
20	0800H	OC6H, Diagnostic Latch	OC6H, Sample Register
21	1000H	OC6H, Diagnostic Latch	OC6H, Sample Register
22	2000H	OC6H, Diagnostic Latch	OC6H, Sample Register
23	4000H	OC6H, Diagnostic Latch	OC6H, Sample Register
24	8000H	OC6H, Diagnostic Latch	OC6H, Sample Register

ERROR MESSAGES:

If an error occurs, the following message is displayed:

* Test FAILED--Test Step ssss Data Path Diag to Sample Reg Error

I/O Address = aaaaH
Data Read = rrrH
Data Expected = eeeeH

Error Bit Map = 0000000000000000B

Board Status X8 = iiiiH

Where:

ssss is the test step number in the range of 1 to 24.

aaaa is the I/O address of the Data Board:

OC6H for Data Board A Sample Register, OD6H for Data Board B Sample Register, OE6H for Data Board C Sample Register.

rrrr is the Data Word read from the Data Board.

eeee is the Data Word Expected from the Data Board.

iiii is the Status information from the current Data Board under test.

NOTE: The Error Bit Map is a map of the Data Bus, DO - D15, and is an exclusive OR of the Data Read and the Data Expected. Any bits that are different show up as a "1". Bits that show up as a "0" passed the compare.

Data Board Diagnostic Subtest 3

TITLE:

CLOCK DISABLE TEST

TARGET LOGIC:

5K 8J 6J 5L 6H 5A 6A 8A 9A

All Logic listed in Subtest 2

TEST DESCRIPTION:

This subtest checks the different ways of clocking the Data Board, and the different ways of disabling the clocking.

In Single Phase Mode the Sample Clock, P1-42 is used for all clocking on the Data Board. If the Multiphase Mode is selected, the Sample Clock, P1-42 is used for the Sample Register, and the Control Clock, P1-46 is used for the RAM, Pipelines and Address Counters.

A Condition called "Force Clocks" will cause all Sample Clocks and all Control Clocks to be ignored. Also a condition called "Halted" will disable these clocks.

This test also checks the Address Reset--Memory Full function. The address counters are reset by toggling W4B12. The Memory is "filled" by clocking the address counters 512 times.

TEST STEP INFORMATION:

Step	Mode of Phase	Force Clocks	Data Expected	
1 2 3 4	Single Phase Multi Phase Single Phase Multi Phase	inactive inactive active active	5555H AAAAH 0000H 0000H	
Step	"HALTED/"	MEMORYFULL	Status	
5	high Iow	low high	0001H 0004H	
Step	Mode of Phase	Force Clocks	Halt When Full	Data Expected
7	Single Phase	inactive	active	0000H

If an error occurs, the following message is displayed:

* Test FAILED--Test Step ssss

hmsg

I/O Address = aaaaH
Data Read = rrrH
Data Expected = eeeeH

Error Bit Map = 0000000000000000B

Board Status X8 = iiiiH

Where:

ssss is the test step number in the range of 1 to 7.

hmsg is the Error heading message:

Force Clocks Enable Data move Error, Force Clocks Disable Data move Error, 155 En2 Memory Not Full Status Error, 155 En2 Mem-Full/Halt Status Error, Halt Freeze Sample Register Error.

aaaa is the I/O address of the Data Board:

OC6H for Data Board A Sample Register, OC8H for Data Board A Status Register, OD6H for Data Board B Sample Register, OD8H for Data Board B Status Register, OE6H for Data Board C Sample Register, OE8H for Data Board C Status Register.

rrrr is the Data Word read from the Data Board.

eeee is the Data Word Expected from the Data Board.

iiii is the Status information from the current Data Board under test.

TITLE:

LATCH DATA BITS 0-7 TEST

TARGET LOGIC:

5F

5L

2H 1H 4H 3H 11H 10H 13H 12H

Diagnostic Latch Clock P1-44 (From Clock Board)

All hardware used in Data Path Test.

TEST DESCRIPTION:

This tests the latch mode of 10130 latches of the lower 8 bits, with the upper eight bits in transparent mode. The Latch Clock 0-7 feeds the common Enable input to the 10130's. This input is held high, and pulsed low to latch the current data from the "D" to the "Q". The Glitch is disabled so the other Enable input is held low. The upper bits 8-F are not latched, the Data slips through the "D" to the "Q".

If there are any errors in this test, but the Data Path Test passed, the failure is probably in the Latch Clock or the 10130's.

Step	Data	Data Written to	Data Verified at
1	0000Н	OC6H, Diagnostic Latch	OC6H, Sample Register
2 3	5555H	OC6H, Diagnostic Latch	OC6H, Sample Register
3	AAAAH	OC6H, Diagnostic Latch	OC6H, Sample Register
4	CCCCH	OC6H, Diagnostic Latch	OC6H, Sample Register
5	3333H	OC6H, Diagnostic Latch	OC6H, Sample Register
6	6666H	OC6H, Diagnostic Latch	OC6H, Sample Register
7	9999H	OC6H, Diagnostic Latch	OC6H, Sample Register
8	FFFFH	OC6H, Diagnostic Latch	OC6H, Sample Register
9	0001H	OC6H, Diagnostic Latch	OC6H, Sample Register
10	0002H	0С6Н, Diagnostic Latch	OC6H, Sample Register
11	0004H	OC6H, Diagnostic Latch	OC6H, Sample Register
12	0008H	OC6H, Diagnostic Latch	OC6H, Sample Register
13	0010H	OC6H, Diagnostic Latch	OC6H, Sample Register
14	0020H	OC6H, Diagnostic Latch	OC6H, Sample Register
15	0040H	OC6H, Diagnostic Latch	OC6H, Sample Register
16	H0800	OC6H, Diagnostic Latch	OC6H, Sample Register
17	0100H	OC6H, Diagnostic Latch	OC6H, Sample Register
18	0200H	OC6H, Diagnostic Latch	OC6H, Sample Register
19	0400H	OC6H, Diagnostic Latch	OC6H, Sample Register
20	H0080	OC6H, Diagnostic Latch	OC6H, Sample Register
21	1000H	OC6H, Diagnostic Latch	OC6H, Sample Register
22	2000H	OC6H, Diagnostic Latch	OC6H, Sample Register
23	4000H	OC6H, Diagnostic Latch	OC6H, Sample Register
24	H0008	OC6H, Diagnostic Latch	OC6H, Sample Register

If an error occurs, the following message is displayed:

* Test FAILED--Test Step ssss Latch Data bits 0-7 Error I/O Address = aaaaH Data Read = rrrH Data Expected = eeeeH

Error Bit Map = 0000000000000000B

Board Status X8 = iiiiH

Where:

ssss is the test step number in the range of 1 to 24.

aaaa is the I/O address of the Data Board:

OC6H for Data Board A Sample Register, OD6H for Data Board B Sample Register, OE6H for Data Board C Sample Register.

rrrr is the Data Word read from the Data Board.

eeee is the Data Word Expected from the Data Board.

iiii is the Status information from the current Data Board under test.

TITLE:

LATCH DATA BITS 8-F TEST

TARGET LOGIC:

5F 5L

2H 1H 4H 3H 11H 10H 13H 12H

Diagnostic Latch Clock P1-44 (From Clock Board)

All hardware used in Data Path Test.

TEST DESCRIPTION:

This subtest is identical to the previous test except that the upper Data bits 8-F are tested instead of the lower bits 0-7.

The test verifies the latch mode of 10130 latches the upper 8 bits, with the lower eight bits in transparent mode. The Latch Clock 8-F feeds the common Enable input to the 10130's. This input is held high, and pulsed low to latch the current data from the "D" to the "Q". The Glitch is disabled so the other Enable input is held low. The lower bits 0-7 are not latched, the Data slips through the "D" to the "Q".

If there are any errors in this test, but the Data Path Test passed, the failure is probably in the Latch Clock or the 10130's.

Step	Data	Data Written to	Data Verified at
1	0000Н	OC6H, Diagnostic Latch	OC6H, Sample Register
2	5555H	OC6H, Diagnostic Latch	OC6H, Sample Register
3	AAAAH	OC6H, Diagnostic Latch	OC6H, Sample Register
4	CCCCH	OC6H, Diagnostic Latch	OC6H, Sample Register
5	3333H	OC6H, Diagnostic Latch	OC6H, Sample Register
6	6666H	OC6H, Diagnostic Latch	OC6H, Sample Register
7	9999H	OC6H, Diagnostic Latch	OC6H, Sample Register
8	FFFFH	OC6H, Diagnostic Latch	OC6H, Sample Register
9	0001H	OC6H, Diagnostic Latch	OC6H, Sample Register
10	0002H	OC6H, Diagnostic Latch	OC6H, Sample Register
11	0004H	OC6H, Diagnostic Latch	OC6H, Sample Register
12	0008H	OC6H, Diagnostic Latch	OC6H, Sample Register
13	0010H	OC6H, Diagnostic Latch	OC6H, Sample Register
14	0020H	OC6H, Diagnostic Latch	OC6H, Sample Register
15	0040H	OC6H, Diagnostic Latch	OC6H, Sample Register
16	H0800	OC6H, Diagnostic Latch	OC6H, Sample Register
17	0100H	OC6H, Diagnostic Latch	OC6H, Sample Register
18	0200H	OC6H, Diagnostic Latch	OC6H, Sample Register
19	0400H	OC6H, Diagnostic Latch	OC6H, Sample Register
20	0800H	OC6H, Diagnostic Latch	OC6H, Sample Register
21	1000H	OC6H, Diagnostic Latch	OC6H, Sample Register
22	2000H	OC6H, Diagnostic Latch	OC6H, Sample Register
23	4000H	OC6H, Diagnostic Latch	OC6H, Sample Register
24	8000H	OC6H, Diagnostic Latch	OC6H, Sample Register

If an error occurs, the following message is displayed:

* Test FAILED--Test Step ssss Latch Data bits 8-F Error I/O Address = aaaaH Data Read = rrrH Data Expected = eeeeH Error Bit Map = 0000000000000000B Board Status X8 = iiiiH

Where:

ssss is the test step number in the range of 1 to 24.

aaaa is the I/O address of the Data Board:

OC6H for Data Board A Sample Register, OD6H for Data Board B Sample Register, OE6H for Data Board C Sample Register.

rrrr is the Data Word read from the Data Board.

eeee is the Data Word Expected from the Data Board.

iiii is the Status information from the current Data Board under test.

TITLE:

GLITCH DATA BITS 0-7 TEST

TARGET LOGIC:

2E 1E 2F 1F 4E 3F 4F 3E 11E 10E 11F 10F 13E 12F 13F 12E 2H 1H 4H 3H 11H 10H 13H 12H

All hardware in the Data Path Test.

TEST DESCRIPTION:

This subtest tests the Glitch capture feature of the Data boards by enabling the Glitch circuitry which uses the "Set" and "Reset" pins on the 10130's, instead of the "D" inputs to send the Data from the 10121 Multiplexers to the "Q" output. The individual Enable pins on the 10130's are held high so that any "clocking" from the Diagnostic Latch Clock is disabled. (No effect).

Each output instruction to the Diagnostic bits port OC6H, latches the Data in the Glitch latches. A Sample Clock is required to send the Data through to the Sample Register. A maximum of two Data values may be output to the Diagnostic bits port before data overrun occurs.

The way that this circuitry is tested, is two consecutive Output instructions are performed with different Data. The first Data is checked at the Sample register after issuing a single Sample Clock. Another Sample Clock will present the Second Data to the Sample Register.

In this test, only Data bits 0-7 are in the Glitch Mode. The upper bits 8-F slip through the 10130's because both of the enable pins are low, so "Q" follows "D".

Step	1st Data	2nd Data
1	0000H	
2	0000Н	0000H
3	0055H	0000Н
4	00AAH	0000H
5	00CCH	0000H
6	0033H	0000H
7	0066Н	0000H
8	0099H	0000H
9	00FFH	0000H
10	0001H	0000H
11	0002H	0000H

Step	1st Data	2nd Data (cont'd)
12	0004H	0000H
13	0008H	0000H
14	0010H	0000H
15	0020H	0000H
16	0040H	0000H
17	0080Н	0000H
18	0000H	0000H
19	0000H	0000H
20	0000H	0000H
21	0000Н	0000H
22	0000H	0000H
23	0000H	0000H
24	0000H	0000H
25	0000H	0000H

If an error occurs, the following message is displayed:

* Test FAILED--Test Step ssss Glitch Data Bits 0-7 Error 1/0 Address = aaaaH Data Read = rrrrH Data Expected = eeeeH

Error Bit Map = 0000000000000000B

Board Status X8 = iiiiH

Where:

ssss is the test step number in the range of 1 to 25.

aaaa is the I/O address of the Data Board:

OC6H for Data Board A Sample Register, OD6H for Data Board B Sample Register, OE6H for Data Board C Sample Register.

rrrr is the Data Word read from the Data Board.

eeee is the Data Word Expected from the Data Board.

iiii is the Status information from the current Data Board under test.

TITLE:

GLITCH DATA BITS 8-F TEST

TARGET LOGIC:

2E 1E 2F 1F 4E 3F 4F 3E 11E 10E 11F 10F 13E 12F 13F 12E 2H 1H 4H 3H 11H 10H 13H 12H

All hardware in the Data Path Test.

TEST DESCRIPTION:

This subtest is similar to the Glitch Data Bits 0-7 except the upper bits are being tested.

This subtest checks the Glitch capture feature of the Data boards by enabling the Glitch circuitry which uses the "Set" and "Reset" pins on the 10130's, instead of the "D" inputs to send the Data from the 10121 Multiplexers to the "Q" output. The individual Enable pins on the 10130's are held high so that any "clocking" from the Diagnostic Latch Clock is disabled. (No effect).

Each output instruction to the Diagnostic bits port OC6H, latches the Data in the Glitch latches. A Sample Clock is required to send the Data through to the Sample Register. A maximum of two Data values may be output to the Diagnostic bits port before data overrun occurs.

The way that this circuitry is tested, is two consecutive Output instructions are performed with different Data. The first Data is checked at the Sample register after issuing a single Sample Clock. Another Sample Clock presents the Second Data to the Sample Register.

In this test, only Data bits 8-F are in the Glitch Mode. The lower bits 0-7 slip through the 10130's because both of the enable pins are low, so "Q" follows "D".

Step	1st Data	2nd Data
1	0000Н	
2	0000Н	0000H
3	5500H	0000H
4	AAOOH	0000H
5	CC00H	0000H
6	3300H	0000H
7	6600H	0000H
8	9900H	0000Н
9	FF00H	0000H

Step	1st Data	2nd Data (Cont'd)
10	0000H	0000Н
11	0000H	0000H
12	0000H	0000H
13	0000H	0000H
14	0000H	0000Н
15	0000H	0000Н
16	0000H	0000Н
17	0000Н	0000Н
18	0100H	0000Н
19	0200H	0000H
20	0400H	0000H
21	0800Н	0000H
22	1000H	0000Н
23	2000H	0000H
24	4000H	0000H
25	8000H	0000H

If an error occurs, the following message is displayed:

```
* Test FAILED--Test Step ssss
Glitch Data Bits 8-F Error
I/O Address = aaaaH
Data Read = rrrH
Data Expected = eeeeH
Error Bit Map = 000000000000000B
Board Status X8 = iiiiH
```

Where:

ssss is the test step number in the range of 1 to 25.

aaaa is the I/O address of the Data Board: OC6H for Data Board A Sample Register, OD6H for Data Board B Sample Register, OE6H for Data Board C Sample Register.

rrrr is the Data Word read from the Data Board.

eeee is the Data Word Expected from the Data Board.

ijii is the Status information from the current Data Board under test.

TITLE:

PROBES/MULTIPLEX TEST

TARGET LOGIC:

8F

2B 1B 4B 3B 11B 10B 13B 12B 2D 1D 2C 1C 4D 3C 4C 3D

11D 10D 11C 10C 13D 12C 13C 12D

J1, J2, Internal Probe Cables, External Probe Cables

All of the hardware in the Data Path Test.

TEST DESCRIPTION:

This subtest checks the five Multiplexing Select Modes of the Data Board. The five modes are:

- 1. "NORMAL" mode. This samples the logic state at the inputs of J1 and J2. This logic state is set high or low by the external probes.
- 2. "DEMUX" mode. This is similar to the Normal Mode except the lower eight bits are mirrored into the upper eight bits.
- 3. "DIAGNOSTIC" select. This reads the Diagnostic bits Register.
- 4. "MEMORY" select. This reads the data that is currently residing in the ECL Memory, (Manual Recirculate).
- 5. NOTHING SELECTED. With all four select lines disabled, the Data lines should be pulled up to read OFFFFH.

This subtest requires the use of a known good Threshold Board and the installation of the external probes. The Normal Mode and the Demux Mode use the Threshold board to set different thresholds at the hybrid circuit in the probes.

Step	Data Expected	Multiplex	Lower Threshold	Upper Threshold
1	FFFFH	Normal	ECL	ECL
2	0000H	Normal	VARIABLE A	VARIABLE A
3	00FFH	Normal	ECL	VARIABLE A
4	FFFFH	Demux	ECL	ECL
5	0000H	Demux	VARIABLE A	VARIABLE A
6	FFFFH	Demux	ECL	VARIABLE A
7	F069H	Diagnostic		
8	5AC3H	Memory		
9	FFFFH	Floating		

If an error occurs, the following message is displayed:

* Test FAILED--Test Step ssss

hmsg

I/O Address = aaaaH Data Read = rrrrH Data Expected = eeeeH

Error Bit Map = 0000000000000000

Board Status X8 = iiiiH

Where:

ssss is the test step number in the range of 1 to 9.

hmsg is the Error heading message:

Normal ECL Threshold Mux Error,
Normal VARA F Threshold Mux Error,
Normal ECLVARA Threshold Mux Error,
Demux ECL Threshold Mux Error,
Demux VARA F Threshold Mux Error,
Demux ECLVARA Threshold Mux Error,
Diagnostic Select Mux Error,
Memory Select Mux Error,
Multiplexer Disable-Float Error.

aaaa is the I/O address of the Data Board:

OC6H for Data Board A Sample Register, OD6H for Data Board B Sample Register, OE6H for Data Board C Sample Register.

rrrr is the Data Word read from the Data Board.

eeee is the Data Word Expected from the Data Board.

iiii is the Status information from the current Data Board under test.

TITLE:

PIPELINES SHIFT TEST

TARGET LOGIC:

2K 1K 3K 11K 12K 13K

2L 1L 3L 4L 10K 11L 12L 13L

5K

Sample Clock P1-42,

Control Clock P1-46, (from Clock Board).

All hardware in Data Path Test.

TEST DESCRIPTION:

This test checks the Data Board Pipeline. The Pipeline consists of a three step FILO, (first in last out), with "D" latches at each step that can be read. The steps are called the "Sample Register", the "New Pipe Register", and the "Old Pipe Register" respectively.

With each Pipeline Clock transition, the Old Pipeline Register Data is lost and receives its new data from the New Pipeline Register. The New Pipeline Register receives its new data from the Sample Register. The Sample Register receives its data from the 10130 Glitch Latches.

The Pipeline can receive it's clocking from either the Sample Clock if "Single Phase Mode" is selected, or from the Control Clock if "Multi Phase Mode" is selected. Test Steps 1 - 24 will use the Sample Clock, and Test Steps 25 - 48 will use the Control Clock.

Step	Sample Data	New Pipe Data	Old Pipe Data	Mode of Phase
1	0000Н	0000Н	0000H	Single Phase
2 3	5555H	0000H	0000H	Single Phase
3	AAAAH	5555H	0000H	Single Phase
4	CCCCH	AAAAH	5555H	Single Phase
5	3333H	CCCCH	AAAAH	Single Phase
6	6666H	3333H	CCCCH	Single Phase
7	9999H	6666H	3333H	Single Phase
8	FFFFH	9999H ·	6666H	Single Phase
9	0001H	FFFFH	9999H	Single Phase
10	0002H	0001H	FFFFH	Single Phase
11	0004H	0002H	0001H	Single Phase
12	0008H	0004H	0002H	Single Phase
13	0010H	0008H	0004H	Single Phase
14	0020H	0010H	0008H	Single Phase
15	0040H	0020H	0010H	Single Phase
16	0080H	0040H	0020H	Single Phase

Step	Sample Data	New Pipe Data	Old Pipe Data	Mode of Phase(Cont'd)
17	0100H	0080H	0040H	Single Phase
18	0200H	0100H	H0800	Single Phase
19	0400H	0200H	0100H	Single Phase
20	0800H	0400H	0200H	Single Phase
21	1000H	H0080	0400H	Single Phase
22	2000H	1000H	0800H	Single Phase
23	4000H	2000H	1000H	Single Phase
24	8000H	4000H	2000H	Single Phase
25	0000Н	0000Н	0000Н	Multi Phase
26	5555H	0000H	0000H	Multi Phase
27	AAAAH	5555H	0000H	Multi Phase
28	CCCCH	AAAAH	5555H	Multi Phase
29	3333H	CCCCH	AAAAH	Multi Phase
30	6666H	3333H	CCCCH	Multi Phase
31	9999H	6666H	3333H	Multi Phase
32	FFFFH	9999H	6666H	Multi Phase
33	0001H	FFFFH	9999H	Multi Phase
34	0002H	0001H	FFFFH	Multi Phase
35	0004H	0002H	0001H	Multi Phase
36	0008H	0004H	0002H	Multi Phase
37	0010H	0008H	0004H	Multi Phase
38	0020H	0010H	0008H	Multi Phase
39	0040H	0020H	0010H	Multi Phase
40	0080H	0040H	0020H	Multi Phase
41	0100H	0080H	0040H	Multi Phase
42	0200H	0100H	0080H	Multi Phase
43	0400H	0200H	0100H	Multi Phase
44	0800H	0400H	0200H	Multi Phase
45	1000H	H0080	0400H	Multi Phase
46	2000H	1000H	0800H	Multi Phase
47	4000H	2000H	1000H	Multi Phase
48	8000H	4000H	2000H	Multi Phase

If an error occurs, the following message is displayed:

```
* Test FAILED--Test Step ssss
```

hmsg

1/0 Address

= aaaaH

Data Read

= rrrrH

Data Expected = eeeeH Error Bit Map = 000000

Board Status X8 = iiiiH

Where:

ssss is the test step number in the range of 1 to 48.

hmsg is the Error heading message:

Sample Clock: Old Pipe Register Error Sample Clock: New Pipe Register Error

ERROR MESSAGES: (Cont'd.)

Sample Clock: Sample Register Error Control Clock: Old Pipe Register Error Control Clock: New Pipe Register Error Control Clock: Sample Register Error

aaaa is the I/O address of the Data Board:

OC2H for Data Board A Old Pipe Register, OC4H for Data Board A New Pipe Register, OC6H for Data Board A Sample Register, OD2H for Data Board B Old Pipe Register, OD4H for Data Board B New Pipe Register, OD6H for Data Board B Sample Register, OE2H for Data Board C Old Pipe Register, OE4H for Data Board C New Pipe Register, OE6H for Data Board C Sample Register.

rrrr is the Data Word read from the Data Board.

eeee is the Data Word Expected from the Data Board.

iiii is the Status information from the current Data Board under test.

TITLE:

RAM DATA INTEGRITY TEST

TARGET LOGIC:

6E 6D 7E 7D 8E 8D

5B 5C 6B 6C 8B 8C 9B 9C

5D 5E 9E 9D 5A 6A 8A 9A 6J 5J 5L 8J 4K

6H

All hardware in Data Path Test.

TEST DESCRIPTION:

This test performs a static test of the RAM on the Data boards. This is done using the 24 Data patterns. All 512 Memory locations are written to with the same data to the same I/O port OC6H. Since The address counters should be advancing on each Sample Clock, all locations should be written to. This test does not check the addressing uniqueness of each location. It does verify that all Data bits are functional and totally independent of each other.

Prior to this test, the Data path up to the Old Pipe Register has been checked. There are two 10176 "D" latches between the Old Pipe Register and the RAM chip. These latches receive their clock from either WE01/ or WE02/, depending on the current Phase of the clock. The signals WE01/ and WE02 also are the write enables to the RAM chips. So The RAM chips are alternately written to on each Sample Clock.

Step	Data	Data Written to	Data Verified at
1	0000Н	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
2	5555H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
3	AAAAH	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
4	CCCCH	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
5	3333H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
6	6666H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
7	9999H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
8	FFFFH	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
9	0001H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
10	0002H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
11	0004H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
12	0008H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
13	0010H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
14	0020H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
15	0040H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
16	H0800	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
17	0100H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
18	0200H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
19	0400H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
20	0800H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
21	1000H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
22	2000H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
23	4000H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
24	8000H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH

If an error occurs, the following message is displayed:

* Test FAILED--Test Step ssss RAM Data Integrity Verify Error

Byte Count = aaaaH Data Read = rrrH Data Expected = eeeeH

Error Bit Map = 0000000000000000B

Board Status X8 = iiiiH

Where:

ssss is the test step number in the range of 1 to 24.

aaaa is the Address offset for the RAM, in the range of 0 to 1FFH.

rrrr is the Data Word read from the Data Board.

eeee is the Data Word Expected from the Data Board.

iiii is the Status information from the current Data Board under test.

TITLE:

RAM ADDRESSING INTEGRITY TEST

TARGET LOGIC:

6E 6D 7E 7D 8E 8D

5B 5C 6B 6C 8B 8C 9B 9C

5D 5E 9E 9D 5A 6A 8A 9A 6J 5J 5L 8J 4K

6Н

All hardware in Data Path Test.

TEST DESCRIPTION:

This test writes a unique Data value to each of the 512 Memory locations. Each memory location should contain unique Data from each other location. The Memory is read back and each location is verified to see if each address is uniquely addressable.

The Data that is written is an incrementing pattern. The first test step starts with a value of 0001H for the first location, and the sequential locations are written to with a 0002H, 0003H, etc.

The second Test step is similar to the first, except the starting Data value is a 0002H. Subsequent test steps shift this Data value left, so that the starting Data values for the 16 test steps are:

Step	Start Data	Data Written to	Data Verified at
1	0001H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
2	0002H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
3	0004H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
4	0008H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
5	0010H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
6	0020H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
7	0040H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
8	0080H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
9	0100H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
10	0200H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
11	0400H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
12	0800H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
13	1000H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
14	2000H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
15	4000H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH
16	8000H	OC6H, Diagnostic Latch	OCOH, RAM Locations 000 - 1FFH

If an error occurs, the following message is displayed:

* Test FAILED--Test Step ssss
RAM Address Unique Error
Byte Count = aaaaH
Data Read = rrrrH
Data Expected = eeeeH
Error Bit Map = 0000000000000000B
Board Status X8 = iiiiH

Where:

ssss is the test step number in the range of 1 to 16.

aaaa is the Address offset for the RAM, in the range of 0 to 1FFH.

rrrr is the Data Word read from the Data Board.

eeee is the Data Word Expected from the Data Board.

iiii is the Status information from the current Data Board under test.

TITLE:

TRACE CONDITIONS TEST

TARGET LOGIC:

8J 8H 6H 6L 9H

12M 13M 3M 11M 10M

TRACED/ Signal P2-56 from Control Board ARMED Signal P2-58 from Control Board

TEST DESCRIPTION:

This test uses the Control Board to provide Trace Conditions that exist on the Data Board. These are mainly "ARMED" and "TRACED/". This test is similar to the Force Conditions Test.

TEST STEP INFORMATION:

Step	Status Expected
1	 45H
2	C5H
3	72H
4	71H

ERROR MESSAGES:

If an error occurs, the following message is displayed:

* Test FAILED--Test Step ssss

Trace Conditions Error
I/O Address = aaaaH
Status Read = rrrrH
Status Expected = eeeeH

Error Bit Map = 00000000000000000

Board Status X8 = iiiiH

Where:

ssss is the test step number in the range of 1 to 4.

aaaa is the I/O address of the Data Board:

OC8H for Data Board A Status Register, OD8H for Data Board B Status Register, OE8H for Data Board C Status Register.

rrrr is the Data Word read from the Data Board.

eeee is the Data Word Expected from the Data Board.

iiii is the Status information from the current Data Board under test.

TITLE:

RECIRCULATE RAM TEST

TARGET LOGIC:

The main hardware being tested is the feed back loop of the 10173 Multiplexers 5D, 5E, 9E and 9D, to the 10121 Multiplexers with Memory Select Enabled.

The entire Data Path and most of the Control Logic must be fuctional for this test to pass.

TEST DESCRIPTION:

The contents of the ECL RAM is recirculated out of the RAM through the Multiplexers, through the Glitch Latches, through the Sample Register, through the New Pipe Register, through the Old Pipe Register, through the RAM latch and back into the ECL RAM. All of the clocking is done by the Clock board and the Control Board.

There is a time-out counter on the recirculation, and after the recirculation is completed, the Data in the ECL RAM should be the same as before.

TEST STEP INFORMATION:

Step	Status Expecte	ed Clock Time Out
1 3 5	8000H 8000H 8000H	10 usec 20 usec 30 usec
Step	Data Expected	
2 4 6	0000H - 01FFH	(incrementing pattern) (incrementing pattern) (incrementing pattern)

ERROR MESSAGES:

If an error occurs, the following message is displayed:

```
* Test FAILED--Test Step ssss
hmsg
I/O Address = aaaaH
Data Read = rrrrH
Data Expected = eeeeH
Error Bit Map = 0000000000000000B
Board Status X8 = iiiiH
```

ERROR MESSAGES: (Cont'd)

Where:

ssss is the test step number in the range of 1 to 6.

hmsg is the Error heading message:

Recirculation Time out-10us clock, Recirculation Error-10us clock, Recirculation Time out-20us clock, Recirculation Error-20us clock, Recirculation Time out-30us clock, Recirculation Error-30us clock.

aaaa is the I/O address of the Data Board:

OCOH for Data Board A RAM, ODOH for Data Board B RAM, OEOH for Data Board C RAM, OFOH for Control Board Status.

rrrr is the Data Word read from the Data Board.

eeee is the Data Word Expected from the Data Board.

iiii is the Status information from the current Data Board under test.

K205 CONTROL BOARD DIAGNOSTIC

DIAGNOSTIC OVERVIEW

This section describes the subtests that are performed by the K205 Control Board Diagnostic. The target hardware is presented, as well as a general description of each subtest, a list of information for each test step, and a description of Error Messages that may be printed for the subtest results.

The Control Board Diagnostic is divided into 12 subtests, each of which is described individually on the following pages.

Subtest 1 is a Force Conditions test, subtest 2 is an Advance RAM Forward and Jump RAM backward test, subtest 3 and 4 are Detection RAMs Data and Address integrity test, subtest 5 and 6 are Delay Control RAM Data and Address integrity test, subtest 7 and 8 are Delay RAMs Data and Address integrity test, subtest 9 is Delay Counter test, subtest 10 is Relation Logic test, subtest 11 and 12 are Selection RAMs data and Address integrity test.

Subtests 1, 2, and 3 require Data Boards A, B, and C installed in the system.

The external signals through mother board to the Data Boards are checked by subtest 1, the external signals through connector J1 to the Clock Board are checked by subtest 2.

NOTE: The 'TARGET LOGIC' listed in each subtest description does not necessarily include all of the logic which could affect the operation of the subtest.

SUBTEST CATEGORY

- 1. Force Condition Test
- 2. Advance and Jump RAM Test
- 3. Detection RAMs Data Integrity Test
- 4. Detection RAMs Address Integrity Test
- 5. Delay Control RAM Data Integrity Test
- 6. Delay Control Ram Address Integrity Test
- 7. Delay RAMs Data Integrity Test
- 8. Delay RAMs Address Integrity Test
- 9. Delay Counter Test
- 10. Relation Logic Test
- 11. Selection RAMss Data Integrity Test
- 12. Selection RAMs Address Integrity Test

ERROR COUNT CATEGORY

- 1. Subtest 1 Error Count
- 2. Subtest 2 Error Count
- 3. Subtest 3 Error Count
- 4. Subtest 4 Error Count
- 5. Subtest 5 Error Count
- 6. Subtest 6 Error Count
- 7. Subtest 7 Error Count
 - 8. Subtest 8 Error Count
 - 9. Subtest 9 Error Count
 - 10. Subtest 10 Error Count
 - 11. Subtest 11 Error Count
 - 12. Subtest 12 Error Count

TITLE:

FORCE CONDITION TEST

TARGET LOGIC:

6A, 7A, 5A, 4A, 11A, 5F, 7D, 5C, 5D, 7C, 4D, 8D, 1C, 3C, 8C, 9C, 5G, 11G, 4J, 12C, 14B, 12A, 12F, and 5K, 8J, 8H, 6H of DATA BOARD A, B, and C

TEST DESCRIPTION:

The force condition is functionally tested by forcing the desired condition true; the condition is then verified by reading back the corresponding status bit.

There are seven force condition tests included. Condition 0 is force level 0. Condition 1 is force jump and jump not. Condition 2 is force trace and trace not. Condition 3 is force stop and stop not. Condition 4 is force event and advance. Condition 5 is force stopped and armed. Condition 6 is force manual manual advance.

Conditon 2 also verifies the 'TRACED' signal can propagate through the mother board to data boards A, B, and C. Condition 5 also verifies the 'MEM. ARMED' signal can propagate through the mother board to data boards A, B, and C.

TEST STEP INFORMATION:

Test Step	Condition Tested	Signals in schematics
. 1	force level 0	'FORCE LEVEL=0'
2	force jump and jump not	'FORCE JUMP', 'FORCE JUMP/'
3	force trace and trace not	'FORCE TRACE', 'FORCE TRACE/'
4.	force stop and stop not	'FORCE STOP', 'FORCE STOP/'
5.	force event and advance	'FORCE EVENT AND ADVANCE'
6.	force stopped and armed	'CYCLE RESET'
7.	force manual advance	'ENABLE MANUAL ADVANCE'

ERROR MESSAGES:

1. If error condition 0 occurs, the following message is displayed:

*TEST FAILED -- TEST STEP zz CONDITION: Force Level 0 Level Expected = eeH Level Read = rrH

Where zz should be 01

ee should be 00 through 0F

rr should be 00 through 0F

ERROR MESSAGES (Cont'd)

2. If error condition 1 occurs, the following message is displayed:

*TEST FAILED -- TEST STEP zz CONDITION: Force JUMP & JUMP NOT Jump Expected = e Jump Read = r

Where zz should be 02

- e should be 0 or 1
- r should be 0 or 1
- 3. If error condition 2 occurs, the following message is displayed:

*TEST FAILED -- TEST STEP zz
CONDITION: Force TRACE & TRACE NOT
Trace Expected = e
Trace Read = r
Old Traced A Expected = a
Old Traced A Read = †
Old Traced B Expected = b
Old Traced B Read = u
Old Traced C Expected = c
Old Traced C Read = v

Where zz should be 03

e, r, a, t, b, u, c, v should be 0 or 1

4. If error condition 3 occurs, the following message is displayed:

*TEST FAILED -- TEST STEP zz CONDITION: Force STOP & STOP NOT Stop Expected = e Stop Read = r

Where zz should be 04

e should be 0 or 1

r should be 0 or 1

5. If error condition 4 occurs, the following message is displayed:

*TEST FAILED -- TEST STEP zz
CONDITION: Force EVENT & ADVANCE
Event Expected = e
Event Read = r
Advance Expected = p
Advance Read = d

ERROR MESSAGES (Cont'd)

Where zz should be 05

e, r, p, d should be 0 or 1

6. If error condition 5 occurs, the following message is displayed:

*TEST FAILED -- TEST STEP zz
CONDITION: Force STOPPED & ARMED
Stopped Expected = e
Stopped/ Read = r
Armed Expected = p
Armed/ Read = d
Mem. Armed A Expected = a
Mem. Armed A Read = t
Mem. Armed B Expected = b
Mem. Armed B Read = u
Mem. Armed C Expected = c
Mem. Armed C Read = v

Where zz should be 06

e, r, p, d, a, t, b, u, c, v should be 0 or 1

7. If error condition 6 occurs, the following message is displayed:

*TEST FAILED -- TEST STEP zz
CONDITION: Force MANUAL ADVANCE
Advance Expected = e
AdvancE Read = r
Manual Advance Expected = p
Man. Advance Read = d

Where zz should be 07

e, r, p, d should be 0 or 1

TITLE:

ADVANCE AND JUMP RAM TEST

TARGET LOGIC:

5H, 5J, 5G, 11G, 12F, 11F,

and level memory logic in the clock board,

connector J1 included.

TEST DESCRIPTION:

The advance and jump RAMs are functionally tested by advancing the Advance RAM to the next level and restoring the jump RAM backward to a previous level. The RAM data is then verified by reading back the level and comparing the result to the expected level.

TEST STEP INFORMATION:

Test Step	Level Tested	Expected Level
1 through 16	00H through 0FH	Level tested + 1
17 through 32	00H through 0FH	Level tested - 1

ERROR MESSAGE:

1. If an error of Advance RAM occurs, the following message is displayed:

*TEST FAILED -- TEST STEP zz
Adv. RAM Advancing Test
Adv. RAM Level at = IIH
Adv. RAM Data Expected = eeH
Adv. RAM Data Read = rrH
Error Bit Map = xxxxxxxxB
Ext. Level Expected = ppH
Ext. Level Read = qqH
Error Bit Map = yyyyyyyyB

Where zz should be 01 through 16

II should be 00 through 0F

ee should be 00 through OF

rr should be 00 through OF

pp should be 00 through 0F

gg should be 00 through 0F

xxxxxxxx should be 00000000 through 00001111

yyyyyyy should be 00000000 through 00001111

ERROR MESSAGE (Cont'd)

2. If an error of Jump RAM occurs, the following message is displayed:

*TEST FAILED -- TEST STEP zz Jump RAM Advancing Test Jump RAM Level at = IIH Jump RAM Data Expected = eeH Jump RAM Data Read = rrH

Where zz should be 17 through 32

II should be 00 through 0F

ee should be 00 through 0F

rr should be 00 through 0F

TITLE:

DETECTION RAM DATA INTEGRITY TEST

TARGET LOGIC:

8G, 8F, 9G, 9F, 8D, 9D 4G, 4F, 7G, 7F, 3D, 4D, 7D 1G, 1F, 3G, 3F, 1D, 3D 2J, 6B, 5B, 4B, 7B, 8B, 1B, 2B, 3B, 8A, 9A 5D, 5C, 7C, 4D, 5F, 3C, 1C, 8C, 9C, 9B 12C, 12G, 12H

TEST DESCRIPTION:

The detection RAMs data integrity is functionally tested by writing a four bits nibble into each RAM, the RAM data is then verified by reading the (ADVANCE, JUMP, STOP, TRACE) nibble and comparing the result to the expected nibble.

The nibble patterns tested are:

1010B, 0101B, 1100B, 0011B, 0001B, 0010B, 0100B, 1000B.

The detection RAMs tested are:

8G, 8F, 9G, 9F, 4G, 4F, 7G, 7F, 1G, 1F, 3G, 3F.

Test Step	RAM Chip Location	Nibble Patterns
01 through 08	8G(00)	1010,0101,1100,0011,0001,0010,0100,1000
09 through 16	8F(01)	1010,0101,1100,0011,0001,0010,0100,1000
17 through 24	9G(02)	1010,0101,1100,0011,0001,0010,0100,1000
25 through 32	9F(03)	1010,0101,1100,0011,0001,0010,0100,1000
33 through 40	4G(04)	1010,0101,1100,0011,0001,0010,0100,1000
41 through 48	4F(05)	1010,0101,1100,0011,0001,0010,0100,1000
49 through 56	7G(06)	1010,0101,1100,0011,0001,0010,0100,1000
57 through 64	7F(07)	1010,0101,1100,0011,0001,0010,0100,1000
65 through 72	1G(08)	1010,0101,1100,0011,0001,0010,0100,1000
73 through 80	1F(09)	1010,0101,1100,0011,0001,0010,0100,1000
81 through 88	3G(10)	1010,0101,1100,0011,0001,0010,0100,1000
89 through 96	3F(11)	1010,0101,1100,0011,0001,0010,0100,1000

If an error occurs, the following message is displayed:

*TEST FAILED -- TEST STEP zz
Detection RAMs Data Integrity Test
RAM chip location = cc
Detect Address = ddH
AJST/ Nibble Expected = nnH
AJST/ Nibble Read = rrH
Error Bit Map = xxxxxxxxB

Where cc should be 00 through 11

dd should be 00 through FF

nn should be 0A,05,0C,03,01,02,04,08

rr should be 00 through FF

xxxxxxxx should be 00000000 through 00001111

NOTE: AJST is the abbreviation of ADVANCE, JUMP, STOP, TRACE nibble.

TITLE:

DETECTION RAM ADDRESS INTEGRITY TEST

TARGET LOGIC:

1H, 2H, 3H, 4H, 6H, 7H, 8H, 9H, 8G, 8F, 9G, 9F, 4G, 4F, 7G, 7F, 1G, 1F, 3G, 3F,

TEST DESCRIPTION:

The detection RAMs address integrity is functionally tested by clearing all locations of each RAM, then writing a 4 bits nibble(1010B) into the asserted address. The RAM address is then verified by reading the (ADVANCE, JUMP, STOP, TRACE) nibble from all locations and comparing the result to the nibble OAH.

The detection RAMs tested are:

8G, 8F, 9G, 9F, 4G, 4F, 7G, 7F, 1G, 1F, 3G and 3F.

There are 8 address bits for each detection RAM, consisting of low nibble from levels and high nibble from sample registers of Data Boards.

Test Step	RAM Chip Location	Asserted Address Bit
 1 through 8	8G(00)	01H, 02H, 04H, 08H, 10H, 20H, 40H, 80H
9 through 16	8F (01)	01H,02H,04H,08H,10H,20H,40H,80H
17 through 24	9G (02)	01H,02H,04H,08H,10H,20H,40H,80H
25 through 32	9F (03)	01H,02H,04H,08H,10H,20H,40H,80H
33 through 40	4G (04)	01H,02H,04H,08H,10H,20H,40H,80H
41 through 48	4F(05)	01H,02H,04H,08H,10H,20H,40H,80H
49 through 56	7G(06)	01H,02H,04H,08H,10H,20H,40H,80H
57 through 64	7F(07)	01H,02H,04H,08H,10H,20H,40H,80H
65 through 72	1G(08)	01H,02H,04H,08H,10H,20H,40H,80H
73 through 80	1F(09)	01H,02H,04H,08H,10H,20H,40H,80H
81 through 88	3G(10)	01H,02H,04H,08H,10H,20H,40H,80H
89 through 96	3F(11)	01H,02H,04H,08H,10H,20H,40H,80H

If an error occurs, the following message is displayed:

*TEST FAILED -- TEST STEP zz
Detection RAMs Address Integrity Test
RAM Chip Location = cc
High Nibble Related to Data Board B
Address Expected = ddH
Address Found = ffH
AJST/ Nibble Expected = nnH
AJST/ Nibble Read = rrH

Where cc should be 00 through 11

b should be A,B,C

dd should be 00 through FF

ff should be 00 through FF

nn should be 0A,05,0C,03,01,02,04,08

rr should be 00 through FF

NOTE: AJST is the abbreviation of ADVANCE, JUMP, STOP, TRACE nibble.

TITLE:

DELAY CONTROL RAM DATA INTEGRITY TEST

TARGET LOGIC:

13A, 12C, 12G, 12H

TEST DESCRIPTION:

The Delay Control RAM data integrity is functionally tested by writing a four bits nibble into the delay control RAM, the RAM data is then verified by reading the (EVENT MODE, END LEVEL, (D=1 IF JUMP)/, (D=1 IF ADVANCE)/) nibble from bit 14 of port OFEH, OFCH, OFAH, OF8H and compare the result to the nibble written.

There are 8 nibble patterns as follows:

1010B, 0101B, 1100B, 0011B, 0001B, 0010B, 0100B, 1000B

TEST STEP INFORMATION:

Test Step	Nibble Pattern	Levels
1 2 3 4 5 6 7	1010B 0101B 1100B 0011B 0001B 0010B 0100B	0 through OFH
8	1000B	0 through OFH

ERROR MESSAGES:

If an error occurs, the following message is displayed:

* Test FAILED -- Test Step zz

Delay control RAM Data Integrity Test

RAM Address = aaH

Nibble Expected = eeH Nibble Read = rrH

Error Bit Map = xxxxxxxxB

Where aa should be 00 through OF

ee should be 0A,05,0C,03,01,02,04,08

rr should be 00 through 0F

xxxxxxx should be 00000000 through 00001111

TITLE:

DELAY CONTROL RAM ADDRESS INTEGRITY TEST

TARGET LOGIC:

13A, 12C, 12G, 12H

TEST DESCRIPTION:

The Delay Control RAM address integrity is functionally tested by writing a four bits nibble (1010B) into the asserted address. The address is then verified by reading nibble data from all 16 locations, and comparing the result to the nibble expected (1010B).

TEST STEP INFORMATION:

Test Step	Nibble Pattern	Asserted Address
1	1010B	0001B
2	1010B	0010B
3	1010B	0100B
4	1010B	1000B

ERROR MESSAGES:

If an error occurs, the following message is displayed:

*TEST FAILED -- TEST STEP zz
Delay control RAM Address Integrity test
Address Expected = eeH
Address Found = ffH
Nibble Expected = nnH
Nibble Read = rrH

Where zz should be 1 through 4

ee should be 01,02,04,08

ff should be 00 through FF

nn should be OA.

rr should be 00 through 0F

TITLE:

DELAY RAMS DATA INTEGRITY TEST

TARGET LOGIC:

14C, 14D, 14E, 14F, 13C, 13D, 13E, 13F 11C, 11B, 12D, 12E, 12G, 12H

TEST DESCRIPTION:

The Delay RAMs data integrity is functionally tested by writing a word pattern into the delay RAMs. The word data of RAMs is then loaded into the delay counter. The data integrity is then verified by reading the word data and comparing the result to the word expected.

There are 8 delay word patterns tested as follows:

AAAAH, 5555H, CCCCH, 3333H, 1111H, 2222H, 4444H, 8888H.

TEST STEP INFORMATION:

Test Step	Word Pattern Tested

1	AAAAH
2	5555H
3	CCCCH
4	3333H
5	1111H
6	2222H
7	4444H
8	8888H

ERROR MESSAGES:

If an error occurs, the following message is displayed:

*TEST FAILED -- TEST STEP zz

Delay RAM Data Integrity Test

RAM Address = aaH Word Expected = eeeeH

Word Read = rrrrH

Error Bit Map = xxxxxxxxxxxxxxXB

Where

zz should be 1 through 8.

aa should be 00 through 0F

eeee should be AAAA,5555,CCCC,3333,1111,2222,4444,8888

rrrr should be 0000 through FFFF

TITLE:

DELAY RAMS ADDRESS INTEGRITY TEST

TARGET LOGIC:

14C, 14D, 14E, 14F, 13C, 13D, 13E, 13F

11C, 11B, 12D, 12E, 12G, 12H

TEST DESCRIPTION:

The Delay RAMs address integrity is functionally tested by writing a word (OAAAAH) into the asserted level address. The delay RAM is then loaded into the delay counter, and the address integrity is verified by reading the delay count from all level addresses and comparing the result to the word OAAAAH.

There are 4 address bits are tested: 0001B, 0010B, 0100B, 1000B

TEST STEP INFORMATION:

Test Step	Word Pattern Tested	Asserted Level Address
1	AAAAH	0001B
2	AAAAH	0010B
3	AAAH	· 0100B
4	AAAAH	1000B

ERROR MESSAGES:

If an error occurs, the following message is displayed:

*TEST FAILED -- TEST STEP zz
Delay RAM Address Integrity Test
Address Expected = aaH
Address Found = ffH
Word Expected = eeeeH
Word Read = rrrrH

Where zz should be 1 through 4.

aa should be 01,02,04,08

ff should be 00 through OF

eeee should be AAAA.

rrrr should be 0000 through FFFF

Control Board Diagnostic Subtest 9

TITLE:

DELAY COUNTER TEST

TARGET LOGIC:

14C, 14D, 14E, 14F, 13C, 13D, 13E, 13F

11C, 11B, 12D, 12E, 12G, 12H

TEST DESCRIPTION:

The Delay Counter is functionally tested by writing a delay word into the delay RAMs and loading it into the delay counter. The counting operation is then verified by kicking clocks, reading the delay count and comparing the result to the word expected.

The counting operation is verified by the following two methods:

- 1. Kick clocks until delay count is equal to 0.
- 2. Kick a clock to increment only one count.

The delay count word patterns being tested are as follows:

8000H, 4000H, 2000H, 1000H, 0800H, 0400H, 0200H, 0100H,

0080H, 0040H, 0020H, 0010H, 0008H, 0004H, 0002H, 0001H.

TEST STEP INFORMATION:

Test Step	Word Pattern Tested	Clocks to Kick	Expected Count
1	8000H	8000H	0
2	8000H	1	8001H
3	4000H	C000H	0
4	4000H	1	4001H
5	2000Н	E000H	0
6	2000H	1	2001H
7	1000H	F000H	0
8	1000H	1	1001H
9	0800Н	F800H	0
10	0800Н	1	0801H
11	0400H	FC00H	0
12	0400H	1	0401H
13	0200H	FE00H	0
14	0200H	1	0201H
15	0100Н	FF00H	0
16	0100H	1	0101H
17	0080Н	FF80H	0
18	0080Н	1	0081H
19	0040H	FFCOH	0
02	00 4 0H	1	0041H
21	0020H	FFEOH	0
22	0020H	1	0021H
23	0010H	FFFOH	0
24	0010H	1	0011H

Test Step (Cont'd)	Word Pattern Tested	Clocks to Kick	Expected Count	
25	0008H	FFF8H	0	
26	0008H	1	0009H	
27	0004H	FFFCH	0	
28	0004H	1	0005H	
29	0002H	FFFEH	0	
30	0002H	1	0003H	
31	0001H	FFFFH	0	
32	0001H	1	0002H	

ERROR MESSAGES:

If an error occurs, the following message is displayed:

*TEST FAILED -- TEST STEP zz

Delay Counting Operation Test

Count Pattern = ccccH

Count Expected = eeeeH Count Read = rrrH

Error Bit Map = xxxxxxxxxxxxxxxxx

Where zz should be 1 through 32

cccc should be 8000, 4000, 2000, 1000, 0800, 0400 0200, 0100, 0080, 0040, 0020, 0010

0008, 0004, 0002, 0001

eeee should be 8000, 4000, 2000, 1000, 0800, 0400, 0200, 0100 0080, 0040, 0020, 0010, 0008, 0004, 0002, 0001, 0

rrrr should be 0000 through FFFF

Control Board Diagnostic Subtest 10

TITLE:

RELATION LOGIC TEST

TARGET LOGIC:

12B, 14B, 12A, 13A, 11A, 11F, 11C, 11B, 11D, 9B, 12F

TEST DESCRIPTION:

The Relation Logic is functionally tested by making one of the logic paths true. The relation is then verified by reading the desired relation bit and comparing the result to the expected logic state.

The Boolean function of each logic path is:

```
Path 1: P1 = (old T < D)*(advanced + jumped)*(evented)*(TC)
Path 2: P2 = (jumped)*(D = 1 If Jumped)
Path 3: P3 = (advanced)*(D = 1 If advanced)*(jumped /)
Path 4: P4 = (old T = D)*(evented /)*((advanced + jumped) /)
Path 5: P5 = (old T = D)*(evented)*((advanced + jumped) /)
Path 6: P6 = (old T > D)*((advanced + jumped) /)
(T < D) = NOT (P1 + P2 + P3 + P4 + P5)
(T = D) = P1 + P2 + P3 + P4
(T > D) = P5 + P6
Path 0 logic means T < D true.
```

TEST STEP INFORMATION

Test Step	Logic Path	Relation True
. 1	0, 1	T < D then T = D
2	2	T = D
3	3	T = D
4	4, 5, 6	T = D then T > D

ERROR MESSAGES:

If an error occurs, the following message is displayed:

```
*TEST FAILED -- TEST STEP zz
Relation Logic Path p Failed
"T < D" Expected = a
"T < D" Read = b
"T = D" Expected = c
"T = D" Read = d
"T > D" Expected = e
"T > D" Read = f
```

Where zz should be 1 through 4.

a, b, c, d, e, f should be 0 or 1.

TITLE: SELECTION RAM DATA INTEGRITY TEST

TARGET LOGIC: 6B, 5B, 4B, 7B, 8B, 1B, 2B, 3B, 8A, 9A, 5C, 5D, 7C, 4D, 8D, 5F, 7D, 1C, 3C, 8C,

9C. 3D. 9B

TEST DESCRIPTION:

The Selection RAMs data integrity is functionally tested by separating al RAMs into 4 subgroups (ADVANCE, JUMP, STOP, TRACE), writing the specified data into into the RAMS of each subgroup, and verifying the data integrity by reading the (ADVANCE, JUMP, STOP, TRACE) bits and comparing the result to the nibble expected.

There are 4 subgroups as follows, being tested:

```
Subgroup A: bit 0 -- selection bit for ADVANCE A
             bit 1 -- selection bit for ADVANCE B
             bit 2 -- selection bit for ADVANCE C
             bit 3 -- selection bit for (ADVANCE C.B.A)/
             bit 4 -- selection bit for ADVANCE if T > D
             bit 5 -- selection bit for ADVANCE if T = D
             bit 6 -- selection bit for ADVANCE if T < D
             bit 7 -- selection bit for ADVANCE if 'x'
Subgroup J : bit 0 -- selection bit for JUMP A
             bit 1 -- selection bit for JUMP B
             bit 2 -- selection bit for JUMP C
             bit 3 -- selection bit for (JUMP C.B.A)/
             bit 4 -- selection bit for JUMP if T > D
             bit 5 -- selection bit for JUMP if T = D
             bit 6 -- selection bit for JUMP if T < D
Subgroup S: bit 0 -- selection bit for STOP A
             bit 1 -- selection bit for STOP B
            bit 2 -- selection bit for STOP C
             bit 3 -- selection bit for (STOP C.B.A)/
             bit 4 -- selection bit for STOP if T > D
             bit 5 -- selection bit for STOP if T = D
             bit 6 -- selection bit for STOP if T < D
             bit 7 -- selection bit for STOP if 'x'
Subgroup T: bit 0 -- selection bit for TRACE A
             bit 1 -- selection bit for TRACE B
             bit 2 -- selection bit for TRACE C
             bit 3 -- selection bit for (TRACE C.B.A)/
             bit 4 -- selection bit for TRACE if T > D
             bit 5 -- selection bit for TRACE if T = D
             bit 6 -- selection bit for TRACE if T < D
             bit 7 -- selection bit for TRACE if 'x'
```

Each bit has logic 0 and logic 1 to be tested.

Test Step	Subgroup	Bi†	Mnemonic l	Logic State	Related Chip
1	Advance	0	ADVANCE A	0	4B-D3
2 3	Advance	0	ADVANCE A	1	4B - D3
	Advance	1	ADVANCE B	0 1 1 1 1	5B-D2
4	Advance	1	ADVANCE B	1	5B - D2
5	Advance	2	ADVANCE C	0	5B - D3
6	Advance	2	ADVANCE C	1	5B - D3
7	Advance	3	(ADVANCE C.B.A)/	0	5B-D1
8	Advance	3	(ADVANCE C.B.A)/	1	5B-D1
9	Advance	4	ADVANCE if $T > D$	0	6B-D2
10	Advance	4	ADVANCE if T > D	1	6B-D2
11	Advance	5	ADVANCE if $T = D$	0	6B-D0
12	Advance	5	ADVANCE if $T = D$	1	6B-D0
13	Advance	6	ADVANCE if T < D	0	6B-D3
14	Advance	6	ADVANCE if T < D	1	6B-D3
15	Advance	7	ADVANCE if 'x'	0	6B-D1
16	Advance	7	ADVANCE if 'x'	1	6B-D1
17	Jump	0	Jump A	0	8B-D2
18	Jump	0	Jump A		8B-D2
19	Jump	1	Jump B	0	8B-D3
20	Jump	1	Jump B	1	8B - D3 4B - D0
21	Jump	2 2	Jump C	1	4B-D0
22 23	Jump	3	Jump C R A)/	0	4B - D2
2 <i>3</i> 24	Jump	3	(Jump C.B.A)/ (Jump C.B.A)/	1	4B-D2
24 25	Jump	ر 4	Jump if T > D	0	7B - D3
26	Jump	4	Jump if T > D	1	7B - D3
27	Jump	5	Jump if T = D	0	7B - D1
28	Jump Jump	5	Jump if T = D	1	7B-D1
29	Jump	6	Jump if T < D	Ó	7B-D2
30	Jump	6	Jump if T < D	1	7B-D2 7B-D2
31	Jump	7	None	×	None
32	Jump	, 7	None	×	None
33	Stop	Ó	Stop A	Ô	3B - D2
34	Stop	Ö	Stop A	Ĭ	3B-D2
35	Stop	1	Stop B	0	2B-D0
36	Stop	1	Stop B	1	2B-D0
37	Stop	2	Stop C	0	2B-D2
38	Stop	2	Stop C	1	2B-D2
39	Stop	2 3	(Stop C.B.A)/	0	1B-D1
40	Stop	3	(Stop C.B.A)/	1	1B-D1
41	Stop	4	Stop if T > D	0	1B - D0
42	Stop	4	Stop if T > D	1	1B-D0
43	Stop	5	Stop if T = D	0	1B-D3
44	Stop	5	Stop if $T = D$	1	1B-D3
45	Stop	6	Stop if T < D	Ö	1B-D2
46	Stop	6	Stop if T < D	1	1B-D2
47	Stop	7	Stop if 'x'	0	2B-D3
48	Stop	7	Stop if 'x'	ang 11	2B - D3
49	Trace	0	Trace A	0	9A-D0
50	Trace	0	Trace A	1	9A-D0
51	Trace	1	Trace B	0	8A-D2
52	Trace	1	Trace B	1	8A-D2

53	Trace	2	Trace C	0	8A-D0
54	Trace	2	Trace C	1	8A-D0
55	Trace	3	(Trace C.B.A)/	0	8A-D1
56	Trace	3	(Trace C.B.A)/	1	8A-D1
57	Trace	4	Trace if T > D	0	9A-D2
58	Trace	4	Trace if T > D	1	9A-D2
59	Trace	5	Trace if $T = D$	0	9A - D3
60	Trace	5	Trace if $T = D$	1	9A - D3
61	Trace	6	Trace if $T < D$	0	3B - D0
62	Trace	6	Trace if $T < D$	1	3B - D0
63	Trace	7	Trace if'x'	0	3B - D1
64	Trace	7	Trace if'x'	1	3B - D1

ERROR MESSAGES:

If an error occurs, the following message is displayed:

*TEST FAILED -- TEST STEP zz
Selection RAMs Data Integrity
Subgroup g Bit b Testing
RAM Address = aaH
AJST/ Nibble Expected = nnH
AJST/ Nibble Read = rrH
Error Bit Map = xxxxxxxxB

Where zz should be 1 through 64

g should be A, J, S, T.

b should be 0 or 1.

aa should be 00 through OF.

nn should be 08, 04, 02, 01, 0

rr should be 00 through 0F

xxxxxxx should be 00000000 through 00001111

Control Board Diagnostic Subtest 12

TITLE:

SELECTION RAM ADDRESS INTEGRITY TEST

TARGET LOGIC:

6B, 5B, 4B, 7B, 8B, 1B, 2B, 3B, 8A, 9A, 5C, 5D, 7C, 4D, 8D, 5F, 7D, 1C, 3C, 8C,

9C, 3D, 9B

TEST DESCRIPTION:

The Selection RAMs address integrity is functionally tested by separating all RAMs into 4 subgroups (ADVANCE, JUMP, STOP, TRACE), clearing all locations of selection RAMs, going to the asserted level address, and writing bit 0 into the RAMS of each subgroup. The address integrity is then verified by reading the (ADVANCE, JUMP, STOP, TRACE) bits from all locations.

There are 4 subgroups as follows, being tested:

Subgroup A: bit 0 -- selection bit for ADVANCE A
Subgroup J: bit 0 -- selection bit for JUMP A
Subgroup S: bit 0 -- selection bit for STOP A
Subgroup T: bit 0 -- selection bit for TRACE A

Each bit only test logic 0.

TEST STEP INFORMATION:

Test	Step S	Subgroup	Bit	Mnemonic	Logic S	tate Level	Address
1	/	Advance	0	ADVANCE A	0	01H	
2	1	Advance	0	ADVANCE A	0	02H	
3	. /	Advance	0	ADVANCE A	0	04H	
4	1	Advance	0	ADVANCE A	0	08H	
5	,	Jump	0	JUMP A	0	01H	
6	•	Jump	0	JUMP A	0	02H	
7		Jump	0	JUMP A	0	04H	
8		Jump	0	JUMP A	0	08H	
9		Stop	0	STOP A	0	01H	
10) :	Stop	0	STOP A	0	02H	
1.	1 :	Stop Stop	0	STOP A	0	04H	
1:	2 :	Stop	0	STOP A	0	08H	
1.	3 .	TRACE	0	TRACE A	0	01H	
14	4	TRACE	0	TRACE A	0	02H	
1 !	5 .	TRACE	0	TRACE A	0	04H	
1.6	5	TRACE	0	TRACE A	0	08H	

ERROR MESSAGES:

If an error occurs, the following message is displayed:

*TEST FAILED -- TEST STEP zz
Selection RAMs Address Integrity
Subgroup g Testing
Address Expected = eeH
Address Found = ffH
AJST/ Nibble Expected = nnH
AJST/ Nibble Read = rrH

Where zz should be 1 through 16

g should be A, J, S, T.

ee should be 01, 02, 04, 08

ff should be 00 through 0F

nn should be 08, 04, 02, 01

rr should be 00 through 0F

K205 CLOCK BOARD DIAGNOSTIC

DIAGNOSTIC OVERVIEW

This section describes subtests that are performed by the K205 Clock Board Diagnostic. The target hardware is presented, as well as a general description of each Subtest, a list of information for each Test Step, and Error Messages that may be printed.

The K205 Clock Board Diagnostic is a board level Diagnostic which runs under the K205 Diagnostic Operating System. The Diagnostic verifies all functions of the Clock Board except for "J2", which presents clocks to the front panel. The hardware that is not tested is a 4028 Multiplexer/Driver at 9B, two drivers at 10B, and the cable going to the front panel.

The Diagnostic Tests that are performed can be divided into five basic sections as described below.

The first is the Force Conditions Test. This test is a series of simple I/O operations that are performed on the Clock Board.

The second is the Sample and Control Clock testing. These clocks move data on the Data Boards. Specifically, the Sample Clock clocks the Data Board's Sample Registers, and the Control Clock clocks the Data Board's Pipeline.

The third is the Latch Clock testing. The Latch Clocks also clock data on the Data Boards, but in a special "latch mode" where data is latched before it reaches the Data Board's Sample Registers.

The fourth is the Frequency testing. All seven decades from the 100Mhz Clock, down to the 100 Hz Clock are tested. The Clock Board Multiplier is tested to see if it can actually perform a divide by function, thus slowing down the clock rate.

The fifth and final is the testing of the Level RAM. The RAM is tested for Data integrity, Addressing integrity, and control logic functionality.

The Diagnostic uses Data Boards A, B and C extensively to check out the clocking features. The Diagnostic also requires the use of the Control Board and the Threshold Board. All of these boards must be functional for any realistic pinpointing of possible failures. All six of the external probes must be installed, with floating inputs (no connection).

If Data Board C is not installed, (i.e. unit contains 32 input channels), the C section clocks of the Clock Board will not be tested, and the following message is displayed:

>Testing sections A & B, cannot test section C.

This message informs the operator that the A and B sections are being tested, but there is insufficient hardware in the system to diagnose section C. All six probes must still be installed to properly test sections A and B.

The type of tests that are performed on the Clock Board are static type tests. The tests verify the functionality and individuality of multiplexers and gates but do not perform "real time" testing on the board. Therefore, if racing conditions exist, or if problems occur with propagation delays, the Diagnostic will probably not detect them.

Also, the frequency test that is performed on the Clock Decades is a "ballpark" test, and does not verify that the 100 Mhz source clock is exactly 100.00 Mhz. This must be adjusted/verified with a scope or frequency counter.

The Clock Board provides very little status information to monitor the Modes or selections. Of the 133 Command Output Bits, the Clock board only provides 4 Status Input Bits.

If multiple failures exist on a board under test, the problem might originate in the I/O port decoding and data latching. This portion of the board is initially assumed to be functional. If it is not funtional, very few if any tests will pass.

DESCRIPTION OF DATA BOARD REGISTERS USED TO TEST CLOCK BOARD

The Sample Clocks, Latch Clocks and Control Clocks are tested using the K205 Data Boards. The Data Boards are also used for the Frequency tests.

A simple outline of the registers on the Data Boards is as follows:

1. Data Boards Diagnostic Latch Register.

```
Data Board A - Write Port OCOH. (cannot read this port back)
Data Board B - Write Port ODOH. (cannot read this port back)
Data Board C - Write Port OEOH. (cannot read this port back)
```

This Latch is the "Front End" to the Data Board's Data Path. Data is placed in this register by simply performing an OUTWORD instruction.

2. Data Boards Sample Registers.

```
Data Board A - Read Port OC6H. (cannot write directly to this port)
Data Board B - Read Port OD6H. (cannot write directly to this port)
Data Board C - Read Port OD6H. (cannot write directly to this port)
```

Data is transfered from the Data Board's Diagnostic Latch Registers to the Data Board's Sample Register when a Sample Clock is issued. Sample Register A requires Sample Clock A, Sample Register B requires Sample Clock B, and Sample Register C requires Sample Clock C. This transfer will take place assuming the Data Board is not in "Latch" mode.

3. Data Boards New Pipe Registers.

```
Data Board A - Read Port OC4H. (cannot write directly to this port)
Data Board B - Read Port OD4H. (cannot write directly to this port)
Data Board C - Read Port OD4H. (cannot write directly to this port)
```

Data is transferred from the Data Boards Sample Registers to the Data Boards New Pipe Registers when a Control Clock is issued. Data Boards A, B and C all use a single Control Clock for transfer.

4. "Latch" Mode on the Data Boards.

When the Data Boards are in Latch Mode, an extra Data latch is present between the Diagnostic Latch Registers and the Sample Registers. A Latch Clock is required to transfer Data.

In Latch Mode, the following sequence is required to place Data into the Data Board's Sample Registers.

Output the desired Data to the Diagnostic Latch Registers. This will present the Data to the input of the "Latch" mode Registers. Issuing a Latch Clock presents this Data to the input of the Sample Registers. Issuing a Sample Clock latches this Data in the Sample Registers. Data Board A requires Latch Clock A, Data Board B requires Latch Clock B, and Data Board C requires Latch Clock C.

SUBTEST CATEGORIES

There are fourteen subtests that are performed by the Clock Board Diagnostic. These tests are as follows:

- 1. Force Conditions Test
- 2. Sample and Control Clocks, Diagnostic Internal Clock Test
- 3. Sample and Control Clocks, OR-only Enables Test
- 4. Sample Clocks, 10ns Clock Test
- 5. Sample and Control Clocks, AJ, BJ and CJ Clocks Test
- 6. Sample and Control Clocks, AK, BK and CK Clocks Test
- 7. Latch Clocks, Diagnostic Internal Clock Test
- 8. Latch Clocks, Diagnostic OR-only Enables Test
- 9. Latch Clocks, AR, BR and CR Clocks Test
- 10. Latch Clocks, AS, BS and CS Clocks Test
- 11. Decade Frequency and Multiplier Divide by Test
- 12. Level RAMs Data Integrity Test
- 13. Level RAMs Address Integrity Test
- 14. Level RAMs Control Test

ERROR COUNT CATEGORIES

The Error Count Display information is a one for one match with the subtest above. The K205 Diagnostic Operating System will display the message "Subtest n" instead of the actual test name (where "n" = Subtest Number).

Subtest	1	(Force Conditions)
Subtest	2	(Sample and Control Clocks, Diagnostic Internal)
Subtest	3	(Sample and Control Clocks, OR-only Enables)
Subtest	4	(Sample Clocks, 10ns Clock Test
Subtest	5	(Sample and Control Clocks, AJ, BJ and CJ)
Subtest	6	(Sample and Control Clocks, AK, BK and CK)

Subtest	7	(Latch Clocks, Diagnostic Internal)
Subtest	8	(Latch Clocks, Diagnostic OR-only Enables)
Subtest	9	(Latch Clocks, AR, BR and CR)
Subtest	10	(Latch Clocks, AS, BS and CS)
Subtest	11	(Decade Frequency and Multiplier)
Subtest	12	(Level RAMs Data Integrity)
Subtest	13	(Level RAMs Address Integrity)
Subtest	14	(Level RAMs Control)

TITLE:

FORCE CONDITIONS TEST

TARGET LOGIC:

7J, 6J, 8J, 10K, 11K, 12J, 6K, 9K, 9J, 11H

10H

10G, 10F, 9F, 11K,

5J

TEST DESCRIPTION:

This test issues commands to the Clock Board and expects to see certain status conditions existing. Commands are issued by writing to port OBEH, and the Status is read back from port OB2H.

Since the Clock Board only provides 4 status bits for all of the 113 command bits, only a fraction of the I/O read/write/control logic is actually tested. If there are errors in this test, the I/O decode logic and/or data latches may be faulty, and the succeeding tests will probably have multiple errors.

TEST STEP INFORMATION:

Step	Expected Status
1	A000H
2	2000H
3	0000H
4	6000H, 7000H
5	7000H

ERROR MESSAGES:

If an error occurs, the following message is displayed:

* Test FAILED--Test Step ssss Force Conditions/Status Error No Clocking used I/O Address = aaaaH Status Read = rrrrH

Status Expected = eeeeH

Where:

ssss is the Test Step in the range of 1 to 5.

aaaa is the address of the Clock Board Status Register, 00B2H.

rrrr is the Data Word read from the Status Register.

eeee is the Data Word expected from the Status Register.

NOTE: With the limited amount of status bits on the Clock Board, it is difficult to pin point the cause of an error. Whether the fault lies with an address decoder, a Data Bit Driver or Latch, the fault can be determined objectively by using a Logic Analyzer or Scope, and setting the Loop On Error Option.

TITLE: SAMPLE AND CONTROL CLOCKS, DIAGNOSTIC INTERNAL CLOCK TEST

TARGET LOGIC: 7A, 8A, 10H, 7B, 8B, 9G 7D, 8D, 10J, 7E, 8E, 9H

7F, 8F, 7G, 8G, 7H, 8H

11H, 10D, 12C, 11C

10C

11B

3E, 3F, 3G, 3H, 4H, 4J, 4C, 4D

TEST DESCRIPTION:

The Diagnostic Internal Sample Clocks A, B and C, and the Diagnostic Internal Control Clock will be tested for functionality and uniqueness, as well as the ability to disable these Clocks using the Threshold Disable, and the Force Disqualify Disable.

The Sample Clocks are tested by placing Data at the Front End of the Data Board, issuing a Diagnostic Internal Sample Clock, and checking the Sample Registers to see if a Data transfer took place.

The Control Clocks are similarly tested by clocking data into the Sample Registers, issuing a Diagnostic Internal Control Clock, and checking the New Pipe Registers to see if a Data transfer took place.

NOTE: The Diagnostic Internal Clock is "kicked" by outputing a "1" to bit D0 of Write Registers OB8H of the Clock Board. This produces a clock pulse the width of the 8086's Write pulse. Consecutive "kicks" can be achieved by consecutive outputs to this port. It is never necessary to set this bit low.

TEST STEP INFORMATION:

Step	Data	Clock Tested	Data Verified at
1	0000Н	Sample A, B, C	Sample Registers A, B, C
2	5555H	Sample A, B, C	Sample Registers A, B, C
. 3	AAAAH	Sample A, B, C	Sample Registers A, B, C
4	CCCCH	Sample A, B, C	Sample Registers A, B, C
5	3333H	Sample A, B, C	Sample Registers A, B, C
6	6666H	Sample A, B, C	Sample Registers A, B, C
7	9999H	Sample A, B, C	Sample Registers A, B, C
8	FFFFH	Sample A, B, C	Sample Registers A, B, C
9	0000H	Control	New Pipe Registers A, B, C
10	5555H	Control	New Pipe Registers A, B, C
11	AAAAH	Control	New Pipe Registers A, B, C
12	CCCCH	Control	New Pipe Registers A, B, C
13	3333H	Control	New Pipe Registers A, B, C
14	6666H	Control	New Pipe Registers A, B, C
15	9999H	Control	New Pipe Registers A, B, C
16	FFFFH	Control	New Pipe Registers A, B, C

Uniqueness Test:

Step	A Data	B Data	C Data	Clock Tested	Data Verified at
17	AAAAH	0000H	0000H	Sample A	Sample Registers A, B, C
18	0000H	BBBBH	0000H	Sample B	
19	0000H	0000H	CCCCH	Sample C	
20	AAAAH	BBBBH	CCCCH	Control	
21	AAAAH	BBBBH	CCCCH	Control	Sample Registers A, B, C
22	AAAAH	BBBBH		Control	Sample Registers A, B, C
23 24 25	AAAAH AAAAH AAAAH	BBBBH BBBBH BBBBH	CCCCH CCCCH	Control Control Control	New Pipe Registers A, B, C New Pipe Registers A, B, C New Pipe Registers A, B, C

NOTE: Test Steps 20 - 22 verify the Control Clock does not change the contents of the Sample Registers.

Test Steps 23 - 25 verify the Control Clock can latch Data into the New Pipe Pipe Registers with all Sample Clocks disabled.

Disable Test

Step	A Data	B Data	C Data	Clock Tested	Data Verified at
26	AAAAH			Sample A	Sample Register A
27		BBBBH		Sample B	Sample Register B
28			CCCCH	Sample C	Sample Register C
29	0000H			Control	New Pipe Register A
30		0000Н		Control	New Pipe Register B
31			0000H	Control	New Pipe Register C

Force Disqualify Test:

Step	A Data	B Data	C Data	Clock Tested	Data Verified at
32	AAAAH			Sample A	Sample Register A
33		BBBBH		Sample B	Sample Register B
34			CCCCH	Sample C	Sample Register C
35	0000H			Control	New Pipe Register A
36		0000H		Control	New Pipe Register B
37			0000H	Control	New Pipe Register C

ERROR MESSAGES:

If an error occurs, the following message is displayed:

* Test FAILED--Test Step ssss cccc Clock tttt Error Diagnostic Internal Clock I/O Address = aaaaH Status Read = rrrrH Status Expected = eeeeH

```
Where:
ssss is the Test Step in the range: 1 to 37.
cccc is the tested Clock: Sample A,
                           Sample B,
                           Sample C,
                           Control.
                        Functional,
tttt is the test type:
                        Uniqueness,
                        Disable,
                        Force Disqualify
aaaa is the address of a Data Board Sample Register:
                        OC6H for Data Board A,
                        OD6H for Data Board B,
                        OE6H for Data Board C.
                  or a Data Board New Pipe Register:
                        OC4H for Data Board A,
                        OD4H for Data Board B,
                        OE4H for Data Board C.
rrrr is the Data Word read from the Status Register.
eeee is the Data Word expected from the Sample Register which should be:
                        0000H,
                        5555H.
                        AAAAH,
                        CCCCH,
                        3333H,
                        6666H,
                        9999H.
                        FFFFH.
NOTE: 0000H is the expected Data Word for Data Boards during Uniqueness
Testing.
```

TITLE:

SAMPLE AND CONTROL CLOCKS OR-ONLY ENABLES TEST

TARGET LOGIC:

5E, 5F, 5G, 5H, 4H, 4J, 4C, 4D

Setup Latches in Subtest 2

TEST DESCRIPTION:

The Sample Clocks A, B and C, and Control Clock's OR-Only Enable bits are tested for functionality and uniqueness, as well as the ability to disable these Clocks using the Force Disqualify Disable test.

The Sample Clocks are tested by placing Data at the Front End of the Data Board, issuing a Sample Clock by toggling the OR-Only Enable bit, and checking the Sample Registers to see if a Data transfer took place.

The Control Clocks are similarly tested by clocking data into the Sample Registers, issuing a Control Clock by toggling the OR-Only Enable bit, and checking the New Pipe Registers to see if a Data transfer took place.

TEST STEP INFORMATION:

Functionality Test:

Step	Data	Clock Tested	Data Verified at
1	AAAAH	Sample A	Sample Register A
2 3	BBBBH CCCCH	Sample B Sample C	Sample Register B Sample Register C
4	AAAAH	Control	New Pipe Register A
5	BBBBH	Control	New Pipe Register B
6	CCCCH	Control	New Pipe Register C

Uniqueness Test:

Step	A Data	B Data	C Data	Clock Tested	Data Verified at
7	AAAAH	0000Н	0000Н	Sample A	Sample Registers A, B, C
8	0000H	BBBBH	0000H	Sample B	Sample Registers A, B, C
9	0000H	0000H	CCCCH	Sample C	Sample Registers A, B, C
10	AAAAH	BBBBH	CCCCH	Control	New Pipe Registers A, B, C
11	AAAAH	BBBBH	CCCCH	Control	New Pipe Registers A, B, C

Force Disqualify Test:

Step	A Data	B Data	C Data	Clock Tested	Data Verified at
12	AAAAH			Sample A	Sample Register A
13		BBBBH		Sample B	Sample Register B
14			CCCCH	Sample C	Sample Register C
15	0000Н			Control	New Pipe Register A
16		0000H		Control	New Pipe Register B
17			0000H	Control	New Pipe Register C

ERROR MESSAGES:

If an error occurs, the following message is displayed:

* Test FAILED--Test Step ssss cccc Clock tttt Error OR Only Enables I/O Address = aaaaH Status Read = rrrrH Status Expected = eeeeH

Where:

ssss is the Test Step in the range: 1 to 17.

cccc is the tested Clock: Sample A,
Sample B,
Sample C,
Control.

tttt is the test type: Functional, Uniqueness, Force Disqualify.

aaaa is the address of a Data Board Sample Register:

OC6H for Data Board A,
OD6H for Data Board B,
OE6H for Data Board C.
or a Data Board New Pipe Register:
OC4H for Data Board A,
OD4H for Data Board B,
OE4H for Data Board C.

rrrr is the Data Word read from the Status Register.

eeee is the Data Word expected from the Sample Register which should be:

AAAAH for Data Board A, (OC6H, OC4H).

BBBBH for Data Board B, (OD6H, OD4H).

CCCCH for Data Board C, (OE6H, OE4H).

 ${f NOTE:}\ 0000{f H}$ is the expected data word for all Data Boards during Uniqueness Testing.

TITLE:

SAMPLE CLOCKS, 10ns CLOCK TEST

TARGET LOGIC:

5E, 5F, 5G, 4H, 4J, 4C, 4D

Setup Latches in Subtest 2

TEST DESCRIPTION:

The Sample Clocks A, B, C, and 10ns Clock Enable bit will be tested for functionality and uniqueness, as well as the ability to disable these Clocks using the Force Disqualify Disable.

The Sample Clocks are tested by placing Data at the Front End of the Data Board, toggling the 10ns Enable bit, and then checking the Sample Registers to see if a Data transfer took place.

NOTE: The 10ns Enable bit is toggled active then inactive with two consecutive output instructions by the 8086 CPU. Since the 100Mhz Clock is so fast compared to the execution speed of the 8086, many Sample Clocks will occur during the short period that the 10ns Enable is active. This will not cause a problem, since the Sample Register cannot overflow.

TEST STEP INFORMATION:

Functionality Test:

Step	Data	Clock Tested	Data Verified at
2	AAAAH	Sample A	Sample Register A
	BBBBH	Sample B	Sample Register B
	CCCCH	Sample C	Sample Register C

Uniqueness Test:

Step	A Data	B Data	C Data	Clock Tested	Data Verified at
4	AAAAH	0000Н	0000Н	Sample A	Sample Registers A, B, C
5	0000Н	BBBBH	0000H	Sample B	Sample Registers A, B, C
6	0000H	0000H	CCCCH	Sample C	Sample Registers A, B, C

Force Disqualify Test:

Step	A Data	B Data	C Data	Clock Tested	Data Verified at
7	AAAAH			Sample A	Sample Register A Sample Register B
<u>,</u> 8		BBBBH		Sample B	Sample Register B
9			CCCCH	Sample C	Sample Register C

ERROR MESSAGES:

If an error occurs, the following message is displayed:

* Test FAILED--Test Step ssss cccc Clock tttt Error 10 ns Clock I/O Address = aaaaH Status Read = rrrrH Status Expected = eeeeH

Where:

ssss is the Test Step in the range: 1 to 9.

cccc is the tested Clock: Sample A, Sample B, Sample C.

tttt is the test type: Functional, Uniqueness,

Force Disqualify.

aaaa is the address of a Data Board Sample Register:

OC6H for Data Board A, OD6H for Data Board B, OE6H for Data Board C.

rrrr is the Data Word read from the Status Register.

eeee is the Data Word expected from the Sample Register which should be:

AAAAH for Data Board A. BBBBH for Data Board B. CCCCH for Data Board C.

 $\mbox{NOTE:} \quad \mbox{0000H is the expected Data Word for all Data Boards during Testing.}$

TITLE:

SAMPLE AND CONTROL CLOCKS AJ, BJ, and CJ CLOCKS TEST

TARGET LOGIC:

3E, 5E, 3F, 5F, 3G, 5G, 3H, 5H

4H, 4J, 4C, 4D

4E

Setup Latches in Subtest 2

TEST DESCRIPTION:

The AJ, AJ/, BJ, BJ/, CJ and CJ/ clock enables for the Sample Clocks A, B, C and the Control Clock will be tested for functionality and uniqueness as well as the ability to disable these Clocks using the Threshold Disable, and the Force Disqualify Disable.

The Sample Clocks are tested by placing Data at the Front End of the Data Board, issuing a Sample Clock by toggling one of the AJ, BJ, CJ Enables, and checking the Sample Registers to see if a Data transfer took place.

The Control Clocks are similarly tested by clocking data into the Sample Registers, issuing a Control Clock by toggling one of the AJ, BJ, CJ Enables, and checking the New Pipe Registers to see if a Data transfer took place.

NOTE: The Logic states of AJ, AJ/, BJ, BJ/, CJ and CJ/ are determined by the current threshold at the probes. An ECL Threshold, and a VARAIABLE A Threshold will be used to provide the High and Low logic states. This test will require the use of the Threshold Board and the probes.

TEST STEP INFORMATION:

Functionality Test:

Step	Data	Clock Tested	Data Verified at
1	AAAAH	Sample A - AJ/, BJ/, CJ/	Sample Register A
2	BBBBH	Sample B - AJ/, BJ/, $CJ/$	Sample Register B
3	CCCCH	Sample C - AJ/, BJ/, CJ/	Sample Register C
4	AAAAH	Control - AJ/, BJ/, CJ/	New Pipe Register A
5	BBBBH	Control - AJ/, BJ/, CJ/	New Pipe Register B
6	CCCCH	Control - AJ/, BJ/, CJ/	New Pipe Register C
7	AAAAH	Sample A - AJ, BJ, CJ	Sample Register A
8	BBBBH	Sample B - AJ, BJ, CJ	Sample Register B
9	CCCCH	Sample C - AJ, BJ, CJ	Sample Register C
10	AAAAH	Control - AJ, BJ, CJ	New Pipe Register A
11	BBBBH	Control - AJ, BJ, CJ	New Pipe Register B
12	CCCCH	Control - AJ, BJ, CJ	New Pipe Register C

Uniqueness Test:

A Data	B Data	C Data	Clock Tested	Data Verified at		
AAAAH	0000Н	0000H	Sample A - AJ/	Sample Registers A.	в. С	
AAAAH	0000H	0000H	Sample A - BJ/			
AAAAH	0000H	0000H	Sample A - CJ/	Sample Registers A,	В, С	
0000H	BBBBH	0000H	Sample B - AJ/	Sample Registers A,	B, C	
0000H	BBBBH	0000H	Sample B - BJ/	Sample Registers A,	В, С	
0000H	BBBBH	0000H	Sample B - CJ/	Sample Registers A,	B, C	
0000H	0000H	CCCCH	Sample C - AJ/	Sample Registers A,	В, С	
0000H	0000H	CCCCH	Sample C - BJ/	Sample Registers A,	B, C	
0000H	0000H	CCCCH	Sample C - CJ/	Sample Registers A,	В, С	
AAAAH	BBBBH	CCCCH	Control - AJ/	New Pipe Registers	A, B	, C
AAAAH	BBBBH	CCCCH	Control - BJ/	New Pipe Registers	А, В	, C
AAAAH	BBBBH	CCCCH	Control - CJ/	New Pipe Registers	A, B	, C
AAAAH	0000H	0000H	Sample A - AJ	Sample Registers A,	В, С	
AAAAH	0000H	0000H	Sample A - BJ	Sample Registers A,	В, С	
AAAAH	0000H	0000H	Sample A - CJ	Sample Registers A,	В, С	
0000H	BBBBH	0000H	Sample B - AJ	Sample Registers A,	В, С	
0000H	BBBBH	0000H	Sample B - BJ	Sample Registers A,	В, С	
0000H	BBBBH	0000H	Sample B - CJ	Sample Registers A,	В, С	
0000H	0000H	CCCCH	Sample C - AJ	Sample Registers A,	В, С	
0000H	0000H	CCCCH	Sample C - BJ	Sample Registers A,	в, с	
0000H	0000H	CCCCH	Sample C - CJ	Sample Registers A,	В, С	
AAAAH	BBBBH	CCCCH	Control - AJ	New Pipe Registers	A, B	, C
AAAAH	BBBBH	CCCCH	Control - BJ	New Pipe Registers	А, В	, C
AAAAH	BBBBH	CCCCH	Control - CJ	New Pipe Registers	А, В	, C
	AAAAH AAAAH OOOOH OOOOH OOOOH OOOOH AAAAH AAAAH AAAAH AAAAH AAAAH OOOOH OOOOH OOOOH OOOOH OOOOH	AAAAH 0000H AAAAH 0000H AAAAH 0000H O000H BBBBH O000H BBBBH O000H 0000H O000H 0000H O000H 0000H AAAAH BBBBH AAAAH BBBBH AAAAH BBBBH AAAAH 0000H AAAAH 0000H AAAAH 0000H BBBBH O000H BBBBH	AAAAH 0000H 0000H AAAAH 0000H 0000H AAAAH 0000H 0000H 0000H BBBBH 0000H 0000H BBBBH 0000H 0000H 0000H CCCCH 0000H 0000H CCCCH AAAAH BBBBH CCCCH AAAAH 0000H 0000H AAAAH 0000H 0000H O000H BBBBH 0000H 0000H BBBBH 0000H 0000H BBBBH 0000H 0000H BBBBH 0000H 0000H CCCCH 0000H 0000H CCCCH AAAAH BBBBH CCCCH	AAAAH 0000H 0000H Sample A - AJ/ AAAAH 0000H 0000H Sample A - BJ/ 0000H BBBBH 0000H Sample B - AJ/ 0000H BBBBH 0000H Sample B - BJ/ 0000H BBBBH 0000H Sample B - BJ/ 0000H 0000H CCCCH Sample C - AJ/ 0000H 0000H CCCCH Sample C - BJ/ 0000H 0000H CCCCH Sample C - BJ/ 0000H 0000H CCCCH Sample C - CJ/ AAAAH BBBBH CCCCH Control - AJ/ AAAAH BBBBH CCCCH Control - BJ/ AAAAH BBBBH CCCCH Control - CJ/ AAAAH 0000H 0000H Sample A - AJ AAAAH 0000H 0000H Sample A - BJ 0000H BBBBH 0000H Sample B - BJ 0000H BBBBH 0000H Sample C - AJ 0000H BBBBH CCCCH Sample C - BJ 0000H 0000H CCCCH Control - AJ AAAAH BBBBH CCCCH Control - BJ	AAAAH 0000H 0000H Sample A - AJ/ Sample Registers A, AAAAH 0000H 0000H Sample A - BJ/ Sample Registers A, 0000H BBBBH 0000H Sample B - AJ/ Sample Registers A, 0000H BBBBH 0000H Sample B - BJ/ Sample Registers A, 0000H BBBBH 0000H Sample B - BJ/ Sample Registers A, 0000H BBBBH 0000H Sample B - CJ/ Sample Registers A, 0000H 0000H CCCCH Sample C - AJ/ Sample Registers A, 0000H 0000H CCCCH Sample C - BJ/ Sample Registers A, 0000H 0000H CCCCH Sample C - CJ/ Sample Registers A, 0000H 0000H CCCCH Sample C - CJ/ Sample Registers A, AAAAH BBBBH CCCCH Control - AJ/ New Pipe Registers AAAAH BBBBH CCCCH Control - BJ/ New Pipe Registers AAAAH 0000H 0000H Sample A - AJ Sample Registers A, AAAAH 0000H 0000H Sample A - BJ Sample Registers A, AAAAH 0000H 0000H Sample A - BJ Sample Registers A, 0000H BBBBH 0000H Sample B - BJ Sample Registers A, 0000H BBBBH 0000H Sample B - BJ Sample Registers A, 0000H BBBBH 0000H Sample B - BJ Sample Registers A, 0000H BBBBH 0000H Sample B - BJ Sample Registers A, 0000H BBBBH 0000H Sample B - BJ Sample Registers A, 0000H 0000H CCCCH Sample C - AJ Sample Registers A, 0000H 0000H CCCCH Sample C - BJ Sample Registers A, 0000H 0000H CCCCH Sample C - BJ Sample Registers A, 0000H 0000H CCCCH Sample C - BJ Sample Registers A, 0000H 0000H CCCCH Sample C - BJ Sample Registers A, 0000H 0000H CCCCH Sample C - BJ Sample Registers A, 0000H 0000H CCCCH Sample C - BJ Sample Registers A, 0000H 0000H CCCCH Control - AJ New Pipe Registers A, 0000H 0000H CCCCH Control - BJ New Pipe Registers	AAAAH 0000H 0000H Sample A - AJ/ Sample Registers A, B, C AAAAH 0000H 0000H Sample A - BJ/ Sample Registers A, B, C 0000H BBBBH 0000H Sample B - AJ/ Sample Registers A, B, C 0000H BBBBH 0000H Sample B - BJ/ Sample Registers A, B, C 0000H BBBBH 0000H Sample B - BJ/ Sample Registers A, B, C 0000H 0000H CCCCH Sample C - AJ/ Sample Registers A, B, C 0000H 0000H CCCCH Sample C - BJ/ Sample Registers A, B, C 0000H 0000H CCCCH Sample C - BJ/ Sample Registers A, B, C 0000H 0000H CCCCH Sample C - CJ/ Sample Registers A, B, C AAAAH BBBBH CCCCH Control - AJ/ New Pipe Registers A, B AAAAH BBBBH CCCCH Control - BJ/ New Pipe Registers A, B AAAAH 0000H 0000H Sample A - AJ Sample Registers A, B AAAAH 0000H 0000H Sample A - BJ Sample Registers A, B, C 0000H BBBBH 0000H Sample A - BJ Sample Registers A, B, C 0000H BBBBH 0000H Sample B - BJ Sample Registers A, B, C 0000H BBBBH 0000H Sample B - BJ Sample Registers A, B, C 0000H BBBBH 0000H Sample B - BJ Sample Registers A, B, C 0000H BBBBH 0000H Sample B - BJ Sample Registers A, B, C 0000H BBBBH 0000H Sample B - BJ Sample Registers A, B, C 0000H BBBBH 0000H Sample B - BJ Sample Registers A, B, C 0000H BBBBH 0000H Sample B - CJ Sample Registers A, B, C 0000H BBBBH 0000H Sample B - BJ Sample Registers A, B, C 0000H BBBBH 0000H Sample C - BJ Sample Registers A, B, C 0000H 0000H CCCCH Sample C - BJ Sample Registers A, B, C 0000H 0000H CCCCH Sample C - CJ Sample Registers A, B, C 0000H 0000H CCCCH Sample C - BJ Sample Registers A, B, C 0000H 0000H CCCCH Sample C - CJ Sample Registers A, B, C 0000H 0000H CCCCH Sample C - BJ Sample Registers A, B, C 0000H 0000H CCCCH Sample C - BJ Sample Registers A, B, C 0000H 0000H CCCCH Sample C - BJ Sample Registers A, B, C 0000H 0000H CCCCH Sample C - BJ Sample Registers A, B, C

Threshold Disable Test:

Step	A Data	B Data	C Data	Clock Tested	Data Verified at
37 .	AAAAH	BBBBH	CCCCH	Sample A - AJ/	Sample Registers A, B, C
38	AAAAH	BBBBH	CCCCH	Sample A - BJ/	Sample Registers A, B, C
39	AAAAH	BBBBH	CCCCH	Sample A - CJ/	Sample Registers A, B, C
40	AAAAH	BBBBH	CCCCH	Sample B - AJ/	Sample Registers A, B, C
41	AAAAH	BBBBH	CCCCH	Sample B - BJ/	Sample Registers A, B, C
42	AAAAH	BBBBH	CCCCH	Sample B - CJ/	Sample Registers A, B, C
43	AAAAH	BBBBH	CCCCH	Sample C - AJ/	Sample Registers A, B, C
44	AAAAH	BBBBH	CCCCH	Sample C - BJ/	Sample Registers A, B, C
45	AAAAH	BBBBH	CCCCH	Sample C - CJ/	Sample Registers A, B, C
46	0000H	0000H	0000H	Control - AJ/	New Pipe Registers A, B, C
47	0000H	0000H	0000H	Control - BJ/	New Pipe Registers A, B, C
48	0000H	0000H	0000H	Control - CJ/	New Pipe Registers A, B, C
49	AAAAH	BBBBH	CCCCH	Sample A - AJ	Sample Registers A, B, C
50	AAAAH	BBBBH	CCCCH	Sample A - BJ	Sample Registers A, B, C
51	AAAAH	BBBBH	CCCCH	Sample A - CJ	Sample Registers A, B, C
52	AAAAH	BBBBH	CCCCH	Sample B - AJ	Sample Registers A, B, C
53	AAAAH	BBBBH	CCCCH	Sample B - BJ	Sample Registers A, B, C
54	AAAAH	BBBBH	CCCCH	Sample B - CJ	Sample Registers A, B, C
55	AAAAH	BBBBH	CCCCH	Sample C - AJ	Sample Registers A, B, C
56	AAAAH	BBBBH	CCCCH	Sample C - BJ	Sample Registers A, B, C
57	AAAAH	BBBBH	CCCCH	Sample C - CJ	Sample Registers A, B, C
58	0000H	0000H	H0000	Control - AJ	New Pipe Registers A, B, C
59	0000H	0000H	0000H	Control - BJ	New Pipe Registers A, B, C
60	0000H	0000H	0000H	Control - CJ	New Pipe Registers A,B,C

Force Disqualify Test:

Step	A Data	B Data	C Data	Clock Tested	Data Verified at			
61	AAAAH	BBBBH	CCCCH	Sample A - AJ/	Sample Registers A,	•		
62	AAAAH	BBBBH	CCCCH	Sample A - BJ/	Sample Registers A,	•		
63	AAAAH	BBBBH	CCCCH	Sample A - CJ/	Sample Registers A,	•		
64	AAAAH	BBBBH	CCCCH	Sample $B - AJ/$	Sample Registers A,			
65	AAAAH	BBBBH	CCCCH	Sample B - BJ/	Sample Registers A,			
66	AAAAH	BBBBH	CCCCH	Sample B - CJ/	Sample Registers A,	В,	С	
67	AAAAH	BBBBH	CCCCH	Sample C - AJ/	Sample Registers A,	В,	С	
68	AAAAH	BBBBH	CCCCH	Sample C - BJ/	Sample Registers A,	В,	С	
69	AAAAH	BBBBH	CCCCH	Sample C - CJ/	Sample Registers A,	В.	С	
70	0000H	0000H	0000H	Control - AJ/	New Pipe Registers	-	В,	С
71	0000Н	0000H	0000H	Control - BJ/	New Pipe Registers		В,	
72	0000Н	0000H	0000H	Control - CJ/	New Pipe Registers		В,	
73	AAAAH	BBBBH	CCCCH	Sample A - AJ	Sample Registers A,			
74	AAAAH	BBBBH	CCCCH	Sample A - BJ	Sample Registers A,			
75	AAAAH	BBBBH	CCCCH	Sample A - CJ	Sample Registers A,	-		
76	AAAAH	BBBBH	CCCCH	Sample B - AJ	Sample Registers A,	-		
77	AAAAH	BBBBH	CCCCH	Sample B - BJ	Sample Registers A,			
78	AAAAH	BBBBH	CCCCH	Sample B - CJ	Sample Registers A,			
79	AAAAH	BBBBH	CCCCH	Sample C - AJ			_	
80	AAAAH	BBBBH	CCCCH	Sample C - BJ	Sample Registers A,			
81	AAAAH	BBBBH	CCCCH	Sample C - CJ	Sample Registers A,	-		
82	0000H	0000H	0000H	Control - AJ	New Pipe Registers		B,	С
83	0000H	0000H	0000H	Control - BJ	New Pipe Registers		В,	
84	0000H	0000H	0000H	Control - CJ	New Pipe Registers		Β,	
- 1	000011	500011	000011	33 31	Trong to the start of 5	, , ,	_,	_

ERROR MESSAGES:

If an error occurs, the following message is displayed:

```
* Test FAILED--Test Step ssss
cccc Clock tttt Error
qqqq Clock Enables
I/O Address = aaaaH
Status Read = rrrrH
Status Expected = eeeeH
```

Where:

ssss is the Test Step in the range: 1 to 84.

cccc is the tested Clock: Sample A,
Sample B,
Sample C,
Control.

tttt is the test type: Functional, Uniqueness, Disable,

Force Disqualify.

```
qqqq is the tested Clock Enable: AJ/BJ/CJ/,
AJ BJ CJ,
AJ/,
BJ/,
CJ/,
AJ,
BJ,
CJ.
```

```
aaaa is the address of a Data Board Sample Register:

0C6H for Data Board A,

0D6H for Data Board B,

0E6H for Data Board C.

or a Data Board New Pipe Register:

0C4H for Data Board A,

0D4H for Data Board B,

0E4H for Data Board C.
```

rrrr is the Data Word read from the Status Register.

```
eeee is the Data Word expected from the Sample Register which should be:

AAAAH for Data Board A, (0C6H, 0C4H).

BBBBH for Data Board B, (0D6H, 0D4H).

CCCCH for Data Board C, (0E6H, 0E4H).
```

NOTE: 0000H is the expected Data Word for all Data Boards during Uniqueness Testing.

TITLE:

SAMPLE AND CONTROL CLOCKS AK, BK AND CK CLOCKS TEST

TARGET LOGIC:

5A, 4A, 5B, 5C, 5D, 4C, 4D, 5E, 5F, 5G, 5H, 4H, 4J,

6A

Setup Latches in Subtest 2

TEST DESCRIPTION:

The AK, AK/, BK, BK/, CK and CK/ clock enables for the Sample Clocks A, B, C, and the Control Clock will be tested for functionality and uniqueness, as well as well as the ability to disable these Clocks using the Threshold Disable, and the Force Disqualify Disable.

The Sample Clocks are tested by placing Data at the Front End of the Data Board, issuing a Sample Clock by toggling one of the AK, BK, CK Enables, and checking the Sample Registers to see if a Data transfer took place.

The Control Clocks are similarly tested by clocking data into the Sample Registers, issuing a Control Clock by toggling one of the AK, BK, CK Enables, and checking the New Pipe Registers to see if a Data transfer took place.

NOTE: The Logic states of AK, AK, BK, BK, CK and CK/ are determined by the current threshold at the probes. An ECL Threshold, and a VARAIABLE A Threshold will be used to provide the High and Low logic states.

This test will require the use of the Threshold Board, and the probes.

TEST STEP INFORMATION:

Functionality Test:

Step	Data	Clock Tested	Data Verified at
1	AAAAH	Sample A - AK/, BK/, CK	/ Sample Register A
2	BBBBH	Sample B - AK/, BK/, CK	
3	CCCCH	Sample $C - AK/$, $BK/$, CK	/ Sample Register C
4	AAAAH	Control - AK/, BK/, CK	/ New Pipe Register A
5	BBBBH	Control - AK/, BK/, CK	/ New Pipe Register B
6	CCCCH	Control - AK/, BK/, CK	/ New Pipe Register C
7	AAAAH	Sample A - AK, BK, CK	Sample Register A
8	BBBBH	Sample B - AK, BK, CK	Sample Register B
9	CCCCH	Sample C - AK, BK, CK	Sample Register C
10	AAAAH	Control - AK, BK, CK	New Pipe Register A
11.	BBBBH	Control - AK, BK, CK	New Pipe Register B
12	CCCCH	Control - AK, BK, CK	New Pipe Register C

Uniqueness Test:

Step	A Data	B Data	C Data	Clock Tested	Data Verified at			
13	AAAAH	0000H	0000H	Sample A - AK/	Sample Registers A,	В,	С	
14	AAAAH	0000H	0000H	Sample A - BK/	Sample Registers A,	В,	С	
15	AAAAH	0000H	0000H	Sample A - CK/	Sample Registers A,	В,	С	
16	0000H	BBBBH	0000H	Sample B - AK/	Sample Registers A,	В,	С	
17	0000H	BBBBH	0000H	Sample B - BK/	Sample Registers A,	В,	С	
18	0000H	BBBBH	0000H	Sample B - CK/	Sample Registers A,	В,	С	
19	0000H	0000H	CCCCH	Sample C - AK/	Sample Registers A,	В,	С	
20	0000H	0000H	CCCCH	Sample C - BK/	Sample Registers A,	В,	С	
21	0000H	0000H	CCCCH	Sample C - CK/	Sample Registers A,	В,	С	
22	AAAAH	BBBBH	CCCCH	Control - AK/	New Pipe Registers	Α,	В,	С
23	AAAAH	BBBBH	CCCCH	Control - BK/	New Pipe Registers	Α,	В,	С
24	AAAAH	BBBBH	CCCCH	Control - CK/	New Pipe Registers	Α,	В,	С
25	AAAAH	0000Н	0000H	Sample A - AK	Sample Registers A,	В,	С	
.26	AAAAH	0000H	0000H	Sample A - BK	Sample Registers A,	В,	С	
27	AAAAH	0000H	0000H	Sample A - CK	Sample Registers A,	В,	С	
28	0000H	BBBBH	0000H	Sample B - AK	Sample Registers A,	В,	С	
29	0000H	BBBBH	0000H	Sample B - BK	Sample Registers A,	В,	С	
30	0000H	BBBBH	0000H	Sample B - CK	Sample Registers A,	В,	С	
31	0000H	0000Н	CCCCH	Sample C - AK	Sample Registers A,	В,	С	
32	0000H	0000H	CCCCH	Sample C - BK	Sample Registers A,	В,	С	
33	0000H	0000H	CCCCH	Sample C - CK	Sample Registers A,	В,	С	
34	AAAAH	BBBBH	CCCCH	Control - AK	New Pipe Registers	Α,	В,	С
35	AAAAH	BBBBH	CCCCH	Control - BK	New Pipe Registers	Α,	В,	С
36	AAAAH	BBBBH	CCCCH	Control - CK	New Pipe Registers	Α,	В,	С

Threshold Disable Test:

Step	A Data	B Data	C Data	Clock Tested	Data Verified at	
37	AAAAH	BBBBH	CCCCH	Sample A - AK/	Sample Registers A,	B, C
38	AAAAH	BBBBH	CCCCH	Sample A - BK/	Sample Registers A,	
39	AAAAH	BBBBH	CCCCH	Sample A - CK/	Sample Registers A,	
40	AAAAH	BBBBH	CCCCH	Sample B - AK/	Sample Registers A,	-
41	AAAAH	BBBBH	CCCCH	Sample B - BK/	Sample Registers A,	В, С
42	AAAAH	BBBBH	CCCCH	Sample B - CK/	Sample Registers A,	
43	AAAAH	BBBBH	CCCCH	Sample C - AK/	Sample Registers A,	B, C
44	AAAAH	BBBBH	CCCCH	Sample C - BK/	Sample Registers A,	
45	AAAAH	BBBBH	CCCCH	Sample C - CK/	Sample Registers A,	B, C
46	0000H	0000H	0000H	Control - AK/	New Pipe Registers	A, B, C
47	0000H	0000Н	0000H	Control - BK/	New Pipe Registers	A, B, C
48	0000H	0000H	0000H	Control - CK/	New Pipe Registers	A, B, C
49	AAAAH	BBBBH	CCCCH	Sample A - AK	Sample Registers A,	B, C
50	AAAAH	BBBBH	CCCCH	Sample A - BK	Sample Registers A,	В, С
51	AAAAH	BBBBH	CCCCH	Sample A - CK	Sample Registers A,	
52	AAAAH	BBBBH	CCCCH	Sample B - AK	Sample Registers A,	В, С
53	AAAAH	BBBBH	CCCCH	Sample B - BK	Sample Registers A,	В, С
54	AAAAH	BBBBH	CCCCH	Sample B - CK	Sample Registers A,	в, с
55	AAAAH	BBBBH	CCCCH	Sample C - AK	Sample Registers A,	B, C
56	AAAAH	BBBBH	CCCCH	Sample C - BK	Sample Registers A,	B, C
57	AAAAH	BBBBH	CCCCH	Sample C - CK	Sample Registers A,	В, С
58	0000H	0000H	0000H	Control - AK	New Pipe Registers	A, B, C
59	0000H	0000H	0000H	Control - BK	New Pipe Registers	A, B, C
60	0000H	0000H	0000H	Control - CK	New Pipe Registers	A, B, C

Force Disqualify Test

A Data	B Data	C Data	Clock Tested	Data Verified at			
AAAAH	ВВВВН	ССССН	Sample A - AK/	Sample Registers A,	в,	С	
AAAAH	BBBBH	CCCCH	Sample A - BK/				
AAAAH	BBBBH	CCCCH	Sample A - CK/	Sample Registers A,	В,	С	
AAAAH	BBBBH	CCCCH	Sample B - AK/	Sample Registers A,	В,	С	
AAAAH	BBBBH	CCCCH	Sample B - BK/	Sample Registers A,	В,	С	
AAAAH	BBBBH	CCCCH	Sample B - CK/				
AAAAH	BBBBH	CCCCH	Sample C - AK/	Sample Registers A,	В,	С	
AAAAH	BBBBH	CCCCH	Sample C - BK/	Sample Registers A,	В,	С	
AAAAH	BBBBH	CCCCH	Sample C - CK/	Sample Registers A,	В,	С	
0000Н	0000H	0000H	Control - AK/	New Pipe Registers	Α,	В,	С
0000H	0000H	0000H	Control - BK/	New Pipe Registers	Α,	В,	С
0000Н	0000H	0000H	Control - CK/	New Pipe Registers	Α,	В,	С
AAAAH	BBBBH	CCCCH	Sample A - AK	Sample Registers A,	В,	С	
AAAAH	BBBBH	CCCCH	Sample A - BK	Sample Registers A,	В,	С	
AAAAH	BBBBH	CCCCH	Sample A - CK	Sample Registers A,	В,	С	
AAAAH	BBBBH	CCCCH	Sample B - AK	Sample Registers A,	В,	С	
AAAAH	BBBBH	CCCCH	Sample B - BK	Sample Registers A,	В,	С	
AAAAH	BBBBH	CCCCH	Sample B - CK	Sample Registers A,	В,	С	
AAAAH	BBBBH	CCCCH	Sample C - AK	Sample Registers A,	В,	С	
AAAAH	BBBBH	CCCCH	Sample C - BK	Sample Registers A,	В,	С	
AAAAH	BBBBH	CCCCH	Sample C - CK	Sample Registers A,	В,	С	
0000H	0000H	0000H	Control - AK	New Pipe Registers	Α,	В,	С
0000H	0000H	0000H	Control - BK	New Pipe Registers	Α,	В,	С
0000H	0000H	0000H	Control - CK	New Pipe Registers	Α,	В,	С
	AAAAH AAAAH AAAAH AAAAH AAAAH AAAAH AAAAH OOOOH OOOOH AAAAH AAAAH AAAAH AAAAH AAAAH AAAAH AAAAH AAAAH AAAAH AAAAH AAAAH AAAAH AAAAH AAAAH	AAAAH BBBBH	AAAAH BBBBH CCCCH AOOOH 0000H 0000H AAAAH BBBBH CCCCH AAAAH BBBBH CCCCH <td< td=""><td>AAAAH BBBBH CCCCH Sample A - AK/ AAAAH BBBBH CCCCH Sample A - BK/ AAAAH BBBBH CCCCH Sample B - AK/ AAAAH BBBBH CCCCH Sample B - AK/ AAAAH BBBBH CCCCH Sample B - BK/ AAAAH BBBBH CCCCH Sample B - CK/ AAAAH BBBBH CCCCH Sample C - AK/ AAAAH BBBBH CCCCH Sample C - BK/ AAAAH BBBBH CCCCH Sample C - BK/ AAAAH BBBBH CCCCH Sample C - CK/ 0000H 0000H 0000H Control - AK/ 0000H 0000H 0000H Control - BK/ 0000H 0000H 0000H Control - CK/ AAAAH BBBBH CCCCH Sample A - AK AAAAH BBBBH CCCCH Sample A - BK AAAAH BBBBH CCCCH Sample B - BK AAAAH BBBBH CCCCH Sample C - CK OOOOH OOOOH OOOOH COntrol - AK OOOOH OOOOH OOOOH COntrol - AK</td><td>AAAAH BBBH CCCCH Sample A - AK/ Sample Registers A, AAAAH BBBBH CCCCH Sample A - BK/ Sample Registers A, AAAAH BBBBH CCCCH Sample B - AK/ Sample Registers A, AAAAH BBBBH CCCCH Sample B - AK/ Sample Registers A, AAAAH BBBBH CCCCH Sample B - BK/ Sample Registers A, AAAAH BBBBH CCCCH Sample B - CK/ Sample Registers A, AAAAH BBBBH CCCCH Sample C - AK/ Sample Registers A, AAAAH BBBBH CCCCH Sample C - BK/ Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK/ Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK/ Sample Registers A, OOOOH OOOOH OOOOH COntrol - AK/ New Pipe Registers OOOOH OOOOH OOOOH COntrol - CK/ New Pipe Registers AAAAH BBBBH CCCCH Sample A - AK Sample Registers A, AAAAH BBBBH CCCCH Sample A - BK Sample Registers A, AAAAH BBBBH CCCCH Sample A - CK Sample Registers A, AAAAH BBBBH CCCCH Sample B - AK Sample Registers A, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, AAAAH BBBBH CCCCH Sample B - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - AK Sample Registers A, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH SAMPLE C - CK SAMPLE REGISTERS A, AAAAH BBBBH CCCCH SAMPLE C - CK SAMPLE REGISTERS A, AAAAH BBBBH</td><td>AAAAH BBBBH CCCCH Sample A - AK/ Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - AK/ Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - AK/ Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - BK/ Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - CK/ Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - CK/ Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - AK/ Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK/ Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - CK/ Sample Registers A, B, OOOOH OOOOH OOOOH Control - AK/ New Pipe Registers A, OOOOH OOOOH OOOOH Control - BK/ New Pipe Registers A, B, AAAAH BBBBH CCCCH Sample A - AK Sample Registers A, B, AAAAH BBBBH CCCCH Sample A - AK Sample Registers A, B, AAAAH BBBBH CCCCH Sample A - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample A - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - AK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - CK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - CK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - AK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, A</td><td>AAAAH BBBBH CCCCH Sample A - AK/ Sample Registers A, B, C AAAAH BBBBH CCCCH Sample A - BK/ Sample Registers A, B, C AAAAH BBBBH CCCCH Sample A - CK/ Sample Registers A, B, C AAAAH BBBBH CCCCH Sample B - AK/ Sample Registers A, B, C AAAAH BBBBH CCCCH Sample B - BK/ Sample Registers A, B, C AAAAH BBBBH CCCCH Sample B - CK/ Sample Registers A, B, C AAAAH BBBBH CCCCH Sample C - AK/ Sample Registers A, B, C AAAAH BBBBH CCCCH Sample C - BK/ Sample Registers A, B, C AAAAH BBBBH CCCCH Sample C - CK/ Sample Registers A, B, C OOOOH OOOOH OOOOH CONTTOL - AK/ New Pipe Registers A, B, OOOOH OOOOH OOOOH CONTTOL - CK/ New Pipe Registers A, B, AAAAH BBBBH CCCCH Sample A - AK Sample Registers A, B, AAAAH BBBBH CCCCH Sample A - AK Sample Registers A, B, AAAAH BBBBH CCCCH Sample A - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample A - CK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - AK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - CK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - CK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - AK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sam</td></td<>	AAAAH BBBBH CCCCH Sample A - AK/ AAAAH BBBBH CCCCH Sample A - BK/ AAAAH BBBBH CCCCH Sample B - AK/ AAAAH BBBBH CCCCH Sample B - AK/ AAAAH BBBBH CCCCH Sample B - BK/ AAAAH BBBBH CCCCH Sample B - CK/ AAAAH BBBBH CCCCH Sample C - AK/ AAAAH BBBBH CCCCH Sample C - BK/ AAAAH BBBBH CCCCH Sample C - BK/ AAAAH BBBBH CCCCH Sample C - CK/ 0000H 0000H 0000H Control - AK/ 0000H 0000H 0000H Control - BK/ 0000H 0000H 0000H Control - CK/ AAAAH BBBBH CCCCH Sample A - AK AAAAH BBBBH CCCCH Sample A - BK AAAAH BBBBH CCCCH Sample B - BK AAAAH BBBBH CCCCH Sample C - CK OOOOH OOOOH OOOOH COntrol - AK OOOOH OOOOH OOOOH COntrol - AK	AAAAH BBBH CCCCH Sample A - AK/ Sample Registers A, AAAAH BBBBH CCCCH Sample A - BK/ Sample Registers A, AAAAH BBBBH CCCCH Sample B - AK/ Sample Registers A, AAAAH BBBBH CCCCH Sample B - AK/ Sample Registers A, AAAAH BBBBH CCCCH Sample B - BK/ Sample Registers A, AAAAH BBBBH CCCCH Sample B - CK/ Sample Registers A, AAAAH BBBBH CCCCH Sample C - AK/ Sample Registers A, AAAAH BBBBH CCCCH Sample C - BK/ Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK/ Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK/ Sample Registers A, OOOOH OOOOH OOOOH COntrol - AK/ New Pipe Registers OOOOH OOOOH OOOOH COntrol - CK/ New Pipe Registers AAAAH BBBBH CCCCH Sample A - AK Sample Registers A, AAAAH BBBBH CCCCH Sample A - BK Sample Registers A, AAAAH BBBBH CCCCH Sample A - CK Sample Registers A, AAAAH BBBBH CCCCH Sample B - AK Sample Registers A, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, AAAAH BBBBH CCCCH Sample B - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - AK Sample Registers A, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, AAAAH BBBBH CCCCH SAMPLE C - CK SAMPLE REGISTERS A, AAAAH BBBBH CCCCH SAMPLE C - CK SAMPLE REGISTERS A, AAAAH BBBBH	AAAAH BBBBH CCCCH Sample A - AK/ Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - AK/ Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - AK/ Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - BK/ Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - CK/ Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - CK/ Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - AK/ Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK/ Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - CK/ Sample Registers A, B, OOOOH OOOOH OOOOH Control - AK/ New Pipe Registers A, OOOOH OOOOH OOOOH Control - BK/ New Pipe Registers A, B, AAAAH BBBBH CCCCH Sample A - AK Sample Registers A, B, AAAAH BBBBH CCCCH Sample A - AK Sample Registers A, B, AAAAH BBBBH CCCCH Sample A - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample A - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - AK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - CK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - CK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - AK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, A	AAAAH BBBBH CCCCH Sample A - AK/ Sample Registers A, B, C AAAAH BBBBH CCCCH Sample A - BK/ Sample Registers A, B, C AAAAH BBBBH CCCCH Sample A - CK/ Sample Registers A, B, C AAAAH BBBBH CCCCH Sample B - AK/ Sample Registers A, B, C AAAAH BBBBH CCCCH Sample B - BK/ Sample Registers A, B, C AAAAH BBBBH CCCCH Sample B - CK/ Sample Registers A, B, C AAAAH BBBBH CCCCH Sample C - AK/ Sample Registers A, B, C AAAAH BBBBH CCCCH Sample C - BK/ Sample Registers A, B, C AAAAH BBBBH CCCCH Sample C - CK/ Sample Registers A, B, C OOOOH OOOOH OOOOH CONTTOL - AK/ New Pipe Registers A, B, OOOOH OOOOH OOOOH CONTTOL - CK/ New Pipe Registers A, B, AAAAH BBBBH CCCCH Sample A - AK Sample Registers A, B, AAAAH BBBBH CCCCH Sample A - AK Sample Registers A, B, AAAAH BBBBH CCCCH Sample A - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample A - CK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - AK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - CK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample B - CK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - AK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - CK Sample Registers A, B, AAAAH BBBBH CCCCH Sample C - BK Sam

ERROR MESSAGES:

If an error occurs, the following message is displayed:

```
* Test FAILED--Test Step ssss
cccc Clock tttt Error
qqqq Clock Enables
I/O Address = aaaaH
Status Read = rrrrH
Status Expected = eeeeH
```

Where:

ssss is the Test Step in the range: 1 to 84.

cccc is the tested Clock: Sample A,
Sample B,
Sample C,
Control

tttt is the test type: Functional, Uniqueness,

Disable,

Force Disqualify

```
qqqq is the tested Clock Enable: AK/ BK/ CK/,
AK BK CK,
AK/,
BK/,
CK/,
AK,
BK,
CK/
```

aaaa is the address of a Data Board Sample Register:

OC6H for Data Board A,

OD6H for Data Board B,

OE6H for Data Board C.

or a Data Board New Pipe Register:

OC4H for Data Board A,

OD4H for Data Board B,

OE4H for Data Board C.

rrrr is the Data Word read from the Status Register.

eeee is the Data Word expected from the Sample Register which should be:

AAAAH for Data Board A, (0C6H, 0C4H).

BBBBH for Data Board B, (0D6H, 0D4H).

CCCCH for Data Board C, (0E6H, 0E4H).

NOTE: 0000H is the expected Data Word for all Data Boards during Uniqueness Testing.

TITLE:

LATCH CLOCKS, DIAGNOSTIC INTERNAL CLOCK TEST

TARGET LOGIC:

11H, 1F, 1G, 1H, 2H 1D, 2B, 2A, 2C, 2D

6A

Setup Latches in Subtest 2

TEST DESCRIPTION:

The Diagnostic Internal Latch Clocks A, B and C are tested for functionality as well as the ability to disable these Clocks using the Normal Disable and the Latch Disqualify Disable.

The Latch Clocks are tested by placing Data at the Front End of the Data Board, issuing a Diagnostic Latch Clock, issuing a Diagnostic Sample Clock, and checking the Sample Registers to see if a Data transfer took place.

NOTE: The Diagnostic Latch Clock is "kicked" by outputing a "1" to bit D1 of Write Register OB8H of the Clock Board. This produces a clock pulse the width of the 8086's Write pulse. Consecutive "kicks" can be achieved by consecutive outputs to this port. It is never necessary to set this bit low.

TEST STEP INFORMATION:

Functionality Test:

Step	Data	Clock Tested	Data Verified at
1	0000Н	Latch A, B, C	Sample Registers A, B, C
2	5555H	Latch A, B, C	Sample Registers A, B, C
3	AAAAH	Latch A, B, C	Sample Registers A, B, C
4	CCCCH	Latch A, B, C	Sample Registers A, B, C
5	3333H	Latch A, B, C	Sample Registers A, B, C
6	6666H	Latch A, B, C	Sample Registers A, B, C
7	9999H	Latch A, B, C	Sample Registers A, B, C
8	FFFFH	Latch A, B, C	Sample Registers A, B, C

Threshold Disable Test:

Step	Data	Clock Tested	Data Verified at
9	AAAAH	Latch A	Sample Register A
10	BBBBH	Latch B	Sample Register B
11	CCCCH	Latch C	Sample Register C

Latch Disqualify Disable Test:

Step	Data	Clock Tested	Data Verified at
12	AAAAH	Latch A	Sample Register A
13	BBBBH	Latch B	Sample Register B
14	CCCCH	Latch C	Sample Register C

ERROR MESSAGES:

```
If an error occurs, the following message is displayed:
```

```
* Test FAILED--Test Step ssss
cccc Clock tttt Error
Diagnostic Latch Clock
I/O Address = aaaaH
Status Read = rrrrH
Status Expected = eeeeH
```

Where:

ssss is the Test Step in the range: 1 to 14.

cccc is the tested Clock: Latch A, Latch B, Latch C.

tttt is the test type: Functional,

Threshold Disable, Disqualify Disable.

aaaa is the address of a Data Board Sample Register:

OC6H for Data Board A, OD6H for Data Board B, OE6H for Data Board C.

rrrr is the Data Word read from the Status Register.

eeee is the Data Word expected from the Sample Register which should be: Data for Functional Testing:

0000H, 5555H, AAAAH, CCCCH, 3333H, 6666H, 9999H, FFFFH.

Data for Threshold Disable and Disqualify Disable Testing:

AAAAH for Data Board A. BBBBH for Data Board B. CCCCH for Data Board C.

TITLE:

LATCH CLOCKS, OR-ONLY ENABLES TEST

TARGET LOGIC:

2E, 2F, 2G, 2H 1D, 2B, 2A, 2C, 2D

Setup Latches in Subtest 2

TEST DESCRIPTION:

The Latch Clocks A, B and C OR-Only Enables are tested for functionality, and the ability to disable these Clocks using the the Latch Disqualify Disable.

The Latch Clocks are tested by placing Data at the Front End of the Data Board, issuing a Diagnostic Latch Clock, issuing a Diagnostic Sample Clock, and checking the Sample Registers to see if a Data transfer took place.

TEST STEP INFORMATION:

Functionality Test:

Step	Data	Clock Tested	Data Verified at
1 2 3	AAAAH BBBBH CCCCH	Latch A Latch B Latch C	Sample Register A Sample Register B Sample Register C

Uniqueness Test:

Step	A Data	B Data	C Data	Clock Tested	Data Verified at
4	AAAAH	0000Н	0000H	Latch A	Sample Registers A, B, C
5	0000H	BBBBH	0000H	Latch B	Sample Registers A, B, C
, 6	0000H	0000H	CCCCH	Latch C	Sample Registers A, B, C

Latch Disqualify Disable Test:

Step	A Data	B Data	C Data	Clock Tested	Data Verified at
7	AAAAH	BBBBH	CCCCH	Latch A	Sample Registers A, B, C
8	AAAAH	BBBBH	CCCCH	Latch B	Sample Registers A, B, C
9	AAAAH	BBBBH	CCCCH	Latch C	Sample Registers A, B, C

ERROR MESSAGES:

If an error occurs, the following message is displayed:

* Test FAILED--Test Step ssss cccc Clock tttt Error OR Only Enables I/O Address = aaaaH Status Read = rrrrH Status Expected = eeeeH

Where:

ssss is the Test Step in the range: 1 to 9.

cccc is the tested Clock: Latch A, Latch B, Latch C.

tttt is the test type: Functional, Uniqueness,

Latch Disqualify Disable.

aaaa is the address of a Data Board Sample Register:

OC6H for Data Board A, OD6H for Data Board B, OE6H for Data Board C.

rrrr is the Data Word read from the Status Register.

eeee is the Data Word expected from the Sample Register which should be:

AAAAH for Data Board A. BBBBH for Data Board B. CCCCH for Data Board C.

NOTE: 0000H is the expected data word for all Data Boards during Uniqueness Testing.

TITLE:

LATCH CLOCKS, AR, BR AND CR CLOCKS TEST

TARGET LOGIC:

1F, 2E, 1G, 2F, 1H, 2G, 2H 1D, 2B, 2A, 2C, 2D

1E

Setup Latches in Subtest 2

TEST DESCRIPTION:

The AR, AR/, BR, BR/, CR and CR/ Clock Enables for Latch Clocks A, B, and C are tested for functionality and uniqueness, as well as the ability to disable these Clocks using the Threshold Disable, and the Latch Disqualify Disable.

The Latch Clocks are tested by placing Data at the Front End of the Data Board, issuing a Latch Clock by toggling one of the AR, BR, CR Enables, and issuing a Diagnostic Internal Sample Clock and checking the Sample Registers to see if a Data transfer took place.

NOTE: The Logic states of AR, AR/, BR, BR/, CR and CR/ are determined by the current threshold at the probes. An ECL Threshold, and a VARIABLE A Threshold will be used to provide the High and Low logic states.

This test requires the use of the Threshold Board, and the probes.

TEST STEP INFORMATION:

Functionality Test:

1 AAAAH Latch A - AR/, BR/, CR/ Sample Registe 2 BBBBH Latch B - AR/, BR/, CR/ Sample Registe 3 CCCCH Latch C - AR/, BR/, CR/ Sample Registe 4 AAAAH Latch A - AR, BR, CR Sample Registe	_ ^
3 CCCCH Latch C - AR/, BR/, CR/ Sample Registe	
4 AAAAH Latch A - AR, BR, CR Sample Registe	
5 BBBBH Latch B - AR, BR, CR Sample Register	- B
6 CCCCH Latch C - AR, BR, CR Sample Register	- C

Uniqueness Test:

Step	A Data	B Data	C Data	Clock Tested	Data Verified at
7	AAAAH	0000Н	0000H	Latch A - AR/	Sample Registers A, B, C
8	AAAAH	0000H	0000H	Latch A - BR/	Sample Registers A, B, C
9	AAAAH	0000H	0000H	Latch A - CR/	Sample Registers A, B, C
10	0000H	BBBBH	0000H	Latch B - AR/	Sample Registers A, B, C
. 11	0000H	BBBBH	0000Н	Latch B - BR/	Sample Registers A, B, C
12	0000H	BBBBH	0000H	Latch B - CR/	Sample Registers A, B, C
13	0000H	0000H	CCCCH	Latch C - AR/	Sample Registers A, B, C

```
14
        H0000
                H0000
                         CCCCH
                                 Latch C - BR/
                                                  Sample Registers A, B, C
15
                                                  Sample Registers A, B, C
        0000H
                0000H
                         CCCCH
                                 Latch C - CR/
16
        AAAAH
                0000H
                         0000H
                                 Latch A - AR
                                                  Sample Registers A, B, C
                                 Latch A - BR
                                                  Sample Registers A, B, C
17
        AAAAH
                H0000
                         H0000
18
        AAAAH
                0000H
                         0000H
                                 Latch A - CR
                                                  Sample Registers A, B, C
                                                  Sample Registers A, B, C
19
        0000H
                BBBBH
                         H0000
                                 Latch B - AR
20
        0000H
                BBBBH
                         H0000
                                 Latch B - BR
                                                  Sample Registers A, B, C
                                                  Sample Registers A, B, C
21
                                 Latch B - CR
        0000H
                BBBBH
                         H0000
22
                                 Latch C - AR
        0000H
                0000H
                         CCCCH
                                                  Sample Registers A, B, C
                                                  Sample Registers A, B, C
23
        0000H
                0000H
                         CCCCH
                                 Latch C - BR
24
                                 Latch C - CR
                                                  Sample Registers A, B, C
        0000H
                H0000
                         CCCCH
```

Threshold Disable Test:

Step	A Data	B Data	C Data	Clock Tested	Data Verified at
25	AAAAH	BBBBH	ССССН	Latch A - AR/	Sample Registers A, B, C
.26	AAAAH	BBBBH	CCCCH	Latch A - BR/	Sample Registers A, B, C
27	AAAAH	BBBBH	CCCCH	Latch A - CR/	Sample Registers A, B, C
28	AAAAH	BBBBH	CCCCH	Latch B - AR/	Sample Registers A, B, C
29	AAAAH	BBBBH	CCCCH	Latch B - BR/	Sample Registers A, B, C
30	AAAAH	BBBBH	CCCCH	Latch B - CR/	Sample Registers A, B, C
31	AAAAH	BBBBH	CCCCH	Latch C - AR/	Sample Registers A, B, C
32	AAAAH	BBBBH	CCCCH	Latch C - BR/	Sample Registers A, B, C
33	AAAAH	BBBBH	CCCCH	Latch C - CR/	Sample Registers A, B, C
34	AAAAH	BBBBH	CCCCH	Latch A - AR	Sample Registers A, B, C
35	AAAAH	BBBBH	CCCCH	Latch A - BR	Sample Registers A, B, C
36	AAAAH	BBBBH	CCCCH	Latch A - CR	Sample Registers A, B, C
37	AAAAH	BBBBH	CCCCH	Latch B - AR	Sample Registers A, B, C
38	AAAAH	BBBBH	CCCCH	Latch B - BR	Sample Registers A, B, C
39	AAAAH	BBBBH	CCCCH	Latch B - CR	Sample Registers A, B, C
40	AAAAH	BBBBH	CCCCH	Latch C - AR	Sample Registers A, B, C
41	AAAAH	BBBBH	CCCCH	Latch C - BR	Sample Registers A, B, C
42	AAAAH	BBBBH	CCCCH	Latch C - CR	Sample Registers A, B, C

Latch Disqualify Disable Test:

Step	A Data	B Data	C Data	Clock Tested	Data Verified at
43	AAAAH	BBBBH	CCCCH	Latch A - AR/	Sample Registers A, B, C
44	AAAAH	BBBBH	CCCCH	Latch A - BR/	Sample Registers A, B, C
45	AAAAH	BBBBH	CCCCH	Latch A - CR/	Sample Registers A, B, C
46	AAAAH	BBBBH	CCCCH	Latch B - AR/	Sample Registers A, B, C
47	AAAAH	BBBBH	CCCCH	Latch B - BR/	Sample Registers A, B, C
48	AAAAH	BBBBH	CCCCH	Latch B - CR/	Sample Registers A, B, C
49	AAAAH	BBBBH	CCCCH	Latch C - AR/	Sample Registers A, B, C
50	AAAAH	BBBBH	CCCCH	Latch C - BR/	Sample Registers A, B, C
51	AAAAH	BBBBH	CCCCH	Latch C - CR/	Sample Registers A, B, C
52	AAAAH	BBBBH	CCCCH	Latch A - AR	Sample Registers A, B, C
53	AAAAH	BBBBH	CCCCH	Latch A - BR	Sample Registers A, B, C
54	AAAAH	BBBBH	CCCCH	Latch A - CR	Sample Registers A, B, C
55	AAAAH	BBBBH	CCCCH	Latch B - AR	Sample Registers A, B, C
56	AAAAH	BBBBH	CCCCH	Latch B - BR	Sample Registers A, B, C
57	AAAAH	BBBBH	CCCCH	Latch B - CR	Sample Registers A, B, C
58	AAAAH	BBBBH	CCCCH	Latch C - AR	Sample Registers A, B, C
59	AAAAH	BBBBH	CCCCH	Latch C - BR	Sample Registers A, B, C
60	AAAAH	BBBBH	CCCCH	Latch C - CR	Sample Registers A, B, C

ERROR MESSAGES:

If an error occurs, the following message is displayed: * Test FAILED--Test Step SSSS cccc Clock tttt Error qqqq Clock Enable I/O Address = aaaaH = rrrrH Status Read Status Expected = eeeeH Where: ssss is the Test Step in the range: 1 to 60. cccc is the tested Clock: Latch A, Latch B. Latch C. Functional, tttt is the test type: Uniqueness, Threshold Disable. Latch Disqualify Disable. qqqq is the tested Clock Enable: AR/ BR/ CR/, AR BR CR, AR/, BR/, CR/, AR. BR, CR. aaaa is the address of a Data Board Sample Register: OC6H for Data Board A, OD6H for Data Board B, OE6H for Data Board C. rrrr is the Data Word read from the Status Register. eeee is the Data Word expected from the Sample Register which should be:

AAAAH for Data Board A. BBBBH for Data Board B. CCCCH for Data Board C.

0000H is the expected data word for all Data Boards during NOTE: Uniqueness Testing.

Clock Board Diagnostic Subtest 10

TITLE:

LATCH CLOCKS AS, BS AND CS CLOCKS TEST

TARGET LOGIC:

2B, 2A, 2C, 2D, 1D, 2E, 2F, 2G, 2H

3A

Setup Latches in Subtest 2

TEST DESCRIPTION:

The AS, AS/, BS, BS/, CS and CS/ Clock Enables for Latch Clocks A, B and C are tested for functionality and uniqueness, as well as the ability to disable these Clocks using the Threshold Disable.

The Latch Clocks are tested by placing Data at the Front End of the Data Board, asserting the appropriate AS, BS, CS Enables, issuing a Diagnostic Latch Clock, and issuing a Diagnostic Internal Sample Clock and checking the Sample Registers to see if a Data transfer took place.

NOTE 1: This test is different than the rest due to the transparent mode of the 10130 Latches on the Data Boards. When the Latch Clock is held in a low state, the 10130 Latches on the Data Board are transparent, i.e., the "Q" output follows the "D" input. When the Latch Clock goes high, this latches the Data into the 10130's and the "D" input then becomes a don't care.

In this test, instead of toggling the enable to the AS, BS or CS, it is held active and a Diagnostic Int Clock issued. This causes the Data Board to be in Latch Mode, instead of being transparent.

NOTE 2: The Logic states of AR, AR/, BR, BR/, CR and CR/ are determined by the current threshold at the probes. An ECL Threshold, and a VARIABLE A Threshold are used to provide the High and Low logic states.

This test requires the use of the Threshold Board, and the probes.

TEST STEP INFORMATION:

Functionality Test:

Step	Data	Clock Tested	Data Verified at
1 2	AAAAH BBBBH	Latch A - AS/, BS/, CS/ Latch B - AS/, BS/, CS/	Sample Register A Sample Register B
,3	CCCCH	Latch C - AS/, BS/, CS/	Sample Register C
4 5	AAAAH BBBBH	Latch A - AS, BS, CS Latch B - AS, BS, CS	Sample Register A Sample Register B
6	CCCCH	Latch C - AS, BS, CS	Sample Register C

Uniqueness Test:

Step	A Data	B Data	C Data	Clock Tested	Data Verified at
7	AAAAH	0000Н	0000Н	Latch A - AS/	Sample Registers A, B, C
8	AAAAH	0000H	0000H	Latch A - BS/	Sample Registers A, B, C
9	AAAAH	0000H	0000H	Latch A - CS/	Sample Registers A, B, C
10	0000H	BBBBH	0000H	Latch B - AS/	Sample Registers A, B, C
11	0000H	BBBBH	0000H	Latch B - BS/	Sample Registers A, B, C
12	0000H	BBBBH	0000H	Latch B - CS/	Sample Registers A, B, C
13	0000H	0000H	CCCCH	Latch C - AS/	Sample Registers A, B, C
14	0000H	0000H	CCCCH	Latch C - BS/	Sample Registers A, B, C
15	0000H	0000H	CCCCH	Latch C - CS/	Sample Registers A, B, C
16	AAAAH	0000H	0000H	Latch A - AS	Sample Registers A, B, C
17	AAAAH	0000H	0000H	Latch A - BS	Sample Registers A, B, C
18	AAAAH	0000H	0000H	Latch A - CS	Sample Registers A, B, C
19	. 0000Н	BBBBH	0000H	Latch B - AS	Sample Registers A, B, C
20	0000H	BBBBH	0000H	Latch B - BS	Sample Registers A, B, C
21	0000H	BBBBH	0000H	Latch B - CS	Sample Registers A, B, C
22	0000H	0000H	CCCCH	Latch C - AS	Sample Registers A, B, C
23	0000H	0000H	CCCCH	Latch C - BS	Sample Registers A, B, C
24	0000H	0000H	CCCCH	Latch C - CS	Sample Registers A, B, C

Threshold Disable Test:

Step	A Data	B Data	C Data	Clock Tested	Data Verified at	
25	AAAAH	BBBBH	ССССН	Latch A - AS/	Sample Registers	А, В, С
26	AAAAH	BBBBH	CCCCH	Latch A - BS/	Sample Registers	A, B, C
27	AAAAH	BBBBH	CCCCH	Latch A - CS/	Sample Registers /	A, B, C
28	AAAAH	BBBBH	CCCCH	Latch B - AS/	Sample Registers	A, B, C
29	AAAAH	BBBBH	CCCCH	Latch B - BS/	Sample Registers /	A, B, C
30	AAAAH	BBBBH	CCCCH	Latch B - CS/	Sample Registers	A, B, C
31	AAAAH	BBBBH	CCCCH	Latch C - AS/	Sample Registers /	
32	AAAAH	BBBBH	CCCCH	Latch C - BS/	Sample Registers	A, B, C
33	AAAAH	BBBBH	CCCCH	Latch C - CS/	Sample Registers /	A, B, C
34	AAAAH	BBBBH	CCCCH	Latch A - AS	Sample Registers /	A, B, C
. 35	AAAAH	BBBBH	CCCCH	Latch A - BS	Sample Registers /	A, B, C
36	AAAAH	BBBBH	CCCCH	Latch A - CS	Sample Registers /	A, B, C
37	AAAAH	BBBBH	CCCCH	Latch B - AS	Sample Registers	A, B, C
38	AAAAH	BBBBH	CCCCH	Latch B - BS	Sample Registers /	A, B, C
39	AAAAH	BBBBH	CCCCH	Latch B - CS	Sample Registers /	A, B, C
40	AAAAH	BBBBH	CCCCH	Latch C - AS	Sample Registers	A, B, C
41	AAAAH	BBBBH	CCCCH	Latch C - BS	Sample Registers /	A, B, C
42	AAAAH	BBBBH	CCCCH	Latch C - CS	Sample Registers	A, B, C

ERROR MESSAGES:

If an error occurs, the following message is displayed:

```
* Test FAILED--Test Step ssss
cccc Clock tttt Error
qqqq Clock Enable
1/0 Address = aaaaH
```

```
Status Read
                        = rrrrH
        Status Expected = eeeeH
Where:
ssss is the Test Step in the range: 1 to 42.
cccc is the tested Clock: Latch A,
                          Latch B,
                          Latch C.
tttt is the test type: Functional,
                        Uniqueness,
                        Threshold Disable.
qqqq is the tested Clock Enable: AS/ BS/ CS/,
                                 AS BS CS,
                                 AS/,
                                 BS/,
                                 cs/,
                                 AS,
                                 BS,
                                 CS.
aaaa is the address of a Data Board Sample Register:
                        OC6H for Data Board A,
                        OD6H for Data Board B,
                        OE6H for Data Board C.
rrrr is the Data Word read from the Status Register.
eeee is the Data Word expected from the Sample Register which should be:
                        AAAAH for Data Board A.
                        BBBBH for Data Board B.
                        CCCCH for Data Board C.
```

 $\mbox{NOTE:} \quad \mbox{0000H is the expected data word for all Data Boards during Uniqueness Testing.}$

Clock Board Diagnostic Subtest 11

TITLE:

DECADE FREQUENCY AND MULTIPLIER DIVIDE BY TEST

TARGET LOGIC:

10D, 12C, 11C

10C

11B

9E, 10E, 9C, 9D

Setup Latches in Subtest 2

100Mhz Oscilator Descrete Componets (Grid 8B-6B)

TEST DESCRIPTION:

This test will check the Clock Decade multiplexer, (Decade), and the divide by counter, (Multiplier).

The 100Mhz, 10Mhz, 1Mhz, 10Khz, 10Khz, 1Khz and 100hz Clocks will be tested with various Multipliers. The Clock frequencies will be verified within a ballpark range, but this will only verify that the multiplexer is selecting different Decades. A frequency counter is required to adjust/verify the Time Period of the 100Mhz Clock.

When the faster Clock frequencies are being tested, the testing time is very quick, and the following message will be displayed:

>Counting Clock Pulses...

During the 1Khz test, (this one takes a while), the following message will be displayed:

>Counting Clock Pulses... 4 seconds

During the 100hz test, (this one takes a long time), the following message will be displayed:

>Counting Clock Pulses...20 seconds

During the testing of the Multiplier Divide by counter, the following message will be displayed:

>Checking the Multiplier Divide by...

TEST STEP INFORMATION:

Decade Frequency Test:

Step	Decade	Mu I +	Clks Expected	Clks Minimum	Clks Maximum
1	0	8	256	128	384
2	1 .	8	256	128	384
3	2	8	256	128	384
4	3	8	256	128	384
5	4	8	256	128	384
6	5	8	256	128	384
7	6	8	256	128	384

Multiplier Divide by Test:

Step	Decade	Mu I +	Clks E	xpected Clks Minimum	Clks Maximum
8	3	0	™83	0	512
9	3	1	™ 89	Step 8 Clock Count	512
10	3	2	™ 95	Step 9 Clock Count	512
11	3	3	™ 97	Step 10 Clock Count	512
12	3	4	m111	Step 11 Clock Count	512
13	3	5	™ 122	Step 12 Clock Count	512
14	3	6	™134	Step 13 Clock Count	512
15	3	7	™ 148	Step 14 Clock Count	512
16	3	8	™ 167	Step 15 Clock Count	512
17	3	9	™191	Step 16 Clock Count	512
18	3	10	™224	Step 17 Clock Count	512
19	3	11	™ 270	Step 18 Clock Count	512
20	3 _	12	™336	Step 19 Clock Count	512
21	3	13	™450	Step 20 Clock Count	512
22 *	3	14	256	0	512
23 *	3 '	15	256	0	512

NOTE 1: The values above preceded by ™ are aproximate values. They were selected by running the test a single time on a single K205. This value will vary from System to System due to minor differences in the CPU's Clock frequency, and other hardware propagation times. The precise values are not important as long as Clock count increments while the Multiplier incrementes.

NOTE 2: Test Steps 22 and 23 are different from the rest. When the Multiplier goes from 13 to 14, and from 14 to 15, the Clock count no longer follows the slow-linear increase that it followed with the Multiplier range of 0 to 12. The Clock count aproximately doubles, so a ballparking method of 256 clocks inside the 0 to 512 range is used.

ERROR MESSAGES:

```
If an error occurs, the following message is displayed:
```

* Test FAILED--Test Step ssss hmsg Error Decade x: ffff Clock Multiplier = mmmmD Clocks counted = ccccD Min Clock count = IIIID Max Clock count = hhhhD

Where:

ssss is the Test Step in the range: 1 to 23.

hmsg is "Clock Frequency Counting",
"Multiplier Clock Divide by".

x is the selected Decade: 0, 1, 2, 3, 4, 5, 6.

ffff is the Clock frequency:

100 Mhz, 10 Mhz,

1 Mhz,

100 Khz,

10 Khz,

1 Khz,

100 hz.

mmmm is the current Multiplier value, range is 0 to 15.

cccc is the Number of clocks counted, range is 0 to 512.

IIII is the Minimum number of clocks that could be counted for frequency.

hhhh is the Maximum number of clocks that could be counted for frequency.

Clock Board Diagnostic Subtest 12

TITLE:

LEVEL RAMS DATA INTEGRITY TEST

TARGET LOGIC:

11E, 11F

12F, 12G

12D, 10D, 12E

Setup Latches in Subtest 2

TEST DESCRIPTION:

The Level RAMs on the Clock Board are organized as 512×4 . They are written to by the Control Board, and read into the highest nibble of the word from port BOH of the Clock Board.

The Level RAM's Data Integrity is checked by writing all 16 possible values to the RAM, and reading it back to verify that each Data Bit is functional and unique.

TEST STEP INFORMATION:

Data Integrity Test:

Step	Data	Address Locations
1 .	0000H	000 - 511
2	0001H	000 - 511
3	0002H	000 - 511
4	0003H	000 - 511
5	0004H	000 - 511
6	0005H	000 - 511
7	0006H	000 - 511
8	0007H	000 - 511
9	H8000	000 - 511
10	0009H	000 - 511
11	000AH	000 - 511
12	000BH	000 - 511
13	000CH	000 - 511
14	000DH	000 - 511
15	000EH	000 - 511
16	000FH	000 - 511

ERROR MESSAGES:

If an error occurs, the following message is displayed:

* Test FAILED--Test Step ssss Level RAM Data Integrity Error Diagnostic Internal Clock Byte Count = ccccD Data Read = rrrH Data Expected = eeeeH

Where:

ssss is the Test Step in the range: 1 to 16.

cccc is RAM byte count, (address) in the range of 0 to 511.

rrrr is the Data Word read from the Level RAMS.

eeee is the Data Word expected from the Level RAMS which should be:

0000H, 0001H, 0002H, 0003H, 0004H, 0005H, 0006H, 0007H, 0008H, 0009H, 000AH, 000BH. 000CH, 000DH, 000EH, 000FH.

Clock Board Diagnostic Subtest 13

TITLE:

LEVEL RAMS ADDRESS INTEGRITY TEST

TARGET LOGIC:

11D 11G, 12H 11E, 11F 11J 12F, 12G 12D, 10D, 12E

Setup Latches in Subtest 2

TEST DESCRIPTION:

The Level RAMs address is provided by dual counters which provide eight address lines which can address 256 locations. An additions flip flop toggles back and forth between the two 10422 RAM Chips on each Write/Read, to allow the access of 512 RAM locations.

The Level RAMs are tested for addressing uniqueness. This will verify that each of 512 locations can be written to independently of all other locations.

TEST STEP INFORMATION:

- Step 1. An incrementing Data pattern from 00H to 0FH is written to RAM, which repeats after each 16 locations. This verifies address lines AO, A1, A2 and A3.
- Step 2. A Block Incrementing Data pattern from 00H to 0FH is written to RAM, which repeats after each 256 locations. This verifies address lines A4, A5, A6 and A7.
- Step 3. A Block Data pattern of 05H and 0AH is written to RAM, which covers all 512 locations. This verifies that both of the 10422 RAM chips are written to.

ERROR MESSAGES:

If an error occurs, the following message is displayed:

* Test FAILED--Test Step ssss Level RAM Address Uniqueness Error Diagnostic Internal Clock Byte Count = ccccD Data Read = rrrrH Data Expected = eeeeH

```
Where: ssss is the Test Step in the range: 1 to 3.

cccc is RAM byte count, (address) in the range of 0 to 511.

rrrr is the Data Word read from the Level RAMS.

eeee is the Data Word expected from the Level RAMS which should be:
```

0000H, 0001H, 0002H, 0003H, 0004H, 0005H, 0006H, 0007H, 0008H, 0009H, 000AH, 000BH, 000CH, 000DH, 000EH, 000FH.

Clock Board Diagnostic Subtest 14

TITLE:

LEVEL RAMS CONTROL TEST

TARGET LOGIC:

11D 11G, 12H 11E, 11F 11J 12F, 12G 12D, 10D, 12E

Setup Latches in Subtest 2

TEST DESCRIPTION:

This Subtest verifies the functionality of the Control Logic associated with the Level RAM.

The First Test Step checks the odd/even toggling of the level ram. Each Consecutive write operation to the RAM should toggle back and forth between the "Even 10422" RAM chip, and the "ODD 10422" RAM chip. A "D" latch is acting as a flip flop, and providing a write enable signal to only one RAM chip. An OAH will be written to all Even addresses and a O5H to all Odd.

The Second Test Step checks the Level RAM Write Enable/Disable function. The Level RAM is Write enabled when the signals 'ARMED' and 'TRACED' from the Control Board are both active.

This test does 7 writes with the following conditions:

LEVEL	ARMED	TRACED	RESULT
0	1	1	0
1	1	1	1
2	1	0	not recorded
3	1	0	not recorded
4	1	1	4
5	1	1	5
5	0	1	not recorded

The Third Test Step checks the Recirculation feature of the Level RAM. The Data is read out of the 10422 RAM chips, looped back, and written back in. This is checked by writing an incrementing pattern into the RAM, and then reading it back, verifying the Data Integrity.

The Data is then read back a second time and verified. On the second read, the Data will be shifted by one Address location from the Recirculation.

The Fourth Test Step checks the Level RAM reset persistence by first filling the RAM with a value of 00H, then holding the reset line to the RAM address counters active, and hammering address location 0 by performing 512 consecutive write operations. This should modify the Data Value at location 0, but the other 511 locations should be unchanged. All 512 locations are read back and verified.

TEST STEP INFORMATION:

Step	Data Ev	en Locati	ons	Data	Odd Lo	ocat	ions
1	000AH			0005	Н		
Step	Data	Address					
. 2	0000H 0001H 0004H 0005H	000 001 002 003					
Step	Data	Address					
4	0005H 0000H 0000H 0000H 0000H	000 001 002 • 510 511	(0005Н	in Lo	cation	000	Only)

ERROR MESSAGES:

If an error occurs, the following message is displayed:

* Test FAILED--Test Step ssss hmsg Error Diagnostic Internal Clock Byte Count = ccccD Data Read = rrrrH Data Expected = eeeeH

Where:

ssss is the Test Step in the range: 1 to 4.

hmsg is Level RAM odd/even Toggle, Level RAM Write enable/disable, Level RAM Recirculation, Level RAM Hammer/Addr Reset.

cccc is RAM byte count, (address) in the range of 0 to 511.

rrrr is the Data Word read from the Level RAMS.

```
eeee is the Data Word expected from the Level RAMS which should be:
        Odd/Even Test:
                0005H,
                000AH.
        Write Disable/Enable Test:
                0000H,
                0001H,
                0004H,
                0005H.
        Recirculation Test:
                0000H,
                0001H,
                0002H,
                0003H,
                0004H,
                0005H,
                0006H,
                0007H,
                0008H,
                0009H,
                000AH,
                000BH,
                000CH,
                000DH,
                000EH,
                000FH.
        Hammer/Address Reset Test:
                0005H,
                0000H.
```

K205 LOGIC ANALYZER THRESHOLD/GPIB/RS-232 BOARD DIAGNOSTIC

DIAGNOSTIC OVERVIEW

This section describes the subtests executed on the K205 Threshold/GPIB/RS-232 Board, how Error Reporting is accomplished, and the concept behind each subtest program.

The Threshold/GPIB/RS-232 board diagnostics is divided into nine subtests, each of which is described individually on the following pages.

Subtest 1 is a DAC 7541 linearity test; subtest 2 is a DAC 7533 linearity test; subtest 3 is a Multiplexer/threshold test, subtest 4 is a serial I/O #1 test; subtest 5 is a serial I/O #2 test, subtest 6 is a 8253 counter mode 1 test; subtest 7 through subtest 9 are GPIB internal logic tests (the GPIB cable and operator intervene flag should not be set); subtest 7 is GPIB control status test; subtest 8 is GPIB MPU interrupt logic test; subtest 9 is GPIB data out register and parallel poll response register test.

Subtests 4 and 5 require a RS-232 wrap back connector installed to perform the test.

Only a part of the GPIB logic is checked in the GPIB internal test (i.e. subtests 7 through 9 check internal logic only); external handshake logic is not tested.

NOTE: The 'TARGET LOGIC' listed in each subtest description does not necessarily include all of the logic which could affect the operation of the subtest.

SUBTEST CATEGORY

- 1. DAC 7541 LINEARITY TEST
- 2. DAC 7533 LINEARITY TEST
- 3. MUX/THRESHOLD LOGIC TEST
- 4. SERIAL I/O #1 TEST
- 5. SERIAL I/O #2 TEST
- 6. TIMER 8253 COUNTER 0 TEST
- 7. GPIB INTERNAL CONTROL LINE TEST
- 8. GPIB INTERNAL MPU INTERRUPT LOGIC TEST
- 9. GPIB INTERNAL DATA REGISTER TEST

ERROR COUNT CATEGORY

- 1. SUBTEST 1 ERROR COUNT.
- 2. SUBTEST 2 ERROR COUNT.
- 3. SUBTEST 3 ERROR COUNT.
- 4. SUBTEST 4 ERROR COUNT.
- 5. SUBTEST 5 ERROR COUNT.
- 6. SUBTEST 6 ERROR COUNT.
- 7. SUBTEST 7 ERROR COUNT.
- 8. SUBTEST 8 ERROR COUNT.
- 9. SUBTEST 9 ERROR COUNT.

TITLE:

DAC 7541 LINEARITY TEST

TARGET LOGIC:

5E, 6E, 8B, 7F, 8F, 8A

7A, 7E, Q2

and power supply +5.0V, -5.2V, -2.0V, AGND, -10.0V, +10.0V, VBB(+3.0V), +15V(divided as +7.5V), -15V(divided as -7.5V)

TEST DESCRIPTION:

The DAC 7541 linearity is functionally tested by using the $\pm 10.0V$, $\pm 10.0V$, AGND, $\pm 2.0V$, $\pm 5.0V$, $\pm 3.0V$, $\pm 7.5V$, $\pm 7.5V$, $\pm 1.30V$ and $\pm 1.40V$ as reference voltage, multiplexed through 7F as noninverting input, and writing data into 8A as inverting input until Q2 toggles its state. The ADC status is then verified by reading port 04H bit 0.

When the reference voltage is $\pm 10.0V$, the DAC 7541 is initially programmed to $\pm 10.0V$, so Q2 is turned on. The ADC status bit is equal to 0 which increments the DAC 7541 output voltage until the ADC status bit toggles its state.

When the reference voltages are -10.0V, AGND, -2.0V, -5.2V, +5.0V, +3.0V, +7.50V, -7.50V, DVM input, +1.30V, and -1.40V, the DAC 7541 is initially programmed to +10.0V, so Q2 is turned off. The ADC status bit is equal to 1, decrementing the DAC 7541 output voltage until the ADC status bit toggles its state.

TEST STEP INFORMATION:

Step	Reference Voltage	Initial 7541 Data Voltage	Initial ADC Status
1	+10.0V	OFFFH (-10.0V)	0
2	-10.0V	0000H (+10.0V)	1
3	AGND	0000H (+10.0V)	1
4	-2.0V	0000H (+10.0V)	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
5	-5.2V	0000H (+10.0V)	1
6	+5.0V	0000H (+10.0V)	1
7	VBB(+3.0V)	0000H (+10.0V)	1
8	+15V/2	0000H (+10.0V)	1
9	- 15V/2	0000H (+10.0V)	. 1
10	DVM	0000H (+10.0V)	1
11	- ECL	0000H (+10.0V)	1
12	+TTL	0000H (+10.0V)	1

ERROR MESSAGE:

```
If an error occurs, the following message is displayed:
```

* Test FAILED--Test Step zz DAC 7541 Linearity Test Voltage Expected = see.eee Voltage Lower Limit = suu.uuu Voltage Upper Limit = sII.III Actual Voltage Read = saa.aaa ADC Status Expected = x ADC Status Expected = y

Where zz should be in the range of 1 through 12

s should be + or -

ee.eee should be in the range of 00.000 through 10.000

uu.uuu should be 9.940, 10.235, 0.300, 2.350, 5.625, 4.820 2.700, 7.380, 7.980, 0.300, 1.000, 1.700

11.111 should be 10.240, 9.935, 0.300, 1.750, 5.025, 5.420 3.300, 7.980, 7.380, 0.300, 1.600, 1.100

aa.aaa should be in the range of 00.000 through 10.000

x,y should be 0 or 1

TITLE:

DAC 7533 LINEARITY TEST

TARGET LOGIC:

6D, 4B, 12B, 9B, 9A, 4A, 5A, 10A, 6F, 7A, 8A, Q2, 8F, 5E, 6E, 8B

TEST DESCRIPTION:

The DAC 7533 linearity is functionally tested by using the DAC 7541 as reference voltage. VAR A and VAR B are multiplexed through 6F as the noninverting input of 7A, and continues incrementing or decrementing the VAR A or VAR B voltage by writing to port 08H or 0AH until the ADC output bit toggles its state.

When the DAC 7541 reference voltage is ± 10.0 V, the DAC 7533 is initially programmed to ± 10.0 V, so Q2 is turned off and the ADC status bit is equal to 1. When the DAC 7541 reference voltages are ± 9.980 V, ± 5.0 V, 0.00V, and ± 5.0 V, DAC 7533 is initialized to ± 10.0 V, so Q2 is turned on, and the ADC is equal to 0.

When VAR A and VAR B are being tested, each DAC 7533 contains five voltage levels, -9.980V, -5.0V, 0.00V, +5.00V, and +10.00V.

TEST STEP INFORMATION:

Step	Reference Voltage	Initial 7533 Data Voltage	Initial ADC Status
1	-9.980V (7541)	0000H (VAR A +10.0V)	0
2	-5.0V (7541)	0000H (VAR A +10.0V)	0
3	-0.000V (7541)	0000H (VAR A +10.0V)	0
4	+5.0V (7541)	0000H (VAR A +10.0V)	0
5	+10.00V (7541)	OFFFH (VAR A -10.0V)	. 1
6	-9.980V (7541)	0000H (VAR B +10.0V)	0
7	-5.0V (7541)	0000H (VAR B +10.0V)	, 0
8	-0.000V (7541)	0000H (VAR B +10.0V)	0
9	+5.0V (7541)	0000H (VAR B +10.0V)	0
10	+10.00V (7541)	OFFFH (VAR B -10.0V)	. 1

ERROR MESSAGE:

If an error occurs, the following message is displayed:

```
* Test FAILED--Test Step zz

DAC 7533 Linearity Test

Voltage Expected = see.eee

Voltage Lower Limit = suu.uuu

Voltage Upper Limit = sII.III

Actual Voltage Read = saa.aaa

ADC Status Expected = x

ADC Status Expected = y
```

Where zz should be in the range of 1 through 10
s should be + or ee.eee should be in the range of 00.000 through 10.000

uu.uuu should be 10.220, 5.620, 0.500, 4.620, 9.740

II.III should be 9.740, 4.620, 0.500, 5.620, 10.240

aa.aaa should be in the range of 00.000 through 10.000

TITLE:

THRESHOLD/MUX. LOGIC TEST

TARGET LOGIC:

4D, 5B, 1A, 1D, 1B, 1C, 2A, 2D 5F, 7A, 7E, 5E, 6E, 8B, 8A, 8F and Q2.

TEST DESCRIPTION:

The Threshold/mux's logic is functionally tested by using the THO through TH5 as reference voltages. These voltages are multiplexed through 5F and supplied as the noninverting input to 7A. The DAC 7541 is initially programmed to +10.0V and decrements the output voltages until the ADC output status bit toggles its state.

Reference voltages for -ECL, -TTL, -VAR A, and -VAR B are present for each threshold channel. The -ECL is +1.300V, -TTL is -1.400V, -VAR A is +5.0V, and -VAR B is -5.0V.

Testing occurs for threshold channels THO through TH5. The original ADC status bit should be 1 when the DAC 7541 is initialized to +10.0V.

TEST STEP INFORMATION:

Step	Logic TH Channe	l Initialized 7541 Voltage	Initial ADC Status
1	-ECL 0	+10.0V	1
2	-ECL 1	+10.0V	1
2 . 3	-ECL 2	+10.0V	1
4	-ECL 3	+10.0V	1
5	-ECL 4	+10.0V	1
6	ECL 5	+10.0V	1
7	-VAR A 0	+10.0V	1
8	-VAR A 1	+10.0V	1
9	-VAR A 2	+10.0V	1
10	-VAR A 3	+10.0V	1
11	-VAR A 4	+10.0V	1
12	-VAR A 5	+10.0V	1
13	-TTL 0	+10.0V	1
14	-TTL 1	+10.0V	1
15	-TTL 2	+10.0V	1
16	- TTL 3	+10.0V	1
17	-TTL 4	+10.0V	1
18	-TTL 5	+10.0V	. 1
19	-VAR B 0	+10.0V	1
20	-VAR B 1	+10.0V	1
21	-VAR B 2	+10.0V	1
22	-VAR B 3	+10.0V	1
24	-VAR B 4	+10.0V	1
24	-VAR B 5	+10.0V	1

ERROR MESSAGE:

If an error occurs, the following message is displayed:

* Test FAILED--Test Step zz
Threshold/Mux. Logic Test
?????? Threshold Testing
TH Channel n Testing
Voltage Expected = see.eee
Voltage Lower Limit = suu.uuu
Voltage Upper Limit = sll.lll
Actual Voltage Read = saa.aaa
ADC Status Expected = x
ADC Status Expected = y

Where zz should be in the range of 1 through 24

?????? should be -ECL, -VAR A, -TTL, -VAR B

n should be in the range of 0 through 5

s should be + or
ee.eee should be 1.300, 5.000, 1.400, 5.000

uu.uuu should be 0.980, 4.800, 1.720, 5.440

II.III should be 1.620, 5.400, 1.080, 4.800

aa.aaa should be in the range of 00.000 through 10.000

x,y should be 0 or 1

TITLE:

SERIAL I/O PORT #1 TEST

TARGET LOGIC:

12D, 14A, 13A, 8E

TEST DESCRIPTION:

Serial I/O port #1 is functionally tested by using USART #1 as a transmitter/receiver to transmit an 8 bit data pattern and receive the transmitted bytes through the wrap back, RS-232 connector within a specified time window (95% through 105%).

The RS-232 wrap back connector is configured as follows:

Pin 2, CTS (clear to send); short to Pin 3, RTS (request to send),

Pin 4, DSR (data set ready); short to Pin5, DTR (data terminal ready),

Pin 6, RxD (received data); short to Pin 20, TxD (transmitted data).

The following patterns are transmitted:

OAAH, 055H, 0CCH, 033H, 01H, 02H, 04H, 08H, 10H, 20H, 40H, 80H.

The following baud rates are tested:

110, 150, 300, 600, 1200, 1800, 2400, 4800, 9600

TEST STEP INFORMATION:

Test S	rep	Baud Rate	Data Pattern
1 through the through through the	gh 24 gh 36 gh 48 gh 60 gh 72 gh 84	110 150 300 600 1200 1800 2400 4800	OAAH, 55H, OCCH, 33H, O1H, O2H, O4H, O8H, 10H, 20H, 40H, 80H OAAH, 55H, OCCH, 33H, O1H, O2H, O4H, O8H, 10H, 20H, 40H, 80H OAAH, 55H, OCCH, 33H, O1H, O2H, O4H, O8H, 10H, 20H, 40H, 80H OAAH, 55H, OCCH, 33H, O1H, O2H, O4H, O8H, 10H, 20H, 40H, 80H OAAH, 55H, OCCH, 33H, O1H, O2H, O4H, O8H, 10H, 20H, 40H, 80H OAAH, 55H, OCCH, 33H, O1H, O2H, O4H, O8H, 10H, 20H, 40H, 80H OAAH, 55H, OCCH, 33H, O1H, O2H, O4H, O8H, 10H, 20H, 40H, 80H
97 through	,	9600	0AAH, 55H, OCCH, 33H, 01H, 02H, 04H, 08H, 10H, 20H, 40H, 80H

ERROR MESSAGE:

1. If an error for transmitter buffer not empty occurs, the following message is displayed:

* Test FAILED--Test Step zz Serial I/O Port 1 Test Transmitter Buffer Not Empty Testing Baud Rate = bbbb Status Byte Read = rrH

where zz should be in the range of 1 through 108

bbbb should be 110, 150, 300, 600, 1200, 1800, 2400, 4800, 9600

rr should be in the range of 00 through FF

2. If an error for no character received occurs, the following message is displayed:

> * Test FAILED--Test Step zz Serial I/O Port 1 Test No Character Received Tesing Baud Rate = bbbb Status Byte Read = rrH

where zz should be in the range of 1 through 108

bbbb should be 110, 150, 300, 600, 1200, 1800, 2400, 4800, 9600

rr should be in the range of 00 through FF

3. If an error for character received early occurs, the following message is displayed:

* Test FAILED--Test Step zz
Serial I/O Port 1 Test
Character Received Early
Tesing Baud Rate = bbbb
Minimum Expected Count = eeeee
Actual Software Count = cccc
Received Data = rrH
Transmitted Data = ttH

where zz should be in the range of 1 through 108

bbbb should be 110, 150, 300, 600, 1200, 1800, 2400, 4800, 9600

eeeee should be 1777, 1296, 641, 320, 156, 118, 79, 40, 20

ccccc should be in the range of 00000 through 65535

rr should be in the range of 00 through FF

tt should be AA, 55, CC, 33, 01, 02, 04, 08, 10, 20, 40, 80

4. If an error for character received late occurs, the following message is displayed:

Serial I/O Port 1 Test
Character Received Late
Tesing Baud Rate = bbbb
Maximum Expected Count = eeeee
Actual Software Count = cccc
Received Data = rrH
Transmitted Data = ttH

* Test FAILED--Test Step zz

where zz should be in the range of 1 through 108

bbbb should be 110, 150, 300, 600, 1200, 1800, 2400, 4800, 9600

eeeee should be 2303, 1701, 859, 417, 204, 155, 99, 53, 28

cccc should be in the range of 00000 through 65535

rr should be in the range of 00 through FF

tt should be AA, 55, CC, 33, 01, 02, 04, 08, 10, 20, 40, 80

5. If an error for bad character occurs, the following message is displayed:

* Test FAILED--Test Step zz Serial I/O Port 1 Test Bad character Received Testing Baud Rate = bbbb Received Data = rrH Transmitted Data = ttH

where zz should be in the range of 1 through 108

bbbb should be 110, 150, 300, 600, 1200, 1800, 2400, 4800, 9600

rr should be in the range of 00 through FF

tt should be AA, 55, CC, 33, 01, 02, 04, 08, 10, 20, 40, 80

TITLE:

SERIAL I/O PORT #2 TEST

TARGET LOGIC:

12E, 15B, 13B, 8E, 8D

TEST DESCRIPTION:

Serial I/O port #2 is functionally tested by using USART #2 as a transmitter/receiver to transmit an 8-bit data pattern and receive the transmitted bytes through the wrap back RS-232 connector within a specified time window (95% through 105%)

The RS-232 wrap back connector is configured as follows:

Pin 2, CTS (clear to send); short to Pin 3, RTS (request to send),

Pin 4, DSR (data set ready); short to Pin 5, DTR (data terminal ready),

Pin 6, RxD (received data); short to Pin 20, TxD (transmitted data).

The following patterns are transmitted:

0AAH, 055H, 0CCH, 033H, 01H, 02H, 04H, 08H, 10H, 20H, 40H, 80H.

The following baud rates are tested:

110, 150, 300, 600, 1200, 1800, 2400, 4800, 9600

TEST STEP INFORMATION:

Test	Step	Baud Rate	Data Pattern
	ough 12	110	0AAH,55H,0CCH,33H,01H,02H,04H,08H,10H,20H,40H,80H
13 thr	ough 24	150	0AAH,55H,0CCH,33H,01H,02H,04H,08H,10H,20H,40H,80H
25 thr	ough 36	300	0AAH, 55H, OCCH, 33H, 01H, 02H, 04H, 08H, 10H, 20H, 40H, 80H
37 thr	ough 48	600	0AAH, 55H, 0CCH, 33H, 01H, 02H, 04H, 08H, 10H, 20H, 40H, 80H
49 thr	ough 60	1200	0AAH, 55H, OCCH, 33H, 01H, 02H, 04H, 08H, 10H, 20H, 40H, 80H
61 thr	ough 72	1800	0AAH, 55H, OCCH, 33H, 01H, 02H, 04H, 08H, 10H, 20H, 40H, 80H
73 thr	ough 84	2400	0AAH, 55H, 0CCH, 33H, 01H, 02H, 04H, 08H, 10H, 20H, 40H, 80H
85 thr	ough 96	4800	0AAH, 55H, 0CCH, 33H, 01H, 02H, 04H, 08H, 10H, 20H, 40H, 80H
97 thr	ough 108	9600	0AAH, 55H, 0CCH, 33H, 01H, 02H, 04H, 08H, 10H, 20H, 40H, 80H

ERROR MESSAGE:

1. If an error for transmitter buffer not empty occurs, the following message is displayed:

* Test FAILED--Test Step zz Serial I/O Port 2 Test Transmitter Buffer Not Empty Testing Baud Rate = bbbb Status Byte Read = rrH

where zz should be in the range of 1 through 108

bbbb should be 110, 150, 300, 600, 1200, 1800, 2400, 4800, 9600

rr should be in the range of 00 through FF

2. If an error for no character received occurs, the following message is displayed:

* Test FAILED--Test Step zz Serial I/O Port 2 Test No Character Received Tesing Baud Rate = bbbb Status Byte Read = rrH

where zz should be in the range of 1 through 108

bbbb should be 110, 150, 300, 600, 1200, 1800, 2400, 4800, 9600

rr should be in the range of 00 through FF

3. If an error for character received early occurs, the following message is displayed:

* Test FAILED--Test Step zz Serial I/O Port 2 Test Character Received Early Tesing Baud Rate = bbbb Minimum Expected Count = eeeee Actual Software Count = cccc Received Data = rrH Transmitted Data = ttH

where zz should be in the range of 1 through 108

bbbb should be 110, 150, 300, 600, 1200, 1800, 2400, 4800, 9600

eeeee should be 1777, 1296, 641, 320, 156, 118, 79, 40, 20

ccccc should be in the range of 00000 through 65535

rr should be in the range of 00 through FF

tt should be AA, 55, CC, 33, 01, 02, 04, 08, 10, 20, 40, 80

4. If an error for character received late occurs, the following message is displayed:

Serial I/O Port 2 Test
Character Received Late
Tesing Baud Rate = bbbb
Maximum Expected Count = eeeee
Actual Software Count = ccccc
Received Data = rrH
Transmitted Data = ttH

* Test FAILED--Test Step zz

where zz should be in the range of 1 through 108

bbbb should be 110, 150, 300, 600, 1200, 1800, 2400, 4800, 9600

eeeee should be 2303, 1701, 859, 417, 204, 155, 99, 53, 28

cccc should be in the range of 00000 through 65535

rr should be in the range of 00 through FF

tt should be AA, 55, CC, 33, 01, 02, 04, 08, 10, 20, 40, 80

5. If an error for bad character occurs, the following message is displayed:

* Test FAILED--Test Step zz Serial I/O Port 2 Test Bad character Received Testing Baud Rate = bbbb Received Data = rrH Transmitted Data = ttH

where zz should be in the range of 1 through 108

bbbb should be 110, 150, 300, 600, 1200, 1800, 2400, 4800, 9600

rr should be in the range of 00 through FF

tt should be AA, 55, CC, 33, 01, 02, 04, 08, 10, 20, 40, 80

TITLE:

TIMER 8253 COUNTER 0 TEST

TARGET LOGIC:

13F, 8D, 8E and GATE/ logic from control board

TEST DESCRIPTION:

The timer 8253 counter 0 is functionally tested by programming counter 0 to to mode 1 (programmable one shot mode), and triggering GATEO from control board GATE/ logic. The counter 0 is then verified by reading the latched count after GATEO been triggered.

The terminal count patterns tested are:

8000H, 4000H, 2000H, 1000H, 0800H, 0400H, 0200H, 0100H, 0080H, 0040H, 0020H, 0010H, 0008H, 0004H, 0002H, 0001H.

There are two methods for testing counter 0 in mode 1:

- 1. After loading terminal count, trigger GATEO from low to high.
- 2. After loading terminal count, trigger GATEO from low to high two times. The second trigger should cause the counter to reset to the terminal count value.

TEST STEP INFORMATION:

Test Step	Terminal Count	Programmed	Rising	Edge	Trigger	Pulses
1	8000H			1		
2	4000H			1		
3	2000H			1		
4	1000H			1		
5	0800H			1		
6	0400H			1		
7	0200H			1		
8	0100H			1		
9	0080H			1		
10	0040H			1		
11	0020H			1		
12	0010H			1		
13	0008H			1		
14	0004H			1		
15	0002H			1		
16	0001H			1		
17	8000H			2		
18	4000H			2		
19	2000H			2		
20	1000H			2		
21	0800Н			2		
22	0400H			2		

23	0200H	2
24	0100H	2
25	0080H	2
26	0040H	2
27	0020H	2
28	0010H	2
29	0008H	2
30	0004H	2
31	0002H	2
32	0001H	2

ERROR MESSAGE:

If an error occurs, the following message is displayed:

```
* Test FAILED--Test Step zz
Timer 8253 Counter 0 Test
Programmable One Shot Mode
Testing Terminal count = ccccH
Expected High Count = eeeeH
Expected Low Count = IIIIH
Actually Read Count = rrrrH
```

where zz should be in the range of 1 through 32

```
cccc should be 8000, 4000, 2000, 1000, 0800, 0400, 0200, 0100, 0080, 0004, 0002, 0001.

eeee should be 7EC8, 3EC8, 1EC8, 0EC8, 06C8, 02C8, 00C8, FFC8, FF48, FF08, FEE8, FED8, FED0, FECC, FECA, FEC9.

or 7FDD, 3FDD, 1FDD, 0FDD, 07DD, 03DD, 01DD, 00DD, 005D, 001D, FFFD, FFED, FFE5, FFE1, FFDF, FFDE.

IIII should be 7EB8, 3EB8, 1EB8, 0EB8, 06B8, 02B8, 00B8, FFB8, FE738, FEF8, FED8, FEC8, FEC0, FEBC, FEBA, FEB9.

or 7FCD, 3FCD, 1FCD, 0FCD, 07CD, 03CD, 01CD, 00CD, 004D, 000D, FFED, FFDD, FFD5, FFD1, FFCF, FFCE.
```

rrrr should be in the range of 0000 through FFFF

TITLE:

GPIB INTERNAL CONTROL LINES TEST

TARGET LOGIC:

15F, 17F, 16F, 16D

TEST DESCRIPTION:

The GPIB internal control lines are functionally tested by writing the local control bit true. The control bit is then verified by reading back the control status bit.

There are 5 control lines being tested as follows:

'catn', 'cifc', 'cren', 'srq', 'end'.

NOTE: If the 'cacs' line is not true, the lines for 'catn', 'cifc', 'cren' and 'srq' are also not true.

TEST STEP INFORMATION:

Test	Step	Control	Bi-
1		'catn'	
2		'cifc'	
3		'cren'	
4		'srq'	
5		'end'	

ERROR MESSAGE:

If an error occurs, the following message is displayed:

* Test FAILED -- Test Step zz
GPIB Internal Control Lines
Status Port Address 01H
Bit 7 through Bit 3 is:
atn srq ifc ren eoi
"????" and "cacs" Logic Test
"????" Status Expected = ssssssssB
"????" Status Read = rrrrrrB
Falling Time Constant = tttt
"????" Status Expected = eeeeeeeeB
"????" Status Read = vvvvvvvvB
Rising Time Constant = ccccc

where: zz should be in the range of 1 to 5

???? should be catn, cifc, cren, srq, end.

sssssss should be 10000000, 00100000, 00010000, 01000000, 00001000.

rrrrrrr should be 00000000 through 11111111.

ttttt should be in the range of 00000 through 65535.

eeeeeee should be 00000000.

vvvvvvv should be 00000000 through 11111111.

ccccc should be in the range of 00000 through 65535.

NOTE: Falling and rising time constants are for diagnostic reference only.

TITLE:

GPIB INTERNAL MPU INTERRUPT TEST

TARGET LOGIC:

15F, 17F, 16F, 15D, 17D, 21D, 17B,

18B, 19B, 20A, 20B, 21A, 19A, 20A, 16B, 21F

TEST DESCRIPTION:

The GPIB internal MPU interrupt is functionally tested by writing local control bit true and local command bits true. The interrupt status bit is then verified by reading the interrupt status.

There are four MPU interrupt logic conditions being tested: 'tint', 'srint', 'nrint' and 'cint'. (The 'lint' logic condition is associated with the GPIB external handshake function which is not tested.)

The 'INTR1/' test is associated with the 'tint',' srint', 'nrint' and 'cint' interrupt logic conditions.

TEST STEP INFORMATION:

Test Step	MPU Interrupt Logic
1	'tint' and 'INTR1/'
2	'srint' and 'INTR1/'
3	'nrint' and 'INTR1/'
4	'cint' and 'INTR1/'

ERROR MESSAGE:

1. If an INTR1/ error occurs, the following message is displayed:

* Test FAILED -- Test Step zz
GPIB Internal Interrupt Line
gint/ lint tint cint nrint srint get/ nins/
"?????" Interrupt Line Test
GPIB INTR1/ Not Generated

where zz should be in the range of 1 through 4

????? should be tint, srint, nrint, cint.

2. If an interrupt status error occurs, the following message is displayed:

* Test FAILED -- Test Step zz
GPIB Internal Interrupt Line
gint/ lint tint cint nrint srint get/ nins/
"?????" Interrupt Line Test
Status 1 Expected = aaaaaaaaB
Status 1 Read = bbbbbbbB
Status 2 Expected = cccccccB
Status 2 Read = dddddddB
Status 3 Expected = eeeeeeeB
Status 3 Read = fffffffB
Status 4 Expected = ggggggggB
Status 4 Read = hhhhhhhhB

where zz should be 1 through 4

????? should be tint, srint, nrint, cint
aaaaaaa should be 10000010.
ccccccc should be 11111111, 10000010.
eeeeeeee should be 00100010, 00000110, 00001010, 00010010.
ggggggg should be 10000010.
bbbbbbb should be in the range of 00000000 through 11111111
dddddddd should be in the range of 00000000 through 11111111
fffffff should be in the range of 00000000 through 11111111

hhhhhhhh should be in the range of 00000000 through 11111111

TITLE:

GPIB INTERNAL DATA REGISTER TEST

TARGET LOGIC:

18E, 19E, 18D, 19D, 20E, 21E, 20F

TEST DESCRIPTION:

The GPIB internal data register is functionally tested by writing a data byte pattern to the data register or parallel poll response register. The data is then verified by reading the data from the input register.

There are 12 data patterns to be tested:

OAAH, 55H, OCCH, 33H, 01H, 02H, 04H, 08H, 10H, 20H, 40H, 80H.

There are two output registers to be tested:

- 1. Data output register (18E)
- 2. parallel poll response register (19E).

TEST STEP INFORMATION:

Test Step	Register Under Test	Data Pattern
1	data output register	OAAH
2	data output register	55H
2 3	data output register	OCCH
4	data output register	33H
5	data output register	01H
6	data output register	02H
7	data output register	04H
8	data output register	08H
9	data output register	10H
10	data output register	20H
11	data output register	40H
12	data output register	80H
13	parallel poll response	OAAH
14	parallel poll response	55H
15	parallel poll response	0CCH
16	parallel poll response	33H
17	parallel poll response	01H
18	parallel poll response	02H
19	parallel poll response	04H
20	parallel poll response	08H
21	parallel poll response	10H
22	parallel poll response	20H
23	parallel poll response	40H
24	parallel poll response	80H

ERROR MESSAGE:

1. If an error occurs in the data output register, the following message is displayed:

* Test FAILED -- Test Step zz GPIB Data Register Test Data Out Register Testing Data Register Expected = eeH Data Register Read = rrH

where zz should be in the range of 1 through 24

ee should be AA, 55, CC, 33, 01, 02, 04, 08, 10, 20, 40, 80 rr should be 00 through FF

2. If an error occurs in the parallel poll response register, the following displayed:

* Test FAILED -- Test Step zz GPIB Data Register Test Parallel Poll Response Data Register Expected = eeH Data Register Read = rrH

where zz should be in the range of 1 through 24

ee should be AA, 55, CC, 33, 01, 02, 04, 08, 10, 20, 40, 80

rr should be 00 through FF

K205 STORAGE CONTROLLER BOARD DIAGNOSTIC

DIAGNOSTIC OVERVIEW

This section describes subtests executed on the K205 Storage Controller Board, how error reporting is done, and the concept behind each subtest program.

It should be noted that the K205 Storage Controller Board contains future provisions for installing a UART. This Diagnostic does not test any of the UART components.

There are six subtests written for the Storage Controller Board. Each of these subtests is described individually on the following pages. Parameters for Loop on Error, Error Count, and Pass Count Update are incorporated into each subtest.

All error messages are preceded by a "*". The information messages use the ">" prefix.

Early exit of each subtest is accomplished by pressing the "STOP" key.

ASSUMPTIONS

This series of tests assumes that two other boards are installed in the K205 and are functional, an operational MPU Board as well as the Keyboard/Display Board must be present.

SUBTEST CATEGORIES

- 1. 6116 Data Integrity Test
- 2. 6116 Address Integrity Test
- FDC Seek Test
- 4. Fixed FDC Write/Read Test
- 5. Random FDC Write/Read Test
- 6. FDC/DMA Address Logic Test

ERROR COUNT CATEGORIES

Subtest 1 1. 2. Subtest 2 Subtest 3 3. 4. Subtest 4 Subtest 5 5. 6. Subtest 6 7. Seek Command Error Count Recalibrate Command Error Count 8. 9. Write Command Error Count 10. Read Command Error Count 11. Drive A Error Count Drive B Error Count 12. 13. Side 0 Error Count Side 1 Error Count 14. 15. Soft Error Count 16. Hard Error Count 17. Not Ready Error Count 18. Head Address Error Count 19. Ready Changed State Error Count 20. Missing Address Mark Error Count 21. Write Protected Error Count 22. Sector Not Found Error Count 23. FDC Overrun Error Count 24. FDC Int Timout Error Count 25. Access beyond End of Track Error Count 26. Missing Data Address Mark Error Count Bad Track Error Count 27. Wrong Cylinder Error Count 28. 29. Data Error CRC Error Count Control Mark: Deleted Data Encountered Error Count 30. 31. Unformatted Diskette Error Count 32. Diagnostic Program Error Count

TITLE:

6116 DATA INTEGRITY TEST

PURPOSE:

This subtest confirms the ability of the DMA hardware to sucessfully write data into the 4K area of 6116 RAM. The integrity of the RAM is checked by running several patterns through the Memory.

The RAM is not directly addressable; all access is through the DMA controller.

TARGET HARDWARE:

5D, 5E, 5F, 5H, 6E, 6F, 7E

TEST DESCRIPTION:

It is not possible to Write directly to the 6116 RAMs. All access is through the DMA controller. Data is written to the DMA controller and the controller passes it on to the RAM. Reading is accomplished through the same type of cycle. Various Data patterns are written to the RAM then Read back. If a miscompare occurs, an Error message is printed.

The following is a summary of the Data written to the RAM during each test step:

TEST STEP INFORMATION:

Test Step)	Value Written
	1	0
	2	AAH
	. 3	55H
	4	CCH
	5	33H
	6	01H
	7	02H
	8	04H
•	9	08H
	10	10H
	11	20H
	12	40H
	13	80H

ERROR MESSAGE:

If any errors are detected, this subtest displays the following message:

* Test FAILED--Test Step xx

RAM Data Error

Value Written = aaH
Value Read = bbH
Address Count = ccccH
DMA Status = ddH

where xx = test step number

aa = 00 - FF

bb = 00 - FF

cccc = 0000 - 0FFF

dd = 00 - FF

TITLE:

6116 ADDRESS INTEGRITY TEST

PURPOSE:

The purpose of this test is to selectivly write 1 byte of Data into the 4K of RAM on the storage controller board which has been preset to zero. Verification is then made to confirm the only place the RAM is written to is the indicated Address.

TARGET HARDWARE:

5D, 5E, 5F, 5H, 6E, 6F, 7E

TEST DESCRIPTION:

It is not possible to Write directly to the 6116 RAMs. All access is through the DMA controller. Data is written to the DMA controller and the controller passes it on to the RAM. Reading is accomplished through the same type of cycle. Various Data patterns are written to the RAM then Read back. If a miscompare occurs, an error message is printed.

All of the RAM in this test is preset to zero then the indicated Address is written with the value Oaah. All of RAM is then Read to verify the written Data. If a miscompare is detected then an error message is displayed.

TEST STEP INFORMATION:

Test Step	Indicated Address
1	0000H
2	0001H
3	0002H
4	0004H
5	0008H
6	0010H
7	0020H
8	0040H
9	0080Н
10	0100H
11	0200H
12	0400H

ERROR MESSAGES:

If any errors are detected, this subtest displays the following message:

* Test FAILED--Test Step xx All Storage Controller RAM Set to Zero. Wrote aaH to Address bbbbH Read ccH at Address ddddH

TITLE:

FDC SEEK TEST

PURPOSE:

The purpose of this subtest is to verify operation of the seek process on one or both Disk Drives.

TARGET HARDWARE:

2H, 3D, 3E, 3F, 3H, 4C, 4D, 4E, 4F, 7D, 7F

TEST DESCRIPTION:

The FDC is commanded to perform seeks to the given Track as outlined below. Tracks are accessed from Track 0 to 39, and 39 to 0.

Finally, an alternating pattern of seeks spiraling from outermost to innermost Tracks is performed.

As these operations are sent to the FDC controller, the status of the controller is monitored. If an error is detected, an error message is displayed.

This operation is repeated for all selected Drive and Side options selected.

TEST STEP INFORMATION:

Dri	ve/Side	e Disk Action
Α	/ () seek 0-39
Α	/ 0) seek 39-0
Α	/ 0) spiral inward
Α	/ 1	seek 0-39
Α	/ 1	seek 39-0
Α	/ 1	spiral inward
В	/ () seek 0-39
В	/ 0	seek 39-0
В	/ 0) spiral inward
В	/ 1	seek 0-39
В	/ 1	seek 39-0
В	/ 1	spiral inward
	A A A A B B B B B B	A / C A / 1 A / 1 A / 1 B / C B / C B / 1

ERROR MESSAGES:

If any errors are detected, this subtest will display the error messages found in Appendix 1.

TITLE:

FDC WRITE/READ TEST

PURPOSE:

The purpose of this subtest is to verify the Storage Controller Board's capability to Write and Read back information on all Tracks of the Disk Drive.

TARGET HARDWARE:

2H, 3D, 3E, 3F, 3H, 4C, 4D, 4E, 4F, 7D, 7F

2A, 2B, 2C, 3A, 3B

TEST DESCRIPTION:

The FDC is Commanded to Write Data to all Tracks on a given Disk surface on a sector by sector basis. If the Track written to is either Track 0 or Track 39 then all sectors are written to. On other Tracks, only sector 1 is actually tested. The Data is then Read back and compared to the pattern written. If a miscompare occurs, an error message is displayed.

As these operations are sent to the FDC controller, the status of the controller is monitored and if an error is detected an error message is displayed. This operation is repeated for all selected Drive and Side options selected.

TEST STEP INFORMATION:

Test Step Number	Drive/Side	Disk Action
1 - 40	a/0	Write/Read/compare
41 - 80	a/1	Write/Read/compare
81 - 120	b/0	Write/Read/compare
121 - 160	b/1	Write/Read/compare

ERROR MESSAGES:

If any errors are detected, this subtest will display the following message:

* Test FAILED--Test Step xxx Sector Compare Error Track Number = 0aa Sector Number = 00b

Address Within Sector = Occch

Wrote ddh Read eeh NOTE: Also see Appendix 1.

TITLE:

RANDOM FDC WRITE/READ

PURPOSE:

The purpose of this subtest is to verify the Storage Controller Board's capability to Write and Read back information on 63 random locations of the Disk Drive.

TARGET HARDWARE:

2H, 3D, 3E, 3F, 3H, 4C, 4D, 4E, 4F, 7D, 7F

2A, 2B, 2C, 3A, 3B

TEST DESCRIPTION:

This subtest generates random Data and performs 63 random Read/Write cycles. As Data is written it is then Read back and compared. If a miscompare of data occurs, it is reported via an error message.

As these operations are sent to the FDC controller, the status of the controller is monitored and if an error is detected an error message is displayed.

This operation is repeated for all selected Drive and Side options selected.

TEST STEP INFORMATION:

 Test	Step Number	Drive/Side	Disk Action
1-	64	a/0	Write/Read/compare
65 -	126	a/1	Write/Read/compare
127-	190	b/0	Write/Read/compare
191-	254	b/1	Write/Read/compare

ERROR MESSAGES:

If any errors are detected, this subtest will display the following message:

* Test FAILED--Test Step xx Sector Compare Error Track Number = 0aa Sector Number = 00b Address Within Sector = cccH Wrote ddH Read eeH NOTE: Also see Appendix 1.

TITLE:

FDC/DMA ADDRESS LOGIC

PURPOSE:

The purpose of this subtest is to verify integrity of the Address Counters logic between the DMA controller and the floppy Disk controller.

TARGET HARDWARE:

2H, 3D, 3E, 3F, 3H, 4C, 4D, 4E, 4F, 7D, 7F

2A, 2B, 2C, 3A, 3B

TEST DESCRIPTION:

The Data pattern, Oaah, is written to the indicated Addresses on the Storage Controller Board. The entire RAM contents are written to Track 22 on the first available Drive. The RAM is zeroed out then a Read sector Command is issued. The RAM is then analyzed to determine if the DMA controller has placed Data in the original locations.

As these operations are sent to the FDC controller, the status of the controller is monitored and if an error is detected an error message is displayed.

This operation is repeated for all selected Drive and Side options selected.

TEST STEP INFORMATION:

Test Step	Address Range
1	0000H - 01FFH
2	0001H - 0200H
3	0002H - 0201H
4	0004H - 0203H
5	0008H - 0207H
6	0010H - 020FH
7	0020H - 021FH
8	0040H - 023FH
9	0080H - 027FH
10	0100H - 02FFH
11	0200H - 03FFH
12	0400H - 05FFH
13	0800H - 09FFH
14	1000H - 11FFH

ERROR MESSAGES:

If any errors are detected this subtest will display the following message:

* Test FAILED--Test Step xx
All storage Controller RAM set to Zero.
Unique Testing Address Range = IIIIH to hhhhH
Data in Address Range = ddH
Checking Data at Address = aaaaH
Data Expected = eeH
Data Read = rrH

rr = 00 - FF

NOTE: Also see Appendix 1.

Storage System Controller Diagnostic Appendix 1

Error Messages Common to all Disk Activity:

Subtests 3-6 all use a common routine for Disk operations which can generate the following error message:

```
* Test FAILED--Test Step
        Retrying Disk Command
        Retry Count = b
        Disk Command: c
        Drive = d
        Head = e
        Track = Off
        Sector = q
        msg
where aa = test step number
       b = number of times Disk Command has been attempted
       c = seek Command,
           Read id Command,
           recalibrate Command,
           Write Track Command,
           Write sector Command,
           Read Track Command,
           Read sector Command.
       d = a \text{ or } b
       e = 0 or 1
      ff = 0 \text{ to } 39
       q = 1 + 0.8
     msg = Disk Drive Not Ready.
            Head Address Error.
            During Command, Ready Changed State.
            Missing Address Mark.
            Write Protected.
            Sector Not Found.
            FDC Over-run Error.
            Data Error (CRC).
            FDC Interrupt Timeout Error.
            Access Beyond End of Track.
            Missing Data Address Mark.
            Bad Track.
            Wrong Cylinder.
            Data Error (crc).
            Control Mark: Deleted Data Encountered.
            Not a Formatted Disk.
```

SCHEMATICS AND DRAWINGS


GENERAL

This chapter contains Schematic Diagrams, Assembly Drawings, Parts Lists and Wire Lists for the K205 Logic Analyzer. The drawings are arranged sequentially by drawing number.


LIST OF DRAWINGS

The following drawings are provided in this chapter:

DRAWING NUMBER	DESCRIPTION
0112-0204-10 0114-0110-10 0114-0111 0114-0120-10 0114-0121 0114-0160-10/20 0114-0161 0114-0170-30 0114-0171 0114-0185-80 0114-0486 0114-0475-10 0114-0476 0114-2010-40 0114-2011 0117-0021-10 0117-0021-10 0117-0133-10 0117-0133-10 0117-0294-30 0117-0294-50 0120-0026 0120-0031-10 0120-0042-01	Keyboard Cable Assembly Data Board Assembly Data Board Schematic Control Board Assembly Control Board Schematic Clock Board Assembly Clock Board Schematic Threshold/GPIB/RS-232 Board Assembly Threshold/GPIB/RS-232 Board Schematic MPU Board Assembly MPU Board Schematic DOS Option Assembly DOS Controller Board Assembly DOS Controller Board Schematic Display Board Assembly Display Board Schematic Mother Board/Power Supply Cable Assembly Crt Cable Assembly Keyboard Assembly Probe Subassembly Probe Subassembly CRT Assembly Chassis Ground Cable Assembly Input Cable Set Input Cable Set Chassis Top Assembly Input Board Schematic Spare Probes, Field Option Input Board Cable Assembly
0120-0042-01 0120-0043-01 0120-0044-01 0120-0057-10 0120-0080-10 0120-0081 0120-0145-01	Input Board Cable Assembly Probe Test Cable Assembly Data Input Cable Assembly K205 Section C Option Assembly Mother Board Assembly Mother Board Schematic DOS Power Cable Assembly
0120-0147-01	DOS FOWEL CODITE ASSEMBLY



	Q	UAN	TIT	Y P	ER	ASS	BEMI	BLY			PART NUMBER		6	ART NAM	F / NE	SCRIPTION	1				DEEE	EN-E	DESIGNATIO	M		
TEM	-90	-80	-70	-60	-50	-40	-30	-20	-10]			METER	TEITUE	DESIGNA I IU	M4		
									2	0000	0-0114-10		CONN.	DIP I	اے ما	DNTACT			3 M	3416	-000	00				$\neg \uparrow$
Ż						 			125	7100	0-0095-10	,				OND. ZE		6	3 M		2/1					-+
_	┢┯	+	├─	├	 	+	├─	-		1100	טו ביו טט יו		CHULL	1 6/11	<u> C</u>	01001 20	, KW	$\stackrel{\scriptscriptstyle \simeq}{-}$	<u> </u>			<u> </u>				
	 	\vdash	├	├—	├				Ш	ļ								\longrightarrow								
	<u> </u>				<u> </u>		<u> </u>																			
			1	1	1	1	1			Í																
		1			 	t						—— <u> </u>														
_	 	+		├	┢	╁	╁──	\vdash										-+								_
	<u> </u>	+	├	├		├	├—	-	\vdash																	-
		\bot				<u> </u>	<u> </u>	L_											·							
							<u> </u>																			
		T	\vdash	 	<u> </u>	 	<u> </u>	T	$\vdash \dashv$			-+						$\neg \dagger$								\dashv
-	-	1	-	-	-	\vdash	+-	\vdash	-									\dashv								-
		+			 		├-	1									·									
					L_		_	lacksquare			·															
																					•					
	1					 	†									-				·						
	 	\vdash	-		┢	┼─	┼─	\vdash																		
	 	+	├	 	├	↓	├																			
	<u> </u>	1	<u> </u>	<u> </u>		ļ	↓																			
																									· ·	
					•	1																				
						1																				
			†		T	1	†	T	$\neg \dashv$									$\neg \uparrow$								
	 	+	-	├	╂─	╁	╁	\vdash	-																	\dashv
		4	<u> </u>	<u> </u>	┞	₩	 	-	-																	+
			<u> </u>		<u></u>		<u> </u>																			
ÆV	D	ESCF	MPT)	ON	1	ATE	DWI	N C	KD				DWN	G.GK55	MAA)	DATI 5.287		1 16.	T OF	MAT						
\neg		· · · · · · · · · · · · · · · · · · ·		<u>-</u> -	十		-	+-					1				-11	LIO		IVIAI		<u>'- </u>	GOULD	-	hiomo	tion
					_			工		<u> </u>	 	+	СНК	T. MCCA	NN	3:20:7						-]]	GUULL	, 7	CICIIIO	
					T			工	\Box		 	+	ENGR				71 K	(B 1	n FP	CABLE	ASS	11 Pc				
					+			+-		10	0117-0040		1L				- 	٠.,		~. 10 EE		15	D AUG	007	\ <u> </u>	REV
_					+		 	+		10	0115-0150		MFG.										B 0112	-020)4	REV
					丰					DASH	NUMBER NEXT ASSEMBLE	QIY	Q.A.				71					įt.	MODEL KIO	/105 s	HEET 1 C	
F	REV	D PE	R ELO	387	116	-13-83	STM	130	w		ILEVI VOSEMEN	-71	J L			L										



COMMENTS		TOTAL COST	UNIT
	-		
· · · · · · · · · · · · · · · · · · ·			
"CER-DIP ONLY" PKGS			
(FOR IOK ECL DEVICES)			
		-	-
ASSEMBLY TIME		COMPON	ENT
•	L	EAD SPA	ACING
i diskut Malak			
	l		

TEM	-60 T	QUA -50	NTITY P	ER ASS	EMBLY	-10	PART NUMBER	P	ART	NAME	REF	DESIGNATION	VEND	OR NO.		DESCR	IPTION	TYF
7						1	0114-0112	P	UB									FA
2																		
3															T			1
4						1	1800-0280		Z.	<i>C</i> .	٤	3L	748	37				
5						2	1800-0240				84	1 10M	7 4 LS	244				
6						1	1800 - 0123				71	Ч	74LS	14				
7						1	1800 - 0290		Z.	<i>C</i> .	9,	M	7458	35				
8																		
9																		
10						4	1850-0114		z.	<i>c</i> .	5A,	6A.8A,9A	1001	6				
//						16	1850-0109				IE-	4E, IF-4F	1010	صا				
12							-				IOE.	-13E, 10F-13F						
13						ı	1850-0022				4	1K	1010	7 7				
14						16	1850-0030-10			10121	1C-4	C, 10-40	1012	. 1			•	
15											100-	13C,10D-13D						
16						5	1850-0104				8K1	9K,7L,10L	1012	4				
17										•	6M							
18						4	1850-0103		Į.	<i>c</i> .	IM-	3M, 11M	1012	25				
						DRAWN	MBS 2	DATE -/3-8/	E E G	PRE- PLU CHANG CHANG REVIS REVIS	OT A	DESCRIPTION TO PERCENTING THE PERCENTING TO PERCENTING TO PERCENTING TO PERCENTING THE PERCENTIN	R ERA R/V * C B Z	0/30	01	6.281 6.281 7.15 X 1 1.15 X 1	Company of the second of the s	-
-/0	2 4		-0007		3	ENGINE	ACTURNO /	782				MBLY, PWB		В		· 	0110) I I
DAS	H		MBER IEXT AS		QTY		s y arm	1//84	_			MODEL KIOI		CODE			SHEET	

ASSEMBLY TIME COMPONENT LEAD SPACIN	UNIT	TOTAL COST	IMENTS	Γ
ASSEMBLY TIME COMPONENT	LOS	COST		F
ASSEMBLY TIME COMPONENT	+	+		\vdash
ASSEMBLY TIME COMPONENT	↓	_		L
ASSEMBLY TIME COMPONENT				
ASSEMBLY TIME COMPONENT				Γ
ASSEMBLY TIME COMPONENT	†	1		
ASSEMBLY TIME COMPONENT	 			F
ASSEMBLY TIME COMPONENT				L
ASSEMBLY TIME COMPONENT				1
ASSEMBLY TIME COMPONENT	1			r
ASSEMBLY TIME COMPONENT	+	$+\cdot\cdot+$		-
ASSEMBLY TIME COMPONENT	<u> </u>			
ASSEMBLY TIME COMPONENT				
ASSEMBLY TIME COMPONENT				
ASSEMBLY TIME COMPONENT	 	++		H
ASSEMBLY TIME COMPONENT	 	++		F
ASSEMBLY TIME COMPONENT	<u> </u>			L
ASSEMBLY TIME COMPONENT				
ASSEMBLY TIME COMPONENT	1			
ASSEMBLY TIME COMPONENT	╁	+-+		
ASSEMBLY TIME COMPONENT	ļ			F
	i			l.
LEAD SPACIN	NENT	COMPONE	Ε	A
	ACING	LEAD SPAC		
				1


ITEM		QUA	NTITY P	ER A	SEMBLY		PART NUMBER	т-	PART N	AMF	REF. DESIGNATION	VENDOR NO.	T accompanie	TYPE
19	-60	-50	<u>-40</u>	-30	-20	-10 B	1850-0102	, .			1H-4H, 10H-13H		DESCRIPTION	TIPE
<u> </u>	-			 	+						7K	 		+
20				 	-		1850-0100		7. C.			10161		-
21				ļ	\perp	6	1850-0105	5 4	7. ←.		50,5E,9E 12M	10173	CERAMIC ONLY	1
22	_				Ţ						13M, 9D			 _
23						8	1850-0096	<u>ر</u> (د	<i>T.C.</i>		124, 134	10174	CERAMIC ONLY	
24						20	1850-0098	3 2	T.C.		GE, 7E, 60,70	10176		
25					_						IK-3K, IIK, 12K,	5F, 7F,8E	, BF	
26											5H, 9F, 6F, 9H, 6	,80,13K		
27						8	1850-0097	ند	T.C.		15-45,105-135	10231		
28						8	1850-0094	} 2	<i>.</i>		1B-4B, 10B-13B	10216		
29						2	6100-0120	S	CKET	16P	41,101			
30														1
31						3	1850-007	1 2	. <i>c</i> .		8H,5J,5K	100101		
32						3	1850-0076	3 2	.c.		6J, 8J, 5L	100102		
33		:				1	1850-009	2 ا	. <i>c</i> .		6H	100155		
34														
35						8	1850-008	3 I.	C.		5B,6B,8B,9B	10422		
36											<i>5</i> C,6C,8C,9C			
					 		REF. DRAWIN	GS	REV	REVISA	DESCRIPTION POR ELO #1923	ON	DATE DWN CKD	APPD
					 				Н	PROD	REL PER ERN #020	57	1/29/pe MB	
	-				+				11	DEVI	SED PERE.CO	U # 3616	3/4/89 JUL DOW 8/0/20 JUL DOW	3/14/43
									IL	REVIL) PER ECO# 373	37	10 28 8 Jungo 18 18	Bet 11/2/03
	-				 				- 		PER ECO # 4179	7	9//8 Del DGWI	1 pa 31.17.84
1	┰┙		i	Т		DRAWN		DATE	- N				2/27/84 D.C Jus	JM 3-73
	\pm			\exists		CHECKE	Brown	2-13-8	<u>u</u> 1	.IST (OF MATERIA	L		_
		ENGINEER						ļ	4	ps	SSEMBLY,		piomatio	1
	士	MANUFACTUR						4		TA PWB				
	\blacksquare			\exists			ASSURANCE		-	DA	THE	В	0114-0110	RFV N
DASI	_		MBER	\Box	QTY				+-		MODEL MICH			
NO.		N	EXT ASS	EMBL	Y	L		L			MODEL KIOI-	CODE	SHEET Z	UP 4


COMMENTS		TOTAL COST	UNIT COST
	\vdash		
		ļ	
		ļ	
			
		-	
		 	
		ļ	
	ļ	ļ	
		ļ	
	ļ		
ASSEMBLY TIME	L	COMPONEAD SP	IENT ACING
	-		
	S-4.		
•			
	1		


TEM	-601	QUAI	TITY P	=30		-10	PART NUMBER	P	ART NA	NAME REF. DESIGNATION				R NO.	DESCRIPTION				TYP
37		-50	_ -		-20	4	3700-0039-10	RESI	STOR	PAK	RPI,	2,4,5			56	2,10	PIN	9 RES	
38																			
39						11-	3700-0094	RES	15701	e Pak	28,3	RP7,12-16,25, 8,47,86	•		7:	ار ۵۰	NIAC	9 RE	•
40														,					
41						4	3700-0080	RESI	STOR			8,89,3,6			a	00,	10 PIN	1,9BES	
12						8	3700-0044	RES	ISTOR	PAK	KP52,	,54,56,58, 65,67,69			22	01	& PIN	4 RE	
43						8	3700-0016	RES	STOR			3,55,57,59, 6,68,70			18	۲۲	8PIN	7RES	
44						4	3700 - 0049					7,82,83,85			3k	16.2	K 10P	iN	
45						1	3700-0057			C PAK					2.	2K 8	3 PIN	788	•
46						49	3700-0047	RESI	STOR	PAK	RP8 29-3	-11,17-24,26,27, 7,39-46,48-51,			75	ع, م	3 PIN,	7RES	
47							<u></u>				60-6 87	7 <u>,39-46,48-51,</u> 2,71-76,78-81,							
18						58	4010-0103	CAP	ALITO	R	C2,3	3,5-12,14-61				2148	100	V	Г
49						7	4400-0043	CAP	4CITO	R	C1,4,0	62,63,64,65,66			4	7 _m f	61		
50			,			2	6000-0374	CONNECTOR			JI, J	12	зм		16 PIN HEADER W/				
51						10	6100-0137	SOCK	ET		x <i>5</i> B	,x <i>5</i> C,X6B,X6C,			24	PIN	,4"		
52											XBB	XBC_X9B,X9C	,×6J,	x6H	T^-				
53						5	9000-0054	Bus	<u>د</u> س	IRE	GTP	1-GTP5			G	ND			
54						2	7000-0120	EJEC	TOR										
\exists							REF. DRAWINGS		REV			DESCRIPTION	ON			DATE	DWN	CKD	APF
\exists																			
_	-																		
\exists	#																		
	\exists^{\perp}					DRAWN	0 -	DATE 13.81		LCT.	<u> </u>	44 4 TED14	. 7						
	4		DRAWN BAST CHECKED					18.51.	L	121	OF	MATERIA	\L	ŀ	Sic	T	ot	ior	1
	1			#		ENGINE						IBLY,					 -	. • •	•
	1			#			ACTURING Y ASSURANCE			Di	9 <i>TA</i>	PWB	f	В		14.	0110	<u> </u>	RE
DASI	.	NIII	MBER		OTY	YUNLII	1 ASSUMANCE						1	ا ت	וט	17-	יווט	_	1


COMMENTS		TOTAL COST	UNIT COST
	<u> </u>		
	<u> </u>		
	\vdash		
	<u> </u>		
	-		
ASSEL'BLY TIME	L	COMPONEAD SPA	IENT ACING
	L		


ITEM		QUA	NTITY	ER ASS -30	EMBLY		PART NUMBER	R	PART NAM	AE.	REF. DESIGNATION	VENDOR	NO.	DE	SCRIPTIO)N	TYPE
55	-60	-50	_40	-30	-20	-10						1					†
56					<u> </u>	51	3000 750	/ 0	E51570		RI-19, 21-31, 60, 33-37, 43-50,52-	61	-	5n	1/4 W	50	+
				 	<u> </u>	31	3000-7500		E3131C		33-37, 43-5 0,52-	56 ,58,		SIL	7400	<i></i>	+
57					ļ							<u> </u>					╁
58						Ĺ	ļ										1
59						4	3000-510	6 R	ESISTOR	2	R32,51,57,59		5	ISL	1/4W	52	
60																	
61								1							-		
62		-										1					
63								1									1
64				-								†					+
65						-						 					+
				-								ļ			· · · · · · · · · · · · · · · · · · ·		┼
66				 								 					╁
67			·									 					
68						ļ											1_
69						<u></u>											1
70																	
71																	
72												<u> </u>					
							REF. DRAW	INGS	REV		DESCRIPT	ON		DATE	DWN	CKD	APP
				<u> </u>					1					1	1	1	
									+					-	+ .	-	-
	\bot			\Box		DRAWN	Mas	DATE 9.15 M	LI	ST	OF MATERIA	AL	1 .				
	\pm			\pm		CHECK	ED V					-	DI	ОП	nai	lio	
	-			$-\downarrow$		ENGINE			4		SEMBLY	ļ					
	#			#			ACTURING Y ASSURANCE	-	4	D	ATA RUB		3 0	111	-01	10	REV
DAS			MBER	士	QΤΥ	J.	- AUGUNANCE	-			1					EET 4	$\frac{1}{N}$
NO). L	N	EXT AS	SEMBL	′	<u> </u>			1		MODEL	100	DE		SH	LE1 4	Ur 4























TOTAL	
OMPON AD SPA	
	OMPON AD SP/


ITEM	-60	QUA	NTITY F	ER.AS	SEMBLY	I –10	P.	ART NUMBER		PART N	IAME	REF	. DESIGNATION	VEND	OR NO.	DESCRIPTION	TYPE
П					1	1	01	14-0122	F	PWE	3						FAB
2						1	37	00-0057	R	ES	PAK	RF	71			2.2K 8PIN SIP	
3					1	1	180	00-0105		1		140	7	74L	500		
4					1	1.	180	0-0254		IC		IBH		74L	585		
5					1	1	180	00-0349		IC		121	1	7430	BA.		
6		1			1	l I	60	00-0307	HEAT	ÆR,	BARE					20 PIN RT ANGL	4
7					1	1	700	00-0120	CAR	DE	JECTOR						
8					2	2	18	50-0103	,	ار		120	4,145	101	25		
9					1	-1	1	-0097		A		58		102	182		
10					5	5		- 0104	+			37.1	7J, 8J,10H,	101	24		
11					6	6		- 0099		}		4C, 1	2C,12D,12E, 13J	101	64		
12					1	1		-0106				4A		101	17		
13					1	1		- 0111				11/	A	101	03		
14					4	4		-0114					13D,13E,13F	100	16		
15					12	12		- 0098	b			7H, 84	H,ZJ, 3H,4H,6H H,9H,6A,7A,1ZA	10	76		
16					9	9		- 0077	'	_		80,9	0,40,5F,7D 6,90,11D	100	101		
17					11	11	1	-007.8	3	<u> †</u>		16,30 30,90	1,4J,5C,5D,7C, ,,11B, 11C,11F	100	102		
18					1		18	50-0079		1		116	<u> </u>		112		
_	_				-			REF. DRAWING	S	REV	DRE	Ou e	DESCRIPTION OF REL ERI	ON ON	101	DATE DWN CKD	APPD
	 				+	 	 			各	PILO	TA	EL ERIV # 0	130	, 0,	488 100 1	<u> </u>
										_			PER. ECO Nº			6.26el 5R BD	
	L	1		<u> </u>	<u> </u>	ļ	L			٥			PER ELD Nº			6268 512 80	
<u></u>	L_	ļ		ļ	 	ļ	ļ	_		E			ER ELO NO 11			81381 MB RD	ļ
-	├	+			+	ļ	 	·		F			PER ERU#0				
<u></u>	<u> </u>	<u> </u>		<u> </u>	<u> </u>	55444	<u> </u>		DATE	1	IKEVI	250	PERECO	245	<u> </u>	15/19/85 J.G. 1/2/12	<u> </u>
<u></u>	+					DRAWN	WCA		DATE 5-19-81		LIST	OF	MATERIA	۸L	1	•	
-	+			\rightarrow		CHECKE	DZ	Der	1/22/82	1		- •		- -	ı k	oiomatio	ח
	#					ENGINE	(1777)	Male	1.782	1	AS	SE	MBLY -	-	•		, •
-20		0114			Ţ	MA UF	ACTOR!	NOT	1/718-	}	CON	TRO	DL BOA	RD		0114 0106	REV
-10	_		(DO) MBER	22	OTY	QUALIT	X 455	IRANCE CM	17/42						В	0114-0120) J
DAS			IEXT AS	SEMBL		1							MODEL KIO	1-0	CODE	SHEET	OF 3


COMMENTS	TOTAL COST	UNIT COST	
ASSEMBLY TIME	COMPONEAD SPA		
	"·.		
l I		ı	


ITEM		QUANTITY PER ASSEMBLY -60 -50 -40 -30 -20 .						ART NUMBER	T	PART NAME		REF. DESIGNATION	VENDOR	NO	DESC	RIPTION		TYPE
19	60	-50	-40	-30	_20	-10 [2	<u> </u>	50-0088		۱۵		1F, 1G, 3F, 3G, 4F, 4G, 7F, 7G, 8F, 8G, 9F, 9G	1042		DESC	AIF HON	· ·	+
20					10	10	+	0-0089-10		10		1B-8B, 8A, 9A	1042	-+	-10145	Λ Γ Υ		1
21	-	-			7	7	 	0-0089-20		10		5H,5J, 13A,14C-14F	 		HDIOIA			<u> </u>
						ļ	 	·····		10			 		רוטוטוי			┼
22				ļ	3	3		6 0-009	†		·	12B, 14B, 5G	10015					
23					1		185	50-0100	+	1		136	10161					<u> </u>
24					125	122	40	10-0103		CAP		(3-21,24-119,122, 123,126,128-131		- 6	17سة. أكسر47	1000	, . 	ļ
25					9	9	44	∞-∞43	· ·	CAP		C1,2,22,23,120,		4	برکسر47	6V		
26					١	1	140	00-0019	TRA	NSI	STOR	ହା	21390	6				
27					8	•	18	50-008	3	IC		4F,4G,7F,76,8F 8G,9F,9G	10422	-				
28					6	-9	370	00-0088	RE	δ P.	AK	RP 65,67,69,70,		2	K/6.2K	, 8 Pil	N SIP	
29					25	25	370	1600-00	RE	5 P	AK	RP1-4,6,7,27,28,40-42 51-53,56-64,66,68	l		68 A, E	3 PIN S	SIP	
30			,		44	44	310	10 -00 92	RE	5 P	AK	RP5,8-26,29-39,76 43-50,54,55,73,75			68 A , 10	O PIN	SIP	
31					1	-	30	∞ - Z∞ I	RE	RESISTOR		RI			2K, 1/2	4w 5	5%	
32					1	١	1	-200	6	•		R2			sov .	<u> </u>		
33					١	1		-1800				R3		1	80a			1
34					١	1		-330	d	•		R4		:	330n			
35					1	1	30	∞-510¢	o RE	SIST	OR	R5		Ę	ار ۱۵	4w 5	%	
36					12	12	610	0-0137	4	CKE	Τ	ALL 10422			24 PIN			
\vdash				ļ			├	REF. DRAWING	s	REV	DEVIS	DESCRIPTION DESCRIPTION	ON 03512		DATE	DWN	CKO	APPD १ ४५% वहा
					<u> </u>		<u>† </u>			H	REVI	BED PER E COI	V= 4/23		7-2-85	3WC		JW 3189
							I			J	REVIS	sed Per Eco =	4288		1-2543	n	X	2/15/84
L		<u> </u>					<u> </u>			├	 							
-		-		<u> </u>	 		 			├	 				++	-		
			<u> </u>				†	***************************************		†								
	T					DRAWN			DATE		ICT	OF MATERIA						
	CHECKED								· · · · · · · · · · · · · · · · · · ·	¹	.131	OF MATERIA	4 L	hi		Ati		1
	\pm					ENGINE	ER			1	AS	SEMBLY -	ŀ					1
<u> </u>	\bot			_		MANUF	ACTURI	NG		1	CONT	TROL BOAR	₽ ⊢	- 1				REV
	土					QUALIT	Y ASSL	IRANCE		1	JU17		· E	3 (0114	012	.0	J
DAS NO			MBER	SEMBIN	QTY					 		MODEL KIOI	- D 00	DE		SHEE	т 2_	OF 3
L 10	<u> </u>	n	ILVI WO	OF MIDE		L						1						


COMMENTS		TOTAL COST	UNIT COST
	T		5551
	\dagger		
	+		
	+		
	┼		
	↓		
	1		
	T		
	╁╌		<u> </u>
	+		
	┼		
	<u> </u>		
	<u> </u>		
	\perp		
ASSEMBLY TIME	Τ.	COMPON EAD SPA	ENT
	1		


ITEM	-60] -	OUAN 50 T	TITY PI	R ASS	-20	-10	PART NUMBER		PART NA		REF. DESIGNATION	VEN	IDOR NO.	OR NO. DESCRIPTION				TYP
37)		0112-0228-01	5 S	JECTO IAMPE	۲, ۵					"А	1"		
38					17	17	6100-0120	1	CKE		ALL 10145			اله	PIN	J		
39			•		6	ها	9000-0054	GN	10 W	IRE	GND 1-6			<u> </u>				
40					-													
41					1	1	6100-0119	50	KKET		X14H			14	PIN			
42					١	1	3000-1002	RE	SIST	TOR	RI4			10K \ 14W 15%				
43					1	1	1800-0280	1	C		14H			74	\$3	7		
44																		
45					6	6	3000-6806	_			R6,9 TO 1.	3	·	68.	איש	4W,	5%	
46					2	2	3000-6800	RES	SISTO	R	R7)B			680	رس	1/4W	5%	
47																		
48		4				ļ		1				_		ļ				
49		1						<u> </u>						<u> </u>				
50	, i							ļ					<u> </u>					
51		4			-			ļ						ļ				_
52		4						 						<u> </u>				_
53								ļ						ļ				L
54		4				ļ	REF. DRAWING	<u></u>	REV	1	DESCRI	PTION		I DA	TE I	DWN	CKD	APF
		7									DESCRI	7 11014			,,,,			
		7							ļ									
		\exists													\perp			
															士			
				-		DRAWN		DATE	L	IST	OF MATER	IAL		•		_1	2 -	
	1			1		CHECKE			4	A	SSEMBLY,			oio	M	ati		1
	#			#		Ĺ	ACTURING		1		ROL BOAR	.D						RE
0.46		NU 124	4DCD	#	OTV :	QUALIT	Y ASSURANCE		1			_	В	011	4-0	۵126	2	KE
DAS			MBER EXT ASS		QTY			T _M			MODEL K							


























COMMENTS		TOTAL COST	UNIT COST
-10 = K205 -48 CH			
-20 = K205-32 CH			
ASSEMBLY TIME	L	COMPON EAD SP/	IENT ACING
· ·			
	l .		

						19											
COMMENTS	П	TOTAL COST	UNIT	ITEM	601	QUANT	TY PER AS	SEMBLY	/ -10	PART NUMBER	\top	PA	RT NAME	REF. DESIGNATION	VENDOR N	O. DESCRIPTION	TYP
	7	0001		1			-30	1	i	0114-0162	-	PW	B				FAE
				2								:					
				3				2	2	1400-0019) T	RAN	SISTOR	Q1, Q3		2N3906	
	1			4				5	5	3000-1200) 6	RESI	STOR	RI-3, R34, R37		120s 14w 52	
				5				1	1	1300 0031	3 7	RAN	SISTOR	Q2		BFR 91	1
				6				1		1	1						1
-10 = K205 -48 CH	\exists			7				1	1	1800-0105	2	r.c.		IIK .		741500	
-20 = K205-32 CH				8				1	1	1800-0254	1	c.		12J		74LS 85	
				9				1	1	/800-0349) 2	<i>.c.</i>		9F		74368A	
				10				1	1	1800-028	>	IC		6K		74 5 37	1
				11				1	1	1820-0028	1	.c.		98		4028	1
	1			12				1	1	1820-0065	1	T.C.		IOB		4069	
				13				2	2	1820-006	3 2	z.c.		9C, 9D		14518	
				14					1								
				15				7	7	1850-007	7 2	.c.		ID, 2H, 4C, 4D,		100101	
				16								-:		4H,4J 12E			1
				17				11	1	6100-0119		500	KET	X6K		14 PIN	T
				18													
ASSEMBLY TIME		OMPON							-	REF. DRAWIN	GS	\exists	A PROTI	DESCRIPTION DESCRIPTION		DATE DWN CKD	APP
		AD SPA	CING		\vdash			-	-		. ,	\dashv	B RELEI	SED PER ECO	VERNACE 1689	130 4/9/8/ 7/7 JL 224 JUU RD	,
													D REVIS	ED PER ECO# 172	9	627-81 777/A RD	1
			1.4					-	-	<u> </u>		-+		ED PER EXO# 180 ED PER EXO# 189		8.1481 MB RD 8.1481 MB RD	'
							1	1				$\neg \dagger$		ED PEC ECO# 189		8-14-81 MB ED	†
							7.1		DRAWN	M Burt	DA1	TE,					
					+	9 N	. 33		CHECK	EDR. Doan	2/5	184	Lisi	OF MATERIA	\L	biomatio	n
					工				ENGIN	Mount	1-7		ASS	Y, CLOCK PW	В		
			1	-	+				MAU	ACTURINO	1/7	1/92					RE
ł			1	-/c		0114-0			LOUIS	ASSURANCE COMPANY	1/2/				B	0114-0160	M

COMMENTS		TOTAL COST	UNIT COST
	-		<u> </u>
	 		
	╁	<u> </u>	
	-		
	-		
	_	·	
	├-	 	
		 	
	<u> </u>		
ASSEMBLY TIME		COMPON	
	1		

		VITTAAUC	PER AS	SEMBLY	,	T	т	DADE 4141		T	T		r	Τ
ITEM	-60 -	50 _40	-30	-20	-10	PART NUMBER	+	PART NA	ME	REF. DESIGNATION	VENDOR I	NO.	DESCRIPTION	TYPE
19				25	25	1850-0078	/.	<u>C.</u>		2A thru 2G, 12C,	120, 4A		100102	ļ
20				_	_		<u> </u>			SA thru SH, 3EH	w 3H,IF,I	GJH		
21				2	2	1850-0088	1.	۷.		12 F , 126			10422	
22				4	4	1850- 0094	1.	۲.		1E,4E, 3A, 6A			10216	ļ
23				2	2	1850-0097	1.	۷.		5J, 11D,			10231	
24				22	22	1850-0098	1.	C.		7A thru 7H, 9G,11	E,9H,10	7	10176	
25				_	_					8A +wu 8H. 10H,111	F		,	
26				2	2	1850-0105		1.C.		106,117			10173	
27		_		1	1	1850-0099		l.C.		100			10164	
28				1	1.	1850-0100	/	. c.		97			10161	
29				2	2	1850-0101	/	. د .		9E, 10E			10137	
30				1	1	1850-0103	1.	c,		/OF			10125	
31				5	5	1850-0104	1.	۷.		6J , 7J. 8J.9K,10K			10124	
32				1	1	1850-0108	1.	C.		100			10109	
33	-			2	2	1850-0113	1.	C.		IIH, IIC,			10101	
34				3	3	1850-0114	1.	C .		11B, 11G, 12H			10016	
35			1	2	2	6100-0137	so	CKET		12F, 124			24 PIN	
36			-	2	2	2100-0014		DUCTO	૧	L2, L3			.l.uh	L
					DRAWN	REF. DRAWINGS	DATE		REVIS REVIS	DESCRIPTION REL PER EXN *02 D PER ECO **366 D PER ECO 47 ED PER ECO 4179 ECO * 4443 ECO * 4634	201 A) 073		DATE DWN CKD	APP 417/1 MA MA MA Sug3 Sug3 Sug3
					CHECKI	D	DATE	1		OF MATERIA	•		piomation	RE
DASH NO.		NUMBER NEXT A	SSEMBL	QTY Y	QUALIT	Y ASSURANCE				MODEL KIOI	- D COI		O114-0160	OF 5

COMMENTS		TOTAL	UNIT COST
	\vdash		
			
	-		
•			<u> </u>
ASSEMBLY TIME		COMPON	ENT
		EAD SPA	CING
3			


COMMENTS	<u> </u>	TOTAL	UNIT	ITEM	QU/	ANTITY P	ER ASSE	MBLY	-10	PART NUMBER	1	PART NAME	REF. DESIGNATION	VENDOR NO.	DES	CRIPTION	TYPE
		333		37	30 30	~		1	1	2100-0012	IND	UCTOR	LI		.47uh		1
				38				i	1	2100-0036	INE	SULTOR	L4		SHIEL	D BEAL	>
				39													
				40				1	1	2950-5106	RES	ISTOR	R24		511	1/8w 52	
				41				2	2	3000-1000			R35,R36		100 a	1/4W 5%	1
				42				1	1	3000 - 8200			Ř21			1/4W 5	
				43				1	. 1	1 -1006			R9		IOR	14W 5	
				44		1		7	1	-1501			R26		1.5K	14w 54	,
				45				1	1	-1600			RI5		1602		
				46				1	1	-1800			R16		180A	14w 5	20
				47												<u>, , , , , , , , , , , , , , , , , , , </u>	
				48				3	3	-2001			R8,R7,32		2K	4w 5	2
				49				4	4	-2200			RIO, 12, 20, 23		2201		
				50													
			1	51				1	1	-3006			R5 .		302	1/4W 5	2
				52				7	1	-4700			R13		4701	1/4w 5	
				53				1	1 -	-5100		1	R27		5102		
				54				J	1	3000-5600	RE	SISTOR	R22		5601		
EMBLY TIME		COMPON								REF. DRAWINGS		REV	DESCRIPTION	ON	DATE	DWN CK	
	LI	EAD SPA	CING														
																	#
					_	1											
					L^{\perp}	<u> </u>	T^{L}		DRAWN		DATE	LICT	OF MATERIA				
							\dashv		CHECKE	D		LISI	OF MATERIA	\L	SiOIT	natic	חו
							1		ENGINE			ASS\	1, CLOCK PUB		, . 	. ~	- 1
					1		#			ACTURING Y ASSURANCE					OUA	-0160	REV
				DASH NO.		IMBER NEXT ASS		ΣΤΥ	70,.211		-		MODEL KIOI-		0114		M of 5
					<u> </u>								1			1	/


COMMENTS		TOTAL COST	UNIT COST
	+		
	+	 	
	↓_		
· · · · · · · · · · · · · · · · · · ·	ļ		
	1_		·
	†		
	\vdash		
•	\vdash		
	 	ļ	
	1_		
ASSEMBLY TIME	T	COMPON	IENT
	- -	EAD SPA	ACING


1	DASH	NUMBER	Q.	TY	<u> </u>										
	NO.				1		1			MODEL KIOI	- D	CODE		SHEET	3 OF 5
												*			
TOTAL UNIT	ITEM	QUANTITY F	PER ASSEME	BLY		DART NUMBER	T	PAF	T NAMF	DEE DESIGNATION	VEND	OR NO	l nes	CRIPTION	TYPE
COST COST		0 -50 -40	-30 -2	0	-10		+				VENU				
		 	1 1	\dashv	'		-+								
			'	4	1		-	RESI	STOR	R6					
	57]] 3	3	3	3000-6800	•	RESI	STOR	RII, 14, 17			682	14w 59	ا م
	58		3	3	3	3000-220	1	RES	ISTOR	R29,30,31			2.2K	1/4W 59	0
	59		1		1	3300-0067		POT		R19			2001	•	
	60		1	T	1	3700-005	F	RES	PAK	RP14			IOK	B PIN	SIP
	61		4	!	4	-004	9		1	RP48-51		-	3K/6	2K 10 P	N SIP
	62		4	4	4	-0057				RP47,52,53,54			2.2K	8 PIN	SIP
	63		4	4	4	-0039-	0			RP3, 5, 23, 24			56a	IO PIN	SIP
	64		4	0	6	3700-0091		RES	PAK	RP15, 27, 28, 37,	46,5	6	68 A	8 PIN	
	65														
	66		3	6	36	3700-0098	2 1	RES A	AK	RP1, 2, 4, 6-13,	16-22) ;	681	10 PIN	SIP
	67		-	-	_	-				25,26,29-36,38	-45				
	68				1	5100-0004	•	CRYS	TAL	Y1			100 1	1hZ	
	69		,		1	3700-0096	\top	RES	PAK	RP55			100A	BPIN TRE	5
			1		1	4010-0330) (CAPA	CITOR	C70			33 P	<u> </u>	
	71		1		1	4010-0680	- 4	APAL	ITOR_	CI,			68 A		
	72														
COMPONENT		4-4		7		REF. DRAWING	SS		REV	DESCRIPTION	ON		DATE	DWN CK	D APPD
LEAD SPACING															
		++	 	+				\dashv						 	+
				士											
				\dashv											
				-	DRAWN		DAT	E						LL	
				一乚					LIST	OF MATERIA	۸L	L	Sior	otic	.
				L					Accu	CLACK DUS				ICIIC	ЛI
				\dashv				\dashv	M>>7,	CLOCK PUB					
l l				— I "	***	-C. ORIITO		- 1				T			REV
				-+,	OLIALIT	Y ASSURANCE						В	MILL	-0160	M
		TOTAL UNIT COST 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 COMPONENT	NO. NEXT NEX	NO. NEXT ASSEMBLY TOTAL UNIT	NO. NEXT ASSEMBLY	NO. NEXT ASSEMBLY	NO. NEXT ASSEMBLY PART NUMBER TOTAL UNIT COST COST	TOTAL UNIT COST COST	TOTAL UNIT OUANTITY PER ASSEMBLY PART NUMBER PART COST COST	TOTAL UNIT OUANTITY PER ASSEMBLY PART NUMBER PART NAME PART NAME NAME NAME PART NAME NAME NAME NAME NAME NAME NAME NAME	NO. NEXT ASSEMBLY PART NUMBER PART NAME REF. DESIGNATION	TOTAL UNIT COST COST COST COST COST COST COST COS	NO. MEXT ASSEMBLY MODEL R/O1-D CODE	NO. NEXT ASSEMBLY MODEL K/O/- D CODE	NO. NEXT ASSEMBLY PART NAME REF. DESIGNATION VENDOR NO DESCRIPTION


COMMENTS		TOTAL COST	UNIT COST
	 		ļ
	<u> </u>	 	ļ
	ļ	<u> </u>	
		ļ	
-10 = K205 -48 CH		-	
	-	ļ	
-20=K205 -32 CH	3.1		
•			
	ļ		
		·	ļ
ASSEMBLY TIME		COMPONEAD SPA	IENT
		EAU SPA	ACING
	i		


	TOTAL COST	UNIT COST	ITEM	QUA -60 -50	NTITY P	ER ASS 1 -30	EMBLY -20	-10	PART NUMBER	'	PART NAME		REF. DESIGNATION	VENDOR	NO.	DES	CRIPTIC	N .	TYPE
			73			<u> </u>		1	4010-5606	CAA	acitor		C7			5.6 P F	:		
			74						:										
			75																
			76				57	57	4010-0103	CAPI	4 LITOR		C2,4-6,9-11,14-50			.01 mf			.1sa
			77										52-54, <i>5</i> 6,58 - 63	, 65, 66,6	69				
			78			 	-								+				
			79				6	6	4400-0043	CAPA	LITOR		C12,13,51,57,67,	48		47x1/	6V A	FLUM.	
			80		·		,	ī	4600-0009	VAR.	CAP.		CB			1.25 -			
-48 CH			81				8	-	6000-0571-10	CON	J,		-29 T2-T3, T5-T6,T8-T9,	T11-T12,T14.	-715	SHORT			<u> </u>
32 CH			82				_	8	6000-0571-10				-10, TI-T2, TY-T5, T7- T13-T14, 716-T17, T/9-	T8, T10-T11	702	PLUG			
			83				2	2	6000-0384	HER	DER		11,12	780,782-		20 PIN	RT. A	NGLE	
1			84				3	3	6000-0293-8	 	ADER					SINGLE BPOS.			<u> </u>
			85				2	2	6100 -0137	so	CKET		12F, 12G			24 PIN		,	
			86																
			87				,	1.	0112-0228-05	EJE	CTOR		A5		7				
			88				,	1	7000-0120	EJEC.	TOR HAN	IDLE			7				
1			89																
			90				8	8	9000-0054	GNE	BUSS	<u>.</u>							FAB
	COMPO								REF. DRAWINGS		REV		DESCRIPTION	ON		DATE	DWN	CKD	APPD
	LEAD SP	ACING		_														11	
				\mathcal{A}				2000		DATE									
			-					DRAWN		DATE	LIS	ST (OF MATERIA	AL	L	іоп			
						\dashv		ENGINE			1.	ء 1 م	0		O		IU		ł
				#==		#		Ĺ	ACTURING		A:	>>Y	, CLOCK PWE	`					RFV
						\pm	07:	QUALIT	Y ASSURANCE					B	10	2114	-01	60	M
[DAS		MBER		QTY /	†					MODEL KIOI	- D COI				ET 5	














	т	TOTAL	UNIT
COMMENTS	<u> </u>	TOTAL COST	COST
	 	 -	
	_	<u> </u>	ļ
USED ON KSOO			
2 USED ON KIOI			
B USED ON KSOS			
ASSEMBLY TIME		COMPONEAD SPA	
	100		
	-		
			•
	L		

							•									
ITEM	-60	QUA	NTITY F	PER ASS	EMBLY	I -10	PART NUMBER	. Ь	ART NA	ME	REF.	DESIGNATION	VENDO	R NO.	DESCRIPTION	TYPE
		30		1	1	1	0114-0172	ρ	.c.B							(
2																
3				2	2	2	7000-0120	EJE	ECT	OR.						
4				_	-	1	1700-0090	۷۵۷	_T R	EG	01				LM 317 K	
5				4	4	5	1700-0086		A A		1E, 26	AOL, AZ, 3			LM 324A	
6				1.	1.	1	1700-0063-20	I	. c.		38				REF-OIEJ	
7									4							
8				2	2	2	1820-0077				4A,	, SA			AD 7533 LN	
9				11	9	13	1820-0076		1 .	ŀ	1A-1D	0,2A,2D,51 C,3A,3DW	2B, 20		AD7508	
10				1	l	1	1820-0075				84				AD 7541	
11				2	2	1	1800-0343				12 D				8251	
12				1	١	1	1800-0344				8E				8253	
13				2	2	~	1700-0101				13 A 13 B				1488	
14				2	2	1	1700-0102				14A 15B				26 LS 32	
15				1	1	_	1800-0200				148				7433	
16				١	1	1	1800-0125		<u>† </u>		۵۵				74 LS 161	
17				13	13	\4	1800-0231]	<u>. c.</u>		4B,58	8,88.984D 86 198,156.	60,150 128	5€	74 LS 273	
18											5 D C	ij				
	_	-					REF. DRAWINGS		REV		2-2	DESCRIPTION # 00			DATE DWN CKD	APPD
					<u> </u>				B			ELO #/485	72		12.22.80 SR RD	
									<u> </u>	PROD	REL	ERN #0129			4951 MB 26	
 	<u> </u>		<u> </u>			-			c			PER EC		79	ال المال 1908	
—	<u> </u>	┿				 			₽_	REVISE	DP	ERECOF	700		5.280 JWC JL	
	-	+			 	-			E	KEVIS	SED	PER ECO	4717C	<u> </u>	5 288 JWC JL	
		<u></u>	<u></u>	<u> </u>	L			DATE	<u> </u>	KEVIS	רוש ר	EL ELOTI	22		921 1 4B JW	
<u> </u>	+					DRAWN		DATE 22	1	IST C	OF A	MATERIA	1			
 	+			-+		CHECKE		10/81	_				`	r	Diomation	1
-	十			_		ENGINE						YZZA				•
-30	0	0114	-0170	-10	1	1	ACTURING		THE	RESHO	LD/	GPIB/RS	232			
-20	2 [0114	- 000	2					• • • •		/			T		prv
-10	7	೧೨50	2-00		1	QUALIT	Y ASSURANCE							В	0114-0170	A B
DAS NO	-		MBER NEXT AS	SEMBLY	QTY /	<u> </u>					T,	MODEL KIOI / KE	500	CODE	SHEET / C	DF 5
						<u> </u>		1				4502	1			

COMMENTS		TOTAL COST	UNIT COST
	T		
	1		
	╁		
	 		
	-	-	
	╀		
	<u> </u>		
	_	-	<u></u>
	_		
		/ -	
•			
ASSEMBLY TIME	Π	COMPON	IENT
		EAD SPA	ACING

TEM	-601	_50 T		ER ASS	=20	I -10	PART NUMBER		PART NA	11211 020101111111	ENDOR NO.	DESCRIPTION	TYP
19				5	5	6	1800-0267	,	1. C.	13F.16F.20F.16B.17B.	74	LS 240	
20				5	5	5	1800-0240		A	8F,10F,11F,160,170	74	LS 244	
21				2	2	2	1800-0268	3		12F,14F	74	LS 245	
22				5	5	5	1800-0193	5		סוו -DC, אוו, אסו	74	LS 138	
23			•		_	I	1800-025	4		9F	7.	4 LS 85	
24				7	7	7	1800-0311			17 F, 18 F, 21 F, 180 190, , 20 E, 21 E	7	438	
25				1	1	1	1800-0110	S		186	7.	4 LS 10	
26				3	3	3	1800-010	5		210,198,200	7	4 LS 00	
27				4	4	4	1800-006	8		20A,21A,20B,21B	7	4 LS 112	
28				1	١	1	1800-0111		<u> </u>	12A	٦	4 LS 20	_
29			-	1	1	1	1800-030	9	1. C.	ACI	7	4 LS 260	
30													
31	\perp	_		1	1	1	1700-007	<u> </u>	1.0.	7E		356 AN	1
32				1	1	1	1700-0100		1.C.	7 A	OP	-11E	
33				3	3	3	3000-330	o RE	SIST	PR R23,33 R20.24.28.30	330	4w 5%	
34				6	6	4	-220	1	1	R14,19, 2 3	2.2	κ,	4
35				4	4	4	- 1001		<u> </u>	R35-38	IK	<u> </u>	
36				3	3	3	3000-2200		SISTO		220		_
\dashv	\dashv	\dashv					REF. DRAWIN	IGS	REV	DESCRIPTION REVISED PER ECO # 1885		TE DWN CKD	
	二								H	RENISED POL ELD # 1867	91	IIS MS OW	
									1 5	REVISED PER ECO +1805		28 B.H. JW	,
		$-\!\!+$.			K	REVISED PER BCO \$ 1954 REVISED PER BCO # 2/		281 B.H. GW	+-
-		-+				 			M	REVISED PER ELO# 2202	1-76	82 mg. Dw	1-
	$\neg \dagger$					t			N	PRISED PERECO# 2240		1-82 9nd Qu	1
						DRAWN	<u> </u>	I DATÉ	+			7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	
	+-			+			<u> </u>		J L	IST OF MATERIAL	L	1:	_
	+			_		CHECKE	ED .			1007		matio	n
						ENGINE	ER	T	7	ASSY			
						MANUF	ACTURING		THRE	SHOLD/GPIB/RS 232			RF
	#		DER	#	OTY	QUALIT	Y ASSURANCE		1		1 1	4-0170	A₩
DASI NO.	_	NUM			QTY	<u> </u>		†	 	MODEL KIOI/K 500	CODE	SHEET 2	OF #
NU.		NE	AT AS	SEMBLY				ı	1	1 1 202			

COMMENTS		TOTAL COST	UNIT COST
	T		
	\vdash		
	╁─		
	-		
	\vdash		
	-		
	├		
	↓_		
	Ь_		
	ļ		
	_		
	<u> </u>		
ASSEMBLY TIME	L	COMPONEAD SPA	IENT ACING
	1		


					SEA461.17	· .				**************************************					_		
ITEM	-60	-50	NTITY F	-30	=20	-10	PART NUMBER		PART	NAME	REF	. DESIGNATION	VENDO	OR NO.	DESCRIPTION	ON	TYPE
37				2	2		3000-1004	RES	157	FOR	R4C	0,41			IM,, 1/4W	15%	
38				1	1	1	3000-2006		_		R3	1			20, 4w	,5%	
39				1	1.	١	3000-5106				R3	4			51, 4w	,5%	
40				:1	١.	1	3000-2701				R2				2.7K, 14.W	ر,5%	
41				3	3	1	3000 - 2002				RIE	42,43 2 5			20K, 4w		
42				-	-	2	3000-3600				R	10, 12			360, 14W		
43				_	~	1	3100 -1240				R2	5			124, 1/8V	1,190	
44				_	~	Ĭ.	3100 -9760				RZ	م			976,		
45				١	1	3	3/00 -1003		_		RA,	3 🗇			100K,		
46				١	١	١	3100-4990		Y		RI	7			499, 1/81	w,1%	
47				2	2	~	3000-3302	RES	515	TOR	ارااعا	3			33K, 1/4W	,5%	
48				3	3	3	3300-0070					,8,44			10K,20	Т	
49				4	.4	6	3300-0060		РΔТ		BZ	3.5.9 6 III			500,20T		·
50				2	2	-	3300-0012	F	OT	•	RI,	6			IKR, 20	T	
51				4	4	3	3700-0048	RE	25 6	ACK	(11A,4E			IOK,.1%,1	6 PIN	DIP
52				2	2	3	3700-0083		1		RP	211			2.2K 10 P	IN_	SIP
53		*		9	9	9	3700-0049				RP I	2-18,20,23			3K/6.2K	IO PIN	SIP
54				2		~	3700-0084	RE	S F	PACK	RP2	23 RP6 3			2.7K , 8 P		SIP
				<u> </u>	 		REF. DRAWING	S	RE\		CO 0	DESCRIPTION #2242			DATE DWN		APPD
									Q	REVISE	D PE	Q ECO * 248	8		1-19-82 W	FE K	
 	L		ļ	<u> </u>	<u> </u>	-			R	REVIS	ED F	PER ECO# 2	501		4-17-82	K_	
 				├	├ -	 			5	REVI	SE M	R ECO 26	0700		11-9-82 REX		
<u> </u>	-			├	 	 			1	PEVI	SEL	PER ECO *	2100 3589		3/14/83 Mu	J Drag	246-46
				 	 	† ·			V	REV	SED	PER ECO#	3605		3/15/83 Mu	J DVAI	3-11-63
_	\top			' T		DRAWN	T	DATE	t						11.1.4.	<u>,</u>	J 10 45
 	\top					CHECK			Į .	LIST	OF	MATERIA	AL	L		L i	
	\perp					ENGINE			l			ASSY	ł	(oioma		
					·	<u>L</u>	ACTURING		١.,	054110		6P1B/RS 2	30				
	\bot			——————————————————————————————————————		L	Y ASSURANCE		{	YE SHO	/	GLID / KZ L	٠,٠	В	0114 0	. 7 ^	PFV AžB
DAS	н	NU	MBER	+	QTY	1	, AGGONANCE					p 17			0114-0		1
NC). <u> </u>		NEXT AS	SEMBL	Y	1	ł					MODEL KIOI /KS	00	CODE	SH	HEET 3	OF 5


COMMENTS		TOTAL	UNIT COST]
				1
				1
		11.		
ASSEMBLY TIME	. L	COMPONEAD SPA	IENT	


TEM	-601	QUA	NTITY P	ER ASS	EMBLY	-10	PART NUMBER		PART N	AME	REF. DESIGNATION	VENDO	R NO.	DES	CRIPTION	TY
55	-00	-30		4	5	2	3700-0056	RE	S P	ACK	RP19, 21 RP1,5,B RP1,5,6	[2]		180.	8 PIN	Sı
56				2	2	3	3700-0076	†	S P		RP7. 8	1		47,	8 PIN	SI
57				2	2	-	3000-7500	RE	SISTO)R	R10,12			750,	1/4W, 59	6
58				2	2	2	1000-0003		١٥٥٤	<u> </u>	CR1,2			HP 50	82-2811	
59				١	ı	1	1300-0028	TRA	NSIS	TOR	G2			2N39		
٥ما				١	ı	1	1400-0019	TRA	SIZN	TOR	93			2N 39	006	
اما				1	١	1	3000-2001	RES	15 TO	R	R27 .			2K, 1	14w.5%	
62				i	١	- 1	3000-3001	RE4	15T0	R.	R29			3K, 1	/4w 5%	
63				46	46	47	4010-0103	CAF	,CER	AMIC	C1 2.6,7,9,11,14-32,			كبراه.	·	
											60,61,75,78,79 11 C42					
5م	-			14	14	14	4010-0470	CAP	CER	MIC	23-5, 8,0,13, 33, 38, 53-57, 59			47 pf	`	T
مام				١	١	1	4010-0471	CAP	,CER	AMIC					5,100V,5°	78
70				12	12	12	4010-0104	CAF	,CER	AMIC	C 63-72 .52,58			.1 μf		
80				2	2	3	4400-0045	CAP	,		C73,74			.33 µf	, 25 v AL	44.
وم				1	1	1	4400-0043	CAI	PAC IT	OR	C76			47 μf	, by ALL	M.
70		1														
71				1	1	1 -	6000-0417	HEA	DER		P4			6 PIN		
72				1	1	1	6000-0388-20		DER		P3				N, SHOET EAR	
							REF. DRAWINGS		REV W X Y Z AA AB	REVIS REVIS REVI	DESCRIPTION DED PER ECO TO THE PER ECO TO THE PER ECO TO THE ECO	#3700 4068 4111 4085	1	54183 40/83 1/2481 2/2481	DWN CKD MW DXW DXW DXW DXW DXW DXW DXW DXW	94 1/27 9 1/27
						DRAWN CHECKE ENGINE		DATE	Į	IST (OF MATERIA ASSY	A L	b	оіоп	natio	n
	\pm			\pm		MANUF	ACTURING		THR	ESHOL	D/GPIB/RS2	.32			·····	F
DASI	_	NUM	ИBER		QTY	QUALIT	Y ASSURANCE		<u> </u>		T - VIA1/V	500	В	0114-	0170	A
NO.		N	EXT AS	SEMBLY					l		MODEL KIOI/K	,	CODE		SHEET 4	OF


	TOTAL COST	UNIT COST
Ī		
		ļ
\vdash	 	
 	}	
<u> </u>		
_		
-		
-		
L	COMPONEAD SPA	IENT ACING
-		
l		
		COMPON


TEM	-60	QUA	NTITY F	ER ASS	EMBLY		PART NUMBER	·Р	ART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
73	-60	-50	_40	-30	-20	-10	7000-0418	LEA	T SINK	@ai		†	
74	 -			2	2	<u> </u>	6100-0119	506		X7A			
75				2	2	2	6100-0120	So	KKET	XAB [2] 3 X 4A, 9A			
		 		 	 	 			OCKET	X 8A		+	
76				-	1	1 1	6100-0049		AVET			 	_
77					1	1 1	6100-0122	24 P	IN DIP	X 8E		_	
78		L		2	2	1	6100-0151	28	CKET PIN DIP	X 12D, XIZE			
79													
80					_	1	7200-0016	INSUL	ATOR.			70-3	
81				-	_	2	7000-0221	WASA	HER.			#4-INSULATINE	5
82				_	_	2		SCE	EW	·		#4-40 P.H.	
83				_	_	2		WASA	<i>IER</i>			#4 FLAT	
84				-	_	2		KEP	NUT	-		#4-40	
85													
86				8	8	8	9000-0054	Buş	WIRE			GND STRAF	>
87													
88													
89													
90													
							REF. DRAWINGS		REV	DESCRIPTION	ON	DATE DWN C	KD APPD
\dashv					_								
						1							
]						DDAW		DATE					
	+			+		DRAWN		DATE	LIST	OF MATERIA	AL L	sio-sti-	-
	+			1		CHECKE				Y22A		oiomatic	חכ
	士					1	ACTURING		THOECH	OLD /GPIB /RS 2	32		
	\pm			\pm		<u> </u>	Y ASSURANCE		1 11 11 12 2 11 1		B	0114-0170	RFV
DAS	_		MBER EXT AS		QTY	}			<u> </u>	MODEL KIOLK	1 1		5 OF 5














	could	TITI		MF	SEN SU	P		LM L	WING NO. REV
		7	W2.	141	HK HK	U	E-70'	MFG MODEL KIO	I.KIO2 SHEET OF 12
ITEM NO.	PART NUMBER				A86		U/M	DESCRIPTION	REFERENCE DESIGNATION
1.	0114-0187	,	_			-		MAU AC. BOARD	State of the State
2.	7.000-0/20	_	2	•		1		EJECTOR	LEFT SIDE (AI) ((RIGHT DN -IG -76)
3,	0114-0185-05	-	1			1		MPU BOARD SUB ASSEMBLY	
4.	0112-0228-07	_	_			1		EJECTOR, STAMPED AT	RIGHT SIDE (AI2)
5.							3.5		
6.									
7.	0950 - 0191	-	1			-		I. C.	IOF ROM, ADD. MAP
8.	0950-0193	-	1			-		•	3J ROM, CHIP SEL
9,	0950-0192	_	1	-		-			3K ROM, CHIP SEL
10.									
11.	0114-0066	_	_			1			IDF ROM ADD. MAP
	0114 - 0067	_	_			1			3J ROM, CHIP SEL
13	0114-0069 .		_			il			3K ROM, CHIP SEL
14.						\dashv			
15.	1800 - 0321	-	1			7		TC.	10L 8086
		-	<u> </u>		H	-			
16.	0117-0017-01							IC, ROM ADD MAP	IDF
REV	ECO CHK APPD DATE	E NO	TES	:					DASH+ NEXT ASSY QTY
u	4306 Dow Ams 4:414 4494 Dow Tuns 7:10/8	+							-10 0950-0002 1 -20 0114-0002 1
V	4587 DW This 8/14/8	4							-30 0114-0073 1
									-40 0114 - 0002 1
		4							-50 DI14 - DOOZ 1
				المراجعة الماراة					

	GOULD	TITI		AS:	U		NB		LM		ving no 114 - 0		REV V
	OOOLD	DW	N 3-9-	AY C	HK	(4)	EN	MFG	MODEL		·	SHEET 2	OF 12
ITEM NO.	PART NUMBER		-60				U/M	DESCRIPT	TION		REFE	RENCE DESIG	NATION
1.	0114-0187	_		_	_			C. BOARD					
2.	7000-0120	1		2	i			JECTOR					
3,	0114 - 0185-05	١		-	1			PU BOARD S	UBASSEV	MBLY			
4.	0112-0228-07	١		_	١			JECTOR STAT	MPED	A7			
5									· · · · · · · · · · · · · · · · · · ·				
6.													
7.	0950-0191	_		_	-			C.	•		IDF	ROM ADD	
8.	0950-0193	_		_	_			<u> </u>			· 3J	ROM CHIP	
9.	0950-0192	_		_	_						3K	ROM CHI	P SEL
10.				·					· · · · · · · · · · · · · · · · · · ·				
11.	0114 - 0066	1		_	1						10F	ROM ADD	
12.	۵114 - ۵067	1		_	1						.37	ROM CHIF	
13.	0114 - 0069	L		_	1						3 K	ROM CHIE	SEL
14,								<u> </u>					
15	1800-0321	1		١	١			[.C.			101	8086	
16,	0117-0017-01	_		1	_			C. ROM ADD	MAP		10 F	•	
REV	ECO CHK APPD DAT	- 1						BASSEMBLY			DASH#	NEXT ASS	QTY
							-	-30 NA RAGE					
								RAGE -60): N/A				
		-	7 Δ:	KI	٥5	-	80;	205					

	GOULD	TIT	•	ASS MP				LM	2	wing no. 14 - ∆18	5	REV
								MODEL			SHEET 3	OF 12
NO.	PART NUMBER		TY P			U/M	DESCRIPT	ION		REFERE	ICE DESIGN	ATION
17.	0117-0019-01	_	_		_		I.C., ROM CHIP	SEL		31		
18.	0117-0019-01	_			_		I.C., ROM CHIP	SEL		3K		
19.							•					
20.	1800-0353	1-	_		32		I.C. 4164, 64	K RAM		•	HP-A4, HZ-A	•
21.	0100-0120	37			_		SOCKET, 16 P	PIN DIP	LP		(7K,X8K,XIC	
22.										X6A - X6	-x4H,x5A	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
23.	1400-0019	1.	_		-		TRANSISTOR	2N3	906	91		
24.												
25.	1800 - 0031	3	_		 _		I.C. 74500, 14	4		98,10B,	12B	
26.	1800 - 0038	1	_		_		74\$20			90	garagan dan garangan dan kanada dan dan dan dan dan dan dan dan da	
27.	1800-0039	8	_		 _		749112	··· ··· ··· ··· ··· ··· ··· ··· ··· ··		IDE, IIA,IIC	, IID, IIE, 12A	,12D,12E
28.	1800-0060	4	_		_		74510			7A, 8A,90	120	
29.	1800-0092	1	_		_		74504	•		AOI		
3 0.	1800-0107	ı	_		_		74LS04			9E	•	
31.	1800-0125	4	_		-		74LS161			76,70,8	C, 8D	
32	1800 - 0133	1	_		_		74511			IOC		
	1800-0136	1	_		_		74551			IOD		
34.	1800-0208	1	_		_	¥.	745161			78		
35.	1800-0240	9	_		_		74L5244			3L,3M,4J,	61,7E,7F,8E	8F. 9F
36.	1800-0243	2	_		_		I.C. 74508	, ,,,,		9A,11B		

-}	• GOULD	TITI	, e	AS! MF			LY NB.		LM		wing no. 0114-018	35	REV V
ITEM No.	PART NUMBER		TY P				U/M	DESCRIPT	MODEL		REFEREI	SHEET 4	OF 12
17.	0117-0018-01	- 30	-60	-70	-80			I.C. ROM CHIP	051				
18.	0117-0018-01	-		-									·
19.	011 1-0013-01	-		'				I.C. ROM CHIP	, 260				
20.	1800 - 0353	32	-	32	32			I.C. 4164, 64K	RAM				
21.	6100-0120	_		_	-			SOCKET, ILPIN		P		***	
22.		1						20 (1101) 101 110	<u> </u>	-			
23	1400 - 0019	1-		_	_	•		TRANSISTOR,	2N39	06			V
25.													
25.	1800-0031	-		-	-			I.C. 74500					
26	1800-0038	-	, 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-	-			74520					
27	1800-0039	_		1	1			745112					
28.	1800-0060	_		-	1			74510					
29	1800-0092	-		-	1			74504					
30	1800-0107	_		-	1			741304					·
31	1800-0125	-		_	-			74LS161					
32	1800-0133	-		-	-			74511					
33	1800-0136	_		-	—			74551					
34.	1800-0208	-		_	-		•	745161					
35.	1800-0240	-		_	_			74LS244					
36.	1800-0243	-	•	-	-			I.C. 74508					

	• GOULD	TITI	LE	ASS MF			LY. WB	6	LM	1	014-0189	5	REV	
									MODE	L		SHEET 5	OF 12	
ITEM NO.	PART NUMBER	-		-20	_		U/M	DESCRIPT	ION		REFERE	NCE DESIG	NOITAN	
37.	1800-0268	2	-		·	-		1.C. 74LS245			7M, 8M			
38.	1800-0298	10	-			_		I.C. 74LS373			4K,4L,6K,	Pr'ak'aw'idk	,IOM,IIK,IIL	
39.	1800-0320	-	16			-		I.C. 2118 RAN	١ .		4A-4H	,6A-6H	·	
40.	1800-0335	2	ı			_		I.C. 7415166			4M,6M			
41.	1800-0353	-	1			_		I.C.			4A-4H,	6A - H		
42.	1800-0261	3	1			1		I.C. 748240			8B, IIF,	IIM		
43.	2100-0009	1	_					INDUCTOR I.		LI				
44.		\.												
45.														
46.	3000-1000	1				_		RESISTOR,100	n,1/4 V	V, 5%	k RII	_		
47.	3000-1300	1	1			_		130)n	1	R9	R9		
48.	3000 -1601	2	1			_		1.61	K		R6,10			
49.	3000 - 2006	1	_			-		20	n		R4			
50.	3000-2200	3	_			_		220	٥		R7, 19,2	21		
51.	3000 - 2201	7	-			-		2.2	2K		R1-3,5	5,15,17,18		
52	3000-2700	1	_			_		270	2n		RI3			
53	3000-3300	3	-			-		33	Dπ		R8,20	22		
54	3000 - 3301	1	_			-		3.3	K		RIZ			
55	3000-5100	1	_			-		510	Da		RI6	R16		
56	56 3000-9106 1 - 9						912 V4W 5% RH							

->	• GOULD	TIT				BLY		LM	•	wing no. 14 - 018	5	NEV.
ITEM	PART NUMBER	0	TY P	ER	ASSY	/U/N	DESCRIPT	MODEL			SHEET 6	OF /2
NO.	PANI NUMBEN	-50	-60	-70	-80-					NEFERE		
37.	1800 - 0268			_			I.C. 74 LS 245					
38.	1800-0298	_		_			IC. 74LS 373					
39,	1800-0320	_		_	-		I.C. 2118 RA					
40,	1800-0335	_		_			I.C. 74 LS 160	3				
41.	1800-0353			_			I.C.					
42,	1800-0261	_		-			IC. 745240					
43.	2100 - 1000	<u> </u>	- 1	_			INDUCTOR I	5uH				
44.												
45.								-	Warner State of the Control of the C			
46.	3000-1000	_		_			RESISTOR 100	A,1/4 W, 5	5%			
47,	3000-1300	_	ŀ		_		130	L				
48.	3000-1601	_		_	-		1.61	<u> </u>				
49,	3000-500P	-		_	-		20	A				
50.	3000-2200	-		_	-		22	Dn				
51.	3000-2201	-		_	-		2.2	K				
52.	3000- 2700	-		_	-		27) n				
53.	3000-3300	-		-	-		33	٥				
54.	3000 - 3301	-		-	-		3.5	3K				
55.	3000-5100	-		_	-		51	٥n				
<i>5</i> 6.	3000 - 9106	-					RESISTOR 91	.				

	* GCULD	TIT		ASS M F			Y NB		LM		wing no. 114 - 018	5	REV
			. •			-			MODEL			SHEET 7	OF /2
ITEM NO.	PART NUMBER		_	ER	_		U/M	DESCRIPT	ION		REFERE	NCE DESIGI	NOITAN
57.	3700-0049	13	_			-		RES. PAK, 3K/6.2	K,IDPIN S	SIP	RP1,2,7,9,	15-18,22-2	6
58.	3700-0057	6	_					RES.PAK, 2.2K, 8	3 PIN SIF)	RP5,6,8,	10, 14, 27	
59.	3700-0065	5	_			_		RES. PAK, 220/33	30,10 PIN	SIP	RP3,4,1	1-13	
60.	3700-0066	3	-			-		RES. PAK, IOK, I			RP19-21		
61.													
62.													
63.	4000-0040	1	-			_		CAP. 470pf			C43		
64.	4000-0044	61	-			1		CAP014, +20%	,100Y		CI-31,33,3	5-42,54-58,	61-66
65.												267 -20,	
66,													
67.	4100-0019	1	 			_		CAP SOPF			C53		
68	4100-0029	1	_			_		CAP. 30#			C60		
69.													
70.	4400-0043	4	1			_		CAP. 474, ±10%	, 6V		C32,34,5	9,69,67-1	0,70,-80)
7/					*								
72.	5100-0016	1	-					CRYSTAL, 24	WHZ		YI		
73.													
74.	6000-0190	1	_			_		HEADER, & PIN	CONN		TPI	A Company of the Comp	
<i>75</i> .	-	1							The second se				
76.													


	GOULD	TIT				NBI PW			LM		NING NO. 14-018		REV
	,								MODEL			SHEET 8	OF 12
NO.	PART NUMBER		-60				U/M	DESCRIPT	ION		REFEREI	ICE DESIGI	NATION
57.	3700-0049	-		_	_			RES. PAK, 3K/6.21	K,IOPIN	SIP			
<i>5</i> 8.	3100-0057	_	-	_	1			RES. PAK, 2.2K, 8					
59.	3700-0065	_		_	_			RES. PAK, 220/3	30,10PI	V SIP			
60.	3700-0066	<u> -</u>		_	_			RES. PAK, IOK, K	PIN SI	P			
61.													
62.													
63.	4000-0040	_		_	_			CAP. 470 f					
64.	4000-0044	1			_			CAP014, ±209	4,1004				
65.													
66.													
67.	4100-0019	_		_	_			CAP. 50pf					
68.	4100-0029	<u> </u>		-	_			CAP. 3DF					
69.													
70.	4400-0043	-		1.	1			CAP. 4745,±10%	,64				
71.													
72.	5100-0016	-		_	_			CRYSTAL, 24	MHZ				
73.													
74.	6000-0190	-		_	-		•	HEADER, & PI	N CON	N			
75.											•		
76.													


	• GOULD	TIT	•	ASS MP						LM		ving no. 114 - 018			REV
ITEM NO.	PART NUMBER			ER			U/M	DESCRIF				REFERE	SHEET NCE DE		OF 12
			-10	-20	-30	-40									
77.	6100-0121	2				_				IN		X7L,X8L	-		
78.	6100-0123	1				_				PIN		XIOL			4
79.	6100-0151	16				_		SOCKET 2	8	PIN		HIX - AIX	,XZA-	K2H	
80.										-					
81.													1.		
82,	7100-0017	.1.	1			ı		WIRE CRYSTA	IL '	STRAP	22AW6	YI			
83.															
84.															
85	9000-0054	8	Į			-		WIRE, FORMED)	16PIN	:	GNDI-	SUNS		
86.															
87,															,
88.	0120 - 0085-10	-	_			-		ASSY, IL PROMS	ET	PROGI	MAS	ODE KZO	S (REF I	TEMS	SOTOILE
89.	0114 - 2020-10	_	+			+		ASSY., PROM H	<10	OI CODE	(RE	F ITEMS	98 TO II	13)	
90.	0114 - 2021 - 10	-	-			-		ASSY, PROM K	(10	OS COD	E (RE	F ITEMS	98 TO 1	(3)	
91.	0950-0150-10	-	1.			-		ASSY, PROM	< 5	202 003	E (R	EF ITEMS	OTRE	13)	
92.															
93,															
94								- California de la calencia del calencia de la calencia del calencia de la calencia del la calencia de la cale							
95,													•		
96.															


	• GOULD	TIT			U I				LM		WING NO. 14-018	35	REV ,V
_							•		MODEL			SHEET 10	OF 12
TEM NO.	PART NUMBER		TY P		_		U/M	DESCRIPT	ION		REFERE	ICE DESIGI	IATION
77	1210-019	-		_	-	-		SOCKET 20 F	NIC		X7L,X81	-	
78	6100 - 0123	_		_	_	_		SOCKET 40	PIN		XIDL		
79	6100-0151	_		-	_	1		SOCKET 28	PIN		XIA-XIH	, XZA-XZH	·
9 0													
81													
82	7100-0017	_		_	_	_		WIRE, CRYSTAL	STRAP,#2	22AW6	YI		
83													
84													
85	9000-0054	-		_	_	-		WIRE FORMED	ILPIN		GND1- 6	NDS	
86													
87									· · · · · · · · · · · · · · · · · · ·				
88	0120-0085-10	_		_	1	-		ASSY ISPROM SI					
89	0114-2020-10	_		_	_	-		ASSY PROM KK					
90	0114 -2021-10	-)		_	_	-		ASSY PROM KI	DS CODE	(RE	F ITEMS	98 TO 113)
91	0950-0150-10	-		_	-	_		ASSY PROM KE	200 COD	E (RE	F ITEMS	98TO (13)	
92													
93													
94				<u> </u>									
95													·
96				ļ					 				


	- G	OL	JL	D	TIT	LE	SEI PU		NB			LM	1	wing no. 014 - 018	35	REV
								·				MODEL			SHEET (OF 12
ITEM NO.	PAI	RT N	UMB	ER		-	 ASS -30		U/M	D	ESCRIPT	ION		REFERE	NCE DESI	GNATION
97.	רוום.	- 00	20-	10	-	-		-		ASSY 16	PROM S	ET PRO	OGRI	AW CODE	(REF IT	(SII OT 8e 2ME
98.	١	OF		16	,	REF		REF		.PROLR	AMMED	PRON	\	2 H		
99.	2	<u> </u>		1-,	_	A		4				•		IH		*.4.
100.	3			,										24		
101.	4				_									16		
102.	5	ļ			_			4						2F		
103,	6				-	Ш								IF		
104	7		· · ·		_									SE		
105	8		:		_									IE		
106,	9					Ш								2D		
107.	10			•		Ш								מו		
108	11			•							:			2C		
109	12				_	Ш						:		1C		
110	13				-									28		
111	.14				-									ΙĐ		
112	15	 		1	-	1		1		44		1		2A	A contract of the contract of	
113	ما١	OF		6	-	REF		REF	1	PROLR	AMMED	PRO	N	AI		
114																
115												· · · · · · · · · · · · · · · · · · ·				
116									:							


	- (30U	LD	TIT	LE				BLY		LM	<u> </u>	wing no. 0114 - 0	185 SHEET 12	REV V
ITEM NO.	PA	RT NU	MBER			PER - 70			U/M	DESCRIPTI				NCE DESIGN	IATION
97.	0117	- 0020)- D	_		1	_			ASSY ILPROM S	ET PRO	MARDIC	CODE (RI	EF ITEMS 9	8 TO 112)
୭୫.	1	,OF	16	REF		REF	REF			PROLRAMMED	PRO	súr	2H		
99.	Z	}	4	1			I					•	,1H	•	
100,	3						Ŀ						26		
101.	4					Ш	Ш						16		
102.	5					Ш	Ш	•					2F		
103.	ها					Ш	Ш						IF		
104.	7			\coprod		Щ	Ш		<u> </u>				ZE		
105.	8			11		Ш	\coprod						IE		
106.	9					Щ	Ш						2D		
107.	10		**			Ц.			<u> </u>				ID		
108.	11			止		Ш	Ш		<u> </u>				2C	·	·
10%	12			<u>l</u>									IC		
110.	13												2B		
111.	14		- 4	IF								• •	, IB		
112.	15		- 4	T		H		-			. 🔻		2A		•
113.	16	OF	16	REF		REF	REF			PROLRAMMED	PRO	M.	IA		
114,				1		1		T							
115.				f^{-}		1	1	<u> </u>	1						
116.															





















ITEM							SEM		1 40		PART NUMBER	PART NAME / DESCRIPTION REFERENCE DESIGNATION	
-	-80	-80	-70	-00	-50	-40	-30	-20	F 10		1-0462-10	BEZEL, FRONT.	+
2					-	\vdash	\dagger	 	lè	{ }	1-0463-10	BEZEL, REAR.	+1
3	-					\vdash	1	 	15	{	- 0466- 10	COVER, TOP.	+
4						\vdash	\vdash	Ι=	اغ	-	- 0465-10	SIDE RAIL .	+1
5	\vdash	H	-			I	t	2	_	-	1-0469-10	BRKT, P.C.3 SUPPORT.	o
6		\vdash				\vdash	+	苣	tī		1-0470-20	PANEL, FRONT.	\top
7						-	1-		ti		-0169-20	PANEL; REAR.	77
8						T	T	† =	Ħ		1-0467-10	COVER	\Box
9								1	1=	}}	-0079-10	K2O5 STORAGE OPERATING SYSTEM SOFTWARE SHIPPING ASSY	
10						1		1	1		1-0441-10	BRKT. FLAPPY DISK SUPPORT	\top
11								T	=	0114	1-0466-30	COVER. TOP	\top
12						Ī		T	T	011	1-0475-10	STORAGE SYSTEM ASSY, PWB	V
13								2	2	750	0-0003-10	FLOPPY DISK DRIVE	V
14								1	F	0114	-0470-40	PANEL, FROUT	V
15								T	TT	רוום	· 0164-10	CABLE ASSY, SIGNALS FDC TO FLOPPY.	V
16							1	T	1	0114	1-0482-10	CABLE ASSY, SIGNALS KIOI TO FDC.	V
17													V
18								1	-	-1110	0169-30	PANEL, REAR	
19								1	T-	0114	-0467-30	COVER	V
20								-	Ti	0114	- 2003-10	SOFT WARE DISK, SHIPPING, ASSY	
21								11	T	011	4-0485-10	CABLE ASS'Y GND	
22								1	<u> </u>	01 14	1-0462-30	BEZEL, FRONT	
23								2	-	011	4-0465-30	SIDE RAIL	
24								2	_	011	4-0463-30	BEZEL, REAR	
25								4	4	7000	0-0334-10	SPEED NUT. # 6-32 NC	
26							T	6	6	7.00	0 - 0461 - 10	PCB PLASTIC SUPPORTER	
27						T		8	8	702	1- 2632-12	SCREW, FLATHD PHILLIPS 6-32X3/8 LLI S.ST	
REV	D	ESCF	MPTIK	ON	1	DATE	DW	N C	ЖD		T	DWN B. The MATERIAL LIST OF MATERIAL	
	SEE	HIS	TOR	Υ	1	19.84	Vane	_					ion
	PER				1	19.84	Kuu		WOM	-		$\mathbf{T}^{[n]}$ KG $\mathbf{T}^{[n]}$	
P	PER E	ECC ECC	46	04	7	· 3-84	ZION	龙	alyn s			JENGR Cust (25/82) = 2224 2004	
					Ţ			1		11	0114-2001	MFG. P SAFTEEN WAY WINES PLOPEY DISK HOUSING. B 0114-0468	RFV P
È					士		上	士		DASH	NUMBER QT	Q.A. FAM. SALE. MICH.	
							1	$oldsymbol{\bot}$		السلام	NEXT ASSEMBLY	JE NAME SAME STATE TO A STATE OF THE STATE O	

KI INGI ER **MANGE**L H.10

ITEM	99	UAN	TIT	Y P	ER	ASS	SEMI	BLY	Lic	PART NUMBER	PART NAME / DESCRIPTION	REFERENCE DESIGNATION
28	-80	3	-70	1	-34	1	30		5		SCREW, PAN-HD. PH. # G X 1/2	/2 LG
29					T			_	8		KEPNUT # 6	
30				T				4	4	7072-1632-00	HEX NUT NYLON LOCKING %.	o-32
31								8	8	7012-1600-20	SCREW THD FORMING 6-32 x 5/8	8 LG PHLPS PAN - HD, ELCO, SWAGEFORM OR PARKER TYPE C
32								_	4	7000-0463-12	SCREW, METRIC, 3mm X 12 mm	Y
33												
34												
35					ı.			1	1	7086-1006-00	#4 STAR WASHER	
35 36								4	4	7000-0463-08	SCREW 3MMX8MM PHILLIPS H	HAD
37								8	8	7082-1004-00	FLAT WASHER #4 L.P	
38								4	4	7084-0004-10	LOCK WASHER, INT STAR #4	
39										6303 - 0040	ABEL, MODEL	
40								33	.33	7200-0044-10	GROMMET	
41												
42												
43										1		
44												
45								<u> </u>	Ш		<u> </u>	
46												
47												
48												
49									Ш			
50					L		<u> </u>	_				
51					L	1		<u> </u>			**	
52						_	Ŀ	L				
53						_	<u> </u>		Ц			
54				<u> </u>			<u> </u>	<u> </u>				
REV		ESCR				DATE	DWI	N C	KD		DWN	LIST OF MATERIAL
	' SE	EE S	TH	1	\perp		<u> </u>	Ţ.			СНК	□ GOULD → biomation
Ŀ					\pm			士			ENGR	TOP ASSY
					Ŧ			1				FLOPPY DISK HOUSING
					士			士		DASH NUMBER C	MFG.	B 0114 - 0468 P
					\perp			\pm		NO. NEXT ASSEMBLY	Q.A.	MODEL KICY/102 SHEET & OF C



	0	UAN	TIT	Y PE	RA	SSE	MBL	Y.		PART NUMBER	PART NAME / DESCRIPTION	REFERENCE DESIGNATION	
ITEM	-90	-80	-70	-60	50 -4	0 -	30 -	20 -10				NETERENCE DESIGNATION	M
1						\perp		1/		114-0477	PWB		
2						\bot		1/	0	114-0474	I.C. PROM 32×8	3C	
n						┸				114-0479	I.C., PROM 256×4	9E	
4						\perp		/	0	114-0429	Cable Assy, POWER IN	J7	
5								2	0	114-0481	Cable Assy, FDC to Floppy	J5, J6	
G								1][700-0109	I.C. LM 350K 3 AMP	VR 1	
7								2	18	300 - 0085	I.L. 7407 HEX O.C. BUFFER	2E,2F	
8						\perp		1	1	-0097	I.C. 7406 HEX O.C. INVERTER	2 D	
9									1				
10								1		-0106	I.C. 74LSOZ QUAD 2-IN NOR	5C	
Ξ								2		-0109	I.C. TALSOB QUAD 2-IN AND	7C,6B	
12								1		-0110	I.C. 74LSIO TRIPLE 3-IN NAND	9F	
/3								4]	-0115	I.C. 741574 DUAL D FLIP-FLOP	6C, 4E,4D,3B	
14	13.							2		-0125	I.C. 74LS 16 4 BIT COUNTER	,3A ,2C	
15								/		-0181	I.C. 74LS151 B-IN MUX	3D	
16								3		-0193	I.C. 74LS 138 1 OF 8 DECODER	6E,9C,9D	
17.								1		-0216	I.C. 74LS 32 QUAD 2-IN OR	6 H	
18								2	H	-0217	I.C. 7415153	2A,2B	
19								4		-0231	I.C. 74LS 273 OCTAL REGISTER	8D, 8C, 3E, 4C	
20						T		1		-0237	I.C. 74LS 139 DUAL 10F4 DECODER	2H	
21	11.5							3		-0240	I.C. 74LS 244 OLTAL BUFFER	6D,8A,88	
22								3		-0267	I.C. 7415 240 OCTAL INVERTER	7B, 3F, 4F	
23								3		-0268	I.C. 74LS 245 OCTAL BI-DIR BUFFER	8F, 8E, 7D	
24								1		-0293	I.C. 74LS 374 OCTAL REGISTER	7H	
25				Π		T		1		▼ -0298	I.C. 7415373 OCTAL LATCH	7 <i>E</i>	
26						1		17	15	300 -0311	I.C. 7438 QUAD O.C. NAND	98	
27						十			1		<u>.</u>		
REV		ESCF	MPTI	ON	DAT	ED	NWC	CKD	iF		DWN Curt DATE 5-25-92	ICT OF MATERIAL	
_	S	EE	HI 57	ORY	† =	\top	_		仁		3-25-82 L	IST OF MATERIAL GOULD > biomation	, I
G	REV	D PE	R Ec	24591	6-27-	94 1	RTM	Pla June	∄ —			WB ASSEMBLY GOOD - GOODING	'
	 				+-	+		 	仁		TIENCO A	TORAGE SYSTENI	
,					1	工			1	0 0114-0468 1	- INFO A-4-		S EV
	<u> </u>				+	+		<u> </u>	100	H NUMBER OT	04 / 2 True	CONTROLLER B 0114-0415	3

KLINGLER KVEL H-10

NOTES

TEM 2							PART NUMBER	PART NAME / DESCRIPTION	REFERENCE DESIGNATION	LM
28	7 - 30 - 70	40 -90	-40	-30	-20	-10	1800 - 0342	I.C. 8272 FLOPPY CONT.	3 <i>H</i>	
29	++++		+-	\vdash	\vdash	-	1800 -0357	I.C. 74LS629 OSCILLATOR	18	
30	111	_	†		\vdash	$\overline{}$	1800 -0358	I.C. 8257-5 DMA CONT.	6F	
31	1 1 1		†	Н	\vdash	-	7000			
32	+++	_	+-	Н		\dashv		 		
33	1-1-1	$\neg \vdash$	1			\neg				
34	111		十一	\vdash	\Box	2	1820 - 0080	I.C. 611618-3 2KXB RAM	5F, 5H	
35	111		1		\vdash		7020 0000			
36		_	+-		\vdash					
37		_	1	Н		7	3000-1001	RESISTOR, IK, Yaw, 5%	<i>R</i> 7	
38	+++					Ā	300D-2201	RESISTOR 2.2K, YAW, 5%	R2-5	
39	111		1			7	3000 - 6806	RESISTOR 682, 4W, 5%	Rb	
40			1			7	3300-0092	POT. , 100. S., 12 T	RB	
41						8	3700-0049	R. PACK 3K/6.2K, 10PIN, 8 RES.	RP3,5,6,9-13	
42						3	3700 -0083	R. PACK 2.2K, IOPIN, 9 RES	RP1, 4,7	
43							3700 -0100	R. PACK 150SL, 10PIN, 9 RES	RP8	
44										17.11
45						18	4010 - 0103	CAP .01 Nd , 50 V, 10%	C4-22	
46						1	4400 - 0043	CAP 47.Nf/6.V	c1	
47						2	4400 - 0045	CAP 33. Nf /25V	C2,3	
48										
49						7	5100-0021	CRYSTAL , 16. MHZ	Y1	
50										
51										
52						2	6000 -0574	CONNECTOR, 34 PIN HEAPER	11,13	
53										
54						4	6100 - 0122	SOCKET, 24 PINS	X5D, X5E, X5F, X5H	
55						2	6100 - 0123	SOCKET, 40 PINS	6F,3H	
56						2	6100-0120	SOCKET, 16 PIN DIP, LP	3C, 9E	
57										

LIST OF MATERIAL

60ULD → biomotion

01/4-0475

SHEET 2 OF 3

B


EM Z	NAUS	TITY	PI	R	<u>ASS</u>	EME	SLY	-10	PART NUMBER	PART NAME / I	DESCRIPTION		REFERENCE DESIGNATION	L
	<u> </u>	-70	-60	-50	-40	-30	-20	-10					· · · · · · · · · · · · · · · · · · ·	
8		<u> </u>	<u> </u>					_'_	7000-0460-20	HEATSINK, TO-	3, Bottom	for VR1		
9	-	↓	<u> </u>					2	7071-0632-00	KEPNUT, 6-3.	2			
<u> </u>		L_									·	<u> </u>		
sl l								5	9000-0054	WIRE, FORMED	GND POINT	·		•
1												†		
+	+-	+	_	_	-		\vdash			 		 		
+	+-	+	<u> </u>	<u> </u>		-	$\vdash\vdash$			+		}		
	+	1	<u> </u>		<u> </u>	-	\vdash						 	
	4	_			<u> </u>		\square				·	ļ		
											·			
											4.1			
												100		
	T													
十	†			_								<u> </u>		
1	_						\vdash							
	+		_				\vdash	-						
+-	+	\vdash				-						<u> </u>		
	-	1				-	\vdash							
	1_													
											٠.			
													·	
												,		
\top	1						М					Ī .		
+	+					\vdash	\vdash	\dashv				<u> </u>		
+-	+ -	\vdash			_		\vdash	\dashv		<u>† </u>	· · · · · · · · · · · · · · · · · · ·	 		
+	+-	\vdash			-		\vdash	$\vdash\vdash$				 		
+	+-	\vdash				-	\vdash	H	<u> </u>			 		
	<u> </u>											<u> </u>		
OTES	3										LIST OF M	ATERIAL	GOULD 🕏 biomotion	


KLINGLER KVEL H-10


0114-0475


SHEET

MODEL










DWG. NO. ZONE REV ECO# DESCRIPTION DWN CHKD DATE A PRODUCT RELEVEN EVAN # 295 JC 195

B PRODUCTION RELEASE PER IRW 328 C 384A REV'D PER ELO
D 3965 REVISED PER ECO
E 3906 REVISED PER ECO F AIA7 REVISED PER ECO
G 4425 REVISED PER ECO D H 4542 REVISED PER ECO Nº J 4639 PER ECO AS ETCHED | -20 -30 -40 | -10 | K500 DESCRIPTION JUMPER CRT SCAN RATE IN . 50 HZ DUT - WOHZ EI TO EZ OUT FOR SOHE ONLY E3 TO E4 DUT NOT USED NOT USED ES TO EL OUT JUMPER IN = K500 HORIZ .SCAN OUT : KIDI E7 TO E8 OUT ET TO EIO OUT AIA EIITOEIZ IN A 17 EI3 TOE 14 IN ما A KIOI CMOS RAM AI5 EIS TO EIL IN ADDRESS SELECTION EI7 TO EI8 IN A14 C EIP TO E2D IN AIZ E21 TO E22 IN SIA E23 TO E24 IN A19 AB & K500 MEM MAPPED I/O E25 TO E26 IN AT J ADDRESS DECODE E27 TO E28 IN E29 TO E30 IN CUT IN SELECTS IN MAPPED IND (KIDI) ESOTOESI OUT JUMPER IN SELECTS MEM MAPPED I/O (K500) E32 TO E33 IN CUT IN FOR KIDI E33 TO E34 OUT JUMPER IN FOR K500 DO NOT SCALE DRAWING DATE 3/25/82 GOULD P biomation ASSEMBLY 1/26/13 DATA DISPLAY BD 7



COMMENTS		TOTAL	UNIT
		,	
	<u> </u>		
	-		
	-	<u> </u>	
11 USED ON -20 AND-40))	-	
2 USED ON -10 ONLY			
-IO K500			
-20 KIDI/KIO2			
-30 K105			
-40 K205			
3 -10-30			
ASSEMBLY TIME		COMPON	
		EAD SPA	
	1/41	N RES	40
	18	WRES	40
		w res	
	14	RES-	70
	l		

	K205 KIO5 KIO1 K QUANTITY PER ASSEMBLY -60 -50 -40 -30 -20					K500		<u> </u>		•			
TEM						-10	PART NUMBER		PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
1			- J	1	1	1	0114-2012	PU	B				
2			3	2	3	2	3000-2000	RES	ISTOR	R35.36		200s, 4w, 5%	
3			1	1	1	1	3000-330	PES	ISTOR	R38		3.3 s. 1/4W,5%	
4			2	2	2	2	3050-4700		A	R8,9		470a, 2w, 5%	_
5			1	1	1	ı	3000 -8200	0		RIZ		820, 14W,5%	
6			2	2	2	2	-4700)		R5,34		470A	
7			12	2	12	2	-2201			1 RI, Z 53-55,58	3.4.60.62.65	2.2 K	
8			4	_	4	_	-1002	-		R17,18,52,63		IOK	
9			1	1	1	1	-5601			R46		5.6K	
10			2	2	2	2	-8201			R39,40		8.2K	
11			2	2	2	2	-4702			R43,44		47K	
12			1	1	1	i	-1203			RZZ		120K	
13		\perp	2	2	2	2	- 2203	·		R37,41		550K	
14			1.	1	1	_	-2703			- R42		270K	
5			1	1	1	1	-5103		<u> </u>	R3 1		510K	
16		\perp	_	_	_	1	-6803		<u>†</u>	R42		680K	
17			2	2	2	2	3000-1004	RES	ISTOR	R30,49		IMEG 2, 14W, 5%	>
18			ı	1	.1.	1	3050-2200	RES	SISTOR	R24		2201, 12w, 5%	
							REF. DRAWING	S	C REV D KEV E REV	DESCRIPTION D. R.G.L. PERE E.C. ISED PER ECO** ISED PER ECO** VISED PER ECO** VISED PER ECO** VISED PER ECO**	N# 295 #302 3684A 3865 3906 *4147	7/28/5 MW Dew 1/29/3 MW Dew 11/22/83 MW 2016/2016	5/4/g 8).1
-4() -20 -30	011	4- 7-	100	3		ENGINE	ERI I	DATE 44/82 134/83	LIST DATA	OF MATERIA DISPLA ASSY	AL	piomatio:	
-20 -10	0114-0002 1					QUACIT		127/83		, ,	В	0114-2010	RF i.
DASH NO.										MODELKIOI /K	500 CODE	SHEET	OF E

or Action (2) objects that the second of the

TO APPLIES ON THE PARTY IN THE PROPERTY OF THE PARTY IN T

COMMENTS		TOTAL COST	UNIT COST
	\vdash		ļ
	├		·
		,	
	ļ		
ASSEMBLY TIME	<u> </u>	COMPON	IENT
		EAD SP	ACING
		:	

		OUA	NITITY F	ED ACC	CARDIV	,		- T		•		
ITEM	-60	-50	NTITY F	_30		10	PART NUMBER		PART NAME	REF. DESIGNATION	VENDOR N	O. DESCRIPTION TYPE
19			1.	1	1	1	3050-1007	RE	SISTOR			1.0 12, 1/2W, 5%
20			2	1	2	1	3050-3906	•	A	R25	-	39 a , 1/2 W, 5%
21			-1	1	1	١	3050-1000			R33		1001 , 1/2 w, 5%
22			1	1	١	1	SELECTED AT			R23		S.A.T.
23			2	-	2	_	3000-2202	٢		R67,68		22K, /4W,5%
24			- 1	1	1	1	3200 -000	В		R48		1.0 2,1W,3%
25			!	1	1	١	3070-1501			R28		1.5 K.J.,IW, 5%
26			1		1	1	3100-7500)		R13		75 SZ.1/8W.1%
27			1	Ī	. 1	1	3100 -6040			R14		604
28			1	1	1.	1	3100-8250	>	•	R15		825
29			1	1	1	1	3100-9090	RES	SISTOR	R16		909 17, BW, 190
3 0			1	1	1	1	3300-0084	RES	. VAR.	R47		50K
31			3	3	3	3	3300-00 8 5			R29,21,32		IOOK
32			١	1	1	1	3300-0088	RES	. VAR.	R29		IMEG
33			1	١	1	١	4100-0024	CAF	ACITOR	≥ C43		68 PF, 500V MKA
34			1	1	1	1	4100-0002	2	1	c39		470PF,500VMICA !
35			8	6	8	6	4000-0009		•	(33,35,42,44-46 [] (5,6,		0.IMF,100V
36			5	4	5	4	4400-0043		KITOR	[] C5,6, C1,C4,C24,C27 [] C19	_	474F,6V
							REF. DRAWINGS	5	H REV	DESCRIP PPR ECO NO. R ECO 4039	TION 4562	DATE DWN CKD APPD
-									· -			
						ENGINE	ER ER	DATE 1/22/82	DA	OF MATER		biomation
DASI	_		MBER		QΤΥ	<u> </u>	ACTURING Y ASSURANCE			MODEL KIOI	B cop	0114-2010 RFV
NO		N	EXT AS	SEMBLY	<u> </u>					MODEL KIOI	- COD	E Janeer S OF Q

PLAN HOLD CORPORATION • IRVINE, CALIFORNIA
FEORDER BY NUMBER 075AR

PLAN HOLD CORPORATION • IRVINE, CALIFORNIA RECPORT BY NUMBER 075AR

COMMENTS		TOTAL COST	UNIT COST	1 1	ITEM	-60	QUA -50
		COST	CU31	1	37	-60	-30
					38		
					39		
					40		
				ł 1-	41		
				1 1	42		
				1 1	43		
				1 ⊦	44		
				I ⊦	45		
				l 1	46		
				l 1	47		
				I ⊢	48		
				{ . }-	49	-	
				1	50		
					51		
				1	5 2		
				1 F	, 53		
				1 L	5 4		
ASSEMBLY TIME	L	COMPONEAD SPA	IENT ACING				
						┰	
						+	
						丰	
						#	
					DAS		NU
	L			J	NO	<u> </u>	١

ITEM60		NTITY P	ER ASS	EMBLY	-10	PART NUMBER	PAR	T NAME	REF. DESIGNATION	VENDOR N	0.	DESCRIF	PTION	TYPE
37	-50	2	2	2	2	4000-0042	CAPA	CITOR	C36,49		1.	15UF, 1	00V	\forall
38		-	_	_		4400 - 0039		A	C50		1	ouf /1	φV	+
39		3	3	3	3	4000-0043			C32,34,37			OLUF, 5	2 000	
40		26	17	26	17	4010-0103		C40.41	.2,3,8,5,13,4,621-23 [1] c7,12,17,18,20,54	25,26,28,29 .57,58,59	.48	MF, 5	iΔv	
41		1	_	1	_	4010-0100		-	CII		- 1	10pf, 10		17
42		1	1	1	1	4400-0036			C51		1	1000M	F,16V	17
43		2	2	2	2	4400-0037			C47,54		L	+70 UF	,25V	7
44		1	1	1		4400-0047		1	C <i>5</i> 0		7	220 MF,	35v	
45		1	1	1	1	4200-0036-10	CAPAC	ITOR	C 5 2			6M=,2	2007	1
46		1	1	1	1	4400-0038	CAPAC	ITOR	C38			Ouf, 10	DOV	1
47		1	-	1	_	7000-0451	BATT	ERY	ВІ	POWER CO	VUK	2.4V	NICD	17
48		ı	١	1.	1	1200-0033	DIOD	E	CR5	3\$F4				
49		3	3	3	<i>3</i> .	1200 -0031	DIODE	=	CR3,4,6	IN4937	7			17
50		1 1 1 1		4300-0041	CAPAC	ITOR	C 53			D564f,4	160V	17		
51		ı	-	1	_	3000-3900	RESY.	STOR	RIdo		- 2	3900,	14w,5%	
5 2		3	1	3	١	6100-0151	SOCK	ET	XZE XIB, X3B			28 PIN		17
53		1	I	1	1	SELECTED AT	CAPAC	ITOR	C30		S	SA.T.		17
54		ı	_	1	-	4600-0010	CA	O, VAR	C10			7-40 P	F	11
						REF. DRAWINGS		REV	DESCRIPTION	ON		DATE D	WN CKD	APPD
												+		
	<u> </u>	<u> </u>	-	<u> </u>	DRAWN		DATE 2	LICT	OF A4 4 TES!					
					CHECKE	WOLFE "	11/87		OF MATERIA		bi	omo	atio	n
			#		ENGINE			DAT	A DISPLA	Y	— I		AI 10	, T
						ACTURING		PWB ASSY			T_0			PrV
DASH		MBER			QUALIT	Y ASSURANCE			1	B		114-20		<u>[.]</u>
NO.	١	EXT AS	SEMBLY	′					MODEL KIOI /K	500 COD	E		SHEET 3	OF S

PLAN HOLD CORPORATION • IRVINE, CALIFORNIA REORDER BY NUMBER C75AR

COMMENTS		TOTAL COST	UNIT COST
	T		
	T		
	T	†	
	1		
	T		
	T		
	T		
-•	\vdash		
	\dagger		
	†		
We true to the second horse second second second second	1		
	+		
	\vdash		
	\vdash		
	┿		
ASSEMBLY TIME	L	COMPON EAD SPA	IENT ACING
	1		
	1		

ITEM -	-601	QUAI	NTITY F	PER ASS	SEMBLY	/ I -10	Р	ART NUMBER	T	PAR	T NAME	REF. DESIGNAT	ION V	ENDOR NO.	DE	SCRIPTION	 ON	TY
55	-	-50	2	1	2	1	130	300-00	вт	RAN	SISTOR	Q2. III Q6	21	13904				1
56			1	1	1	-	140	00 - 0019	3		A	Q1	21	13906				T
57			١	1	1	1	130	00-0049	9		•	Q5	+	v407				
58	7		1	1		1	130	20-0048	3 T	RAN	SISTOR	 	21	N4921				T
5 9			2	2	2	3	610	0-0120		Sock		XSI Z			16 PI	N		T
60			1	_	1	<u> </u>	300	20 - 680C	R	E51:	STOR	R51	2		6802	. 1/2 W	.5%	11
61			_	_	-	1		50-0195	-+	IC		108				1, HO		17
62			8	8	8	8	370	00-008	3 R	E515	TOR PACI	RP1.5.6.9.12.15.7	0, S RP2		2.2K s	١٥١ ر.	PIN SIP	,††
63	-	, .	5	_	5	_	370	00-0085			<u> </u>	RP 3,7,8,11,2			22K	·		++
64			7	5	7	5	370	00-0049	e RE	-S1ST	TOR PACE				3K/6.2	大子で	PINSI	#
65			1	ı	ī	1	150	00-0018	Т	RANS	SISTOR	G3			VNI	OKM		$\dagger \dagger$
66			1	ı	1	١		00-0105			C.	70	7.	4 6 00				$\dagger \dagger$
67			1	1	1	1	180	00-0123				6C		LS14				
80			2	1	2	1		-0110			-	90 [] 5.D	71	+L510				T
69			1	1	1	1		-0111				80	71	+L520				
70			2	1	2	1		-0115				78 11 176		+LB74				П
71			2	_	2	1.	1	-0251	4		1	217€ 11 5€,6€	71	+1585				П
72			١	1	1	ı	180	00 - 040	4	I. C.		90	7	413136				IT
								REF. DRAWING	SS	R	EV	DESC	RIPTION		DATE	DWN	CKD	API
\pm																		
\dashv	-									$-\Gamma$							-	
1	#				-					1								
	T^{L}				L	DRAWN	M. \AI:	NICE	11/22/	E .	LICT	OE 44 4 T	DIAI	1 .	L	1	11	
	CHECKE				D	- 5, 6	11	٤		OF MATE		/ 	NOIC	not	lio r	7		
	ENGINEE									PW	B ASS'	7			. 🕶		•	
	#					MANUFA				\Box	• • •	. ,00	•	В	<u> </u>	20	10	RF
DASH	上		ABER	土	δίλ	QUALITY	ASSU	RANCE				Taxana taxa			0114-			05.6
NO.		NI	EXT AS	SEMBLY		<u> </u>		l				MODELKK) K500	CODE		SHI	EET 4	<u>٠٠ </u>

RECIPIOER BY NUMBER 075AR

COMMENTS	1 1	TOTAL	UNIT COST	ITEM	201	UANTITY 50 -40	PER AS	SEMBL	Υ	J P	ART NUMBER		PART NAME	REF. DESIGNATION	T was		Τ			
	11		C031	73	-60 -:	0 -40	-30	-20	-10	+	00-030	+	I. C.	14E	VENDOR		DE	SCRIPTIC)N	TYPE
	f	-		74		+	+ -	+;	4	1100				7A-10A	74151		-			\perp
	++					6	4	<u> 6</u>	+	1-1	-0125		<u> </u>	11 15E,16E	74151		ļ			
	$\perp \perp$			75			11	1			-0121			9 <i>B</i>	741517	<i>15</i>				
	\sqcup			76		3	2	3	2		- 0267			10 D. 4E - 13 6 B = 13 6 B = 1	74L\$2	40				
				77	vit e	3	2	3	2		- 0240			13E, 13 9E	74152	44				
				78		3	1	3	1		- 0268	3		10E W 3C,4C	74152					1
				79		3	_	3	1		-023	1		12 E	7452		 			+
				80		1	1	1	17	1 1	-0193			8E	74LS1.					+
				81		2	T	2	ti		- 009			10.0	7406					+
				82		17	<u> </u>	1	 	180	0-0038			11 18E 3C	74520					+
	\Box			83	+	+-	<u> </u>	 	<u> </u>	+	4-0064				14520	ح.	ļ			+
	\vdash			84		2		2	=	 	· · · · · · · · · · · · · · · · · · ·		-	<i>8</i> B	<u> </u>		PPOM,			\dashv
				85	\dashv	16	 	2	┼		20-0080			1B, 3B			IC/ST	RAM	CMOS	
		-+		─		+-	<u> </u>	<u> '</u>	1	 	0-0319			2E	8259-	A				
				86		11	_		_		4-0065			DB			PPOM,	HORIZ	ONTAL	
				87		11	1	1	1		0-0082			IIB	TDA-12	70	VERTIC	AL PR	OCESSAR	7
				88		11	_	1	_	180	0-0341		<u> </u>	20	MSM58	32				\mathcal{T}
				89		11	_	1	_	180	0-0311]	I.C.	70	7438			-		T
				90		1=	_	-	١		50-0194		I.C.	88			PROM	. VEF	žT	+
ASSEMBLY TIME	CO	MPONE!	NT				<u> </u>				REF. DRAWING	S	REV	DESCRIPTI	ON		DATE	DWN	CKD	APPD
		0170			+	+-	<u> </u>											†		
			.	H		1												+	 	
				1		+														
																	+	+	 	
					-				DRAWN	M.W	LOCFE 1	PATE	LIST	OF MATERIA				لـــــا		
					<u> </u>		\pm		CHECKE							h	іоп	not	ion	1
				-	+		+		ENGINE				DAI	A DISPLAY	/			ı Gı		ŀ
					‡		二二		MANUFA		-		PWI	BASSY	-					Rr//
				DASH	N	UMBER	+	QTY	QUALITY	ASSUR	RANCE				В		DI 14 -	201	0	J
		•		NO.		NEXT AS	SEMBLY							MODEL KIOI/K	cop)F		SHE	ET 5 OF	0

PLAN HOLD CORPC BATION . RVINE, CALIFORNIA RECHDER BY NUMBER 075AF

со	"	COST	-	-00	-50	-40	-30	-20		PART NUMBER			REF. DESIGNATION	VENDOR NO.	DES		
-		1	191				1	1	-10 	9000-0049	COIL	ASSY, WTH	LI		5-39	HNC	
	1		92			1	1	1	١	013-0011	COIL	ASSY, LIN	L2 .				1
			93			١	_	1	_	5100-0018	CRYS	TAL	YI		32.76	BKHZ	
		·	94			-	-	1	1	0113-0014	TRAN	us former	TI				17
			95			1	1	1	1	9000-0082	TRAN	SFORMER	T2		FLYE	ACK	1
			96)	1	1	١	7000-0365	HEAT	rsink	@Q5				
			97			١	1	1	1	7000-0366	HEAT	SINK	@ IIB			-	
			98			1	1	1	1	7000-0221	INS.	WASH	@ Q.5				
			99			1	1	1	١	7200-0017	INSU	LATOR	@Q5				
			100			1	1	1	1	2400-0004	MTG	BRACKET	QTI				
			101			1	1	1	1	6000-0359-6	HEAL	DER .	PI		6PIN		
			105				1	1	ı	6000-0359-8		\$	P2		8PIN	1	$\Box I$
			103			1	1	1	1	6000-0359-10	HEA	DER	P3		IOPIN	1	
			104			1	2	1	2	7000-0120	EJE	CTOR					
			105			1.	١	1.	1	9000-0054	GND	WIRE					$\perp 1$
	\perp					2	_	2	_	7200-0032	MOUS	E TAIL			.115 DI	A, 4"	
\bot						_	-	_	1	6600-0037	DIP 5	SWITCH	SI				$\perp \perp \perp$
Ш.			108			2	2	2	2	3000-1001	RES						
										REF. DRAWINGS		REV	DESCRIPTIO	N.	DATE	DWN	CKD APPO
														•		-	
		.															
			-	ᆛ				<u> </u>	DRAWN	MINGSEE	DATE .						L
			. <u>L</u>	土			士				128/22	LIST	OF MATERIA	\L	SIOT	a ti	O D
			-	+			-			i_		DATA	DISPLAY			IUI!	
				\perp			士		1			PWB	ASSY				
			- 1	+			\dashv							В	0114	-201	O REV
				_					 				MODEL VIOLENE		, ,		
			COMPONENT LEAD SPACING	94 95 96 97 98 99 100 101 102 103 104 105 106 107 108	94 95 96 97 98 99 100 101 102 103 104 105 106 107	94 95 96 97 98 99 100 102 102 103 104 107 108 107 108 108 108 108 108 108 108 108 108 108	94 1 95 1 96 1 97 1 98 1 1 1 1 1 1 1 1 1	94 1 95 1 96 1 97 1 98 1 1 98 1 1 1 1 1 1 1 1 1	94	94 1 1 1 1 95 1 1 1 1 1 1 1 1 1	94	94	94 1 1 1 0113-0014 TRANSFORMER 95 1 1 1 9000-0082 TRANSFORMER 96 1 1 1 7000-0365 HEATSINK 97 1 1 1 7000-0366 HEATSINK 98 1 1 1 7000-0221 INS.WASH 99 1 1 1 7200-0017 INSULATOR 100 1 1 1 2400-0004 MTG BRACKET 101 1 1 1 6000-0359-6 HEADER 102 1 1 1 6000-0359-10 HEADER 103 1 1 1 6000-0359-10 HEADER 104 1 2 2 7000-0120 EJECTOR 105 1 1 1 9000-0054 GND WIRE 106 2 - 2 - 7200-0037 DIP SWITCH 107	1 1 1 1 1 1 1 2 2 2	94 1 1 1 013-0014 TRANSFORMER TI 95 1 1 1 9000-0082 TRANSFORMER T2 96 1 1 1 7000-0365 HEATSINK @ 85 97 1 1 1 7000-0366 HEATSINK @ 11B 98 1 1 1 7000-0221 INS.WASH @ 65 99 1 1 1 7200-0017 INSULATOR @ 65 100 1 1 1 2400-0004 MTG BRACKET @ 71 101 1 1 1 6000-0359-6 HEADER P1 102 1 1 1 6000-0359-8 P2 103 1 1 1 6000-0359-8 P2 104 1 2 2 7000-0120 EJECTOR 105 1 1 1 9000-0054 GND WIRE 106 2 2 2 2 3000-1001 RESISTOR RIO, 69 107		94 1 1 1 013-014 TRANSFORMER TI 95 1 1 1 9000-0082 TRANSFORMER T2 FLYBACK 96 1 1 1 7000-0365 HEATSINK @ 11B 97 1 1 1 7000-0366 HEATSINK @ 11B 98 1 1 1 7000-0221 INS.WASH @ Q.5 99 1 1 1 7000-0021 INS.WASH @ Q.5 100 1 1 1 2400-0004 MTG BRACKET @ T1 101 1 1 6000-0355-6 HEADER P1 & P2 8PIN 102 1 1 1 6000-0355-6 HEADER P5 103 1 1 1 6000-0355-1 HEADER P5 104 1 2 2 7000-0120 EJECTOR 105 1 1 1 9000-005H GND WIRE 106 2 - 2 - 7200-0032 MOUSE TAIL 107 1 6600-0337 DIP SWITCH S1 108 2 2 2 3000-1001 RESISTOR RIO,69 1K, ¼w,s* COMPONEENT LEAD SPACING DASH NUMBER 0TY DASH NUMBER 0TY DASH NUMBER 0TY OUALITY ASSURANCE B 0114-201

PLAN HOLD CORPORATION • IRVINE, CALIFORNIA PEORDER BY NUMBER 275AP

PLAN HOLD CORPORATION • IRVINE, CAUFC FINIA

COMMENTS TOTAL COST

COST

COST

COST

COST

ASSEMBLY TIME

COMPONENT

LEAD SPACING

									•			
ITEM	-60	QUA -50	NTITY P		EMBLY -20	-10	PART NUMBER		PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION TYPE
وها			l	1	1	1	3000-2200	RE:	SISTOR	R26		2201, 4w,5%
110			-	1	1	1.	3000-3300	RE	SISTOR	R27		3301, 4w, 5%
111			l	_	1	_	3300-0096	RE:	S. , VAR.	R56		IK, ITURN
112			1	_	1	_	7400-0002	BE	EPER			
113			1	-	1	_	1700-0071		I.C.	IIC		LF 356
114			ı	_	ı	_	4400-0045	CA	PACITOR	c 55		33µf, 25 v
115			l	_	1	-	0112-0228-08	B EJ	ECTOR ,			"A8"
116			1	_	1	_	1800-0351	1	1.C.	5C		74LS12
117			l	_	1	_	1800-0352	2	1.C.	6D		74L522
118			ı	_	١	-	3000-5106	RES	ISTOR	Rul		51Ω, V4W.5%
119			I	_	ı	_	1000-0002	DIOI	DE.	CR7		11152
120			0.1	_	0.1	_	8300-0027	INS	ULATION	3M4108		1"x 1" x /8"THK \
121			1	_	1	-	11000-00011	942	ACITOR	Clal		2.2 mf
122			1	_	١	_	6000-0389	HEA	DER	P4		34PIN-FLDPPY
123			I	_	1	-	6100-0146	SOC	KET	<i>SD</i>		18 PIN /
124												
125			1	_	1.	_	3000-2700	RE	SISTOR	R7		2702, 4W, 5%
126				_	١	-	3000-330		SISTOR	R50		3.3K . VUW. 5%
							REF. DRAWING	SS	REV	DESCRIPT	ION	DATE DWN CKD APPD
	-											
						<u> </u>						
	┖┯	<u> </u>	<u> </u>		<u> </u>	DRAWN		, DATE				
	#			#		CHECKE	M. WOLFE	11/55/85	LIST	OF MATERI	AL	oiomation
	\pm	ENGINEER							DA	TA DISPLAY		
	\bot	MANUFACTURING						-	P	NB ASSY	-	RFV
DAS	#	NIII	MBER	#	OTY	QUALIT	Y ASSURANCE		1	•	B	0114-2010 J
NO	-		EXT AS	SEMBL						MODEL KIOI	KSOD CODE	SHEET 7 OF 8

PLAN HOLD CORPORATION • IRVINE, CALIFORNIA
REORDER BY NUMBER C75AP

PLAN HOLD OF PORATION RIVINE, CALIFORNIA RESERVE TO PART COSTANT

	AUG	NTIT	Y PI	ER	ASS	EM	BLY	-	PART NUMBER	PART NAME / DESCRIPTION	REFERENCE DESIGNATION	T. 65
TEM -G	5 -0	0 -70	-80	-50	-40	-30	1-20	-10	PART NUMBER	PART NAME / DESCRIPTION	HEPERICE DESIGNATION	LM
127						_	1	-	014 - 0432	LABEL, CAUTION NICD ONLY!		Π
128	1				2	2	<u> </u>	-	7011-1440 -10	SCREW 4-40X5/16 PH		TX
129	Τ				T	Π	_	-	0117-0149-10		88	
130					П	T	-	_	· · · · · · · · · · · · · · · · · · ·	PROM, HORIZ, KIOS	IOB	
131	\top	1										\top
132					1	1	_	_	0117-0139-10	SHIELD, DEFLECTION		X
133						2	-	T -	7084-1004-00	#4 STAR WASHER		\overline{X}
133 134					2	2.	-	-	7080-1004-00	#4 SMALL WASHER		TX
135					-	-	REF	_	30 AWG KYNAR	JUMPER WIRE	PINIA 2D (REF. SHT & SCHEM.)	
136	T							1.3	7150-0018-09	WIRE 19 STRAND WHITE	SEE NOTE 5	
	十	1										\top
	\top											1
	T											
	T											1
	T											T
	1											1
	T											
	T											1
	T											
1	\top	1										
1	T	1										1
	T											1
	T											
	T											\top
\top	1	+										
\dashv	1	1	\vdash			<u> </u>	Г					1
	\top	\top										
1	†	\top										
1	1	1										
						Щ.			L	<u></u>	<u></u>	لــــــــــــــــــــــــــــــــــــــ


KLINGLER KVIL H-10


NOTES


LIST OF MATERIAL


DATA DISPLAY PWA ASSY


B 01/4-20\0 SHEET 8 OF 8




















	GOULD		ABLE, POW	NETR S	SUPPLY	LM	ORAWING NO		REV D
•	GOOLD	7AV DMN	C DEW	ENG	MFG	MODEL	KIOI	SHEET /	OF /
TEM NO.	PART NUMBER		Y PER ASSY 20-30-40-5	U/M	DESCRIPT	ION	REF	ERENCE DESIGN	ATION
i	6200-00 6 9-10	9			LUG, FORK 18	-22			
2	6200-0055 - 10	8			LUG, FORK 10-1				
3								•	
4									•
5	7150-0016-08	65FT.			WIRE, 16 AWG G	RY			
, b	-03	1.1FT			A A O	RN			
7								1	
ප									
9	y y -07	7:9FT		1	+ + + ∨	10			
10	7150-0016-10	15.5 FT			WIRE 16 AWG E	ZLK			
11								,	
12	7200-0008-10	15			CABLE TIE				
13	7200-0039-10	1			MARKER TIE				
14									
15	7150-0016-04	1.2FT			WIRE, 16 AWG, YEL	•			
16					4				
REV	ECO CHK APPD DAT	E NOTE					DASH+	NEXT ASSY	Q
A	3886 DCW 9-21-	83	·				-10	0114 - 0210	
	4385 TK Jms 3/6/8 4549 Dew Amo 6/12/9	34					-10 -10	0120 - 0080 0950 - 0220	







	Q	UAN	TITY	PE	R	ASS	EME	LY		l P	ART NUMBER	T	DART NAM	E / DESCRI	DTDOM	T according	F 0500014 TOU	
ITEM	-90	-80	-70	-60	-50 ·	49	-30		-10							REFERENC	E DESIGNATION	
Ц.		\sqcup			_			1	Ш	0117	-0042-10	KI	05 KEYB	<u>OARD PW</u>	B			
2																		
3		\Box			\perp			1	1	0112	2-0204-10	CABL	E ASSY A	KEY BD TO	O FRONT PANEL	•		1/1
4						•												
5			7 1								•							
6								48	48	6600	0-0118-10	SW	ITCH.					\top
7																		
රි								1	1	6400	- 0039-10	LE	.D. RE	D		C.R.I.		
9								L		0112-	0079 - 01	KEY	TOP, V	NHITE		"1,"		
10								1	T		-02		1	1		′′2′′		+
11								1	П		-03					''3''		+
12								1	1		-04					''4''		+
13								L	\sqcap		- 05					"5"		+
14					o			1			-06					''6''		\dashv
15					\Box			1			-07	-				′′7′′		+
16		П			T			1			- 08					11811		+
17		\Box						1	\Box		-09					11911		+
18									T		-10					''A''		\top
19								1	П		-11	-				''B''		+
20								T	\forall		- 12	1	†			''C''		+
21				$\neg \uparrow$	寸			Ī	\forall		-13	1				···D··		┿
22					一			1	Ħ		- 14	1				''E''	·····	+
23		\Box						I	T		- 15					11F 11		╅
24					一			I	T	0112-	-0079 - 16	1	1.		***	0.,		+
25								1			- 0059 - 23	1	F	BLUE		· · · · · · · · · · · · · · · · · · ·		+
26					7			T	$\dot{\tau}$		- 0059 - 24	+	 			// 《 11		+
27		\Box			寸			Ī	Ħ		-0059 - 25	KEY	TOP, E	31 UF		11 11	And the second s	+
REV		ESCR	DTV	==		TE	DWN		岢		1	DW		<i></i>	DATE	<u> </u>	7	===
		-3011			+		JWN	4					<i>J,VV,C</i> 'A		6-4-82 LIS	ST OF MATERIAL		
					1			\pm	$\overline{}$			— Сні	R. Wood	·	2-15-83	ASSEMBLY	GOULD 🕏 biomati	ion
A	Den 1	ECO	42.	20	1.0	07	<u> </u>					EN		• /	2 10 0	-KEYBOARD		
Ă	PROD	PER	PER 9	20 r	Pul	37	Tau	宏		-20 0	10.0008		Pople	in	F 70-3	,,	DIGUE COST	B
52	REV'D	PER DPER	EQ.	3739	4/1	163	SIM	V D	, U		NUMBER C		Modell	<u>. </u>	2-1883		B 0117-0040	
50	PILOT	REL PE	R ERI	U 316	47/5	83	WE	12	<u>~</u>		EXT ASSEMBLY	مصا	•		1 11		MODEL KIOS SHEET 1 OF	F 2

KLINGLER KVEL H-10

<u> </u>	JUAN	TIT	PE	ER	<u>ass</u>	EME	LY	-10		P	ART NUM	BER		PART	NAME	DESCR	PTION			A	FERENCI	E DESIGN	MOITAL			И
<u>~-90</u>) -80	1-70	-60	-50	-40	-30			-				+					\longrightarrow	·· • · ·							#
8	4_				<u> </u>	<u> </u>	1		0			9 - 26	KEY	TOP	BLU											丰
9		+-	<u> </u>	<u> </u>	<u> </u>	↓	9	9	<u> </u>		- 0049			1	BLU	IE PLA	<u>AVN</u>									1
0		╀			<u> </u>	<u> </u>	12	12	<u> </u>			9 - 20		<u> </u>		CK PL										1
1						<u></u>	1					9-50		TOP		D PL										_
7							4	4				7-40	KEY			EY PL										┸
3							2	2	01	12 -	004	7-30	KEY	TOP	WH	ITE P	LAIN									\perp
									L_																	
		1							1																	T
																										T
																		$\neg \uparrow$								T
1	1																	$\neg \uparrow$								†
1	\top								—				1			-										†
+	+	十一				\vdash	-	-	-				+													†
+	+	+-					_		—				+					-+								+
+	+-	╁			_	\vdash	_	\vdash	\vdash				 													十
╁╴	+-	+-	-		-	-	-		-				-					-+							·	+
+-	4-	┼	-						<u></u>																	╀
+-	┿	┼	-				-		<u> </u>																	╀
	┿	<u> </u>																								+
		<u> </u>																								╀
1_		<u> </u>																								┸
																										\perp
																										\perp
																										T
T																										T
1	+	T			_			Н					1					$\neg \uparrow$								T
+-	+-	+-			-	<u> </u>		\vdash					+-													十
1	+-	+-	\vdash		<u> </u>	 		\vdash					1													T
+	+-	+-	$\vdash \vdash$		 		 	Н										-								\dagger
+	+	+	\vdash		_		 	$\vdash \vdash$	—								· · · · · · · · · · · · · · · · · · ·	+								+
1					i		L		L																	丄


NOTES

LIST OF MATERIAL


ASSY. KEYBOARD

B 0117 - 0040 B


MODEL KIO5 SHEET 2 OF 2




ITEM							EME			PART NUMBER	PART NAME / DESCRIPTION	REFERENCE DESIGNATION	L J
- -	-90	08-	-70	-60	-50	49	-30	-20					M
	L					1	1		Ш	0114-0255-10	CASE, PROBE, TOP		
2	L						\angle	1		0117-0213-10	PROBE PWB ASSY, KIOS		
3						1	1			0117-0213-20	PROBE PWB ASSY, KIOI/KIO2		
4							1			0117-0022 - 10	POD TO UNIT CABLE 6'		П
5	Π					1		T		0117-0022-20	POD TO UNIT CABLE 91		П
6	T					1	1	T		0114-0255-20	CASE, PROBE, BOTTOM		
7								Ī					П
8								II	T	0117-0171-10	LABEL, PROBE POD, KIOS		П
9						T	T	7		0114-0264-10	LABEL, PROBE POD, KIO I/KIO2		П
10	1		1										Н
III	1	+	T	1			_	\vdash	T				Н
12	1	+	t^-	1			_	t	H				Н
13	t^-	_	†						\vdash		<u> </u>		H
14	十	+-	\dagger				_	╁	\vdash				Н
15	╁╴	+	+-	\vdash		4	4	1	4	7000-0429-20	SCREW 2 x 3/8"LG PH. HD.		Н
13	+		╁			4	4	-		1000°D42°1 20	JCKLW 2 x 3/0 LO PH. HD.		Н
<u> </u>	╀		┼	-	-			-	Н				Н
-	╁		┼		\vdash				\vdash				Н
-	╀		┿	-	_			├_	\vdash				Н
<u> </u>	-		╀—	-				<u> </u>	\vdash				Н
<u> </u>		_	<u> </u>	<u> </u>		ļ		_	Ш				Н
<u> </u>	1		↓	<u> </u>			<u> </u>	<u> </u>	Ш				Ш
	L		<u> </u>				L	<u> </u>					Ш
													Ш
	<u>L</u>												Ш
1													
	T												П
REV	T	DESCI	REDT	ON	To	ATE	DW	v C	KD		DWN STM DATE IS	T OF MATERIAL	
	 				+-		J 171	+		40 0114-1092 1		ST OF MATERIAL GOULD -> biomation	_
					土			土	\exists	40 0114-1091 1 30 0114-1062 1	CHK R. Wood 4/2/83		''
					Ŧ			Ŧ	\Box	30 0114-1061 1	ENGRAL / TOLON	DBE SUB	- 1
52	RE	VD PE	REC	0374	9 1-3	0-84	RTN	1 1	(M)	20 0117-0174		SEMBLY B 0117-0099	EV
5/	REV	I'D PEN	KECE	396	0 8-2	5.83	JWC	. 120	w)	ID 0117-0173 I	- 1 Landrage 17580	D 3117 00 7 7	52
50	岩	DT RELI	SPE	KN 335	1.8	8.03		+		NO. NEXT ASSEMBLY	Chotus 91360	MODEL KIOS-KIOI SHEET 1 OF	





TEAL	Q	UAN.	TITY	PE	R A	SS	EMB	LY			PART N	UMBER	}	P/	ART NAME	/ DESCI	RIPTION				REFERE	NCE I	ESIGNATIO	ON .		
1	-90	-80	-70	-60	50 -	40	<u>-30 </u>	-20	- 1 9	GO	\O-C	102/	7.10	CONA	IECTO	O DINI	LINIS	INIC	PI					-		
2	-	\vdash		\dashv	+	-			4	600	30-C	1157	7-10	CONNE	CL TUR	DINI	Hous	i NG	121							
3				\dashv	+	\dashv					0.00						WILT	RONI								\dashv
3		-		\dashv	+	\dashv)-00			WIRE	DVC 1	O AWA	PILIT	DI V	ļ							
5		-			+	\dashv			1.5	1130	J-00	10 _) /	WIKE	, 170, 10	S AVVG,	bLu/	DLN								-
6	-	\vdash		\dashv	+	\dashv			1,-	900	0-00	192 -1	<u></u>	POWE	D CI.	IITCH			 							\dashv
7	_	\vdash	-	\dashv	+				75		0-00/			WIRE			WUT 7	1PC	<u> </u>							+
8		\vdash		\dashv	+	-	\dashv)-001			WIRE	DVC 1	R AWG	WHT	/\/\(\(\)	 							
9		\vdash		\dashv	\dashv	ᅥ)-003			TERM.	EFMA!	F DIS	· · · · · /	VIO	 							\dashv
10		H			+	ᅥ					0-00			CABLE					 							+
11		\vdash	\neg	\dashv	+	\dashv) - 00			MARKE				NG								
\dashv		\vdash	\dashv	\dashv	+	ᅥ	$\neg +$	-	H	1200	, 00	<u>, , , , , , , , , , , , , , , , , , , </u>	<u> </u>	141111111		001 1141		-, 40 .								\dashv
	-	\vdash		\dashv	\dashv	\dashv	_		H	 	·····								 							\dashv
		\Box	-	-	\dashv	ᅥ			H	<u> </u>									 				···			\dashv
				_		_	\neg		H																	\dashv
		\vdash		一十	\dashv	一				<u> </u>									<u> </u>		 					
		\Box		$\neg \dagger$	\dashv	寸			H																<u> </u>	-
				一十	寸	\neg			H																	
		\Box			1	\neg			Н																	
		\Box	\neg	$\neg \uparrow$	_				\Box																	
				$\neg \uparrow$	\top	\neg			H																	
					7				М																	1
				一十	_																					_
				$\neg \dagger$	1				\Box																	\top
					十				\Box											•					·	
				1	十				\Box																	
					\dashv				\vdash														·			
REV		ESCR	PTK	M N	DA'	TE	DWN	Tc	KD					DWN		^	DATE 8:24:22		T OF							
-					+	7		+	\dashv				#	71				14			ERIAL	- 11	COUL	-	hiomo	ntion
						\Box		丰	二	 			+-	$\mathbb{C}^{HK}_{\mathcal{R}}$	Wood		2-15- 83	CA	BLE	ASSE	MBLS	/-	GUUL	J 4		
					+-	\dashv		╁					#	ENGR	Dodsh Lodsh	£	2-18-83	PL	DWER	SWI	TCH					
						コ		丰		10	0117-0	0005	+	MFG.	11/1/2	<u> </u>	2-18-83					-	B 0//	7-0	117	RE\ A
		REL P	F5 F4		٠		-	 		DASH		BER	QTY	QA.	Lower	<u>~</u>	0-10-83	ll				11_			HEET 1 (





TEM	-00 l	JAN1	-70	PE	R A	<u>881</u>	EMB	LY	-10		PART N	MBER	- 1	PART	NAME / DES	CRIPTION			REF	ERENCE (ESIGNATION	4	
\top	~	-	-,0		- 1	7	30	20	H	900	000	79-3	0 1	C.R.T.									- F
2					\top	T	_					<u></u>		L. 1 1. 1.				<u> </u>					
3		\dashv	\neg			十	7		\sqcap	900	00-0	47- 30		DEFLECTION	IIO) IAC							· · · · · · · · · · · · · · · · · ·	
Ā					+	T	_								2.0 0010	=		1					
5					1	十	寸											<u> </u>					
Ō					十	十	7		A/R	710	00-C	67 -1	10	BRAID				ALPHA !	16 O.D.	APPF	20X, 7	IN LO	NG
7						十	7		T		0-03			SPRING				EXT 1/4					
8					\top	T			2		0-200			SROUND	LUG			#6					
9						\top			T	011	1- 002	1 - 10	5	CRT CAB	LE AS	<u>K</u> E							
10						十			N R		- DOC			MAGNET									
11						丁		7															
Ħ					十	寸	寸											1 1 1 1 1 1					
\neg			一		_	十	\Box																
		\neg	\neg	一十	\top	1	┪																
					1	寸																	
\dashv			寸		十	十					·;												
\dashv			\dashv		_	1	\dashv		\neg														
						十	一	\neg								N							
\neg			寸	\dashv	\dashv	十			\neg									 		_			
\dashv				\dashv	_	十	\dashv	_	-									 		· · · · · · · · · · · · · · · · · · ·			
\dashv		_	ᆉ		\dashv	+	\dashv	\dashv	\dashv									†				-	
\dashv		\dashv		\dashv	\dashv	\dashv	\dashv	\dashv										}					
\dashv				\dashv	-	\dashv	-	\dashv	-									<u> </u>					
┪		-		\dashv	\dashv	\dashv		\dashv	$-\parallel$				+										
\dashv			-	\dashv	+	\dashv	-	\dashv									_	 					
\dashv			┵	\dashv	\dashv	+			_									<u> </u>					
_			\dashv	\dashv	\dashv	\dashv	-											 					
<u> </u>					 _	+	DWN		뭐					16000		[DATE]		<u> </u>					
ÆΛ	DE	ESCR	PIK		DAI	E	DWN	14						DWN _	M	9-9-82	LIS	ST OF M	IATERI	AL		.	
\dashv	* .				+	+		╁╌	\dashv					СНК			CR	.T. AS	4		GONTD		omation
\dashv						\downarrow		1					+	ENGR	1 1	2/3/23	ا <i>۔</i> '						
\dashv		, , , , , , , , , , , , , , , , , , , 			+	+		+	\dashv					ENGR MFG	Mich	73/83					B 0117	012	Z RE
A	PROD. P	D PO	R ECO	3957	9.16	83	STM	26	LE SY	DASH	0117- 00 NUM	003 RED	QTY	MIT GE	for .	2-3-63				IL.			
511	REV?	D PE RII	PER	15 CMJ	9.16. 3.5/a4/	83	SIM	DY	,ω 1:/:/a	NO.	NEXT AS	SEVEL	7	· Eud	wh	234					ODEL KIC	S SHEE	T 1 OF
						_		_															













	Q	UAN	TIT	P	ER	AS	SEM	BLY		PART NUMBER	T	PART NAME / DESCRIPTIO	N	REFERENCE	DESIGNATION	
ITEM	-90	-80	-70	-60						<u> </u>	+-					M
1					1	1	1	1	1-	6000-0396-30	100	DNNECTOR, 10 PIN L	DAL			Н
2		-		_	A 10	-	101	1	1		1					Ш
3		1		_	~/K	1/R	1%	17/2	1/2	7100-0121-01	<u>Iw</u>	IRE, WHT, 24 AWG,	05/44			Ш
4					1	1	11	11	11	-09	4_	GRY				Н
5					4	Ц.	Ц.	Щ	Ш	-10	╀	VIO				Н
6		\sqcup			Щ.	Н-	Ш	44	Ш	-06	1_	BLUE				Ш
7		1			4	\vdash	₩	#	Ш	-04	╀	GRN				Н
8		\vdash			4	\vdash	\sqcup	#	Ш	-05	4—	YEL				Н
9		-			4	-	₩	#	HH	-08	1	ORG				Н
10		\vdash			4	-	#	#	Ш	-03	1_	RED				Ц
11			1.		1	Ш	${f H}$	#	Ш	-07	4	BRIU				Ш
12	<u> </u>	\vdash			<u>, Y</u>		Į,	1	1	<u></u>	4	♥ BLK ♥	<u> </u>			Ш
13		1					1/R			7100-0121-11		IRE, CLEAR, 24 AWG, I				Ш
14		\vdash			11	11	11	11		2950 - 1000-10		515 TOR 1001,1/84	,5%,CA	8		Н
15	L	1						21		6100-0131-10	_	OCKET				Н
16					11	//	11	11	11	0112-0323-02	CZ	DNITACT HSG,BLK	NYLON	/		Ш
		-				<u> </u>	!	<u> </u>			-			· · · · · · · · · · · · · · · · · · ·		Н
		\vdash					<u> </u>	Ļ	Ш		↓_					Н
	L	1					<u> </u>	↓_	Ш		_					Ш
								$oldsymbol{ol}}}}}}}}}}}}}}}}}}}}$	Ш		↓_			<u> </u>		Ш
		1				_	↓_	1	\sqcup		1_					Н
							↓_	↓_	\sqcup		╀	·				Н
						L_	ـــ	1_	\sqcup		1_			<u> </u>		Н
							_	1	Ш		1_					Н
							_	\perp			↓					Ц
	L						1	_	Ш		1_				· · · · · · · · · · · · · · · · · · ·	Н
الليا	<u> </u>			<u> </u>					Ш							Ш
REV	D	ESCF	IPT K	ON	D	ATE	DW	N C	KD			DWN 5.KILO DA	[]	ST OF MATERIAL		\Box
		139			9/	188	eal		W. W.	50 0120-0057 1 -50 0120-0036 2	- ∤¦a	LIK	71		GOULD 🕏 biomation	n
B %		ECO.				9.84 23-84	KR.	- PS	10 m	-40 0515-0057 1	\neg L	K. Ward 5/C		SSY, INPUT LABLE		
					#		Ë		TX.B	-30 0117-3200 4 -20	ᅥᆫ		/3	II LEAD , KIOS	10	EV.
\vdash					+		├-	+		-10	山厄	MFG. Dadobi - 51	- 11	,	B 0117-0294	B
					#			丰		DASH NUMBER OT NO. NEXT ASSEMBLY		Quolin 9.	7		MODEL KID 5 SHEET 1 OF	π
Ш							ــــــــــــــــــــــــــــــــــــــ			INEX! ASSEMBLT	IL	<u> </u>	<u> </u>		J	





PLAN HOLD DORROGRATION • FRANCE, DAUGDRING (14034 FFFFF NOMBER CTIAN)

PLAN HOLD CORPURATION • IRVINE, CAUFORNIA

TEM	QL	NAN.	TITY	PER	AS	SE	MB	LY		P	ART NUMBER		PART NAME / DESCRIPTION REFERENCE DESIGNATION
E.M.	-90	-80	-70 -6	0 -5	0-4	<u>0 -3</u>	牌	<u>-20</u>	-10		2010 40	\rightarrow	ASCY DATA DISPLAY BW P
-	\vdash	\vdash	_	+	+:	+	+	<u> </u>	1		2010 - 40		ASSY DATA DISPLAY P.W.B.
2		\vdash	_	+	+ !	+-	! 	<u> </u>	-		0185 -80		ASSY MPU P.W.B.
3		\vdash	_	+	+!	+	! 		1		0170-30		ASSY THRESHOLD/G.P.LB. P.W.B.
4		\vdash		+	1'	1	4	<u>-</u>	<u> </u>		0160-10		ASSY CLOCK P.W.B. (48CH)
Ŋ				_	1!	4	4	<u> </u>	1		0008-10		FRONT BEZEL ASSY K205
<u>و</u>		\vdash		_	11	1	!-		Щ		0023-10		BEZEL, FRONT, PUNCHED
7			_	+	1=	1	4	÷	1		-0142-20		COVER, TOP
8				+	4-		4	느	1		-0160-20		ASSY. CLOCK PWB (32 CH)
5 0				+	3	4	3	2	2		-0110-10		ASSY DATA P.W.B.
10				\bot	1.	4	<u> </u>	<u> </u>	1		01-0800-		FAN GUARD
11		\vdash		_	+!	+	! 	<u> </u>	Щ		0005-20		REAR CASTING ASSY
12				+	+!	4	4	<u> </u>	Щ		-0022-10		CARD CAGE ASST
13				_	1!	_	4	<u> </u>	Ш		-0138-10		ASSY, POWER SUPPLY
14		Ш		4	1	1	4		1		-0120-10		ASSY CONTROL P.W.B.
5		Ш		_	1)		1	<u> </u>	Ш		30040		LABEL, MODEL
6		Ш		4	1!	1	1		Щ		0054-10		CABLE CONT. BD. TO CLK. BD.
17				+	+1	4	4	<u>_</u>	Ш	0114-0	0039-60		COVER, BOTTOM
18		\Box		_		\bot	_						
19					1.		4	1			0047-10		CARD RETAINER
20				\perp	11		Ш	1	1		0049-10		BRACKET, CARD RETAINER
21					11	\perp	1	1	1		0042-01		ASSY, CABLE INPUT TO M.B. (CLOCK CABLE)
22		2.00			11	\perp	1				0016-10		HANDLE ASSY
23					2	_	2	2	2		0059-10		KNOB, BAIL
24		4 1		L	2		2	2	2		-0117-30		EXTRUSION SIDE RAIL
25					Q.	010.	01	001	0.01	8200	-0032-10		ADHESIVE, THD LOK, *262
26	100	7.					1	1	1	0120 -	-0043-01		ASSY CABLE PROBE TO CLOCK
27						3	3	3	3	0120 -	0044-01		ASSY CABLE INPUT TO DATA
E۷			IPTION		DATI		WN	C	KD				DWN STM GATE LIST OF MATERIAL .
			ECO 4				TM		sup	\vdash			CHK GOULD > biomotic
			PER ECD				<u>.с.</u>	10.	ims				$\neg \mid \mathcal{L} \mathcal{L} \mathcal{L} \mathcal{L} \mathcal{L} \mathcal{L} \mathcal{L} \mathcal{L}$
		WEE !		. 11.0				I		\vdash			ENGR Stage Voled ASSEMBLY BIOISACOCA T
						+		+		10 0	N20-0002-	1	
54	REY'D	PER	E(0 4	టైర్	7-256	4 5	TH.	4.	Ins	DASH	NUMBER EXT ASSEMBLY	QTY	QA New SCHOOL K205 WEET 1 OF
22	KEYL	J PE	₹ <i>ECO 4</i>	202	0.9.0	7 7	<u> </u>		كماك		EAT ADDERELT] /www./prv [////]

PLAN HOLD COPPORATION • FRVINE, CALIFORNIA
HONDER BY NUMBER 07:544


FEORGER BY NUMBER 07:544

ITEM AND	UANT	TTY	PER	ASS	EM	BLY		PART NUMBER	PART NAME / DESCRIPTION	REFERENCE DESIGNATION	LM
28		-70 -0	0 -50	7	1-30	7-20	-10	0120-0145-10	DOS PWR HARNESS ASSY.		_
Z9 Z9	+	-	+	2	12	2	2	0950-0099-10	FOOT REAR		-
30	Ħ		1	T	T	T	i	0117-0123-10	CRT ASSY		_
31	\Box		1	2	2	2	2	7000-0376-10	SCR HD CAP	1/4-20 X 3/4 LG.	
32	H		1	8		8	B	7000-0328-10	SCR PAN HD	THD ROLLING SCREW *8 X 5/6 LG.	
33				2	2	2	2	7011-1832-60	1	8-32 X 17/8 LG.	
34	П		1	11	11	11	11	7011-1632-16	V	6-32 X 1/2 LG.	
35	П	- 3		4	4	4	4	7011-1632-20	SCR PAN HD	6-32 X 5/B LG.	
36											
37				13	13	13	13	7021-2632-12.	SCR FLAT HD		
38				2	2	2	2	7085-11004-00	WASHER, INT TOOTH STAR	1/4	
39				12	12	12	12	7085-1006-00	WASHER, INT TOOTH STAR	*6	
40	П			4	4	4	4	7011-1632 - 12	5CR, PH	6-32 X 3/8 LG.	
41				4	4	4	4	7011-1632-24	SCR PAN HD	6-32 X 3/4 LG.	
42			\perp	4		4	4	7000-0320-10	SPACER RND	.140 1.D. X.25 O.D. X .125 LG.	
43				5	5	5	5	7070-1632-00	KEPNUT	*6	
44 45				2	Z	2	2	7080-1004-00	WASHER, FLAT	#4 .116 I.D. X .25 O.D. X .032 THK.	
				2	2	2	2	7084 - 1004-00	WASHER SPLIT-LOCK	#4	
46											
47				2	2	2	2	7011- 1 440-20	SCR PAN HD CROSS 4-40 X.5/6		
48		·		Ī	_	1	_	0114-0468-20	DOS OPTION		
49				1	1	1	i	0120-0019-40	CRT FILTER RETAINER		
50				1	1	1	1	0120-0020-10	CRT FILTER		
51				4	4	4	4	7021-5440-12	SCR. FLT HD PHILIPS	#4X3/8 BLK OXIDE	
52				1	1	1		0112-0308-10	INSULATOR, KEYBOARD		
53				1	1	1	1	7011-1832-16	SUR PAN HD'	*8-32 X 1/2 LG	
54				3	3	3	3	7081-1006-00	WASHER FLAT	#6	
55			1_	1	Ì	1		7081-1008-00	WASHER FLAT	* B	
56				3	M	3	3	7083-1006-00	WASHER SPLIT LOCK	* 6	
57			1		1	1	1	7083-1008-00	WASHER SPLIT LOCK	#8	- 1 1

NOTES -10: 32 CH W/O DO5
-20: 32 CH W/D05
-30: 48 CH W/O D05
-40: 40 CH W/D05


LIST OF MATERIAL CHASSIS TOP ASSEMBLY


B 0120-0004 FEV 54 MODEL K205 SHEET 2 OF 2




		TITLI	E	ASSI	ME	3LY	LM		ING NO.		REY	
	GOULD	K	205	INI	TUS	BD.		OT	<u> 20-C</u>	025	52	
	· OOOLD	DWN KAR	REN	CHK CHK	EN //	g MFG	MODEL	K205	>	SHEET 1	of 2	
ITEM NO.	PART NUMBER			3 -04 -0	U/M	DESCRIPT	ION	·	REFERENCE DESIGNATION			
1	0120-0027-01	1				FABRICATION.K	205 IN	PUT B	D.			
2	0150-0056-01	REF				SCHEMATIC, K20)5INA	JT BQ				
3						,						
4	3000-1500-10	1				RESISTOR L500	L. 1/4W 59	6C	RL			
5	C 100 00-11 10	1								· · · · · · · · · · · · · · · · · · ·		
6	6400-0041-10	1				LED GRN			CRL	·		
	4000 0071 10											
8	6000-0271-10	2				CONN,20PIN,H				5,P6		
9	6000-0271-20					16PIN,HC	DRST_DE					
	6000-0367-10					,25 PIN,0-1			71-10			
11	6000-0585-10	3				,34 PIN, HI	DRSTO	BLWE	P1-P3			
15	6000-0396-20	2				10/20,C-EDG,	4-40 (N	ISR	77-78			
13	6000-0335-03	L				▼,3PIN,HDF	2,5GL		P7			
14	6000-0041-10	2				CONN, PIN JACK			79,7L()		
15									·			
16						STDF, RD, 7/161	6,4-4	0,3/16	6 Q.D.			
REV	ECO CHK APPO DATE 4343 VB 1/27-8	NOT	ES:						DASH+	NEXT AS		
50 5 1	4343 VB M/L 1-27-8 4442 VD-12 M/L 3/19/8	4						}	01	0120-001	6 1	
52	4638 DGW (MA 7/248)											
	 	-						1				
		1										

-	TIT	201	AS 5 I	SE NP	ME	BL).	LM	01	ving no. 20-00	REV 52		
									MODEL	K20	5	SHEET 2	OF 2
ITEM No.	PART NUMBER		TY P				U/M	DESCRIPT	ION		REFERE	ICE DESIGN	ATION
17	7011-1440-08	12					EA	SCREW, 4/40	x 1/4				
18	7080-1004-00	15					EA	WASHER, FLAT	#4 (SMA	LL PAT	TERN)	
19								•					
20													
						·							
			- 1										
									····				
													
									·				
												· · · · · · · · · · · · · · · · · · ·	
									·*····································				
		1											






		QUANTITY PER ASSEMBLY						P	PLAN HO	DLD CORPORATION • IRVINE, CALIFORNIA RECROER BY NUMBER 075AR	PLAN HOLD CORPORATION • IRVINE, CAUFORNIA RECROER BY NUMBER 075AR	
ITEM	-90 ·									PART NUMBER	PART NAME / DESCRIPTION REFERENCE DESIGNATION	
$\overline{}$	-30	-60	-/0	-	1	70	-30	-20	-19	0117-0099-10	PROBE SUB ASSY	— F
2		-	_			$\dot{\exists}$				0120-0039-10	SECTION LABEL, PROBE POD (ENTIRE SHEET)	
3					\Rightarrow	\equiv			\exists	0120-0039-20	J.K. 7-0 SECTION A	
4	\vdash		_		#		\neg			0120-0039-30	R.S. F-8 SECTION A	
5					\Rightarrow	7				0120 - 0039- 40	J.K. 7-0 SECTION B	
9					7	$\dot{\sqsupset}$				0120-0039-50	R.S. F-8 SECTION B	
Ť				\neg	#	=				0120-0039-60	R.S. F-8 SECTION C	-
B	1		T		_	=				0120-0039-70	SECTION LABEL, PROBE POD J.K. 7-0 SECTION C	
9			$\dot{=}$		=	\dashv			\neg	0117-0208-01	SECTION LABEL, OUTPUT CABLE (ENTIRE SHEET)	
0					#	\rightrightarrows			\equiv	0117 - 0208 - 02	SECTION A 7-0	
11					#	二	T		=	0117-0208-07	SECTION A F-8	
12	H				=	\sqcap		=		017-0208-03	SECTION B 7-0	
13					T					0117 - 0208 - 08	SECTION B F-8	
14	\Box			\neg	\Rightarrow	=		=	=	0117-0208-09	SECTION C F-8	
15			T		\dashv			=		0117-0208-04	SECTION LABEL DUTPUT CABLE SECTION C 7-0	
	1				一十	一			\neg			
					十	\neg			\neg			
					7					<u> </u>		
					$\neg \dagger$				\neg			
					\dashv							
	1				\dashv	\dashv			\dashv			
	\vdash				_			\Box	\neg			
					_			\vdash	\neg			
				_	_			H	\dashv			
	1		_		_	\neg			\dashv			
	\vdash		-	-	\dashv			\vdash	\dashv			
	\vdash	V 1			-			\dashv	-		- 	
REV	<u> </u>	ESCR				TE	DWN	CI	딝		DATE!	
					+			+~	-		DWN STM DATE 8-724-83 LIST OF MATERIAL GOULD >> bior	ti
					1			上				HOHON
50pm	PER E		412		4/	190		PLUS	Time			
50	PILOT I	RELF	ER E	_ (<u>() 42</u>	73 12·13	5.83	ME	K	W		MFG. 1/0/2 / 1/0/31 B 0120.0031	REV
03	REV'I REVISED	D			10.20)·83	SIM			DASH NUMBER		50
Öl	PRIDT	בוסו	PE				SIM		\equiv	NO. NEXT ASSEMBLY	Q.A. Lengones 1/6/84 MODEL K205 SHEET	1 UF



	→ GOULD		1	NP	UT T	BD	ABL TO	MOTHERBOARD	LM			0042-01	REV ライ
	OOOLD	DWI	1/5/8	γ C	4 DEW		EN	Hay e dixel	MODEL K2		75	OF /	
ITEM NO.	PART NUMBER	C	-02	PER	ASS	Y	11/14	DESCRIPT				RENCE DESIGN	IATION
1	6000-0391-20	1						SKT, 34 PIN.	1 1.				
2	6000-0357-70	1						SKT, 16 PIN					
3	6000-0273-10	1						SKT, EO PIN					
4	7100-0172-10	a9					FT	CABLE, 34 CO	ר , סאי	TW15	T AND F	FLAT	
								•					
							,						
				4.7.4									
									•				
													•
REV	ECO CHK APPO DATI	ELNO	TFR.								DASH#	NEXT ASSY	QTY
50	ECO CHK APPD DATI 4293 Dew Times Vight 4638 Dew Times 7/24/4	1		•						·		0170-0004	. 1
21	4638 DGW AMS 7/24/4	4											
		1											
		-											




	> GOULD	TITI					TO CLOCK BD.		O12	/ING NO. 20-00	43-01	REV 51
		DWI PHE		C	BCM	7	Stage W.S Leces	> MODEL K2		05	SHEET	OF
ITEM NO.	PART NUMBER				A88Y	U/M	DESCRIPT		REFER	ENCE DESIGN	IATION	
1	6000-0273-10	2				1	SKT, 20 PIN,	r in the				
2	7100-0068-10	3.3				FT		O, TWIS	TAN	DFLAT		
										•		


					·							
	*					<u> </u>						
•												
						<u>.</u>					·	
											e de la composition della comp	
										• • • • • • • • • • • • • • • • • • • •		
											at .	
REV	ECO CHK APPO DATI	NO	TES:							DASH-	NEXT ASSY	QTY
50	4293 DW SING AISIN	4								OI C	HZD-0004	
	THE SWO IS	4										
		-										
		1				ing silang Kalanggan					<u> </u>	




PLAN HOLF CORPORATION • IRVINE, CALIFORNIA



	> GOULD	TITLE	ASSEMBL INPUT T	Y, C	ATA BD. LM	
	- GOOLD	DWN 24 1/5/	184 DLW	EM	High MEG 1/10/24 MODEL	K205 SHEET I OF I
ITEM NO.	I	QTY	PER ASSY	1	DESCRIPTION	REFERENCE DESIGNATION
	6000-0391-20	1	72 -03 -04 -06		SKT, 34 PIN	
7	6000-0352-20	Z			5KT, 16 PIN	· · · · · · · · · · · · · · · · · · ·
3	7100-0068-08	20.0		FT		TWIST AND FLAT
ļ			4-4-4-	ļ		
				-		
		<u> </u>				
		 				
				-		
				1		
			++++			
REV	ECO CHK APPD DAT	ENOTE	<u>. l . l . l</u>	1		DASH+ NEXT ASSY QTY
50	4293 DW TWE 4/2/89		•			OI 0120-0004 3
21	4461 DW 1W9 1/2/8/	1			•	



	QL	UAN'	TITY	PE	R A	188	EMB	LY		PART NUMBER	Т	PART NAME / DESCRIPTION	REFERENCE	DESIGNATION
ITEM	-90	-89	-70	-60	-50 -	40	-30	-20			-			Designation
H						4				0114-0110-10	4	ASSY DATA P.W.B.		
2					4	_					4			
3						_								
4														
5												·	<u> </u>	
6										0117-0294-30		INPUT CABLE SET	J.K. 7-0	
7						7			2	0114-1071-10		GRABBER SET		
8										0120-0035-10 +		INSTRUCTION SHEET C OPT		
9		1,000							1	8400-0022-10		SHIPPING BOX		
0														
П									1	0117-0294-50		INPUT CABLE SET	RISI F-B	
12					T				2	0117-0099-10	T	PROBE SUB ASSEMBLY		
13										0117-0208-01	T	SECTION LABEL, OUTPUT		
									7	0120-0039-10	_	SECTION LABEL, PROBE POD		
				\neg	\neg	_			П		T			
				\dashv	一十				H		\dashv			
	-	\vdash		\dashv	一十	\dashv			H		十			
	\vdash	\vdash		\dashv		一			\vdash		十			
-		Н		\dashv	\dashv	\dashv			Н		\dashv			
-		\vdash			\dashv	\dashv			\vdash		\dashv			
-	-			\dashv	-+	\dashv			\vdash		\dashv			
<u> </u>	\vdash	\vdash			-		_		\vdash		\dashv			
		-			\dashv				\vdash		-			
						_			Ш		4	<u> </u>	_	
	\vdash				\dashv				Ш		4			
											\bot			
										* NOT RELEASED			<u></u>	
REV	DI	ESCF	EPTK	Ж	DA	TE	DWN	C	KD			DWN 5TM DATE 8:2483 LI	ST OF MATERIAL	
								I						GOULD > biomation
	DFV	KER	DEC	EZA	7 2		~	J.	74			1 DCWK16A3 7484 V2D	5 SECTION C	
3 /50	PILOT	REL	.PERF	CO 429	3 17.13	3-83	KTAN. STM	5	145 I			ENGR Stage 1/10/82		
04	PILOT	0 560	TION	B PRO	€ 11-21	I-B3	SAR	I		10 STAND ALONE N	J.A.	MFG. & Laca /19/04	OPTION	B 0120-0057 51
OZ	REV REV	o pr	DBE	ws.	9.28	83	SIM	+		DASH NUMBER (OTY	QA. Mangens 1/10/84		MODEL KZOS SHEET 1 OF 1
Ō	PRO	צוסו	PE		8-74					NO. NEXT ASSEMBLY		1 Among 1 mgs	<u> </u>	MODEL 1/203 GIELI TOP 1



	L 00.110	TITLE	MO		KZOS R PWB	1 2 B 4 1	AWING NO. 0120-0	080	REV 53
) GOULD	DWN 5A	CHK		Grager MFG	MODEL K	KLOS SHEET		of 2
ITEM NO.	PART NUMBER	-10 -2	PER ASSY	Ú/M	DESCRIPT	ION	REFER	ENCE DESIGN	MOTA
1	0120-0082-10				FAB, K205 M	OTHER PW	'B	•	•
2		REF	111		SCHEM, KLOS M				
3	0120-0092-10				ASSY, REAR				
4									
5									
6	0114-0038-10	2			SUPPORT B	AR	FAB		
7	0114-2024-10	1			ASSY, CABL		FAB		
8	0114-0055-20				CABLE, ASSEMBLE	Y POWER	FAB		
9									
10								·	
11	4000-0025-10	14			CAP, 0.1UF, 20	%, 50V,CE	R C1-14		
12									
13	6000-0198-10	5	1992		CONN, 28 PIN	. DUAL	J1,9,11	.13,15	
14	6000-0315-10				CONN, 24 PDS			FOR IEEE	488)
15	6000-0333-10	4			CONN,50 PIN				
16			1111		CONN, 25 PDS			AGL (FOR E	25232)
	ECO CHK APPD DATE		<u>_1</u>			J NLLEI I	DASH+	MEXT ASSY	
53	4557 DW ING 1/21/1		9.					0120-0022	
		-							
		1							
		-					 		

	→ GOULD							O5 PWB	LM	1	wing no. 120-0	080	rev 53	
	GOOLD								MODEL	K2	05	SHEET Z	of Z	
ITEM No.	PART NUMBER		TY F	PER AS		Y .	U/M	DESCRIPT	ION		REFERENCE DESIGNATION			
17										•				
18	6000-0369-10	3						CONN, 28 PIN, DU	AL, W/SE	L INSR	J3,5,	7		
19	6000 - 037D-10	4						CON N,50 PIN DU						
20	6000-0373-10	1						CONN, 34 HEADE	RIRTA	NGLE	J17			
21	6100-0120-10	1						SKT, 16 PIN	DIP, LO	PROFILE	J18			
22						ì					-			
23	7000-0399-10	1				-		KIT, MTG. H	ARDW	ARE	@ J21			
24	7000-0425-10	2						KIT MTG. H	ARDW	ARE	@ J19	,20		
25														
26	7011-1440-10	2						SCR, X, PH, 4	-40 x	5/16				
27	7011-1440-12	4						SCR, X, PH, 4	-40 x	3/8.				
18	7011-1440-16	16						SCR X PH 4	-40X	1/2				
29														
30	7071-1440-00	4						NUT KEP #4	•					
31														
32	7081-1 0 04-00	22						WASHER, FLAT,	#4				and the second s	
33														
34					-									
35	7085-1004-00	SO	<u> </u>					WASHER LO	CK # 4	•				
36	9000-0054-10							BUSS WIRE			TPI-4	(FARS	SIDE)	

.

C (A) 숙 [청]숙 [청]숙 BOA SIS చ ఉ ≤ న చ SHIELD N 1150 J5 J7 ١١١ JI J9 113 GND DATA AF 2 AS GND 16 DATA CF 2 GND DATA CF GND DATA BE 2 N.C. N.C. 2 ΥØ ΥI A5 3 DATA CE DATA CD DATACE DATACD DATA BE DATTA BD DATA AE DATA AD AK AK N.C. N.C. Y2 Y3 DATA AC GND GNDTH GNDTH DATA CE GND DATA CC GND DATA BC END AR **Y**4 AR Y5 DATA C DATA (6 DATA CT DATA CL ATA BT DATA BE PATA AT DATA AG \overline{ZA} ZA VTHC2 VTHC1 **Y6** 47 4 4 VTH B2 VTH B1 K DATA B5 DATA B4 हड 9 DATA (5 DATA CA 10 DATA CS DATA CA DATA AS DATA A4 10 BS ΧØ ΧI DATA BE GND 6ND BK VTHAZ VTHA1 ΧZ II GND GND BK IS DATA BE DATA BD × BZ BZ VTH6 VTH7 X4 X 5 × 13 BR 15 DATA BC BY 6ND × × B2 VTH8 VTH9 15 X6 X7 LED Ø 17 DATA 87 DATA B6 × × × ĸ 17 ·cs TRACE PIN CK 19 DATA B5 DATA 84 20 N.C. × × × DVM GUD 20 N.C. × CK DVM IN <u>CR</u> J22-14 21 6ND DATA AF × CR 21 N.C. N.C 22 × × GATE N.C. N.C 23 DATA AE DATA AD 24 ۰۲٦. 6ND 23 7 25 DATA AC 6ND 25 × 26 DATA AT DATA A6 28 × 6ND 27 28 VBB VBB × × DATA A5 DATA A4 GND GATE GND 32 31 GND 32 31 × 33 GND CONTROL 34 GND 33 34 SAMPLE CLOCK B LATCH CLOCK B 40 WC ADJ. NO × × GND 38 4640 2 40 445V 3 38 × AGND AGND AGND AGND × × × ' GND 37 AGND AGND 40 6ND -1.5V -15 V -15V -15 V -15V -15V OND +15V +15V 42 42 41 6ND 41 GND 6HD +154 +15V 10404 GND AGND AGND GND 6ND AGND AGND 43 AGIID AGIID 44 GND 2119 45 SHIELD SHIELD GND 6ND GND HIELD ASHIELD SHIELD SHIELD -2.01 -2.0V -2.0V -2.0V -2.0V -S.OV -S.OV - 2.0 - 2.0V - 2.0V -5.0V -2.0V V0.S--2.0V ~2.0V -2.0V 48 -2V -2.0V -2.0V - 2.0V - 2.0V FO - Z.O - 2.0V -2.0Y 10.S--2.00 -2.00 -2.00 -2.0V ~S.OV -S.OV -2.0 -2.00 50 GND 8 -5.2V - 5.2V - 5.2V - 5.24 525 - 5.2V -5.2V -5.2V -5.2V -5.27 -5.24 -5.2V -5.2V -5.2V -5.2 -5.2V -5.2V 52 -5.2V -5.2V -5.2V -5.2V -5.2V -5.24 -5.24 -5.2V -5.2V 53 - 5.2V - 5.2V -5.24 - 5.24 54 -5.24 -5.2V -5.2V GND 10 55 -5.2V -5.2V -5.2V -5.2V -5.2V -5.2V 56 -5.2V -5.2V -5.2V -5.2V -5.2V -5.2V -5.2V - 5.2V -5.2V -5.2V DATA C DATA B CONTROL CLOCK THRESH GPIB/232 MPU DATA DISPLAY DATA A -5.2V/3 JZ 14 J8 JIO SIL 114 116 حال GND GND 2 GND GND 2 GND GND 2 GND GND GND GND GND GND 2 GND GNE 2 CAND AND -5.2V 15 GND GND 4 GND GND GND GND GND GND GND GND GND aND GND CIME GND GND GND GND GND aND GND 5.ZV 浻 GND1 8 RD RD RD. ED RD AD1 RD GND1 <u>8</u>D aND1 GND1 GND 1 GND 1 GND 1 GND 18 WR WR WR WR WE GNDZIO WR WR GNDS 10 GND210 GND2 GND 2 GNDZ GIVIN 2 WR GN72 - 5.2V IOPAGE IOPAGE M/10 12 TOPAGE MID IOPAGE M/IØ TOPAGE MIØ IOPAGE MIS M/IQ TOPAG MID MIØ IOPAGÉ GND 13 BOEN DT/R 3 BOEN DT/R 14 BOEN DT/R BDEN DT/R BOEN DT/R BDEN DT/R DT/R BDEN DT/R BDEN -52V 15 RESET RESET GND3 16 RESET GND 3 RESET GND3 RESET GND3 RESET GND 3 RESET GND 3 RESET GND3 GND 3 BDØ BDØ BDI BDØ BDI BDØ BDI BDØ BD 1 BDØ BDI BDØ BDØ UZ4 BDS BDZ BDS BD3 BDZ BD3 BD3 BD2 BD3 BD3 BD3 BDS BD3 20 BD2 BDS 20 BD3 -5.2V BD4 22 2 BD4 BDS BD4 BD5 BD4 BDF BD4 BD9 BD4 BD5 BD4 BD5 21 BD4 BDS BD5 IND 2 BD7 BD6 BD7 BD7 BD6 BD7 BD6 BD7 BD6 BD6 BD7 BD6 BD7 BDG B_D7 BD6 BD9 BDB BD8 BD9 BD9 BD9 BDB BD9 BDB 25 BD8 BD9 BD9 BDO BD9 B08 BD 8 BDIO BDIO BDII BDIO BOIL BDIO BDII BD 10 BDII BDIO BDII BDIO BDII 27 BDIO BDII 28 BDII 28 J23 BD13 BDIS BD12 BD13 BD 12 BD13 BDIZ BD12 BDIZ BDIZ BD13 30 BD13 BDIS BD13 BD13 BD13 PUP BD15 BD14 BDIF 32 BD14 BD14 BD15 BD14 BDI5 BD14 BD15 BD14 BD15 BD 14 BD15 BD14 BD19 31 GND BHE BHE GNDU BHE GND4 BHE GND4 BHE GNDL BHE 33 GND4 BHE GND4 GND4 BHE GND4 +5٧ BAØ BAI BAI BAØ BAI BAØ BAØ BAØ BAI BAØ BAI BAI BAØ BAØ BAI 35 GND BAS BAZ BA3 BA2 BA2 BA 2 37 BA 2 38 BAZ BA3 BA2 BAS BAZ BA3 BAZ BA3 BA3 +50 BA 5 BA4 BA5 BA4 BA5 BAH BA4 BAラ BA+ BA5 BA4 BA4 BAF BA4 BAF BA9 GND BA6 BA7 BA6 BA7 BA6 BA7 BA6 BA7 BA6 BA7 42 4 BAG BA7 BAG BA7 BA7 BAG **↓**5∨ BA9 BA8 BA9 B48 BA9 BAB BA9 BAB BA9 BAB BA9 BAS BA9 BA8 BA9 43 BAS GND 45 BAIL BALL BAID BAII BAIO BAIO BAIO BAII BAIO BAII BAIO BAIL BAIO BAIO BAIL BAIL +5~ BAIZ BA12 BA12 BAIS GNDS GND5 48 GND5 GND5 GNDS GND5 GND5 GND5 GND5 GND5 BA13 BAIS 47 GND B414 BAI 5 BA14 BA15 BA14 BAIS ESUS. TRACE BA16 BA17 BAIG BA17 BAIG BA17 × × GND × BA19 GND × BAIR BAI9 BAIB BAIS BA19 × × TRACE ENC MEMORY TRACE ENB MEMOKY ARMED B GND9 INTA GNDF INTA GND5 NTA GND GND GND GND INTR NTRI NTRZ INTRI INTRE INTRI GIID SND GND GND ARMED A ARMED INTES INTE 4 60 INTRA INTRA INTRS INTRA CND NTRS INTR 6 62 INTRS INTR CTSI DSR1 6ND INTR 7 RXD NTR INTRY INTR COMPLEX GND DATA AB 64 × ٠, RTSI DTRI GNDG FIOLD GND6 DATA AA DATA A9 66 DATA AS GND × TXD1 COMMON HLDA GND 12 MHZ PRESET 1/2 MHZ PRESET 70 DATA A3 DATA AZ 70 CSF ENABLE CRT DATA ELIAB - CRTDATA TO DATA AL DATA AN 72 7 75 6ND GND 8MHZ SND SMHZ DATA BB 74 GND 77 DATA 88 6ND 6ND BAHZ SWITEH 80 79 DATA B3 ATN PUP GND11 DATA B2 REN RDY GLD 81 DATA 80 82 IFC SRQ BURRS AND SHARP EDGES.


ARE IN INCHES AND APPLY
PINISHES EXCEPT PAINT.

IGENIESS 5P2 GND GND DATACB 6ND DATA BB GND DATA AB NRFD NDAC DATA CB 84 SND ALE DATA A9 IMHZ MHZ EOI DAV DATA CA DATA CO DATA CA DATA C9 DATA BA DATA BS DATA AA DATA CB 6ND DATA BB GND DATA AB 100KNX100KHZ D191 D102 87 IOKHZ 10KHZ DATA B3 DATA B2 DATA A3 DATA A2 DIO3 DI 94 10 20 DATA C3 DATA CZ DATA CZ 90 DATA (3 IKHZ DATA (\$ 92 9 IKHZ D195 GND DATTA CA DATA CO DATA BI DATA BO DATA AL DATA AP DIOO OMPOSITE GND ĠND SND GND 100HZ 100HZ DIO7 DIOR 93 REV ECO# CLOCK 488 GND SFT OUT END TRIG OUT 6ND +5V +5Y +5~ +9V +*5*V +5~ +51 +5V +5٧ +5~ +5V 45 V +5V +51 +5~ 26 +51 +51 +51 +51 +51 +51 +51 +5V +5V +5~ +5V +5V ナラソ +**5**V +5V MOTHERBOARD- K205 GOULD -> DESCRIPTION <u>ā</u> 5 488 GND 1800 biomation CI-C8 E 18 22 55 E2 44 20 CHKD DATE 4 2 3 2 2 3 2 4 22 2 2 2 3 6 5 4 J20 J 19 J€€€ 488 丁21 RS 232 AUX RS232 BUS

0

0

O



	> GOULD	TITLE	DO5-P	WR	IBLY, HARNESS	LM	DRAW	ing no.	-0145	REV 50
ITEM			PER ASSY	Store				SHEET 1 OF 1		
NO.	PART NUMBER		-30-40-50		DESCRIPT			REFER	ENCE DESIGN	IATION
1	6000-0023-10			EA						
2	6100-0006-10				SKT, 1 PIN, F					
3	7150-0018-09				WIRE, PYC, 18F			·		
4	7150-0018-10	 			WIRE, PVC, 18A					
	7150-0018-02				WIRE, PVC, 18A					
	6200-0069-10			EA	LUG, FORK, 18	- 22 AW	(C,RED)			
7	7200-0039-10	1		EA	MARKER, TIE W	RAP 1"	CINO	· · · · · · · · · · · · · · · · · ·		
,						·				
						·				
				-						
REV	ECO CHK APPD DATE	NOTES	<u></u> :					DASH#	NEXT ASSY	QTY
01							[-10 4	0120-000	4 1
50	4604 Dew JULY Floring	4					ł			
		1								
		-					ł			