
# MICROPROCESSOR APPLICATIONS REFERENCE BOOK

# **VOLUME** 2



Copyright 1983 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog. The information contained herein is subject to change

The information contained herein is subject to change without notice. Zilog assumes no responsibility for the use of any circuitry other than circuitry embodied in a Zilog product. No other circuit patent licenses are implied.

# Introduction

Zilog's name has become synonymous with logic innovation and advanced microprocessor architecture since the introduction of the Z80® CPU in 1975. The Zilog Family of microprocessors and microcomputers has grown to include the products listed in the table below. Each product exhibits special features that make it stand above similar products in the semiconductor marketplace. These special features have proven to be of substantial aid in the solution of microprocessor design problems.

This reference book contains a collection of application information and Zilog microprocessor products. It includes technical articles, application notes, concept papers, and benchmarks. This book is the second of an expected series of such volumes. We at Zilog believe that designing innovative microprocessor integrated circuit products is only half the key that unlocks the future of microprocessor-based end products: the other half is the creative application of those Advanced microprocessor products and products. their creative applications lead to end product designs with more features. more simply implemented, and at a lower system cost. It is hoped that this reference book will stimulate new product design ideas as well as fresh approaches to the design of traditional microprocessor-based products.

The material in this book is believed to be accurate and up-to-date. If you do find errors, or would like to offer suggestions for future application notes, we would appreciate hearing from you. Correction inputs should be directed to Components Division Technical Publications, and application suggestions should be directed to Components Division Application Engineering.

Z8 FAMILY	8-Bit Single-Chip Micro- computer, 2K/4K Bytes ROM and 144 Bytes RAM
Z8601/Z8603/Z86L01 MCU	Microcomputer Unit
Z8611/2/3 MCU	Microcomputer Unit
Z8671 MCU	Microcomputer Unit with BASIC Debug
Z8681/2	ROM1ess
Z8090/4 & Z8590/4 Z-UPC	Universal Peripheral
	Controller
Z80 FAMILY	8-Bit General-Purpose Microprocessor
Z8400 CPU	Central Processing Unit
Z8410 DMA	Direct Memory Access
Z8420 PIO	Parallel I/O Controller
Z8430 CTC	Counter/Timer Circuit
Z8440/1/2 SIO	Serial I/O Controller
Z8470 DART	Dual Asynchronous Receiver/Transmitter
	Low-Power 8-Bit General-
Z80L FAMILY	Purpose Microprocessor
Z8300 CPU	Central Processing Unit
Z8320 PIO	Parallel Input/Output
Z8330 CTC	Counter/Timer Circuit
Z8340 SIO	Serial Input/Output

Z8000 FAMILY	16-Bit General-Purpose Microprocessor	Z8500 FAMILY	Universal Peripherals (Continued)		
Z8001/2 CPU Z8003/4 Z-VMPU	Central Processing Unit Virtual Memory Processing	Z8536 CIO	Counter/Timer and Parallel I/O Unit		
	Unit	Z8581 CGC	Clock Generator and		
Z8010 Z-MMU	Memory Management Unit		Controller		
Z8015 Z-PMMU	Paged Memory Management Unit				
Z8016 Z-DTC	Direct Memory Access				
	Transfer Controller		8/16-Bit General-Purpose		
Z8030 Z-SCC	Serial Communications Controller	Z800 FAMILY	Microprocessors		
Z8031 Z-ASCC	Asynchronous Serial	Z8108 MPU	Microprocessing Unit		
	Communications	Z8208 MPU	Microprocessing Unit		
	Controller	Z8116 MPU	Microprocessing Unit		
Z8036 Z-CIO	Counter/Timer and Parallel I/O Unit	Z8216 MPU	Microprocessing Unit		
Z8038 Z-FIO	FIFO I/O Interface Unit				
Z8060 Z-FIF0	Z-FIFO Buffer Unit and FIO Expander		32-Bit General-Purpose		
Z8065 Z-BEP	Burst Error Processor		Microprocessor and 80-Bit		
Z8068 Z-DCP	Data Ciphering Processor	Z80,000 FAMILY	Arithmetic Processor		
		Z8070 APU	Arithmetic Processing Unit		
Z8500 FAMILY	Universal Peripherals	Z80,000 CPU	Central Processing Unit		
Z8530 SCC	Serial Communications Controller				
Z8531 ASCC	Asynchronous Serial Communications				

Controller

# **Table of Contents**

Z8 Family	1
Z8 Subroutine Library	
Z8 MCU Test Mode	
Build a Z8-Based Control Computer with BASIC	
Z8671 Seven-Chip Computer	
A Single-Board Terminal Using the Z8590 Universal	
Peripheral Controller	
Z80 Family	2
Z80 CPU vs. 6502 CPU Benchmark Report	
Integrating 8-Bit DMA to 16-Bit System Tutorial	
Interfacing Z80 CPUs to the Z8500 Peripheral Family	
Z800 Family	3
Z80 Memory Expansion for the Z800	
On-Chip Memory Management Comes to 8-Bit Microprocessors	
8- and 16-Bit Processor Family Keeps Pace with Fast RAMs	
Z8000 Family	4
Cost-Effective Memory Selection for Z8000 CPUs	•
Benchmark Report: Z8000 vs. 68000 vs. 8086	
Operating System Support - The Z8000 Way	
A Performance Comparison of Three Contemporary 16-Bit Microprocessors	
16-Bit Microprocessors Get a Boost from Demand-Paged MMU	
Segmentation Advances Microcomputer Memory Addressing	
Initializing the Z8001 CPU for Segmented Operation with the Z8010 MMU	
Nonsegmented Z8001 CPU Programming	
Calling Conventions for the Z8000 Microprocessor	
Fast Block Moves with the Z8000 CPU	
Character String Translation: Z8000 vs. 68000 vs. 8086 4-79	
Z8002 CPU Small Single-Board Computer	
Interfacing the Z8500 Peripherals to 68000	
Interfacing the Z-BUS Peripherals to the 8086/8088	
Z8016/Z8000 DTC DMA Transfer Controller	
Initializing the CIO	
Using SCC with Z8000 in SDLC Protocol	
SCC in Binary Synchronous Communication	
Z8530/Z8030 SCC Initialization: A Worksheet and Example	
The Z-FIO in a Data Acquisition Application	

**Z8<sup>m</sup>Single Chip Microcomputer Family 1** 

Z; og

# **Z8<sup>®</sup> Subroutine Library**

# Zilog

## Application Note

#### April 1982

#### INTRODUCTION

This application note describes a preprogrammed Z8601 MCU that contains a bootstrap to external program memory and a collection of general-purpose subroutines. Routines in this application note can be implemented with a Z8 Protopack and a 2716 EPROM programmed with the bootstrap and subroutine library.

In a system, the user's software resides in external memory beginning at hexidecimal address 0800. This software can use any of the subroutines in the library wherever appropriate for a given application. This application example makes certain assumptions about the environment; the reader should exercise caution when copying these programs for other cases.

Following RESET, software within the subroutine library is executed to initialize the control registers (Table 1). The control register selections can be subsequently modified by the user's program (for example, to use only 12 bits of Ports 0 and 1 for addressing external memory). Following control register initialization, an EI

Contro	l Register			
Name	Address	Initial Value	Meaning	
TMR	F1H	OOH	TO and T1 disabled	
P2M	F6H	FFH	P2 <sub>0</sub> -P2 <sub>7</sub> : inputs	
РЗМ	F7H	10H	P2 pull-ups open drain; P3 <sub>0</sub> -P3 <sub>3</sub> : inputs; P3 <sub>5</sub> -P3 <sub>7</sub> : outputs; P3 <sub>4</sub> : DM	
P01M	F8H	D7H	P1 <sub>0</sub> -P1 <sub>7</sub> : AD <sub>0</sub> -AD <sub>7</sub> ; PO <sub>0</sub> -PO <sub>7</sub> : A <sub>8</sub> -A <sub>15</sub> ; normal memory timing; internal stack	
IRQ	FAH	OOH	no interrupt requests	
IMR	FBH	OOH	no interrupts enabled	
RP	FDH	ООН	working register file OOH-OFH	
SPL	FFH	65H	1st byte of stack is register 64H	
			00H-OFH 1st byte of stac	

Table 1. Control Register Initialization

instruction is executed to enable interrupt processing, and a jump instruction is executed to transfer control to the user's program at location 0812<sub>11</sub>. The interrupt vectors for IRQ<sub>0</sub> through IRQs are rerouted to locations O800<sub>H</sub> through O80F<sub>H</sub>, respectively, in three-byte increments, allowing enough room for a jump instruction to the appropriate interrupt service routine. That is. IRQ<sub>0</sub> is routed to location O800<sub>H</sub>, IRQ<sub>1</sub> to  $0803_{\rm H}$ ,  $IRQ_2$  to  $0806_{\rm H}$ ,  $IRQ_3$  to  $0809_{\rm H}$ ,  $IRQ_4$  to OBOCH, and IRQ5 to OBOFH. Figure 1 illustrates the allocation of Z8 memory as defined by this application note.

The subroutines available to the user are referenced by a jump table beginning at location 001BH. Entry to a subroutine is made via the jump table. The 32 subroutines provided in the library are grouped into six functional classifications. These classifications are described below, each with a brief overview of the functions provided by each category. Table 2 defines one set of entry addresses for each subroutine in the library.

- Binary Arithmetic: Multiplication and division of unsigned 8- and 16-bit quantities.
- BCD Arithmetic: Addition and subtraction of variable-precision floating-point BCD values.

- Conversion Algorithms: BCD to and from decimal ASCII, binary to and from decimal ASCII, binary to and from hex ASCII.
- Bit Manipulations: Packs selected bits into the low-order bits of a byte, and optionally uses the result as an index into a jump table.
- Serial I/0: Inputs bytes under vectored interrupt control, outputs bytes under polled interrupt control. Options provided include:
   odd or even parity
   BREAK detection
   echo
   input editing (backspace, delete)
   auto line feed
- Timer/Counter: Maintains a time-of-day clock with a variable number of ticks per second, generates an interrupt after a specified delay, generates variable width, variable frequency pulse output.

The listings in the "Canned Subroutine Library" provide a specification block prior to each subroutine, explain the subroutine's purpose, lists the input and output parameters, and gives pertinent notes concerning the subroutines. The following notes provide additional information on data formats and algorithms used by the subroutines.




Figure 1. "ROMLess Z8" Subroutine Library Memory Usage Map

1. Although the user is free to modify the conditions selected in the Port 3 Mode register (P3M, F7<sub>H</sub>), P3M is a write-only register. This subroutine library maintains an image of P3M in its register P3M\_\_save  $(7F_H)$ . If software outside of the subroutine package is to modify P3M, it should reference and modify P3M\_save prior to modification of P3M. For example, to select P32/P35 for handshake, the following instruction sequence could be used:

> OR P3M\_save, #04H LD P3M, P3M\_save

- 2. For many of the subroutines in this library, the location of the operands (source/destination) is flexible between register memory, external memory (code/data), and the serial channel (if enabled). The description of each parameter in the specification blocks tells what the location options are.
  - The location designation "in reg/ext memory" implies that the subroutine allows the operand to exist in register or in external data memory. The address of such an operand is contained in the designated register pair. If the high byte of that pair is 0, the operand is in register memory at the address held in the low byte of the register pair. Otherwise, the operand is in external data memory (accessed via LDE).
  - The location designation "in reg/ext/ser memory" implies the same considerations as above with one enhancement: if both bytes of the register pair are 0, the operand exists in the serial channel. In this case, the register pair is not modified (updated). For example, rather than storing a destination ASCII string in memory, it might be desirable to output the string to the serial line.
- 3. The BCD format supported by the following arithmetic and conversion routines allows representation of signed variable-precision BCD numbers. A BCD number of 2n digits is represented in n+1 consecutive bytes, where the byte at the lowest memory address (byte 0) represents the sign and post-decimal digit count, and the bytes in the n higher memory locations (bytes 1 through n) represent the magnitude of the BCD number. The address of byte 0 and the value n are passed to the subroutines in specified working registers.

Digits are packed two per byte with the mostsignificant digit in the high-order nibble of byte 1 and the least-significant digit in the low-order nibble of byte n. Byte 0 is organized as two fields:

Bit 7 represents sign: 1 = negative; 0 = positive.

Bits 0-6 represent post-decimal digit count.

For example:

- byte 0 =  $05_{\text{H}}$  = positive, with five postdecimal digits =  $80_{\text{H}}$  = negative, with no postdecimal digits
  - = 90<sub>H</sub> = negative, with 16 postdecimal digits
- 4. The format of the decimal ASCII character string expected as input to the conversion routines "dascbcd" and "dascwrd" is defined as:

( + 1 - ) ( <digit> ) [ ( <digit> ) ]

in which

- ( ) Parentheses mean that the enclosed times or can be omitted.
- [] Brackets denote that the enclosed element is optional.

Table 3 illustrates how various input strings are interpreted by the conversion routines.

5. The format of the decimal ASCII character string output from the conversion routine "bcddasc" operating on an input BCD string of 2n digits is

1 sign of character ( + 1 - )
2n-x pre-decimal digits
1 decimal point if x does not equal 0
x post-decimal digits

- The format of the decimal ASCII character string output from the conversion routine "wrddassc" is
  - 1 sign character (determined by bit 15 of input word) 6 pre-decimal digits no decimal point no post-decimal digits

## Table 2. Subroutine Entry Points

Address	Name	Description
Binary Ari	thmetic Routines	
001B	divide	16/8 unsigned binary division
001E	div 16	16/16 unsigned binary division
0021	multiply	8x8 unsigned binary multiplication
0024	mult_16	16x16 unsigned binary multiplication
BCD Arithm	etic Routines	
0027	bcdadd	BCD addition
002A	bcdsub	BCD subtraction
Conversion	Routines	
002D	bcddasc	BCD to decimal ASCII
0030	dascbcd	Decimal ASCII to BCD
0033	bcdwrd	BCD to binary word
0036	wrdbcd	Binary word to BCD
0039	bythasc	Binary byte to hexadecimal ASCII
003C	wrdhasc	Binary word to hexadecimal ASCII
003F	hascwrd	Hexadecimal ASCII to binary word
0042	wrddasc	Binary word to decimal ASCII
0045	dascwrd	Decimal ASCII to binary word
Bit Manipu	lation Routines	
0048	clb	Collect bits in a byte
004B	tmj	Table jump under mask
Serial Rou	ltines	
004E	ser_init	Initialize serial I/O
0051	ser_input	IRQ3 (receive) service
0054	ser_rlin	Read line
0057	ser_rabs	Read absolute
005A	ser_break	Transmit BREAK
005D	ser_flush	Flush (clear) input buffer
0060	ser_wlin	Write line
0063	ser_wabs	Write absolute
0066	ser_wbyt	Write byte
0069	ser_disable	Disable serial I/O
Timer/Cour	ter Routines	
006C	tod_i	Initialize for time-of-day clock
006F	tod	Time-of-day IRQ service
0072	delay	Initialize for delay interval
0075	pulse_i	Initialize for pulse output
0078	pulse	Pulse IRQ service

7. Procedure name: ser input

The conclusion of the algorithm for BREAK detection requires the Serial Receive Shift register to be cleared of the character currently being collected (if any). This requires a software wait loop of a one-character duration. The following explains the algorithm used (code lines 464 through 472, Part II):

1 character time = 
$$\frac{(128 \times PRE0 \times T0)}{XTAL} \frac{\sec}{bit} \times 10 \frac{bit}{char}$$
  
=  $\frac{1280 \times PRE0 \times T0}{XTAL} \frac{\sec}{char}$ 

A software loop equal to one character time is needed:

1 character time = 
$$\frac{2}{XTAL} \frac{\sec}{\text{cycle}} \times n \frac{\text{cycle}}{100p}$$
  
=  $\frac{2n}{XTAL} \frac{\sec}{100p}$ 

Solve for n:

$$\frac{(1280 \times PRE0 \times T0)}{XTAL} = \frac{2n}{XTAL}$$

 $n = 640 \times PRE0 \times TO$ 

The register pair SERhtime, SER1time was initialized during ser init to equal the product of the prescaler and the counter selected for the baud rate clock. That is,

SERhtime, SER1time = PRE0 x TO

The instruction sequence

inlop: ld rSERtmpl, #53 (6 cycles)

lpl: djnz rSERtmpl, lpl (12/10 cycles taken/not taken)

executes in

 $6 + (52 \times 12) + 10$  cycles = 640 cycles

8. BREAK detection on the serial input line requires that the receive interrupt service routine be entered within a half-a-bit time, since the routine reads the input line to detect a true (=1) or false (=0) stop bit. Since the interrupt request is generated halfway through reception of the stop bit, half-a-bit time remains in which to read the stop bit level. Interrupt priorities and interrupt nesting should be established appropriately to ensure this requirement.

$$1/2 \text{ bit time} = \frac{(128 \times PRE0 \times T0)}{XTAL \times 2} \text{ sec}$$

Table 3. Decimal ASCII Character String Interpret	tion
---	------

Input String	 Sign	Result Pre-Decimal Digits	Post-Decimal Digits	Terminator
+1234.567,	+	1234	567	9
++•789+	-		789	+
1234	+	1234		•
4976-	+		4976	-

NOTE: The terminator can be any ASCII character that is not a valid ASCII string character.

## ROMLESS Z8 SUBROUTINE LIBRARY PART I

Z 8 A SM LOC	3.02 OBJ CODE	STMT S	SOURCE STATEMENT
		4 5	PART_I MODULE
		6 <b>!</b> 7	'ROMLESS Z8' SUBROUTINE LIBRARY PART I
		8 9 10 11 12 13 14 15 16 17 18 19	<pre>Initialize: a) Port 0 &amp; Port 1 set up to address 64K external memory; b) internal stack below allocated RAM for subroutines; c) normal memory timing; d) IMR, IRQ, TMR, RP cleared; e) Port 2 inputs open-drain pull-ups; f) Data Memory select enabled; g) EI executed to 'unfreeze' IRQ; h) Jump to \$0812.</pre>
		20 M 21 22 23 24	Note: The user is free to modify the initial conditions selected for a, b, and c above, via direct modification of the Port 0 & 1 Mode register (P01M, %F8).
		25 26 27 28 29 31 32 33	The user is free to modify the conditions selected in the Port 3 Mode register (P3M, %F7). However, please note that P3M is a write-only register. This subroutine library maintains an image of P3M in its register P3M save (%7F). If software outside of the subroutine package is to modify P3M, it should reference and modify P3M_save, prior to modification of P3M. For example, to select P32/P35 for handshake, use
		34 35 36 37 38	an instruction sequence such as: OR P3M save,#\$04 LD P3M,P3M_save
		39 40 41 42 !	This is important if the serial and/or timer/ counter subroutines are to be used, since these routines may modify P3M. !

44 !Access to GLOBAL subroutines in this library should be made via a CALL to the corresponding entry in the 45 jump table which begins at address \$000F. The jump 46 47 table should be referenced rather than a CALL to the 48 actual entry point of the subroutine to avoid future conflict in the event such entry points change in 49 50 potential future revisions. 51 52 Each GLOBAL subroutine in this listing is headed by a comment block specifying its PURPOSE and calling 53 sequence (INPUT and OUTPUT parameters). For many of 54 55 the subroutines in this library, the location of the 56 operands (sources/destinations) is quite flexible between register memory, external memory (code/data), and the serial channel (if enabled). The description 57 58 59 of each parameter specifies what the location choices 60 aret 61 62 - The location designation 'in reg/ext memory' implies that the subroutine allows that the operand 63 exist in either register or external data memory 64 The address of such an operand is contained 65 66 in the designated register pair. If the high byte of that pair is zero, the operand is in register memory 67 at the address given by the low byte of the register pair. Otherwise, the operand is in external data 68 69 memory (accessed via LDE). 70 71 72 - The location designation 73 'in reg/ext/ser memory' implies the same 74 considerations as above with one enhancement: if both 75 bytes of the reg. pair are zero, the operand exists in the serial channel. In this case, the register 76 77 pair is not modified (updated). For example, rather 78 than storing a destination ASCII string in memory, it 79 might be desirable to output such to the serial line.

80 1

```
82 CONSTANT
 83 !Register Usage!
 84
 85 RAM START
                                  %7F
                        :=
 86
 87 P3M save
                        :=
                                  RAM START
 88 TEMP 3
89 TEMP 2
                                  P3M save-1
TEMP_3-1
TEMP_2-1
TEMP_1-1
                         :=
                        :=
 90 TEMP 1
                         :=
 91 TEMP 4
                        :=
 92
 93 !The following registers are modified/referenced
     by the Serial Routines ONLY. They are
 94
     available as general registers to the user
who does not intend to make use of the
 95
 96
 97
     Serial Routines!
 98
 99 SER char
                        :=
                                  TEMP 4-1
SER char-1
100 SER_tmp2
101 SER_tmp1
                        :=
                        :=
                                  SER tmp2-1
102 SER put
103 SER len
104 SER buf
                                  SER tmp1-1
                        :=
                                  SER_put-1
SER_len-2
                        : =
                        :=
105 SER imr
                                  SER buf-1
                        :=
106 SER cfg := SEI
107 !Serial Configuration Data
                                  SER imr-1
108 bit 7 : =1 => odd parity on
109 bit 6 : =1 => even parity on
     (bit 6,7 = 11 => undefined)
110
111 bit 5 : undefined
112 bit 4 : undefined
113 bit 3 : =1 => input editting on
114 bit 2 : =1 => auto line feed enabled
115 bit 1 : =1 => BREAK detection enabled
116 bit 0 : =1 => input echo on
117 !
                        $80
118 op
               :=
119 ep
                        $40
              :=
120 ie
                        $08
              :=
121 al
                         $04
              :=
122 be
               :=
                         $02
123 ec
                        $01
               :=
124 SER_get
125 SER_flg
                                  SER cfg-1
                        :=
                                  SER_get-1
                         :=
126 !Serial Status Flags
127 bit 7 : =1 => serial I/O disabled
128 bit 6 : undefined
129 bit 5 : undefined
130 bit 4 : =1 => parity error
131 bit 3 : =1 => BREAK detected
132 bit 2 : =1 => input buffer overflow
133 bit 1 : =1 => input buffer not empty
134 bit 0 : =1 => input buffer full
135 1
136 sd
                        $80
               :=
137 pe
                         $10
              :=
138 bd
                        $08
               :=
139 bo
                        %04
               :=
140 bne
                         $02
               :=
141 bf
                         $01
               :=
142
143 RAM TMR
                         :=
                                  RAM START-$10
144
145 SERltime
                                  SER_flg-1
                        :=
```

146 SERhtime SER1time-1 : -147 148 !The following registers are modified/referenced 149 by the Timer/Counter Routines ONLY. They are available as general registers to the user who does not intend to make use of the 150 151 Timer/Counter Routines! 152 153 154 TOD\_tic 155 TOD\_imr 156 TOD\_hr RAM TMR-2 TOD\_tic-1 TOD\_imr-1 TOD\_hr-1 := := := 157 TOD min 158 TOD sec := TOD\_min\_1 TOD\_sec\_1 := 159 TOD\_tt 160 PLS\_1 := TOD\_tt-1 PLS\_1-1 := 161 PLS\_tmr 162 PLS\_2 := PLS tmr-1 : -163 164 RAM END PLS 2 := 165 STACK RAMEND := 166 167 !Equivalent working register equates 168 for above register layout! 169 170 !register file \$70 - \$7F! Ifor SRP! 171 RAM STARTr := \$70 172 173 rP3Msave R15 := 175 rTEMP\_3 175 rTEMP\_2 176 rTEMP\_1 R14 := R13 := R12 := 177 rrTEMP 1 178 rTEMP 1 178 rTEMP 1 179 rTEMP 1 180 rTEMP 1 181 rTEMP 4 **RR12** := R12 := := R13 R11 := 181 rSERchar R10 := 182 rSERtmp2 R9 R8 := 183 rSERtmp1 := 184 rrSERtmp RR8 := 185 rSERtmpl R9 := 186 rSERtmph R8 := 187 rSERput 188 rSERlen R7 := R6 := 189 rrSERbuf := RR4 190 rSERbufh R4 := 191 rSERbufl R5 := 192 rSERimr R3 R2 := 193 rSERcfg := 194 rSERget R 1 := 195 rSERflg RO := 196 197 198 !register file \$60 - \$6F! 199 RAM TMRr 200 rTODtic := \$60 Ifor SRPI R13 := 201 rTODimr R12 := 202 rTODhr := R11 203 rTODmin R10 := 204 rTODsec := R9 205 rTODtt R8 := 206 rPLS 1 := R7 207 rPLSTmr := RĠ 208 rPLS 2 := R5

			and the second		
	210 EXTERNAL 211 ser_init 212 ser_input 213 ser_rlin 214 ser_rabs 215 ser_break 216 ser_flush 217 ser_wlin 218 ser_wabs 219 ser_wbyt 220 ser_disable 221 ser_get 222 ser_output 223 tod_i 224 tod_ 225 delay 226 pulse_i 227 pulse		PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE		
	229 230	+ S E C	TION PROGRAM		
			TION PROGRAM		
	231	GLOBAL			
	232				
	233				
	234	!Interrupt v			
P 0000 0800	235	IRQ_O ARRA		:=	[%0800]
P 0002 0803		IRQ 1 ARRA		:=	[%0803]
P 0004 0806	237	IRQ 2 ARRA		:=	[%0806]
P 0006 0809	238	IRQ 3 ARRA		:=	[%0809]
P 0008 080C P 000A 080F	239 240	IRQ 4 ARRA		:=	[%080C]
I COUR DOUR	240 241 242	IRQ_5 ARRA	Y [1 word]	:=	[%080F]

				244 GLOBAL 245			
P	000C			245 246 !Jump 1 247 ENTER 248 ENTRY	Table! PROCEDU	RE	
P P	000C 000F	8D	007B'	249 250 END 251	JP Enter	INIT	
P P P P	000F 0012 0015 0018	31 30	43 29 39 38 5A 49 4F 47	252 253 copyrig 254	ght ARRAY	[* BYTE] := '((	C)1980ZILOG'
P	001B			255 !Subrou 256 JUMP 257 ENTRY 258	PROCEDU		
				259 !Binary	Arithme	tic Routines!	
Ρ	001B	8D	0099'	260 261 262	JP	divide	!16/8 unsigned binary division!
Ρ	001E	8D	00B7'	263 264	JP	div_16	!16/16 unsigned binary division!
Ρ	0021	8D	00E2'	265 266	JP	multiply	!8x8 unsigned binary multiplication!
Ρ	0024	8D	00F6'	267 268	JP	mult_16	<pre>#ditipileation: !16x16 unsigned binary multiplication!</pre>
					ithmetic	Routines!	
P	0027	8D	0114'	271 272 273	JP	bcdadd	!BCD addition!
Ρ	002A	8D	0117'	274 275	JP	bcdsub	!BCD subtraction!
				276 !Conver	sion Rout	tines!	
P	002D	8D	0205'	277 278 279	JP	beddase	!BCD to decimal ASCII!
Ρ	0030	8D	0363'	280	JP	dascbcd	!Decimal ASCII to BCD!
Ρ	0033	8D	0284'	282	JP	bedwrd	!BCD to binary word!
Ρ	0036	8D	02CD'	284 285	JP	wrdbcd	!binary word to BCD!
Ρ	0039	8D	0250'	286 287	JP	bythasc	!Bin. byte to Hex ASCII!
Ρ	003C	8D	0257 <b>'</b>	288	JP	wrdhasc	!Bin. word to hex ASCII!
Ρ	003F	8D	0319'	289 290	JP	hascwrd	!Hex ASCII to bin word!
Ρ	0042	8D	03BE'	291 292	JP	wrddasc	!Bin. word to dec ASCII!
Ρ	0045	8D	034D'	293 294	JP	dascwrd	!dec ASCII to bin word!
					nipulatio	on Routines!	
P	0048	8D	0441'	297 298 299	JP	clb	<pre>!collect bits in a byte!</pre>
Ρ	004B	8D	0489'	300 301	JP	tjm	!Table Jump Under Mask!
				302 !Serial 303	Routines	s !	
Ρ	004E	8D	0000*	304	JP	ser_init	!initialize serial I/O!

-									
P	0051	8D	000	0#	305 306		JP	ser_input	!IRQ3 (receive) service!
P	0054	8D	000	)#	307 308		JP	ser_rlin	!read line!
Ρ	0057	8 D	000	0#	309 310		JP	ser_rabs	!read absolute!
P	005A	8D	000	0*	311 312		JP	ser_break	!transmit BREAK!
Ρ	005D	8D	000	0*	313 314 215		JP	ser_flush	!flush (clear) input buffer!
P	0060	8D	000	0#	315 316 317		JP	ser_wlin	!write line!
P	0063	8D	000	0*	318 319		JP	ser_wabs	!write absolute!
Ρ	0066	8D	000	0*	320 321		JP	ser_wbyt	!write byte!
P	0069	8D	000	) <b>#</b>	322 323		JP	ser_disable	!disable serial I/O!
					324 325	!Timer/(	Counter	Routines!	
Ρ	006C	8D	000	0#	326 327		JP	tod_i	linit for time of day!
Ρ	006F	8D	000	) <b>#</b>	328 329		JP	tod	<pre>!tod IRQ service!</pre>
Ρ	0072	8D	000	0#	330 331		JP	delay	init for delay interval!
Ρ	0075	8D	000	) <b>*</b>	332 333		JP	pulse_i	!init for pulse output!
Ρ	0078	8D	000	<b>)</b> *	334 335		JP	pulse	<pre>!pulse IRQ service!</pre>
Ρ	007B					END	JUMP		
٩	007B				339	!Initia] INIT ENTRY	lization PROCEDU		
P	007B	E6	F8	D7	342 343 344 345 346		LD	P01M,#%(2)11010	111 !internal stack; ADO-A15; normal memory timing !
P	007E	E6	7F	10	347 348 349 350 351		LD	P3M_save,#%(2)0	
ዋ ዋ ዋ ዋ ዋ ዋ ዋ ዋ	008C 008E 0090 0092	E6 B0 B0 B0 B0 E6	7F FF F6 F8 F0 70	F7 65 FF 80	352 3553 3554 3556 3556 3558 3558 3559 3590		LD LD CLR LD CLR CLR CLR LD EI	P3M,P3M_save SPL,#STACK TMR P2M,#%FF IRQ IMR RP SER_f1g,#%80	<pre>!set up Port 3 ! !stack pointer ! !reset timers! !all inputs! !reset int. requests! !disable interrupts ! !register pointer! !serial disabled! !globally enable</pre>
	0095				361				interrupts !
P P	0095		081	2	362 363	END	JP INIT	\$0812	interrupts !

# Binary Arithmetic Routines

P 0099	397 CONSTANT 398 div LEN 399 DIVISOR 400 dividend HI 401 dividend_LO 402 GLOBAL 403 divide PROCEDU 404 !**********	:= R10 := R11 := R12 := R13
	405 Purpose = 406	To perform a 16-bit by 8-bit unsigned binary division.
	407 408 Input = 409	R11 = 8-bit divisor RR12 = 16-bit dividend
	410	
	411 Output =	R13 = 8-bit quotient
	412	R12 = 8-bit remainder
	413 414	Carry flag = 1 if overflow = 0 if no overflow
	414	R11 unmodified
		***************
	417 ENTRY	
P 0099 A9 7C	418 ld	TEMP_1,div_LEN !save caller's R10!
P 009B AC 08	419 ld	div_TEN,#8 !LOOP COUNTER!
	420	T UTL FTT TN O DITCH
P 009D A2 BC		T WILL FIT IN 8 BITS! DIVISOR,dividend HI
P 009F BB 02	422 cp 423 jr	UGT,LOOP TCARRY = 0 (FOR RLC)!
1 0091 00 02	424 !overflow!	
P OOA1 DF	425 SCF	!CARRY = 1!
P 00A2 AF	426 ret	
	427	
P 00A3 10 ED P 00A5 10 EC	428 LOOP: RLC 429 RLC	dividend_LO
P 00A5 10 EC P 00A7 7B 04	430 jr	c.subt
P 00A9 A2 BC	431 cp	DIVISOR, dividend HI
P OOAB BB 03	432 jr	UGT, next ICARRY = 0!
P OOAD 22 CB	433 subt: SUB	dividend HI, DIVISOR
P OOAF DF	434 SCF	TO BE SHIFTED INTO RESULT!
P OOBO AA F1	435 next: djnz 436	div_LEN,LOOP !no flags affected!
	437 IALL DONE!	
P 00B2 10 ED	438 RLC	dividend_LO
P 00B4 A8 7C	439 440 1d	<pre>iCARRY = 0: no overflow! div LEN,TEMP 1 !restore caller's R10!</pre>
P 00B4 A8 70	440 10 441 ret	dra pruliteut i ilescole carrel 2 MIOI
P 00B7	442 END divide	

	444 CONSTANT
	445  d16 LEN := R7
	446 dvsr hi := R8
	447 dvsr <sup>-</sup> lo := R9
	448 rem hi := R10
	449 rem_lo := R11
	450 quot_hi := R12
	451 quot_lo := R13
_	452 GLOBAL
P 00B7	453 div 16 PROCEDURE
	455 Purpose = To perform a 16-bit by 16-bit unsigned
	456 binary division.
	457 458 Input = RR8 = 16-bit divisor
	$458  \text{Input} = \qquad \text{RR} = 10-\text{bit divisor}$ $459 \qquad \qquad \text{RR} 12 = 16-\text{bit dividend}$
	460
	460 461 Output = RR12 = 16-bit quotient
	462  RR10 = 16-bit remainder
	463 RR8 unmodified
	464 *********************
	465 ENTRY
P 00B7 79 7C	466 ld TEMP 1,d16 LEN !save caller's R10!
P 00B9 7C 10	467 1d d16 LEN, #16 !LOOP COUNTER!
P OOBB CF	468 rcf !carry = 0!
P OOBC BO EA	469 clr rem_hi
P OOBE BO EB	470 clr rem lo
P 00C0 10 ED	471 dlp_16: rlc quot_lo
P 00C2 10 EC	472 rlc quot hi
P 00C4 10 EB	473 rlc rem_To
P 00C6 10 EA	474 rlc rem hi
P 00C8 7B 0A	475 jr c,subt_16
P OOCA A2 8A	476 cp dvsr_hi,rem_hi
P OOCC BB OB	477 jr ugt,skp_16
P 00CE 7B 04	478 jr ult,subt_16
P 00D0 A2 9B	479 cp dvsr_lo,rem_lo
P 00D2 BB 05	480 jr ugt,skp_16
P 00D4 22 B9	481 subt_16: sub rem_lo, dvsr_lo
P 00D6 32 A8	482 sbc rem_hi,dvsr_hi
P OOD8 DF	483 scf
P 00D9 7A E5	484 skp_16: djnz d16_LEN,d1p_16 !no flags affected!
P 00DB 10 ED	485 rlc quot_lo
P 00DD 10 EC	486 rlc quot hi
P 00DF 78 7C	487 1d d16_LEN,TEMP_1
P OOE1 AF	488 ret
P 00E2	489 END div_16
	LO1 CONSTANT
	491 CONSTANT 492 MULTIPLIER := R11
	494 PRODUCT_HI := R12 495 mul_LEN := R10
	495 mul LEN := R10 496 GLOBAL
P 00E2	496 GLOBRE 497 multiply PROCEDURE
1 0062	497 mullipiy PROCEDORE 498 !************************************
	498 Purpose = To perform an 8-bit by 8-bit unsigned
	500 binary multiplication.
	501
	502 Input = R11 = multiplier
	R13 = multiplicand
	504
	505 Output = RR12 = product
	506 R11 unmodified
	507 ************************************
	508 ENTRY
P COE2 A9 7C	509 ld TEMP 1, mul LEN !save caller's R10!
P 00E4 AC 09	510 ld mul LEN,#9 !8 BITS!
P OOE6 BO EC	511 clr PRODUCT HI !INIT HIGH RESULT BYTE!
P 00E8 CF	512 RCF $!CARRY = 0!$
P 00E9 C0 EC	513 LOOP1: RRC PRODUCT HI
P OOEB CO ED	514 RRC PRODUCTLO
P OOED FB 02	515 jr NC, NEXT
P 00EF 02 CB	516 ADD PRODUCT HI, MULTIPLIER
P OOF1 AA F6	517 NEXT: djnz mul LEN,LOOP1
P 00F3 A8 7C	518 1d mul LEN, TEMP 1 !restore caller's R10!
P OOF5 AF	519 ret
P 00F6	520 END multiply

					· · · · · · · · · · · · · · · · · · ·
	522 CONSTAN 523 m16 LE 524 plier 525 plier 526 prod 1 527 prod 1 528 mult h	N hi lo ii	:= R7 := R8 := R9 := R1 := R1 := R1	0 1	
	529 mult <sup>1</sup> 530 GLOBAT	0	:= R1	3	
P 00F6	531 mult 16	5 PROCEDUR	E		
	532 !******	********	********	*********	*************
	533 Purpos 534 535			an 16-bit tiplication	by 16-bit unsigned •
	536 Input 537 538		RR8 = mult RR12 = mul		
	539 Output 540		RR8 unmodi	fied	R11, R12, R13)
	541 542				lt > 16 bits Lt fits in 16
	543		(unsigne	d) bits (RR	12 = result
	544 ******	********	*********	*********	***************
	545 ENTRY				-
P 00F6 79 7C P 00F8 7C 11 P 00FA B0 EA	546 547 548	ld	TEMP 1,m16 m16 LEN,#1 prod hi		caller's R7! ITS!
P OOFC BO EB P OOFE CF	549	clr	prod_lo		product!
P OOFF CO EA	550 551 loop16:	rcf rrc	prod hi	! CARR	1 = 0!
P 0101 C0 EB P 0103 C0 EC P 0105 C0 ED	552 553 554	rrc	prod <sup>-</sup> lo mult <sup>-</sup> hi mult <sup>-</sup> lo		) to carry! iplicand / 2!
P 0107 FB 04 P 0109 02 B9 P 010B 12 A8	555 556 557	add	nc,next16 prod_lo,pl prod_hi,pl		
P 010D 7A F0 P 010F 78 7C P 0111 A9 7C P 0113 44 EB P 0116 AF	558 next16: 559 560 7C 561	djnz ld ld or	m16 LEN,10 m16 LEN,TE TEMP_1,pro TEMP_1,pro	op16 !next MP_1 !resto d hi !test	bit! pre caller's R7! product! its 31 - 16!
P 0117	562 563 END	ret mult_16			

593 !The BCD format supported by the following arithmetic 594 and conversion routines allows representation 595 of signed magnitude variable precision BCD 596 numbers. A BCD number of 2n digits is 597 represented in n+1 consecutive bytes where the byte at the lowest memory address 598 ('byte 0') represents the sign and post-decimal digit count, and the bytes in the next n higher memory locations ('byte 1' 599 600 601 through 'byte n') represent the magnitude of the BCD number. The address of 'byte 0' 602 603 and the value n are passed to the subroutines in specified working registers. Digits are 604 605 packed two per byte with the most significant digit in the high order nibble 606 607 of 'byte 1' and the least significant digit 608 in the low order nibble of 'byte n'. 'Byte 0' 609 is organized as two fields: 610 611 bit 7 represents sign: 612 = 1 => negative = 0 => positive 613 614 bit 6-0 represent post-decimal digit 615 count 616 For example: 617 'byte 0'= %05 => positive, with 5 post-decimal digits 618 = %80 => negative, with no post-decimal digits 619 = %90 => negative, with 16 post-decimal digits 620 ! 622 CONSTANT 623 bcd LEN := R12 624 bcd SRC := R14 625 bcd DST := R15 626 GLOBAL P 0117 627 bcdsub PROCEDURE 628 !\*\*\*\*\*\*\*\*\*\*\*\*\*\* 629 Purpose = To subtract two packed BCD strings of 630 equal length. 631 dst <-- dst - src 632 633 Input = R15 = address of destination BCD string (in register memory). 634 635 R14 = address of source BCD 636 string (in register memory). 637 R12 = BCD digit count / 2 638 639 Output = Destination BCD string contains the 640 difference. 641 Source BCD string may be modified. R12, R14, R15 unmodified if no error 642 643 R13 modified. 644 Carry FLAG = 1 if underflow or format 645 error. 646 647 ENTRY P 0117 B7 EE 80 648 xor @bcd SRC,#%80 !complement sign of 649 subtrahend! 650 !fall into bedadd! P 011A 651 END bcdsub

P 011A	653 GLOBAL 654 bedadd PROCED 655 !***********	URE
	656 Purpose =	To add two packed BCD strings of
	657	equal length.
	658	dst < dst + src
	659	
	660 Input =	R15 = address of destination BCD
	661	string (in register memory).
	662	R14 = address of source BCD
	663 664	string (in register memory). R12 = BCD digit count / 2
	665	k 12 = BCD digit count / 2
	666 Output =	Destination BCD string contains the sum.
	667	Source BCD string may be modified.
	668	R12, R14, R15 unmodified if no error
	669	R13 modified.
	670	Carry FLAG = 1 if overflow or format
		error . ************************************
	672 ************************************	****************
		ading pre-decimal zeroes!
P 011A E6 7E 02	675 ld	TEMP 3,#2
P 011D D8 EE	676 1d	R13, bcd SRC
P 011F C9 7B	677 ba 3: ld	TEMP 4, Dcd LEN
P 0121 04 7B 7B	678 add	TEMP_4,TEMP_4 !total digit count!
P 0124 E5 ED 7D	679 ld	TEMP <sup>2</sup> ,@R13 <sup>1</sup> !get sign/post dec #!
P 0127 56 7D 7F	680 and	TEMP 2, #%7F !isolate post dec #!
P 012A 24 7D 7B P 012D 7D 0203'	681 sub	TEMP 4, TEMP 2 !pre-dec digit cnt!
P 012D 7D 0203' P 0130 6B 1A	682 jp 683 jr	ult,ba_err
P 0132 70 EC	683 jr 684 ba 2: push	R12 Isavel
P 0134 C7 CD 01	685 1d	R12,1(R13) !leading byte!
P 0137 76 EC FO	686 tm	R12,#%F0 !test leading digit!
P 013A 50 EC	687 pop	R12 !restore!
P 013C EB OE	688 jr	nz,ba_1 !no more leading 0's!
P 013E B0 7C	689 clr	TEMP 1
P 0140 D6 0463' P 0143 21 ED	690 call 691 inc	rdl !rotate left! @R13 !update post dec #!
P 0145 4D 0203'	692 jp	ov,ba err !oops!
P 0148 00 7B	693 dec	TEMP 4 !dec pre-dec #!
P 014A EB E6	694 jr	nz, ba 2 !loop!
P 014C D8 EF	695 ba 1: ld	R13, bcd_DST
P 014E 00 7E	696 - dec	TEMP_3 !SRC and DST done?!
P 0150 EB CD	697 jr	nz,ba_3 !do DST!
	698 !leading zero o	
P 0152 E3 DF	700 ld	<pre>&gt; or = SRC; exchange if necessary! R13,@bcd DST</pre>
P 0154 56 ED 7F	701 and	R13,#%7F !isolate post dec #!
P 0157 E5 EE 7D	702 ld	TEMP 2, ebcd SRC
P 015A 56 7D 7F	703 and	TEMP <sup>2</sup> ,#%7F <sup>1</sup> !isolate post dec #!
P 015D A4 7D ED	704 ср	R13, TEMP_2
P 0160 70 ED	705 push	R13 !save!
P 0162 7B 39	706 jr	ult,ba_4 !DST > SRC!
P 0164 BB 18	707 jr 708 !decimal points	ugt,ba_5 !DST < SRC!
	709 must compare m	s in same position. magnitude!
P 0166 D8 EC	710 ld	R13, bcd LEN
P 0168 E9 7C	711 1d	TEMP 1, Ded SRC
P 016A F9 7B	712 ld	TEMP_4, bcd_DST
P 016C 20 7C	713 ba_6: inc	TEMP_1
P 016E 20 7B	714 inc	TEMP 4 TEMP 2 STEMP 1 Last SPC but of
P 0170 E5 7C 7E P 0173 A5 7B 7E	715 ld	TEMP 3, @TEMP 1 !get SRC byte!
	716 cp	TEMP_3,@TEMP_4 !compare DST byte!

-----

P 0176 BB 06	711	7	4 <b>m</b>	ugt ha E	ISRC > DST!
	717			ugt,ba_5	
P 0178 7B 23	718		jr	ult,ba_4	ISRC < DSTI
P 017A DA FO	719	9 (	djnz	R13,ba_6	!loop!
P 017C 8B 1F	720	D.	jr	ba 4	<pre>!DST &gt; or = SRC!</pre>
	721	1 !swap so	urce and	destination ope	rands!
P 017E D8 EC			1d	R13, bcd LEN	
P 0180 DE	72			R13	!include flag/size byte!
P 0181 02 ED	721			bed SRC,R13	
P 0183 02 FD	725			bcd_DST,R13	
P 0185 00 EE	720	6 ba 7: 🛛	dec	bed SRC	
P 0187 00 EF	721	,	dec	bcd <sup></sup> DST	
P 0189 E5 EE	7C 728		14	TEMP 1,@bcd SRC	
P 018C E5 EF	7B 729			TEMP 4, @bcd DST	
				@bcd_SRC,TEMP_4	town hote groundt
P 0192 F5 7C	EF 73				lone byte swapped!
P 0195 DA EE	732		djnz	R13, Da 7	
P 0197 D8 7D	733	3	ld	R13,TEMP_2	
P 0199 50 7D	734	4 1	рор	TEMP 2	
P 019B 70 ED	735	5	push	R13 -	
		5 !exchang			
P 019D 50 ED				R13	!restore!
P 019D 50 ED	737				
	738			decimal digit co	
	739	9 TEMP_2	= SRC po	st decimal digit	count
	74(	D R13 च⊂'	TEMP 2		1
P 019F 24 ED	7D 74	1 .	sub —	TEMP 2,R13	
P 01Á2 CO 7D	742		rrc	TEMP 2	!alignment offset!
	743				
P 01A4 FB 09				nc,ba_8	!digits word aligned!
	744	irotate			C post decimal digit!
P 01A6 D8 EE	745	<b>)</b> .	1d	R13,bed_SRC	
P 01A8 01 ED	746	5 0	dec	@R13	!dec post dec digit #!
P 01AA B0 7C	747	7 (	clr	TEMP_1	
	851 743	a .	cell.	rdr -	
P 01AC D6 04	85' 748	-		rdr	ation
	749	determi	ne if ad	rdr dition or subtra	
P 01AF E5 EE	749 7B 750	9 !determin ) ba_8:	ne if ad ld	rdr dition or subtra TEMP_4,@bcd_SRC	isign of SRC!
	749	9 !determin ) ba_8:	ne if ad ld	rdr dition or subtra	isign of SRC!
P 01AF E5 EE	7B 750 7B 750 7B 75	) !determin ) ba_8: 1	ne if ad ld xor	rdr dition or subtra TEMP_4,@bcd_SRC TEMP_4,@bcd_DST	isign of SRC!
P 01AF E5 EE	78 750 78 750 78 751 752	9 !determin ) ba_8: 1 2 !get stan	ne if ad ld xor	rdr dition or subtra TEMP_4,@bcd_SRC TEMP_4,@bcd_DST dresses!	isign of SRC!
P 01AF E5 EE P 01B2 B5 EF P 01B5 D8 EC	7B 750 7B 750 7B 751 752 753	9 !determin ) ba_8: 1 2 !get stan 3	ne if ad ld xor rting ad ld	rdr dition or subtra TEMP_4,@bcd_SRC TEMP_4,@bcd_DST dresses! R13,bcd_LEN	isign of SRC!
P 01AF E5 EE P 01B2 B5 EF P 01B5 D8 EC P 01B7 24 7D	7B 750 7B 750 7B 751 752 ED 751	9 !determin ) ba_8: 1 2 !get sta 3 4	ne if ad ld xor rting ad ld sub	rdr dition or subtra TEMP 4,@bcd SRC TEMP 4,@bcd_DST dresses! R13,bcd_LEN R13,TEMP_2	!sign of SRC! !sign of DST!
P 01AF E5 EE P 01B2 B5 EF P 01B5 D8 EC P 01B7 24 7D P 01BA 6B 45	7B 750 7B 750 7B 752 752 ED 751 755	9 !determin 0 ba_8: 1 2 !get stan 3 4	ne if ad ld xor rting ad ld sub jr	rdr dition or subtra TEMP 4,@bcd SRC TEMP-4,@bcd_DST dres3es! R13,bcd LEN R13,TEMP 2 z,ba_14	isign of SRC!
P 01AF E5 EE P 01B2 B5 EF P 01B5 D8 EC P 01B7 24 7D P 01BA 6B 45 P 01BC 02 ED	749 7B 750 7B 75 752 753 ED 751 755 750	9 !determin 0 ba_8: 1 2 !get stan 3 4 5 5	ne if ad ld xor rting ad ld sub jr add	rdr dition or subtra TEMP 4,0bcd SRC TEMP 4,0bcd_DST dresses! R13,bcd LEN R13,TEMP 2 z,ba 14 bcd_SRC,R13	!sign of SRC! !sign of DST!
P 01AF E5 EE P 01B2 B5 EF P 01B5 D8 EC P 01B7 24 7D P 01BA 6B 45	749 7B 750 7B 751 752 753 ED 751 755 750 750 750	9 !determi ) ba_8: 1 2 !get sta 3 4 5 5 6	ne if ad ld xor rting ad ld sub jr add add	rdr dition or subtra TEMP 4,@bcd SRC TEMP-4,@bcd_DST dres3es! R13,bcd LEN R13,TEMP 2 z,ba_14	!sign of SRC! !sign of DST!
P 01AF E5 EE P 01B2 B5 EF P 01B5 D8 EC P 01B7 24 7D P 01BA 6B 45 P 01BC 02 ED P 01BE 02 FC	749 7B 750 7B 751 752 753 ED 751 755 750 750 750	9 !determin 0 ba_8: 1 2 !get stan 3 4 5 5	ne if ad ld xor rting ad ld sub jr add add	rdr dition or subtra TEMP 4,0bcd SRC TEMP 4,0bcd_DST dresses! R13,bcd LEN R13,TEMP 2 z,ba 14 bcd_SRC,R13	!sign of SRC! !sign of DST!
P 01AF E5 EE P 01B2 B5 EF P 01B5 D8 EC P 01B7 24 7D P 01BA 6B 45 P 01BC 02 ED	749 7B 750 7B 751 752 753 ED 751 755 750 750 750	9 !determi ) ba_8: 1 2 !get sta 3 4 5 5 6 7 !ready!!	ne if ad ld xor rting ad ld sub jr add add	rdr dition or subtra TEMP 4,0bcd SRC TEMP 4,0bcd_DST dresses! R13,bcd LEN R13,TEMP 2 z,ba 14 bcd_SRC,R13	!sign of SRC! !sign of DST!
P 01AF E5 EE P 01B2 B5 EF P 01B5 D8 EC P 01B7 24 7D P 01BA 6B 45 P 01BC 02 ED P 01BE 02 FC	78 75 78 75 78 75 75 25 ED 75 75 75 75 75 75 75	9 !determi 0 ba_8: 1 2 !get sta 4 5 5 6 7 !ready!!	ne if ad xor rting ad ld sub jr add add !	rdr dition or subtra TEMP 4,@bcd SRC TEMP-4,@bcd_DST dresSes! R13,1EMF 2 z,ba_14 bcd_SRC,R13 bcd_DST,bcd_LEN	!sign of SRC! !sign of DST! !done already!
P 01AF E5 EE P 01B2 B5 EF P 01B5 D8 EC P 01B7 24 7D P 01BA 6B 45 P 01BC 02 ED P 01BC 02 FC P 01C0 CF P 01C1 E5 EF	78 750 78 755 75 755 ED 751 755 755 755 755 755 755 755 755 755	9 !determi1 0 ba_8: 1 2 !get sta 3 4 5 5 6 7 8 !ready!! 9 0 ba_11:	ne if ad kor rting ad ld sub jr add add ! ! rcf ld	rdr dition or subtra TEMP 4, @bcd SRC TEMP 4, @bcd_DST dresses! R13, bcd LEN R13, TEMP 2 z,ba 14 bcd_SRC, R13 bcd_DST, bcd_LEN TEMP_1, @bcd_DST	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0!</pre>
P 01AF E5 EE P 01B2 B5 EF P 01B5 D8 EC P 01B7 24 7D P 01BA 6B 45 P 01BC 02 ED P 01BC 02 FC P 01C0 CF P 01C1 E5 EF P 01C4 76 7B	749 7B 755 7B 755 755 755 755 755 755 755 755 755 755	9 !determi ) ba_8: 1 2 !get sta 3 4 5 5 5 6 7 8 !ready!! 9 9 ba_11: 1	ne if ad ld xor rting ad ld sub jr add add ! rcf ld tm	rdr dition or subtra TEMP 4,0bcd SRC TEMP 4,0bcd_DST dresses! R13,bcd LEN R13,TEMP 2 z,ba 14 bcd SRC,R13 bcd_DST,bcd_LEN TEMP 1,0bcd_DST TEMP 4,4%80	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?!</pre>
P 01AF E5 EE P 01B2 B5 EF P 01B5 D8 EC P 01B7 24 7D P 01BA 6B 45 P 01BC 02 ED P 01BE 02 FC P 01C0 CF P 01C1 C5 EF P 01C4 76 7B P 01C7 6B 05	749 7B 755 755 755 755 755 755 755 755 755 755	9 !determi 0 ba_8: 1 2 !get sta 3 4 5 6 7 8 Iready!! 9 0 ba_11: 1 2	ne if ad kor rting ad ld sub jr add add ! rcf ld tm jr	rdr dition or subtra TEMP 4,@bcd SRC TEMP-4,@bcd_DST dresses! R13,teMP 2 z,ba 14 bcd SRC,R13 bcd_DST,bcd_LEN TEMP 1,@bcd_DST TEMP 4,#%80 z,ba 9	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0!</pre>
P         01AF         E5         EE           P         01B2         B5         EF           P         01B5         D8         EC           P         01B7         24         7D           P         01B7         24         7D           P         01B6         02         ED           P         01BE         02         FC           P         01C0         CF         P           P         01C0         CF         P           P         01C4         76         7B           P         01C7         6B         05           P         01C9         35         EE	744 7B 755 7B 755 755 ED 755 755 755 755 755 756 756 756 756 756	9 !determi 0 ba_8: 1 2 !get sta 3 4 5 6 7 7 8 !ready!! 9 0 ba_11: 1 2 3	ne if ad ld xor rting ad ld sub jr add add rcf ld tm jr sbc	rdr dition or subtra TEMP 4,@bcd SRC TEMP-4,@bcd_DST dresSes! R13,Dcd_LEN R13,TEMP 2 z,ba_14 bcd_DST,bcd_LEN TEMP 1,@bcd_DST TEMP 4,#%80 z,ba_9 TEMP_1,@bcd_SRC	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?!</pre>
P         01AF         E5         EE           P         01B2         B5         EF           P         01B5         D8         EC           P         01B5         D8         EC           P         01B7         24         7D           P         01B4         6B         45           P         01B0         02         ED           P         01B0         02         FC           P         01C0         CF         F           P         01C1         E5         EF           P         01C7         6B         05           P         01C7         6B         05           P         01C7         8B         03	749 7B 755 7B 755 ED 755 ED 755 755 755 755 755 755 755 755 755 755	9 !determin 0 ba_8: 1 2 !get sta 3 4 5 6 7 8 !ready!! 9 9 9 9 9 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1	ne if ad ld xor rting ad ld sub jr add add ! rcf ld tm jr sbc jr	rdr dition or subtra TEMP 4, @bcd SRC TEMP 4, @bcd_DST dresses! R13, bcd LEN R13, TEMP 2 z,ba 14 bcd_SRC, R13 bcd_DST, bcd_LEN TEMP 1, @bcd_DST TEMP 4, #\$80 z,ba 9 TEMP 1, @bcd_SRC ba_10	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?!</pre>
P         01AF         E5         EE           P         01B2         B5         EF           P         01B5         D8         EC           P         01B7         24         7D           P         01B7         24         7D           P         01B7         24         7D           P         01B7         24         7D           P         01B0         02         ED           P         01BC         02         FC           P         01C0         CF         FC           P         01C1         E5         EF           P         01C4         76         7B           P         01C7         6B         05           P         01C2         8E         03           P         01C2         8B         03           P         01C2         15         EE	749 7B 755 7B 755 ED 755 ED 755 755 755 755 755 755 755 755 755 755	9 !determin 0 ba_8: 1 2 !get sta 3 4 5 6 7 8 !ready!! 9 9 9 9 9 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1	ne if ad ld xor rting ad ld sub jr add add rcf ld tm jr sbc	rdr dition or subtra TEMP 4,@bcd SRC TEMP 4,@bcd_DST dresses! R13,bcd_LEN R13,TEMP 2 z,ba 14 bcd_DST,bcd_LEN TEMP 1,@bcd_DST TEMP 4,#%80 z,ba 9 TEMP 1,@bcd_SRC ba 10 TEMP 1,@bcd_SRC	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?!</pre>
P         01AF         E5         EE           P         01B2         B5         EF           P         01B5         D8         EC           P         01B5         D8         EC           P         01B7         24         7D           P         01B4         6B         45           P         01B0         02         ED           P         01B0         02         FC           P         01C0         CF         F           P         01C1         E5         EF           P         01C7         6B         05           P         01C7         6B         05           P         01C7         8B         03	744 7B 755 7B 755 755 755 755 755 755 755 755 755 755	9 !determi ) ba_8: 1 2 !get sta 3 4 5 5 5 6 7 8 !ready!! 9 0 ba_11: 1 2 3 4 5 ba_9:	ne if ad ld xor rting ad ld sub jr add add ! rcf ld tm jr sbc jr	rdr dition or subtra TEMP 4, @bcd SRC TEMP 4, @bcd_DST dresses! R13, bcd LEN R13, TEMP 2 z,ba 14 bcd_SRC, R13 bcd_DST, bcd_LEN TEMP 1, @bcd_DST TEMP 4, #\$80 z,ba 9 TEMP 1, @bcd_SRC ba_10	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?!</pre>
P         01AF         E5         EE           P         01B2         B5         EF           P         01B5         D8         EC           P         01B7         24         7D           P         01B7         24         7D           P         01B7         24         7D           P         01B7         24         7D           P         01B0         02         ED           P         01BC         02         FC           P         01C0         CF         FC           P         01C1         E5         EF           P         01C4         76         7B           P         01C7         6B         05           P         01C2         8E         03           P         01C2         8B         03           P         01C2         15         EE	744 7B 755 75 75 75 75 75 75 75 75 75 75 75 75	9 !determi 0 ba_8: 1 2 !get sta 3 4 5 6 7 8 !ready!! 9 0 ba_11: 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 5	ne if ad ld xor rting ad ld sub jr add add ! rcf ld tm jr sbc jr adc	rdr dition or subtra TEMP 4,@bcd SRC TEMP-4,@bcd_DST dresses! R13,bcd_LEN R13,TEMP 2 z,ba 14 bcd_DST,bcd_LEN TEMP 1,@bcd_DST TEMP-4,#%80 z,ba 9 TEMP 1,@bcd_SRC ba 10 TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?!</pre>
P         01AF         E5         EE           P         01B2         B5         EF           P         01B5         D8         EC           P         01B5         D8         EC           P         01B5         D8         EC           P         01B7         24         7D           P         01BA         6B         45           P         01BC         02         ED           P         01BC         02         FC           P         01C0         CF         F           P         01C1         E5         EF           P         01C7         6B         05           P         01C7         35         EE           P         01C2         8B         03           P         01C2         15         EE           P         01D1         40         7C           P         01D3         F5         7C	749 7B 755 7B 755 ED 751 755 755 755 755 755 755 755 755 755	9 !determin 0 ba_8: 2 !get sta 3 4 5 6 7 8 !ready!! 9 ba_11: 1 2 3 4 5 ba_9: 6 ba_10: 7	ne if ad ld xor rting ad ld sub jr add rcf ld tm jr sbc jr sbc jr adc da ld	rdr dition or subtra TEMP 4, @bcd SRC TEMP 4, @bcd_DST dresSes! R13, TEMF 2 z,ba 14 bcd_DST, bcd_LEN TEMP 1, @bcd_DST TEMP 4, #%80 z,ba 9 TEMP 1, @bcd_SRC ba 10 TEMP 1, @bcd_SRC TEMP 1 @bcd_DST, TEMP 1	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?!</pre>
P         01AF         E5         EE           P         01B2         B5         EF           P         01B5         D8         EC           P         01B5         D8         EC           P         01B7         24         7D           P         01B7         24         7D           P         01B4         6B         45           P         01B0         02         ED           P         01B0         02         FC           P         01C0         CF         F           P         01C1         E5         EF           P         01C7         6B         05           P         01C7         6B         05           P         01C7         6B         03           P         01C2         8E         03           P         01D1         40         7C           P         01D3         F5         7C           P         01D4         00         EF	749 7B 755 7B 755 ED 755 ED 755 755 755 755 755 755 755 755 755 755	9 !determin 0 ba_8: 1 2 !get sta 3 4 5 6 6 6 7 8 !ready!! 9 9 9 9 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1	ne if ad ld xor rting ad ld sub jr add add ! rcf ld tm sbc jr sbc jr adc da ld	rdr dition or subtra TEMP 4,0bcd SRC TEMP 4,0bcd_DST dresses! R13,1cd LEN R13,TEMP 2 z,ba 14 bcd_SRC,R13 bcd_DST,bcd_LEN TEMP 1,0bcd_DST TEMP 1,0bcd_SRC ba 10 TEMP 1,0bcd_SRC TEMP 1,0bcd_SRC TEMP 1,0bcd_SRC TEMP 105T,TEMP 1 bcd_DST	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?!</pre>
P         01AF         E5         EE           P         01B2         B5         EF           P         01B5         D8         EC           P         01B7         24         7D           P         01BC         02         ED           P         01BC         02         FC           P         01C0         CF         FP           P         01C1         E5         EF           P         01C4         76         FB           P         01C2         85         03           P         01C4         15         EE           P         01D1         40         7C           P         01D3         55         7C           P         01D6         00         EF           P         01D8         00         EE	744 7B 755 7B 755 755 755 755 755 755 755 755 755 755	9 !determin ) ba_8: 1 2 !get sta 3 4 5 5 6 7 8 !ready!! 9 0 ba_11: 1 2 3 4 5 ba_9: 5 ba_9: 5 ba_10: 7 8	ne if ad ld xor rting ad ld sub jr add rcf ld tm jr sbc jr adc da ld dec dec	rdr dition or subtra TEMP 4,@bcd SRC TEMP 4,@bcd_DST dresses! R13,bcd LEN R13,TEMP 2 z,ba 14 bcd SRC,R13 bcd_DST,bcd_LEN TEMP 1,@bcd_DST TEMP 1,@bcd_SRC ba 10 TEMP 1,@bcd_SRC DB 10 TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC TEMP 1 bcd_DST, bcd_SRC	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?!</pre>
P         01AF         E5         EE           P         01B2         B5         EF           P         01B5         D8         EC           P         01B5         D8         EC           P         01B7         24         7D           P         01B7         24         7D           P         01B4         6B         45           P         01B0         02         ED           P         01B0         02         FC           P         01C0         CF         F           P         01C1         E5         EF           P         01C7         6B         05           P         01C7         6B         05           P         01C7         6B         03           P         01C2         8E         03           P         01D1         40         7C           P         01D3         F5         7C           P         01D4         00         EF	749 7B 755 7B 755 ED 751 755 755 755 755 755 755 755 755 755	9 !determin 0 ba_8: 2 !get sta 3 4 5 6 7 8 !ready!! 9 ba_11: 1 2 3 4 5 ba_9: 5 ba_10: 7 8 9 9	ne if ad ld xor rting ad ld sub jr add add ! rcf ld tm sbc jr sbc jr adc da ld da ld dec ddec ddpnz	rdr dition or subtra TEMP 4, @bcd SRC TEMP 4, @bcd_DST dresses! R13, Dcd LEN R13, TEMP 2 z,ba 14 bcd_DST, bcd_LEN TEMP 1, @bcd_DST TEMP 1, @bcd_SRC ba 10 TEMP 1, @bcd_SRC ba 10 TEMP 1, @bcd_SRC TEMP 1 @bcd_DST, TEMP_1 bcd_DST bcd_SRC R13, ba 11	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?! !add!</pre>
P         01AF         E5         EE           P         01B2         B5         EF           P         01B5         D8         EC           P         01B5         D8         EC           P         01B7         24         7D           P         01B7         24         7D           P         01B7         24         7D           P         01B7         24         7D           P         01B4         6B         45           P         01BC         02         ED           P         01BC         02         FC           P         01C0         CF         FP           P         01C1         E5         EF           P         01C7         6B         05           P         01C7         8B         03           P         01C7         8B         03           P         01C7         8B         03           P         01D1         40         7C           P         01D3         F5         7C           P         01D6         00         EF           01D8         0	749 7B 755 7B 755 ED 755 ED 755 755 755 755 755 755 755 755 755 755	9 !determin 0 ba_8: 2 !get sta 3 4 5 5 6 6 ba_11: 1 5 5 5 6 ba_9: 6 ba_10: 7 8 9 1 !propaga	ne if ad ld xor rting ad ld sub jr add add ! rcf ld tm jr sbc jr sbc jr adc da ld dec dda ld dec cdec carry	rdr dition or subtra TEMP 4, @bcd SRC TEMP 4, @bcd_DST dresses! R13, TEMF 2 z,ba 14 bcd_SRC, R13 bcd_DST, bcd_LEN TEMP 1, @bcd_DST TEMP 1, @bcd_SRC ba 10 TEMP 1, @bcd_SRC ba 10 TEMP 1, @bcd_SRC TEMP 1 bcd_DST, TEMP 1 bcd_DST bcd_SRC R13, Da 11 thru TEMP 2 byt	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?! !add!</pre>
P       01AF       E5       E5         P       01B2       B5       E7         P       01B5       D8       EC         P       01B7       24       7D         P       01B4       6B       45         P       01C0       CF       F         P       01C1       E5       EF         P       01C4       76       7B         P       01C7       6B       03         P       01C7       8B       03         P       01C6       15       EE         P       01D1       40       7C         P       01D4       00       EF         P       01D6       00       EF         P       01D8       00       EE         P       01DA       DA       E5         P       01DC       D8       7D </td <td>749 7B 755 7B 755 755 755 755 755 755 755 755 755 755</td> <td>9 !determin 0 ba_8: 1 2 !get sta 3 4 5 6 6 7 8 !ready!! 9 0 ba_11: 1 5 ba_9: 6 ba_10: 7 8 9 1 9 1 1 1 1 1 1 1 1 1 1 1 1 1</td> <td>ne if ad ld xor rting ad ld sub jr add add ! rcf ld tm sbc jr sbc jr adc da ld da ld dec ddec ddpnz</td> <td>rdr dition or subtra TEMP 4, @bcd SRC TEMP 4, @bcd_DST dresses! R13, bcd LEN R13, TEMP 2 z,ba 14 bcd_SRC, R13 bcd_DST, bcd_LEN TEMP 1, @bcd_DST TEMP 1, @bcd_SRC ba 10 TEMP 1, @bcd_SRC ba 10 TEMP 1, @bcd_SRC TEMP 1, @bcd_SRC TEMP 1 bcd_DST bcd_DST bcd_DST bcd_SRC R13, ba 11 'thru TEMP 2 Systems</td> <td><pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?! !add!</pre></td>	749 7B 755 7B 755 755 755 755 755 755 755 755 755 755	9 !determin 0 ba_8: 1 2 !get sta 3 4 5 6 6 7 8 !ready!! 9 0 ba_11: 1 5 ba_9: 6 ba_10: 7 8 9 1 9 1 1 1 1 1 1 1 1 1 1 1 1 1	ne if ad ld xor rting ad ld sub jr add add ! rcf ld tm sbc jr sbc jr adc da ld da ld dec ddec ddpnz	rdr dition or subtra TEMP 4, @bcd SRC TEMP 4, @bcd_DST dresses! R13, bcd LEN R13, TEMP 2 z,ba 14 bcd_SRC, R13 bcd_DST, bcd_LEN TEMP 1, @bcd_DST TEMP 1, @bcd_SRC ba 10 TEMP 1, @bcd_SRC ba 10 TEMP 1, @bcd_SRC TEMP 1, @bcd_SRC TEMP 1 bcd_DST bcd_DST bcd_DST bcd_SRC R13, ba 11 'thru TEMP 2 Systems	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?! !add!</pre>
P         01AF         E5         EE           P         01B2         B5         EF           P         01B5         D8         EC           P         01B5         D8         EC           P         01B7         24         7D           P         01B7         24         7D           P         01B7         24         7D           P         01B7         24         7D           P         01B4         6B         45           P         01BC         02         ED           P         01BC         02         FC           P         01C0         CF         FP           P         01C1         E5         EF           P         01C7         6B         05           P         01C7         8B         03           P         01C7         8B         03           P         01C7         8B         03           P         01D1         40         7C           P         01D3         F5         7C           P         01D6         00         EF           01D8         0	749 7B 755 7B 755 ED 755 ED 755 755 755 755 755 755 755 755 755 755	9 !determin 0 ba_8: 1 2 !get sta 3 4 5 6 6 7 8 !ready!! 9 0 ba_11: 1 5 ba_9: 6 ba_10: 7 8 9 1 9 1 1 1 1 1 1 1 1 1 1 1 1 1	ne if ad ld xor rting ad ld sub jr add add ! rcf ld tm jr sbc jr sbc jr adc da ld dec dda ld dec cdec carry	rdr dition or subtra TEMP 4, @bcd SRC TEMP 4, @bcd_DST dresses! R13, TEMF 2 z,ba 14 bcd_SRC, R13 bcd_DST, bcd_LEN TEMP 1, @bcd_DST TEMP 1, @bcd_SRC ba 10 TEMP 1, @bcd_SRC ba 10 TEMP 1, @bcd_SRC TEMP 1 bcd_DST, TEMP 1 bcd_DST bcd_SRC R13, Da 11 thru TEMP 2 byt	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?! !add!</pre>
P       01AF       E5       E5         P       01B2       B5       E7         P       01B5       D8       EC         P       01B7       24       7D         P       01B4       6B       45         P       01C0       CF       F         P       01C1       E5       EF         P       01C4       76       7B         P       01C7       6B       03         P       01C7       8B       03         P       01C6       15       EE         P       01D1       40       7C         P       01D4       00       EF         P       01D6       00       EF         P       01D8       00       EE         P       01DA       DA       E5         P       01DC       D8       7D </td <td>744 7B 755 7B 755 755 755 755 755 755 755 755 755 755</td> <td>9 !determin ba_8: 2 !get sta 3 !ready!! 5 ba_11: 2 ba_11: 5 ba_9: 5 ba_10: 7 8 9 1 !propaga 3</td> <td>ne if ad ld xor rting ad ld sub jr add add ! rcf ld tm jr adc tf dec dec dec dec dec dec dec dec dec dec</td> <td>rdr dition or subtra TEMP 4,@bcd SRC TEMP 4,@bcd_DST dresses! R13,bcd_LEN R13,TEMP 2 z,ba 14 bcd_DST,bcd_LEN TEMP 1,@bcd_DST TEMP 1,@bcd_DST TEMP 1,@bcd_SRC ba 10 TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC R13,Taa 11 thru TEMP 2 byt R13,TEMP 2 R13, TEMP 2 R14, TEMP 2 R15, T</td> <td><pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?! !add! es of DST!</pre></td>	744 7B 755 7B 755 755 755 755 755 755 755 755 755 755	9 !determin ba_8: 2 !get sta 3 !ready!! 5 ba_11: 2 ba_11: 5 ba_9: 5 ba_10: 7 8 9 1 !propaga 3	ne if ad ld xor rting ad ld sub jr add add ! rcf ld tm jr adc tf dec dec dec dec dec dec dec dec dec dec	rdr dition or subtra TEMP 4,@bcd SRC TEMP 4,@bcd_DST dresses! R13,bcd_LEN R13,TEMP 2 z,ba 14 bcd_DST,bcd_LEN TEMP 1,@bcd_DST TEMP 1,@bcd_DST TEMP 1,@bcd_SRC ba 10 TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC R13,Taa 11 thru TEMP 2 byt R13,TEMP 2 R13, TEMP 2 R14, TEMP 2 R15, T	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?! !add! es of DST!</pre>
P         01AF         E5         EE           P         01B2         B5         EF           P         01B5         D8         EC           P         01B5         D8         EC           P         01B5         D8         EC           P         01B7         24         7D           P         01BA         6B         45           P         01BC         02         ED           P         01BC         02         FC           P         01C0         CF         FC           P         01C1         E5         EF           P         01C4         76         7B           P         01C7         35         EE           P         01C7         35         EE           P         01D1         40         7C           P         01D3         F5         7C           P         01D4         DA         E5           P         01D4         DA         E5           P         01DF         DA         02	749 7B 755 75 75 75 75 75 75 75 75 75 75 75 75	9 !determin 0 ba_8: 2 !get sta 3 4 5 6 7 8 !ready!! 9 ba_11: 1 5 ba_9: 6 ba_10: 7 8 9 1 !propaga 3 4 1	ne if ad ld xor rting ad ld sub jr add if rcf ld tm sbc jr sbc jr adc da ld da da ld cc da ld cc dinz te carry ld inc djnz	rdr dition or subtra TEMP 4,@bcd SRC TEMP 4,@bcd_DST dresses! R13,bcd LEN R13,TEMP 2 z,ba 14 bcd SRC,R13 bcd_DST,bcd_LEN TEMP 1,@bcd_DST TEMP 1,@bcd_SRC ba 10 TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC R13,ba 11 thru TEMP 2 byt R13,TEMP 2 R13,ba 12	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?! !add! es of DST!</pre>
P       01AF       E5       E5         P       01B2       B5       E7         P       01B5       D8       EC         P       01B5       D8       EC         P       01B7       24       7D         P       01BC       02       ED         P       01BC       02       FC         P       01C0       CF       F         P       01C1       E5       EF         P       01C7       35       EE         P       01C7       35       EE         P       01D3       F5       FC         P       01D4       DA       E5         P       01DC       D8       7D	749 7B 755 7B 755 ED 755 ED 755 755 755 755 755 755 755 755 755 755	9 !determin 0 ba_8: 2 !get sta 3 4 5 5 6 7 8 !ready!! 9 ba_11: 1 5 ba_9: 6 ba_10: 7 8 9 1 !propaga 3 4 5 5 5 5 5 5 5 5 5 5 5 5 5	ne if ad ld xor rting ad ld sub jr add add ! rcf ld tm jr sbc jr sbc jr adc da ld dec dda ld dec ddinz te carry ld inc djnz jr	rdr dition or subtra TEMP 4, @bcd SRC TEMP 4, @bcd_DST dresses! R13, TEMP 2 z,ba 14 bcd SRC, R13 bcd_DST, bcd_LEN TEMP 1, @bcd_DST TEMP 1, @bcd_SRC ba 10 TEMP 1, @bcd_SRC ba 10 TEMP 1, @bcd_SRC TEMP 1 @bcd_DST, TEMP 1 bcd_SSC R13, ba 11 thru TEMP 2 R13, TEMP 2 R13, TEMP 2 R13, ba 12 ba 13	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?! !add! es of DST!</pre>
P       01AF       E5       EE         P       01B2       B5       EF         P       01B5       D8       EC         P       01B7       24       7D         P       01B0       02       FC         P       01BC       02       FC         P       01C0       CF       F         P       01C1       E5       EF         P       01C2       76       7B         P       01C2       85       03         P       01C4       76       7E         P       01D4       40       7C         P       01D4       00       EF         P       01D4       00       EF         P       01DC       D8       7D         P       01DC       D8       7D         P       01DC       D8       02	744 7B 755 7B 755 755 755 755 755 755 755 755 755 755	9 !determin 0 ba_8: 2 !get sta 3 4 5 6 7 8 !ready!! 9 ba_11: 1 5 ba_9: 6 ba_10: 7 8 9 1 !propaga 3 4 5 5 5 5 5 5 5 5 5 5 5 5 5	ne if ad ld xor rting ad ld sub jr add add lf rcf ld tm jr adc da jr adc dec djnz te carry ld inc djnz jr adc	rdr dition or subtra TEMP 4, @bcd SRC TEMP 4, @bcd_DST dresses! R13,bcd_LEN R13,TEMP 2 z,ba 14 bcd_DST,bcd_LEN TEMP 1, @bcd_DST TEMP 1, @bcd_DST TEMP 1, @bcd_SRC TEMP 1, @bcd_SRC TEMP 1, @bcd_SRC TEMP 1, @bcd_SRC TEMP 1 bcd_DST bcd_DST bcd_SST thru TEMP 2 btru TEMP 2 R13, ba 12 ba 13 @bcd_DST,#0	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?! !add! es of DST!</pre>
P       01AF       E5       E5         P       01B2       B5       E7         P       01B7       24       7D         P       01BC       02       FC         P       01BC       02       FC         P       01C1       E5       EF         P       01C2       76       B         P       01C4       76       FE         P       01C7       68       03         P       01C4       140       7C         P       01D4       00       EF         P       01D4       00       EF         P       01D6       00       EF         P       01D4       DA       E5         P       01D5       DA       02         P       01D5       DA       02	744 7B 755 755 755 755 755 755 755 755 755 755	9 !determin ba_8: 2 !get sta 3 !ready!! 5 ba_11: 5 ba_9: 6 ba_10: 7 8 9 1 !propaga 3 4 5 ba_12: 7 5 ba_12:	ne if ad ld xor xor rting ad ld sub jr add add ! rcf ld tm jr sbc jr add dec dec dec dec dec dec dinz jr adc dec dec dec dec dec dec dec dec dec d	rdr dition or subtra TEMP 4,@bcd SRC TEMP 4,@bcd_DST dresses! R13,bcd_LEN R13,TEMP 2 z,ba 14 bcd_DST,bcd_LEN TEMP 1,@bcd_DST TEMP 1,@bcd_DST TEMP 1,@bcd_SRC ba 10 TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC R13,TEMP 2 R13,TEMP 2 R13 R13,ba 12 ba 13 @bcd_DST,#0 @bcd_DST,#0 @bcd_DST	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?! !add! es of DST!</pre>
P       01AF       E5       E5         P       01B2       B5       EF         P       01B5       D8       EC         P       01B5       D8       EC         P       01B7       24       7D         P       01B7       24       7D         P       01B7       24       7D         P       01B7       24       7D         P       01B4       6B       45         P       01BC       02       ED         P       01BC       02       FC         P       01C1       E5       EF         P       01C7       68       05         P       01C7       85       7C         P       01D1       40       7C         P       01D1       40       7C         P       01D3       F5       7C         P       01D4       DA       E5         P       01D5       DA       02         P       01D5       DA       02         P       01D5       41       EF         P       01E6       41       EF	749 7B 755 75 75 ED 75 75 75 75 75 75 75 75 75 75 75 75 75 7	9 !determin 0 ba_8: 2 !get sta 3 4 5 6 7 8 !ready!! 9 ba_11: 1 2 3 4 5 ba_9: 6 ba_10: 7 8 9 9 1 !propaga 4 5 6 6 6 7 8 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1	ne if ad ld xor rting ad ld sub jr add add ! rcf ld tm sbc jr sbc jr sbc da ld da da dd da carry ld dinz jr adc da da da da da da da da da da da da da	rdr dition or subtra TEMP 4, @bcd SRC TEMP 4, @bcd_DST dresses! R13, bcd LEN R13, TEMP 2 z,ba 14 bcd SRC, R13 bcd_DST, bcd_LEN TEMP 1, @bcd_DST TEMP 1, @bcd_SRC ba 10 TEMP 1, @bcd_SRC TEMP 1, @bcd_SRC TEMP 1, @bcd_SRC R13, ba 11 thru TEMP 2 bcd SRC R13, ba 11 thru TEMP 2 bcd_SRC R13, ba 11 thru TEMP 2 bcd_DST, #0 @bcd_DST, #0 @bcd_DST	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?! !add! es of DST!</pre>
P       01AF       E5       E5         P       01B2       B5       E7         P       01B7       24       7D         P       01BC       02       FC         P       01BC       02       FC         P       01C1       E5       EF         P       01C2       76       B         P       01C4       76       FE         P       01C7       68       03         P       01C4       140       7C         P       01D4       00       EF         P       01D4       00       EF         P       01D6       00       EF         P       01D4       DA       E5         P       01D5       DA       02         P       01D5       DA       02	744 7B 755 755 755 755 755 755 755 755 755 755	9 !determin 0 ba_8: 2 !get sta 3 4 5 6 7 8 !ready!! 9 ba_11: 1 2 3 4 5 ba_9: 6 ba_10: 7 8 9 9 1 !propaga 4 5 6 6 6 7 8 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1	ne if ad ld xor xor rting ad ld sub jr add add ! rcf ld tm jr sbc jr add dec dec dec dec dec dec dinz jr adc dec dec dec dec dec dec dec dec dec d	rdr dition or subtra TEMP 4,@bcd SRC TEMP 4,@bcd_DST dresses! R13,bcd_LEN R13,TEMP 2 z,ba 14 bcd_DST,bcd_LEN TEMP 1,@bcd_DST TEMP 1,@bcd_DST TEMP 1,@bcd_SRC ba 10 TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC TEMP 1,@bcd_SRC R13,TEMP 2 R13,TEMP 2 R13 R13,ba 12 ba 13 @bcd_DST,#0 @bcd_DST,#0 @bcd_DST	<pre>!sign of SRC! !sign of DST! !done already! !carry = 0! !add or sub?! !add! es of DST!</pre>

P 01EC FB	13 7 7		jr out leas		
P 01EE E5		84	1d	TEMP 1,@bcd DST	
P 01F1 56	7C 7F 7	85	and	TEMP 1, #%7F	
P 01F4 6D		86	jp	z,ba err	<pre>!no post dec digits!</pre>
P 01F7 E6	7C 10 7	87	ld	TEMP 1,#%10	
P 01FA D8		'88	ld	R13, Ded_DST	
P 01FC D6		89	call	rdr –	
P 01FF 01	EF 7	'90	dec	@bcd_DST	!dec digit cnt!
P 0201 CF		'91 ba_14:	rcf		
P 0202 AF		'92 - '93	ret		
P 0203 DF	7	'94 ba err:	scf		
P 0204 AF		'95 -	ret		
P 0205	7	'96 END	bcdadd		

## Conversion Routines

0205		

CONVERSION ROUTINES	5	
	821 CONSTANT	
	822 bca LEN	:= R12
	823 bca SRC	:= R13
	824 GLOBAL	
P 0205	825 beddase PROCEDU	
	826 !**********	**********************************
	827 Purpose =	To convert a variable length BCD
	828	string to decimal ASCII.
	829	
	830 Input =	RR14 = address of destination ASCII
	831	string (in reg/ext/ser memory).
	832	R13 = address of source BCD
	833	string (in register memory).
	834	R12 = BCD digit count / 2
	835	
	836 Output =	ASCII string in designated
	837	destination buffer.
	838	Carry FLAG = 1 if input format error
	839	or serial disabled,
	840 841	= 0 if no error.
	842	R12, R13, R14, R15 modified. Input BCD string ummodified.
		***************************************
	844 ENTRY	• • • • • • • • • • • • • • • • • • • •
P 0205 E6 7C 2D	845 ld	TEMP 1,#'-' !minus sign!
P 0208 77 ED 80	846 tm	ebca SRC, #\$80 !src negative?!
P 020B EB 03	847 jr	nz, bcd d1 !yes!
P 020D E6 7C 2B	848 1d	TEMP 1,#'+' !positive sign!
P 0210 E5 ED 7E	849 bed d1: 1d	TEMP 3,@bca SRC
P 0213 56 7E 7F	850 and	TEMP 3,#%7F lisolate post dec cnt!
P 0216 02 CC	851 add	bca LEN, bca LEN !total digit count!
P 0218 70 EC	852 push	bca LEN
P 021A 24 7E EC	853 sub	bca LEN, TEMP 3 !pre-dec digit cnt!
	854 pop	TEMP 3 !total digit count!
P 021F 7B 35	855 jr	ult, bcd d2 !format error!
	856 call	put dest !sign to dest.!
P 0224 7B 30	857 jr	c, bcd d2 !serial error!
	858 cp	bca LEN,#0 !any pre-dec digits?!
P 0229 6B 22	859 jr	z, bcd d6 !no. start with '.'!
P 022B 76 7E 01	860 bed d4: tm	TÉMP 3,#1 Ineed next byte?!
P 022E EB 04	861 <sup>—</sup> jr	nz, bcd d3 !not yet.!
P 0230 DE	862 inc	bca SRC !update pointer!
P 0231 E5 ED 7D	863 1d	TEMP 2,@bca_SRC !get next byte!
	864 bcd_d3: swap	TEMP_2 -
	865 ld	TEMP_1,TEMP_2
	866 and	TEMP_1,#%OF !isolate digit!
	867 cp	TEMP_1,#9 !verify bcd!
<b>n n n n n n n n n n</b>	868 jr	ugt, bcd_d5 !no good!
	869 add	TEMP_1,#%30 !convert to ASCII!
	870 call	put dest !to destination!
	871 dec	TEMP_3 !digit count!
	872 jr	z, bcd_d2 !all done!
	873 djnz	bca LEN, bcd_d4 !next digit!
	874 bcd_d6: 1d	TEMP 1,#'.' !time for dec. pt.!
	875 call	put dest !to destination!
	876 jr	bcd_d4 !continue!
	877 bcd_d5: scf 878 bcd_d2: ret	<pre>!set error return!</pre>
	878 bcd_d2: ret	
1 0231	879 END beddase	
	881 GLOBAL	
	882 wrdhase PROCEDU	RE
	883 !**********	***********************************
	884 Purpose =	To convert a binary word to Hex ASCII.
	885	
	886 Input =	RR12 = source binary word.
	887	RR14 = address of destination ASCII
	888	string (in reg/ext/ser memory).
	889	
	890 Note =	All other details same as for bythasc.
		***************************************
D 0357 D6 0057	892 ENTRY	hubbaan taamaa Diot
P 0257 D6 025C'	893 call	bythasc !convert R12!
P 025A C8 ED	894 1d 805 Ifall into byth	R12,R13
P 0250	895 !fall into byth 896 END wrdhasc	a 50 :
P 025C	OYU END WI'GHASC	

P 025C	898 CONSTANT 899 bna SRC 900 GLOBAL 901 bythasc PROCEDU 902 !*************	:= R12 RE
	903 Purpose =	To convert a binary byte to Hex ASCII.
	904 905 Input = 906 907	RR14 = address of destination ASCII string (in reg/ext/ser memory). R12 = Source binary byte.
	908	
	909 Output = 910	ASCII string in designated destination buffer.
	911	Carry = 1 if error (serial only).
	912	R14, R15 modified.
	913 ************************************	***************************************
P 025C B0 7E	915 clr	MODE !flag => binary to ASCII!
P 025E E6 7D 02 P 0261 F0 EC	916 bca_go: ld 917 bca_go1: SWAP	TEMP 2,#2 bna SRC !look at next nibble!
P 0263 C9 7C	917 bca_go1: SWAP 918 ld	TEMP 1, bna SRC
P 0265 56 7C OF	919 and	TEMP 1.#%0F !isolate low nibble!
P 0268 06 7C 30 P 026B A6 7C 3A	920 ADD 921 cp	TEMP 1,#\$30 !convert to ASCII! TEMP 1,#\$3A !>9?!
P 026E 7B 09	922 jr	ult, skip !no!
P 0270 DF	923 SCF	!in case error!
P 0271 76 7E 01 P 0274 EB 0D	924 TM 925 JR	MODE,#1 !input is BCD?! NZ,bca ex !yes. error.!
P 0276 06 7C 07	926 ADD	TEMP 1,#%07 !input hex. adjust!
P 0279 D6 03F4'	927 skip: call	put_dest !put byte in dest!
P 027C 7B 05 P 027E 00 7D	928 jr 929 dec	c,bca ex lerror! TEMP 2
P 0280 EB DF	930 jr	nz,bca_go1 !loop till done!
P 0282 CF	931 RCF	!carry = 0: no error!
P 0283 AF P 0284	932 bca_ex: ret 933 END bythasc	!done!

			035	CONSTAN	т			
			936	bed ad		:=	R14	
			937	bed_en		:=	R15	
				GLOBAL	•	•-	1115	
P 0284				bedwrd	PROCEDU	DE		
1 0204				i*****			********	
			940	-				deble lemeth DCD
				Purpos	e =			riable length BCD
			942					ned binary word. Only
			943			pre-dec.	imai dig	its are converted.
			944	<b>T</b>				
			945	Input	=			f source BCD
			946					n register memory).
			947			R15 = B	CD digit	count / 2
			948	<b>.</b>				
			949	Output	=		binary wo	
			950			Carry F	LAG = 1	if input format error
			951					or dest overflow,
			952					if no error.
			953				modified	
			954		******	*******	*******	• • • • • • • • • • • • • • • • • • • •
			955	ENTRY				
P 0284 B0	EC		956		clr	R12		!init destination!
P 0286 BO	ED		957		clr	R13		
P 0288 E5	ΕE	7B	958		1d	TEMP 4.0	ebcd adr	<pre>!get sign/post length!</pre>
P 028B 56	7B	7F	959		and	TEMP <sup>4</sup> ,		!isolate post Tength!
P 028E 02	ŕΓ	·	960		add			!# bcd digits!
P 0290 24	7 B	EF	961		sub	bcd_cnt		!# pre-dec digits!
P 0293 7B	37		962		jr	ult,bcd		!format error!
P 0295 E5	ĒĒ	7B	963		ĭd			!remember sign!
P 0298 E6	7Ē	ό2	<u>964</u>	bcd w3:	ld	TEMP 3,		!digits per byte!
P 029B EE			965		inc	bed adr		!src address!
P 029C E5	ΕE	7D	966		ld		ebcd adr	get next src byte!
P 029F A6	EF	òō		bcd w1:	ср	bed ent		!digit count = 0?!
P 02Á2 6B	12		968		jr	z,bcd w		!conversion complete!
P 02A4 F0	7D		969		swap	TEMP 2	-	!next digit!
P 02A6 E4	7D	7C	970		ld	TEMP 1,	TEMP 2	
P 02A9 D6	042		971		call	bed bin	·	!accumulate in binary!
P 02AC 7B	1E	Ŭ	972		jr	c,bcd w	2	!overflow or format err!
P 02AE 00	EF		973		dec	bed ent	<b>L_</b>	!update digit count!
P 02B0 00	7E		974		dec	TEMP 3		Inext byte?!
P 02B2 EB	ËB		975		ir	nz,bcd v	ur 1	ino. same.!
P 02B4 8B	Ē2		976		jr			inext byte!
P 02B6 DF	52			bcd w4:	scf	bcd_w3		lin case!
P 02B7 76	ЕC	80	977 978	Dea_w4.	tm	D10 ##0	•	<pre>!result &gt; 15 bits?!</pre>
P 02BA EB	10	00				R12,#%8		ioverflow!
P 02BC 76	7B	00	979	<b>New</b>	jr	nz, bed_		
	•	80		bcd_w5:	tm	TEMP_4,		!source negative?!
P 02BF 6B	0A		981		jr	z,bcd_w	b	Ino. done.1
P 02C1 60	EC		982		com	R12		
P 02C3 60	ED		983		com	R13		
P 02C5 06	ED	01	984		add	R13,#1		
P 02C8 16	EC	00	985		adc	R12,#0		!RR12 two's complement!
P 02CB CF				bcd_w6:	· · ·			!carry = 0!
P 02CC AF				bcd_w2:				
P 02CD			988	END	bcdwrd			

			990 GLOBAL			
P 02CD			991 wrdbed	PROCEDU		
			992 !*****	*******	**************	******************
			993 Purpo	se =	To convert a si	gned binary word
			994		to a variable l	ength BCD string.
			995			
			996 Input	=		f destination BCD
			997			(in register memory)
			998		RR12 = source b	
			999		R15 = BCD digit	count / 2
			1000			
			1001 Outpu	t =		estination buffer
			1002			if dest overflow
			1003			if no error.
			1004		R12,R13,R14,R15	
			1005 ******	*******	************	******************
P 02CD B1	FF		1006 ENTRY	- <b>1</b> -	Abad adm	livit simp(nest dec out)
	EE	00	1007	clr	ebcd adr	!init sign/post_dec_cnt!
P 02CF 76 P 02D2 6B	EC OD	80	1008 1009	tm	$R_{12}, \#_{80}$	is input word negative?
P 02D2 0D	EE	80	1010	jr or	z,wrd_b0 @bcd_adr,#%80	!set result negative!
P 02D7 60	ED	00	1010	com	R13	
P 02D9 60	EC		1012	com	R12	
P 02DB 06	ËD	01	1013	add	R13,#1	
P 02DE 16	EC	00	1014	adc	R12,#0	!RR12 two's complement!
P 02E1 10	ĒD	00	1015 wrd b0		R13	•••••••
P 02E3 10	EC		1016	rlc	R 12	!bit 15 not magnitude!
P 02E5 EE			1017	inc	bed adr	!update dest pointer!
P 02E6 E9	7C		1018	ld	TEMP_1,bcd_adr	•
P 02E8 F9	7D		1019	1d	TEMP <sup>2</sup> , bcd <sup>cnt</sup>	!dest byte count!
P 02EA 04	EF	7C	1020	add	TEMP 1, bed ent	
P 02ED 00	7 C		1021	dec	TEMP 1	<pre>!= bcd end addr!</pre>
P 02EF B1	ΕE		1022 wrd b1	: clr	@bcd <sup>_</sup> adr	!initialize dest!
P 02F1 EE			1023 -	inc	bed adr	
P 02F2 FA	FB		1024	djnz	bcd_cnt,wrd_b1	
P 02F4 E6	7 E	OF	1025	ld	TEMP_3,#15	<pre>!source bit count!</pre>
P 02F7 70	7E		1026 wrd_b3		TEMP_3	
P 02F9 10	ED		1027	rlc	R13	
P 02FB 10	EC		1028	rlc	R12	!bit 15 to carry!
P 02FD E8	7C		1029	1d	bcd_adr,TEMP_1	Istart at end!
P 02FF F8	7 D		1030	1d	bcd_cnt,TEMP_2	!dest byte count!
FF						d string # 2) + carry!
P 0301 E5	EE	7E	1032 wrd_b2		TEMP_3,@bcd_adr	18.0
P 0304 15	EE	7E	1033	adc	TEMP 3, @bcd_adr	!* 2 + carry!
P 0307 40 P 0309 F5	7E 7E	EE	1034	da 1d	TEMP-3	
P 0300 P3	ΓE EE	C C	1035 1036	dec	<pre>@bcd_adr,TEMP_3 bcd_adr</pre>	!next two digits!
P 030E FA	F1		1030	djnz	bed ent, wrd b2	!loop for all digits!
P 0310 50	7E		1038	•	TEMP 3	!restore src bit cnt!
P 0312 7B	04		1039	pop jr	c.wrd ex	!dest. overflow!
P 0314 00	7E		1040	dec	TEMP 3	
P 0316 EB	DF		1040	jr	nz, wrd b3	!next bit!
P 0318 AF			1042 wrd ex		,	
P 0319			1043 END	wrdbed		

washing and and a start of the start of the

P 0319		1045 GLOBAL 1046 hascwrd PROC 1047 !*********** 1048 Purpose = 1049	EDURE ************************************
		1050 1051 Input = 1052 1053	RR14 = address of source ASCII string (in reg/ext/ser memory).
		1053 1054 Output = 1055 1056 1057 1058 1059 1060 1060	RR12 = binary word (any overflow high order digits are truncated without error). Carry FLAG = 1 if input error (serial only) (SER_flg indicates cause) = 0 if no error R14, R15 modified
		1062 1063 Note = 1064 1065	The ASCII input string processing is terminated with the occurrence of a non-hex ASCII character.
		1066 **********	***************************************
		1067 ENTRY	
P 0319 B0	7 E	1068 clr	TEMP_3
P 031B B0	EC	1069 clr	R12
P 031D B0 P 031F D6	ED 03DA'	1070 clr	R13 !init output!
P 0322 7B	28	1071 has_c1: call 1072 jr	get_src !get input! c,has ex1 !error!
P 0324 D6	040D'	1072 Ja	
P 0327 7B	22	1075 carr	c,has ex !end conversion!
P 0329 A6	7C 39	1075 cp	TEMP 1,#%39
P 032C 3B	03	1076 jr	ule, has c2
P 032E 26	7C 37	1077 sub	TEMP_1, #%37
		1078 !Shift left	
D 0004 D0			nibble in least significant nibble!
P 0331 F0 P 0333 D9	ED 7D	1080 has_c2: swap 1081 1d	
P 0335 56	ED FO	1081 1d 1082 and	TEMP 2,R13 R13, <b>7%</b> F0
P 0338 56	7C 0F	1083 and	TEMP 1,#%0F
P 033B 44	7C ED	1084 or	R13, TEMP 1
P 033E F0	EC	1085 swap	
P 0340 56	EC FO	1086 and	R12,#%FO
P 0343 56	7D 0F 7D EC	1087 and	TEMP 2,#%OF
P 0346 44 P 0349 8B	7D EC D4	1088 or 1089 jr	R12,TEMP_2 has c1 !loop!
P 034B CF		1090 has ex: rcf	ino error!
P 034C AF		1091 has ex1:ret	
P 034D		1092 END haso	wrd

P 034D		1094 GLOBAL 1095 dascwr 1096 !*****	d PROCEDU	RE	*****
		1097 Purpo 1098 1099		To convert a va ASCII string to	riable length decimal signed binary.
		1100 Input 1101 1102	=		of source ASCII (in reg/ext/ser memory).
		1103 Outpu 1104 1105 1106 1107 1108 1109 1110 1111	t =	version of the Carry FLAG = 1 (SER_fl	olds the packed BCD result. if input error (serial only) g indicates cause) or dest overflow if no error
		1112 1113 Note 1114 1115 1116 1117 1118 1119 1120	=	The ASCII input terminated with non-decimal ASC Decimal ASCII s than 6 digits i will be returne	string processing is the occurrence of a II character. tring may be no more n length, else Carry d. gits are not included
P 034D CC P 034F 0C P 0351 06 P 0355 06 P 0357 7B P 0359 EC P 0358 EC P 0355 FC P 0360 8D P 0363	03 08 FD ED 0363' F3 08 FD EE 03 0284'	1121 <b>*****</b> 1122 ENTRY 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 END	ld ld add call jr ld add ld jp dascwrd	R12,#3 R13,#8 R13, P dasebed c,has_ex1 R14,#8 R14,#8 R14, P R15,#3 bedwrd	<pre>!6 digits! !temp addr =! !R8 thru R11! !convert to bcd! !error! !convert to binary!</pre>

-----

	1134 CONSTANT	
	1135 dab LEN	:= R12
	1136 dab DST	
		:= R13
	1137 GLOBAL	
P 0363	1138 dascbcd PROCEDU	IRE
	1139 !***********	********************************
	1140 Purpose =	To convert a variable length decimal
	1141	ASCII string to BCD.
	1142	Aboli boling to bob.
	1143 Input =	R13 = address of destination BCD
	1144	string (in register memory).
	1145	RR14 = address of source ASCII
	1146	string (in reg/ext/ser memory).
	1147	R12 = BCD digit count / 2
	1148	
		DCD stains in designated destruction
	1149 Output =	BCD string in designated destination
	1150	buffer (any overflow high order
	1151	digits are truncated without error).
	1152	Carry FLAG = 1 if input error
	1153	(serial only)
	1154	(SER flg indicates cause)
	1155	or overflow
	1156	R14, R15 modified.
	1157	
	1158 Note =	The ASCII input string processing is
	1159	terminated with the occurrence of a
	1160	non-decimal ASCII character.
		######################################
		***************************************
	1162 ENTRY	
P 0363 70 EC	1163 push	dab LEN !save!
P 0365 70 ED	1164 push	dab DST
P 0367 B1 ED	1165 das_g1: clr	@dab DST !init. destination!
P 0369 DE		
		dab_DST
P 036A CA FB	1167 djnz	dab_LEN,das_g1
P 036C B1 ED	1168 clr	@daЂ DST ───_!init.!
P 036E 50 ED	1169 pop	dab DST !restore!
P 0370 50 EC	1170 pop	dab_LEN
P 0372 E6 7E 01	1171 id	TEMP_3,#1 !for ver_asc!
P 0375 B0 7B	1172 clr	TEMP <sup>4</sup> !bit $0 = 5$ digit seen;
	1173	bit 1 => dec pt seen;
	1174	bit 7 => overflow!
P 0377 D6 03DA'	1175 das_g2: call	get src !get input byte!
P 037A 7B 41	1176 <sup>–</sup> jr	c,dab ex1 !serial error!
P 037C 56 7C 7F	1177 and	TEMP 1, #%7F !7-bit ASCII!
P 037F 76 7B 03	1178 tm	
P 0382 EB OF		
	1179 jr	nz,das_g5 !sign char not valid!
P 0384 A6 7C 2B	1180 cp	TEMP_1,#'+' !positive?!
P 0387 6B EE	1181 jr	z,das g2 !yes. no affect!
P 0389 A6 7C 2D	1182 cp	TEMP 1,#'-' !negative?!
P 038C EB 07	1183 jr	nz, das g4 !not sign char!
P 038E B7 ED 80	1184 xor	@dab_DST,#%80 !complement sign!
	· · · · · · · · · · · · · · · · · · ·	
	1185 jr	das_g2 !get next input!
P 0393 5B 0A	1186 das_g5: jr	mi,das_g6 !dec pt has been seen!
P 0395 A6 7C 2E	1187 das_g4: cp	TEMP 1,#'.' !is char dec pt?!
P 0398 EB 05	1188jr	nz,das g6 !nope.!
P 039A 46 7B 03	1189 or	TEMP_4,#%03 !dec pt and digit seen!
P 039D 8B D8	1190 jr	
P 039F D6 040D'		
	1191 das_g6: call	ver_asc !is bcd digit?!
P 03A2 7B 16	1192 jr	c,dab_ex !end conversion.!
P 03A4 46 7B 01	1193 or	TEMP 4,#%01 !digit seen!
P 03A7 D6 0463'	1194 call	rdl !new digit to dest!
P OJAA EB O9	1195 jr	nz,das g7 !overflow!
P 03AC 76 7B 02	1196 tm	TEMP_4,#%02 !post dec digit?!
P 03AF 6B C6		
I USHI UD CO	1197 jr	z,das_g2 !no. get next input!

P P	03B1 03B3 03B5 03B8	8B 46	ED C2 7B BD	80	1198 1199 1200 1201 1202	das_g7:	inc jr or jr	@dab_DST das_g2 TEMP_4,#%80 das_g2	linc post dec cnt! !get next input! !set overflow! !get next input!
Ρ	03BA 03BD 03BE		7B	FC	1203 1204	dab_ex: dab_ex1: END		FLAGS, TEMP_4	!carry = 0 or 1!
Ρ	03BE				1208	GLOBAL wrddasc !*****	PROCEDUI	**************	*******
					1210 1211 1212	Purpose		decimal ASCII	gned binary word to
					1213 1214 1215 1216	Input :	:	RR12 = source bi RR14 = address o memory).	of dest (in reg/ext/ser
					1217 1218 1219	Output	=	version of the r	olds the packed BCD result.
					1220			R12, R13, R14, F	(15 modified.
					1221	******	*******	****************	**********************
					1222	ENTRY			
Ρ	03BE	70	EΕ		1223		push	R14	
Ρ	0300	70	EF		1224		push	R15	!save dest addr!
Ρ	0302	ÉC	08		1225		ld	R14,#8	
	03C4		FD	ΕE	1226		add	R14, RP	!R8,9,10 & 11 temp!
	03C7		03		1227		ld	R15,#3	<pre>!temp byte length!</pre>
	0309		0201	D'	1228		call	wrdbcd	<pre>!convert input word!</pre>
	0300		EF		1229		pop	R15	!restore dest addr!
	03CE 03D0		EE 03		1230		pop ld	R14 R12 #2	
	03D0		03		1231 1232		1d	R12,#3 R13,#8	<pre>!length of temp!</pre>
	03D4		FD	ED	1233		add	R13, RP	laddr of temp!
	0307		0205		1234		jp	beddase	!convert to ASCII!
	03DA			-	1235	END	wrddasc		

P 03DA			GLOBAL	PROCEDU	!for PART II on	ly!	
r USDR		1230	1*****	*******	*************	*****************	
		1240	Purpose		To get source b	vte from	
		1241	14. 900.			ory into TEMP 1.	
		1242				.,	
		1243	Output	=	Carry FLAG = 1	if error (serial)	
		1244	ouopuo	-		if all ok	
		1245			TEMP $1 = source$		
		1246			RR14 updated.		
			******	******		*******************	
			ENTRY				
P 03DA CF		1249		rcf		<pre>!set good return code!</pre>	
P 03DB EE		1250		inc	R14	!test R14 = 0!	
P 03DC EA	06	1251		djnz	R14,get s1	<pre>!src in ext memory!</pre>	
P 03DE FE		1252		inc	R15 -	!test R15 = 0!	
P O3DF FA	OE	1253		djnz	R15,get s2	<pre>!src in reg memory!</pre>	
P 03E1 8D	0000#	1254		jp	ser get	!src in ser memory!	
P 03E4 70	EB	-	get s1:	•••	R11	<pre>!save user's!</pre>	
P 03E6 82	BE	1256		lde	R11,@RR14	!get byte!	
P 03E8 B9	7C	1257		ld	TEMP 1, R11	!move to common!	
P 03EA 50	ÉB	1258		рор	R11 -	<pre>!restore user's!</pre>	
P O3EC AO	EE	1259		incw	RR14	!update src ptr!	
P OBEE AF		1260		ret		•	
P 03EF E5	EF 7C	1261	get s2:	ld	TEMP 1,@R15	!get byte!	
P 03F2 FE	•	1262	-	inc	R15 -	!update src ptr!	
P 03F3 AF		1263		ret			
P 03F4		1264	END	get src			
-		1265		_			
		1266	GLOBAL		for PART II on	ly!	
P 03F4		1267	put dest	t	PROCEDURE		
		1268	I** <u>*</u> ***	*******	***************************************		
		1269	Purpos	e =	To store destination byte from TEMP_1		
		1270			into reg/ext/se	r memory	
		1271					
		1272	Output	=	RR14 updated.		
		1273	******	*******	***************	******************	
			ENTRY				
P 03F4 EE		1275		inc	R14	!test R14 = 0!	
P 03F5 EA	06	1276		djnz	R14,put_s1	!dest in ext memory!	
P 03F7 FE		1277		inc	R15	!test R15 = 0!	
P 03F8 FA	OE	1278		djnz	R15,put_s2	!dest in reg memory!	
P 03FA 8D	0000 <b>*</b>	1279		jp	ser_output	!dest in ser memory!	
P 03FD 70	EB	1280	put_s1:	push	R11	!save user's!	
P 03FF B8	7C	1281		1d	R11, TEMP_1		
P 0401 92	BE	1282		lde	@RR14,R17		
P 0403 50	EB	1283		рор	R11	irestore user's!	
P 0405 A0	EE	1284		incw	RR14		
P 0407 AF		1285		ret			
P 0408 F5	7C EF		put_s2:		@R15,TEMP_1		
P 040B FE		1287		inc	R15		
P 040C AF		1288		ret			
P 040D		1289	END	put_des	t		

----

		1291 1292	CONSTANT MODE	:= TEMP 3	
		1293	char INTERNAL	:= TEMP_1	
P 040D		-	ver asc PROCEDU		
		1296			*******
		1297 1298 1299	Purpose =	hex or decimal	character as valid ASCII.
		1300 1301	Input =	TEMP_1 = 8-bit TEMP_3 = 0 => t	
		1302 1303			est for decímal
		1304 1305	Output =		if error.
		1306 1307	************** ENTRY	******	***********************
P 040D 56		7F 1308	and	char,#%7F	!7-bit ASCII!
P 0410 A6		30 1309	cp	char,#'0'	!range start: '0'!
P 0413 7B P 0415 A6	16 7C	1310 3A 1311	jr cp	ult,ver_err char,#'9'+1	<pre>!no good! !dec range end: '9'!</pre>
P 0418 7B	10	1312	jr	ult, ver ok	iall's well!
P 041A 76	7E (	01 1313	tm	MODE,#1	Idec or hex?!
P 041D EB	OB	1314	jr	nz,ver_erc	ino good!
P 041F 56 P 0422 A6		DF 1315 41 1316	and		'A') linsure upper case!
P 0425 7B	04	41 1316 1317	cp jr	char,#'A' ult,ver err	!check A-F range! !no good!
P 0427 A6		47 1318	cp	char,#'F'+1	lend hex range!
			ver_ok:	····· , " · · · ·	
P 042A EF			ver_erc: ccf		<pre>!complement carry!</pre>
P 042B AF P 042C		-	ver_err: ret END ver_asc		
P 042C			INTERNAL bcd bin PROCEDU	IRE	
1 0.20		1326		***********	*****
		1327 1328	Purpose =	lo convert next	bed digit to binary.
		1329 1330	Input =	TEMP_1 = digit	
		1331 1332		RR12 = RR12 * 1	0 + digit *****************************
P 042C 56	7C (	0F 1334	ENTRY and	TEMP 1,#%OF	!isolate digit!
P 042F A6	-	09 1335	cp	TEMP 1,#9	verify valid!
P 0432 BB	2D	1336	jr	ugt, Dcd_b1	lerrorl
P 0434 02	DD	1337	add	R13, R13	
P 0436 12 P 0438 7B	CC 27	1338	adc	R12, R12	!2x! !overflow!
P 0438 70	27 EC	1339 1340	jr push	c,bed_b1 R12	iovernow:
P 043C 70	ED	1341	push	R13	
P 043E 02	DD	1342	add	R13, R13	
P 0440 12	CC	1343	adc	R12,R12	! 4x !
P 0442 7B P 0444 02	19 DD	1344 1345	jr add	c, bcd b2	loverflow!
P 0446 12	cc	1345	ade	R13,R13 R12,R12	18x1
P 0448 7B	13	1347	jr	c,bcd b2	!overflow!
P 044A 04	7C I	ED 1348	add	R13, TEMP 1	
P 044D 16		0 1349	ade	R12,#0	18x + d1
P 0450 7B P 0452 50	0B 7C	1350 1351	jr pop	c,bcd_b2 TEMP_T	!overflow!
P 0452 50		ED 1352	add	R13, TEMP 1	
P 0457 50	7C	1353	pop	TEMP_1 -	
P 0459 14 P 045C AF	7C 1	EC 1354 1355	adc ret	R12, TEMP_1	!10x + d!
		1356			
			<b>N-4 LO.</b>	TEND 1	
P 045D 50	7C	1357	bcd_b2: pop	TEMP 1	Inostono stock!
P 045F 50	7C 7C	1357 1358	_ pop	TEMP_1 TEMP_1	!restore stack!  error!
		1357 1358			!restore stack! !error!
P 045F 50 P 0461 DF		1357 1358 1359	bcd_b1: scf ret	TEMP_1	

12
13
*******
string length
string address
t 3-0 = new digit
a matatad laft and digit.
g rotated left one digit; inserted in units position.
t 3-0 = digit rotated out
f high order digit position
t 7 - 4 = 0
= 1 if TEMP_1 <> 0 unmodified
*******
en !address of units place!
adr F0 !isolate digit!
OF !isolate new digit!
_adr
MP 1 Isave new byte!
MP_2
!back-up pointer! 01 !loop till done!
_01 !loop till done! OF !old high order digit!
!restore R12!
*************************
string length string address
string length
string length string address t 7-4 = new digit
string length string address t 7-4 = new digit g rotated right one digit;
string length string address t 7-4 = new digit
string length string address t 7-4 = new digit g rotated right one digit; inserted in high order ified
string length string address t 7-4 = new digit g rotated right one digit; inserted in high order ified ied
string length string address t 7-4 = new digit g rotated right one digit; inserted in high order ified
string length string address t 7-4 = new digit g rotated right one digit; inserted in high order ified ied
string length string address t 7-4 = new digit g rotated right one digit; inserted in high order ified ied
string length string address t 7-4 = new digit g rotated right one digit; inserted in high order ified ied
<pre>string length string address t 7-4 = new digit g rotated right one digit; inserted in high order ified ied adr</pre>
string length string address t 7-4 = new digit g rotated right one digit; inserted in high order ified ied ********************************
<pre>string length string address t 7-4 = new digit g rotated right one digit; inserted in high order ified ied adr OF !isolate digit! F0 !isolate new digit!</pre>
<pre>string length string address t 7-4 = new digit g rotated right one digit; inserted in high order ified ied ********************************</pre>
<pre>string length string address t 7-4 = new digit g rotated right one digit; inserted in high order ified ied adr OF !isolate digit! F0 !isolate new digit!</pre>
<pre>string length string address t 7-4 = new digit g rotated right one digit; inserted in high order ified ied ################################</pre>
string length string address t 7-4 = new digit g rotated right one digit; inserted in high order ified ied ********************************
<pre>string length string address t 7-4 = new digit g rotated right one digit; inserted in high order ified ied ################################</pre>

## Bit Manipulation Routines

P 04A1	1460 CONSTANT 1461 tjm_bits 1462 tjm_mask 1463 GLOBAL 1464 clb PROCEDU 1465 !******************	
	1465 Purpose = 1467 1468 1469 1470	To collect selected bits in a byte into adjacent bits in the low order end of the byte. Upper bits in byte are set to zero.
	1471 Input = 1472 1473 1474	R12 = input byte R13 = mask. Bit = 1 => corresponding input bit is selected.
	1475 Output = 1476	R12 = collected bits
	1470 1477 Note =	For example:
	1478	Input : R12 = %(2)01110110
	1479 1480	R13 = %(2)10000101
	1481	Output : $R12 = $ %(2)00000010
	1482 ************	***********************************
P 04A1 E6 7C 08	1483 ENTRY	
P 04A1 E6 7C 08 P 04A4 B0 7D	1484 ld 1485 clr	TEMP 1,#8 !bit count! TEMP 2 !bits collected here!
P 04A6 90 EC	1486 next1: rl	tim bits !bit 7 to bit 0!
P 04A8 90 ED	1487 rl	tjm mask !bit 7 to carry!
P O4AA FB 06	1488 jr	nc, no select !don't use this bit!
P 04AC EO EC	1489 rr	tjm_bIts
P 04AE 90 EC	1490 rl	tjm bits !bit 7 to 0 and carry!
P 04B0 10 7D	1491 rlc 1492 no select:	TEMP_2 !collect source bit!
P 04B2 00 7C	1493 dec	TEMP 1
P 04B4 EB FO	1494 jr	nz,next1 !repeat!
P 04B6 C8 7D	1495 Id	R12, TEMP_2
P 04B8 AF	1496 ret	-
P 04B9	1497 END clb	

annen - 10 an - 11 an - 1

	1499 CONSTANT	
	1500 tjm_tabh	:= R14
	1501 tjm tabl	:= R15
	1502 tjm tab	:= RR14
	1503 GLOBAL	
P 04B9	1504 tjm PROCEDU	JRE
-	1505 !***********	***************************************
	1506 Purpose =	To take a jump to a routine address
	1507	determined by the state of selected
	1508	bits in a source byte. A bit
	1509	is 'selected' by a one in the
	1510	corresponding position of a mask.
	1511	The 'selected' bits are packed into
	1512	adjacent bits in the low order end of
	1513	the byte. This value is then doubled,
	1514	and used as an index into the jump
	1515	table.
	1516	
	1517 Input =	RR14 = address of jump table in
	1518	program memory.
	1519	R12 = input data
	1520	R13 = mask
	1521 ************	***************************************
	1522 ENTRY	
P 04B9 D6 04A1'	1523 call	clb !collect selected bits!
P 04BC 02 CC	1524 add	tjm bits,tjm bits !collected bits # 2!
P 04BE 16 EE 00	1525 adc	tjm tabh,#0 !in case carry!
P 04C1 02 FC	1526 add	tjm tabl,tjm bits
P 04C3 16 EE 00	1527 adc	tjm tabh,#0 !tjm tab points to!
P 04C6 C2 DE	1528 ldc	tjm mask,@tjm tab !table entry!
P 04C8 A0 EE	1529 incw	tjm tab
P 04CA C2 FE	1530 ldc	tjm tabl,@tjm tab !get table entry!
P 04CC E8 ED	1531 ld	tjm tabh,tjm mask !into tjm tab!
	1532	•_ • • _ • _
P 04CE 30 EE	1533 jp	@tjm_tab !bye!
P. 011D0	1534 1535 FND	
P 04D0	1535 END tjm	
	1536 END PART_I	

O errors Assembly complete

## ROMLESS Z8 SUBROUTINE LIBRARY PART II

Z8ASM Loc	3.02 OBJ CODE	STMT	SOURCE STATEMENT
		4	PART_II MODULE
			''ROMLESS Z8' SUBROUTINE LIBRARY PART II !
		10	CONSTANT !Register Usage!
		11 12 13	RAM_START := \$7F
		15	P3M_save := RAM_START TEMP 3 := P3M_save-1
		17 18	TEMP_2 := TEMP_3-1 TEMP_1 := TEMP_2-1 TEMP_4 := TEMP_1-1
		19 20 21 23 23 24 25	available as general registers to the user
		26 27	SER_char := TEMP 4-1 SER_tmp2 := SER_char-1
			SER_tmp1       :=       SER_tmp2-1         SER_put       :=       SER_tmp1-1         SER_len       :=       SER_put-1         SER_buf       :=       SER_len-2
		31 32	SER_imr := SER_buf-1
		34	SER cfg := SER imr-1 !Serial Configuration Data bit 7 : =1 => odd parity on
		36 37	<pre>bit 6 : =1 =&gt; even parity on (bit 6,7 = 11 =&gt; undefined)</pre>
		39	<pre>bit 5 : undefined bit 4 : undefined bit 3 : =1 =&gt; input editting on</pre>
		41 42	bit 2 : =1 => auto line feed enabled bit 1 : =1 => BREAK detection enabled
		44	bit 0 : =1 => input echo on ! op := \$80 ep := \$40
		47	ep := %40 ie := %08 al := %04
		49 50	be := \$02 ec := \$01
		52	SER_get := SER_cfg-1 SER_flg := SER_get-1 !Serial Status Flags
		54 55	<pre>bit 7 : =1 =&gt; serial I/O disabled bit 6 : undefined</pre>
		50 57 58	<pre>bit 5 : undefined bit 4 : =1 =&gt; parity error bit 3 : =1 =&gt; BREAK detected</pre>
		59 60	<pre>bit 2 : =1 =&gt; input buffer overflow bit 1 : =1 =&gt; input buffer not empty</pre>
		62 63	sd := %80
		64 65	pe := \$10 bd := \$08
		66 67 68	bne := %02
		69	

RAM START-\$10 70 RAM TMR := 71 72 SERltime := SER flg-1 73 SERhtime SER1time-1 := 74 75 !The following registers are modified/referenced by the Timer/Counter Routines ONLY. They are available as general registers to the user who does not intend to make use of the 76 77 78 Ż9 Timer/Counter Routines! 80 81 TOD tic RAM TMR-2 := 82 TOD imr TOD tic-1 := 83 TOD<sup>-</sup>hr 84 TOD<sup>-</sup>min 85 TOD<sup>-</sup>sec TOD imr-1 TOD hr-1 := := TOD min-1 := 86 TOD\_tt 87 PLS\_1 88 PLS\_tmr 89 PLS\_2 TOD sec-1 := TOD\_tt-1 PLS\_1-1 := := PLS tmr-1 : -90 91 RAM END PLS 2 := 92 STACK RAMEND := ٥٦ 94 !Equivalent working register equates 95 for above register layout! 96 97 !register file \$70 - \$7F! 98 RAM STARTr \$70 1 for SRP! := <u>9</u>9 100 rP3Msave R15 := 101 rTEMP 3 102 rTEMP 2 R14 := R13 := 102 rTEMP 1 103 rTEMP 1 104 rrTEMP 1 105 rTEMP Th R12 := RR12 := R12 := 106 rTEMP 11 R13 := 107 rTEMP 4 R11 := 108 rSERchar := R10 109 rSERtmp2 R9 := 110 rSERtmp1 R8 := 111 rrSERtmp := RR8 112 rSERtmpl := R9 113 rSERtmph R8 := 114 rSERput R7 := 115 rSERien R6 := 116 rrSERbuf := RR4 117 rSERbufh R4 := 118 rSERbufl := R5 119 rSERimr R3 R2 := 120 rSERcfg := 121 rSERget := R 1 122 rSERflg := RO 123 124 125 !register file \$60 - \$6F! 126 RAM TMRr := \$60 Ifor SRP! 127 rTODtic **R**13 := 128 rTODimr := R12 129 rTODhr R11 := 130 rTODmin R10 := 131 rTODsec R9 := 132 rTODtt := R8 133 rPLS 1 := R7 134 rPLStmr R6 := 135 rPLS 2 R5 := **137 EXTERNAL** 138 get\_src 139 put\_dest 140 multiply PROCEDURE PROCEDURE PROCEDURE 141 **\$SECTION PROGRAM** 

Serial Rou	utines		
	164	CONSTANT	
	165		:= RR14
	166		:= R11
	167	si TMP2	:= R13
P 0000		GLOBAL ser init	PROCEDURE
. 0000	170		********
	171	serial initiali	
	172	D	The suspense of the second of the sub-
	173 174		To initialize the serial channel and RAM flags for serial I/O. Serial
	175		input occurs under interrupt control.
	176		Serial output occurs in a polled mode.
	177		
	178	Input =	RR14 = address of parameter list in
	179 180		program memory (if R14 = 0, use defaults):
	181		1 byte = Serial Configuration Data
	182		(see definition of SER cfg)
	183		1 byte = IMR mask for nestable
	184 185		interrupts 1 word = address of circular input
	186		buffer (in reg/ext memory)
	187		1 byte = Length of input buffer
	188		1 byte = Baud rate counter value
	189		1 byte = Baud rate prescaler value
	190 191		(unshifted)
	191	Output =	Serial I/O operations initialized.
	193	output 1	R11, R12, R13, R14, R15 modified.
	194		, , , , ,
	195	Note =	Defaults:
	196 197		Input echo on Input editting on
	198		BREAK detection enabled
	199		No parity
	200		Auto line feed on
	201 202		Input Buffer Address = SER_char Input buffer length = 1 byte
	202		Baud Rate = 9600 (assuming
	204		XTAL = 7.3728  MHz)
	205		
	206		The instruction at \$0809 must result
	207 208		in a jump to the jump table entry for ser input.
	209		ber_input.
	210		If BREAK detection is disabled, and a
	211		BREAK occurs, it will be received as a
	212 213		continuous string of null characters.
	214		The parameter list is not referenced
	215		following initialization.
		***********	***************************************
P 0000 EE	217 218	ENTRY	
P 0000 EE	04 219	inc djnz	R14 !use defaults?! R14,si 1 !no. given by caller.!
P 0003 EC	00* 220		R14.#HT ser def laddress of default!
P 0005 FC	51* 221	ld	R15,#LO ser_def ! parameter list. !
P 0007 BC		si_1: ld	si_TMP1,#SER_cfg
P 0009 DC P 000B C3	05 223 BE 224	ld si 2: ldci	si TMP2,#5 @si TMP1,@si PTR !get initialization!
P 000D DA	FC 225	djnz	si TMP2, si 2 !parameters!
P 000F 56	73 F7 226	and	SER_imr, #%F7 !insure no self-nesting!
	227		

					228	!initial	ize	Port	3 Mode Registe	r for se	rial I/0!
Р	0012	56	F 1	FC	229		AND		TMR,#%FC	!disabl	
	0015		72		230		ld		si TMP1,SER cfg	lconfig	uration data!
	0017		EB	80	231		AND		si TMP1,#%80		rity select!
	001Å		EB	<b>4</b> 0	232		OR		si TMP1,#%40		= Sin/Sout!
	001D	-	7F	3F	233		AND		P3M_save,#%3F	Imasko	ff old settings!
	0020		ÉB	7F	234		OR		P3M save, si TMP	1 Inew s	
	0023		7F	F7	235		LD		P3M, P3M save		te-only register!
•	0025	2.			236						
						!initial	ize	TOI			
Р	0026	BC	F4		238		1d		si TMP1,#TO		
	0028		DE		239		ldc		si TMP2,@si PTR	Isave c	ounter!
	002Å		BE		240		ldci		@sī TMP1,@sī PT		
	0020		BE		241		ldc		si TMP1,@si PTR		
	002E		000	0 <b>#</b>	242		call		multiply	1 TO x P	
-	0031		6E	•	243		ld		SERhtime, R12		or BREAK!
	0033		6F		244		ld		SERltime,R13	!det	
	0035		ĔB		245		rl		si_TMP1	ISHL 11	
	0037				246		sef				uous mode!
	0038		EB		247		rlc		si TMP1	ISHL 21	
	003Å		F5		248		ld		PREO,si TMP1		
		-,						RAM	flags and point	ersi	
Р	003C	8F			250		DI		F		e interrupts!
	003D		71		251		clr		SER get		buffer!
	003F		77		252		clr		SER put	!emp	
	0041		70		253		clr		SER flg	Ino err	
-		-•	10		254						
						!initial	ize	inte	rrupts!		
Р	0043	56	FΑ	Ε7	256		AND		IRQ,#%E7		IRQ3 & 4!
	0046		FΒ	EF	257		and		IMR,#%EF	!disabl	e IRQ4 (xmt)!
	0049		FΒ	08	258		or		IMR,#%08	!enable	IRQ3 (rev)!
Р	004C	9F			259		EI				
					260	!go!					
	004D		F 1	03	261		or		TMR,#%03	!load/e	nable TO!
	0050	AF			262		ret				
Р	0051				263	END	ser	init	•		
					264		_	•			
					265						
					266						
					267	!Default	s fo	r se	rial initializa	tion!	
					268						
Р	0051	0F	00		269	ser def	RECO	RD	[cfg , imr		BYTE
Р	0053	007	A O	1		-					
Р	0056	02	03								
					270				buf		WORD
					271				len_, ctr_, pr	e	BYTE]
					272		:=			-	
					273		[ec+	al+i	e+be, %00, SER_	char, 1,	\$02, \$03]

		275	CONSTAN	т		
			rli_le	n	:= R13	
D 0059			GLOBAL	-	PROCEDURE	
P 0058		279	ser rli:	[] *******		*****************
			read li			
		281			<b>.</b>	
		282 283	Purpos	e =		from serial channel return' character or
		284				requested or BREAK.
		285				
		286	Input	=		of destination buffer /ext memory)
		287 288			R13 = maximum 1	
		289				
		290	Output	=		s is destination buffer.
		291 292			RR14 = unmodifi R13 = length re	
		293				
		294			Carry Flag = 1 = 0	
		295			R12 indicates r	ead status
		296 297	Note =		1. Return will	be made to the calling
		298				ter the requisite
		299			characters have	been received from
		300 301			the serial line	•
		302			2. If input edi	tting is enabled, a
		303				racter will cause
		304			the previous ch	aracter (if any) in the
		305 306				buffer to be deleted; acter will cause all
		307				ters (if any) in the
		308			destination buf	fer to be deleted.
		309 310			3 If parity (o	dd or even) is enabled,
		311			the parity erro	r flag (R14) will be set
		312			if any characte	r returned had a parity f each character may
		313 314			error. (Bit 7 0	d if it is desirable to
		315				acter(s) had the error).
		316				
		317				lags 'BREAK detected',
		318 319			overflow' will	and 'input buffer be returned
		320				but will be cleared in
		321			SER_stat.	
		322 323			5. The staus fl	ags: 'input buffer full'
		324				'er not empty' will be
		325			updated in SER	stat.
		326	******	******	*************	**********************
P 0058 B0	7 E	327 328	ENTRY	clr	TEMP 3	!flag => read line!
		329	ser_rea			
P 005A 70	EE	330		push	R14 B15	<pre>!save original! dost pointon!</pre>
P 005C 70 P 005E 70	EF ED	331 332		push push	R15 rli len	!dest. pointer! !and length!
P 0060 D6	0170'		rli 4:	call	ser_get	!get input character!
P 0063 7B	48	334	-	jr	c,rli_3	lerror!
P 0065 76 P 0068 6B	72 CO 08	335 336		tm jr	SER cfg,#op LOR z,rIi 1	ep !parity enabled?! !no!
P 006A 76	7C 80	337		jr tm	TEMP 1,#%80	<pre>!parity error?!</pre>
P 006D 6B	03	338		jr	z,rli_1	Inol

٩,

P 006F 46	70	10	339	or	SER flg,#pe	lyes. set error flag!
P 0072 D6	000		340 rli 1:		put dest	istore in buffer!
P 0075 A6	7 E	00	341 -	cp	TEMP_3,#0	!read line?!
P 0078 EB	31	_	342	jr	nz,rli_2	Inol
P 007A 56	7C	7F	343	and	TEMP_1,#%7F	ignore parity bit!
P 007D 76 P 0080 6B	72 21	08	344 345	tm	SER_cfg,#ie	!input editting on?!
F 0080 0B	21		346 !input	jr editting	z,rTi_9	!no .!
P 0082 A6	7C	7F	347	cp	TEMP_1,#%7F	!char = delete?!
P 0085 6B	3E	• -	348	jr	z,rlī 6	lyes!
P 0087 A6	7C	08	349	cp	TÉMP_1,#%08	<pre>!char = backspace?!</pre>
P 008A EB	17		350	jr	nz,rli_9	<pre>!no. continue!</pre>
P 008C 50 P 008E 70	7C 7C		351 352	pop	TEMP_1	get original length!
P 0090 A4	ED	7C	353	push cp	TEMP <sup>1</sup> TEMP <sup>1</sup> ,rli len	!any characters?!
P 0093 6B	30	10	354	jr	eq,rIi_6	Inone!
P 0095 DE	•		355	inc	rli len	!undo last decrement!
P 0096 26	EF	02	356	sub	R15,#2	<pre>!backspace &amp; previous!</pre>
P 0099 EE	~~		357	inc	R14	ireg or ext mem?!
P 009A EA P 009C 8B	02 C2		358	djnz	R14,rli_7	lext!
P 009E 36	EE	00	359 360 rli 7:	jr sbc	rli_4 R14,#0	lregl
P 00A1 8B	BD	00	361	jr	rli 4	
			362	3.	· · · · ·	
P 00A3 00	ED		363 rli_9:	dec	rli_len	!in case cr!
P 00A5 A6	7C	0D	364	cp	TEMP_1,#%OD	!carriage return?!
P 00A8 6B P 00AA DE	03		365	jr	z,rlī_3	!end input!
P OOAB DA	B3		366 367 rli_2:	inc djnz	rli_lēn	irestore!
P 00AD 50	7C		368 rli 3:	pop	rli_len,rli_4 TEMP 1	<pre>!loop for max length! !original length!</pre>
P 00AF 24	ËD	7C	369	sub	TEMP_1,rli_len	!# chars returned!
P 00B2 D8	7C		370	1d	rli Ien, TEMP 1	!tell caller!
P 00B4 C8	70		371	1d	R12,SER_flg	!return read status!
P 00B6 56	70	E3	372	and	SER_flg,#LNOT (p	be LOR bd LOR bo)
P 00B9 CF			373 374	rcf		!reset for next time!
P 00BA 76	EC	9C	375	tm	R12,#pe LOR bd I	lgood return code!
P OOBD 6B	01	,-	376	jr	z,rli 5	Ino error!
P OOBF DF			377	scf	-	<pre>!set error return!</pre>
P 00C0 50	EF		270 .14	pop	R15	
<b>D</b> 0000 <b>D</b>			378 rli_5:			
P 00C2 50	EE		379	pop	R14	!original buffer addr!
P 00C2 50 P 00C4 AF			379 380		R14	!original buffer addr!
P OOC4 AF	EE		379 380 381	pop ret		!original buffer addr!
			379 380 381 382 rli_6:	pop ret pop	rli_len	!original buffer addr!
P 00C4 ÅF P 00C5 50 P 00C7 50 P 00C9 50	EE ED EF EE		379 380 381 382 rli_6: 383 384	pop ret		!original buffer addr!
P 00C4 ÅF P 00C5 50 P 00C7 50 P 00C9 50 P 00C8 8B	EE ED EF		379 380 381 382 rli_6: 383 384 385	pop ret pop pop jr	rli_len R15 R14 ser_read	!original buffer addr! !start over!
P 00C4 ÅF P 00C5 50 P 00C7 50 P 00C9 50	EE ED EF EE		379 380 381 382 rli_6: 383 384	pop ret pop pop pop	rli_len R15 R14 ser_read	-
P 00C4 ÅF P 00C5 50 P 00C7 50 P 00C9 50 P 00C8 8B	EE ED EF EE		379 380 381 382 rli_6: 383 384 385 386 END	pop ret pop pop jr	rli_len R15 R14 ser_read	-
P 00C4 ÅF P 00C5 50 P 00C7 50 P 00C9 50 P 00C8 8B	EE ED EF EE		379 380 381 382 rli_6: 383 384 385 386 END 388 GLOBAL 389 ser ra	pop ret pop pop jr ser_rli	rli_len R15 R14 ser_read n PROCEDURE	!start over!
P 00C4 ÅF P 00C5 50 P 00C7 50 P 00C9 50 P 00CB 8B P 00CD	EE ED EF EE		379 380 381 382 rli_6: 383 384 385 386 END 388 GLOBAL 389 ser ral 390 !*****	pop ret pop pop jr ser_rli	rli_len R15 R14 ser_read n PROCEDURE	-
P 00C4 ÅF P 00C5 50 P 00C7 50 P 00C9 50 P 00CB 8B P 00CD	EE ED EF EE		379 380 381 382 rli_6: 383 384 385 386 END 388 GLOBAL 389 ser ral 390 !***** 391 read al	pop ret pop pop jr ser_rli	rli_len R15 R14 ser_read n PROCEDURE	!start over!
P 00C4 ÅF P 00C5 50 P 00C7 50 P 00C9 50 P 00CB 8B P 00CD	EE ED EF EE		379 380 381 382 rli_6: 383 384 385 386 END 388 GLOBAL 389 ser ral 390 !**T** 391 read al 392	pop ret pop jr ser_rli	rli_len R15 R14 ser_read n PROCEDURE	!start over!
P 00C4 ÅF P 00C5 50 P 00C7 50 P 00C9 50 P 00CB 8B P 00CD	EE ED EF EE		379 380 381 382 rli_6: 383 384 385 386 END 388 GLOBAL 389 ser_ral 390 !***** 391 read al 392 393 Purpo	pop ret pop jr ser_rli	rli_len R15 R14 ser_read n PROCEDURE ************************************	!start over! ************************************
P 00C4 ÅF P 00C5 50 P 00C7 50 P 00C9 50 P 00CB 8B P 00CD	EE ED EF EE		379 380 381 382 rli_6: 383 384 385 386 END 388 GLOBAL 389 ser ral 390 !***** 391 read al 392 393 Purpo	pop ret pop jr ser_rli	rli_len R15 R14 ser_read n PROCEDURE ************************************	!start over!
P 00C4 ÅF P 00C5 50 P 00C7 50 P 00C9 50 P 00CB 8B P 00CD	EE ED EF EE		379 380 381 382 rli_6: 383 384 385 386 END 388 GLOBAL 389 ser ral 390 !***** 391 read al 392 393 Purpo 394 395 396	pop ret pop jr ser_rli	<pre>rli_len R15 R14 ser_read n PROCEDURE ************************************</pre>	!start over! from serial channel ch requested. (Input ed with the receipt of urn'. BREAK will
P 00C4 ÅF P 00C5 50 P 00C7 50 P 00C9 50 P 00CB 8B P 00CD	EE ED EF EE		379 380 381 382 rli_6: 383 384 385 386 END 388 GLOBAL 389 ser_ral 390 !***** 391 read al 392 Purpo 394 395 396 397	pop ret pop jr ser_rli	rli_len R15 R14 ser_read n PROCEDURE ************************************	!start over! from serial channel ch requested. (Input ed with the receipt of urn'. BREAK will
P 00C4 ÅF P 00C5 50 P 00C7 50 P 00C9 50 P 00CB 8B P 00CD	EE ED EF EE		379 380 381 382 rli_6: 383 384 385 386 END 388 GLOBAL 389 ser ral 390 !***** 391 read al 392 393 Purpo. 394 395 396 397 398	pop ret pop pop jr ser_rli bs ********* bsolute se =	rli_len R15 R14 ser_read n PROCEDURE ************************************	<pre>!start over! from serial channel th requested. (Input ed with the receipt of irn'. BREAK will</pre>
P 00C4 ÅF P 00C5 50 P 00C7 50 P 00C9 50 P 00CB 8B P 00CD	EE ED EF EE		379 380 381 382 rli_6: 383 384 385 386 END 388 GLOBAL 389 ser ral 390 !***** 391 read al 392 393 Purpo 394 395 396 397 398 399 Note	pop ret pop pop jr ser_rli bs ********** bsolute se =	<pre>rli_len R15 R14 ser_read n PROCEDURE ************************************</pre>	!start over! from serial channel ch requested. (Input ed with the receipt of urn'. BREAK will
P 00C4 ÅF P 00C5 50 P 00C7 50 P 00C9 50 P 00CB 8B P 00CD	EE ED EF EE		379 380 381 382 rli_6: 383 384 385 386 END 388 GLOBAL 389 ser ral 390 !***** 391 read al 392 393 Purpo 394 395 396 397 398 399 Note	pop ret pop pop jr ser_rli bs ********** bsolute se =	<pre>rli_len R15 R14 ser_read n PROCEDURE ************************************</pre>	<pre>!start over! from serial channel ch requested. (Input ed with the receipt of arn'. BREAK will .s are as for 'ser rlin'.</pre>
P 00C4 ÅF P 00C5 50 P 00C7 50 P 00C9 50 P 00CB 8B P 00CD P 00CD	EE ED EF EE 8D	01	379 380 381 382 rli_6: 383 384 385 386 END 388 GLOBAL 389 ser ral 390 !***** 391 read al 392 393 Purpo 394 395 396 397 398 399 Note 400 ****** 401 ENTRY 402	pop ret pop pop jr ser_rli bs ses = se = ld	<pre>rli_len R15 R14 ser_read n PROCEDURE ************************************</pre>	<pre>!start over! from serial channel ch requested. (Input ed with the receipt of arn'. BREAK will .s are as for 'ser rlin'.</pre>
P 00C4 ÅF P 00C5 50 P 00C7 50 P 00C9 50 P 00CB 8B P 00CD P 00CD P 00CD P 00CD E6 P 00D0 88	EE EF EE 8D	01	379 380 381 382 rli_6: 383 384 385 386 END 388 GLOBAL 389 ser ral 390 !***** 391 read al 392 393 Purpo 394 395 396 397 398 399 Note 400 ****** 401 ENTRY 403	pop ret pop pop jr ser_rli bs ********* bsolute se = = ********	<pre>rli_len R15 R14 ser_read n PROCEDURE ************************************</pre>	<pre>!start over! from serial channel ch requested. (Input ed with the receipt of urn'. BREAK will .s are as for 'ser rlin'. </pre>
P 00C4 ÅF P 00C5 50 P 00C7 50 P 00C9 50 P 00CB 8B P 00CD P 00CD	EE ED EF EE 8D	01	379 380 381 382 rli_6: 383 384 385 386 END 388 GLOBAL 389 ser ral 390 !***** 391 read al 392 393 Purpo 394 395 396 397 398 399 Note 400 ****** 401 ENTRY 402	pop ret pop pop jr ser_rli bs ses = se = ld	<pre>rli_len R15 R14 ser_read n PROCEDURE ************************************</pre>	<pre>!start over! from serial channel ch requested. (Input ed with the receipt of urn'. BREAK will .s are as for 'ser rlin'. </pre>

P 00D2			407	GLOBAL ser_input !**********	PROCEDURE	*****	
					ice - Serial Input		
			410 411 412	Purpose =	character into	by inputting current next available position	
			413 414		in circular buf	ier.	
			415 416	Input =	None.		
			417	Output =		nserted in buffer.	
			418 419		SER_stat , SER_	put updated.	
			420	Note =		ty enabled, the software	
			421 422		replaces the ei parity error fl	gth data bit with a	
			423			-	
			424 425			ection is enabled, and maracter is null,	
			426			it line is monitored to	
			427 428			ial BREAK condition. d as a zero start bit	
			429			ero data bits and a	
			430 431		zero stop bit.		
			432			'ull' on entry, 'input	
			433 434		buffer overflow	' is flagged.	
			435			o is on, the character is	
			436 437		immediately sen channel.	t to the output serial	
			438				
			439 440			ied to allow selected ts (see ser init).	
			441			************	
P 00D2 E4	03	78	442	ENTRY 1d	SER tmp1,%03	<pre>!read stop bit level!</pre>	
P 00D5 70 P 00D7 54	FB	<b>E</b> D	444	push	imr	!save entry imr!	
P 00D7 54 P 00DA 9F	73	FB	445 446	and ei	imr,SER_imr	!allow nesting!	
P 00DB 70 P 00DD 31	FD		447 448	push	rp #RAM STARTr	!save user's!	
P OODF A8	70 F0		440	srp ld	rSERchar,SIO	!capture input!	
P 00E1 76 P 00E4 6B	E2	02	450	tm	rSERcfg,#be	!break detect enabled?!	
P 00E6 B0	2F E9		451 452	jr clr	z,ser_30 rSERtmp2	!nope.!	
P 00E8 76 P 00EB 6B	E2 02	80	453 454	tm	rSERcfg,#op	!odd parity enabled?! !no.!	
P 00ED 9C	80		454	jr ld	z,ser_23 rSERtmp2,#%80		
P 00EF A2 P 00F1 EB	A9 22			ser_23: cp		p2 !8 received bits = 0?!	
P 00F3 76	22 E8	01	457 458	jr tm	ne,ser_30 rSERtmp1,#1	!no! !test stop bit!	
P OOF6 EB	1D		459	jr !is BREAK. Wait	nz,ser 30	inot BREAK!	
P 00F8 46	EO	08	461	Or	rSERflg,#bd	!set BREAK flag!	
P 00FB 76 P 00FE 6B	03 FB	01	462 463	ser_24: tm	%03,#1	!marking yet?! !not yet!	
			464	jr !wait 1 char ti	z,ser 24 me to flush rece	vive shift register!	
P 0100 70 P 0102 70	6E 6F		465 466	push push	SERhtime SERltime	!save PREO x TO!	
P 0104 8C	35		467	in_loop: ld	rSERtmp1,#53		
P 0106 8A P 0108 80	FE 6E		468 469	lp1: djnz decw	rSERtmp1,lp1 SERhtime	!delay 640 cycles!	
			,				

1-41

P 010A EB	F8		470 471	jr	nz,in_loop	!delay (128x10xPRE0xT0)!
			472			1 2 1
P 010C 50	6F		473	рор	SERltime	
P 010E 50	6E		474	pop	SERhtime	<b>!</b> restore PREO x TO!
P 0110 56	FA	F7	475	and	IRQ,#LNOT %08	<pre>!clear int req!</pre>
P 0113 8B	49	•	476	jr	ser i5	ibye!
-	-		477	·		·
P 0115 76	ΕO	01	478 ser_3	0: tm	rSERflg,#bf	!buffer full?!
P 0118 EB	4 A		479	jr	nz,ser i1	<pre>!yes.overflow!</pre>
P 011A 76	E2	01	480	tm	rSERcfg,#ec	lecho on?!
P 011D 6B	0A		481	jr	z,ser iO	inoi
P 011F A9	FO		482	ld	SIO,rSERchar	lechol
P 0121 66	FA	10	483 ser_i		IRQ,#%10	!poll!
P 0124 EB	FB		484	jr	nz,ser_i6	!loop!
P 0126 56	FA	EF	485	and	IRQ,#LNOT %10	Iclear irq bit!
P 0129 76	E2	40	486 ser_i		rSERcfg,#ep	leven parity?!
P 012C 6B	14		487	jr	z,ser_22	!no parity!
D 040E 00					ty error flag!	
P 012E 8C P 0130 B0	07		489	1d	rSERtmp1,#7	
	E9		490	clr	rSERtmp2	<pre>!count 1's here!</pre>
P 0132 CO	EA	~~	491 ser_2		rSERchar	!bit to carry!
P 0134 16	E9	00	492	adc	rSERtmp2,#0	!update 1's count!
P 0137 8A P 0139 56	F9 E9	01	493 494	djnz		!loop till done!
P 013C B2	A9	01	494	and xor	rSERtmp2,#1 rSERchar,rSERtmj	11's count even or odd?!
P 013E CO	EA		495	rre	rSERchar	
P 0140 C0	EA		497	rre	rSERchar	!parity error flag! !to bit 7!
P 0142 88	E4		498 ser 2		rSERtmph,rSERbu	
P 0144 98	E5		499	1d	rSERtmpl,rSERbu	
P 0146 02	97		500	add		t !next char address!
P 0148 8E			501	inc	rSERtmph	!in external memory?!
P 0149 8A	1E		502	djnz	rSERtmph.ser i2	•
P 014B F3	9 A		503	ld		har !store char in buf!
P 014D 46	ÉO	02	504 ser i		rSERflg,#bne	!buffer not empty!
P 0150 7E			505 -	inc	rSERput	lupdate put ptr!
P 0151 A2	76		506	ср	rSERput,rSERlen	
P 0153 EB	02		507	jr	ne,ser i4	Inol
P 0155 B0	Ε7		508	clr	rSERput	<pre>!set to start!</pre>
P 0157 A2	71		509 ser i	4: ср	rSERput,rSERget	if equal, then full!
P 0159 EB	03		510 -	jr	ne,ser 15	
P 015B 46	EO	01	511	or	rSERflg,#bf	
P 015E 50	FD		512 ser_i	5: pop	rp	Irestore user's!
P 0160 8F			513 -	di		
P 0161 50	FB		514	pop	imr	<pre>!restore entry imr!</pre>
P 0163 BF			515	iret		
P 0164 46	ΕO	04	516			11.00.000
P 0167 8B	£0 F5	04	517 ser_i		rSERflg,#bo	!buffer overflow!
1 0107 00	17		518 519	jr	ser_15	
P 0169 16	E8	00	520 ser i:	2• ada	rSERtmph,#O	
P 016C 92		00	520 Ser_1	lde		har letore in hufl
P 016E 8B	DD		522	jr	ser i3	har !store in buf!
P 0170	50		523 END	ser inp		

	525 GLOBAL	!for PART I!
P 0170	526 ser get PROCEDU	JRE ******************
	528 Purpose = 529	To return one serial input character.
	530 Input =	None.
	531 532 Output = 533 534 552	Carry FLAG = 1 if BREAK detected or serial not enabled or buffer overflow = 0 otherwise
	535 536	TEMP_1 = character
	537 538 Note =	- This routine will not return control
	539 NOLE =	until a character is available in the
	540	input buffer or an error is detected.
	541 **********	
	542 ENTRY	
P 0170 70 FD	543 push	rp !save caller's rp!
P 0172 31 70	544 srp	#RAM_STARTr !point to subr. RAM!
P 0174 DF	545 scf	!in case error!
P 0175 76 E0 8C	546 ser_g1: tm	rSERflg,#sd LOR bd LOR bo
	547	!serial disabled or
	548	BREAK detected or
D 0179 EB 01	549 550 in	buffer overflow?! nz.ser g6 !yes.!
P 0178 EB 24 P 017A 76 E0 02	550 jr 551 tm	nz,ser_g6 !yes.! rSERflg,#bne !buffer not empty?!
P 017D 6B F6	552 jr	z, ser g1 !empty. wait!
P 017F D8 E5	553 Id	rTEMP 11, rSERbufl
P 0181 C8 E4	554 Id	rTEMP 1h, rSERbufh
P 0183 8F	555 di	<pre>!prevent IRQ3 conflict!</pre>
P 0184 02 D1	556 add	rTEMP 11,rSERget !next char address!
P 0186 CE	557 inc	rTEMP_1h !input buffer in!
P 0187 CA 18	558 djnz 559	rTEMP_1h,ser_g3 !external memory! !register memory!
P 0189 E3 CD	560 ld	rTEMP_1,@rTEMP_11 !get char!
P 018B 56 E0 FE	561 ser_g4: and	rSERfIg,#LNOT bf !buffer not full!
P 018E 1E	562 inc	rSERget !update get pointer!
P 018F A2 16	563 cp	rSERget,rSERlen !wrap-around?!
P 0191 EB 02 P 0193 B0 E1	564 jr 565 clr	ne, ser_g2 ino.!
P 0195 A2 17	565 clr 566 ser g2: cp	rSERget !yes. set to start! rSERget,rSERput !buffer empty if get!
P 0197 EB 03	567 jr	ne, ser g5 !and put =!
P 0199 56 E0 FD	568 and	rSERflg,#LNOT bne !buffer empty now!
P 019C CF	569 ser g5: rcf	!set good return!
P 019D 9F	570 ei	<pre>!re-enable interrupts!</pre>
P 019E 50 FD	571 ser_g6: pop	rp !restore caller's rp!
P 01A0 AF	572 ret	
	573 578 con c20 cdc	
P 01A1 16 EC 00	574 ser_g3: adc	rTEMP 1h,#0 !rrTEMP 1 has char addr!
P 01A4 82 CC P 01A6 8B E3	575 lde	rTEMP <sup>-</sup> 1,@rrTEMP_1 !get Char! ser g <sup>1</sup> [clean up!
P 01A6 8B E3 P 01A8	576 jr 577 END serget	
1 0180	JULLIND SOL_BOA	•

	579 GLOBAL	
P 01A8	580 ser break	PROCEDURE
	581 !***********	**********************************
	582 break transmiss	ion
	583	
	584 Purpose =	To transmit BREAK on the serial line.
	585	
	586 Input =	RR14 = break length
	587	News
	588 Output = 589	None.
	590 Note =	BREAK is defined as:
	590 Note =	serial out (P37) = 0 for
	592	2 x 28 cycles/loop x RR14 loops
	593	
	594	XTAL
	595	
	596	RR14 should yield at least 1 bit time
	597	so that the last 'clr SIO' will
	598	have been preceded by at least 1 bit
	599	time of spacing. Therefore, RR14 should
	600 601	be greater than or equal to
	602	4 x 16 x PREO x TO
	603	
	604	28
	605 ***********	***************************************
	606 ENTRY	
	607 ser_b1:	
P 01A8 B0 F0	608 - clr	SIO
P 01AA 80 EE	609 decw	RR14
P 01AC EB FA	610 jr	nz, ser bl
		null to be fully transmitted!
P 01AE 8D 0238' P 01B1	612 jp	ser_o1
PUIBI	613 END ser_bre	an
	615 GLOBAL	
P 01B1	616 ser flush	PROCEDURE
	617 !***********	**************
	618 input flush	
	619	
	620 Purpose =	To flush (clear) the serial input
	621	buffer of characters.
	622 522 Tanut -	None
	623 Input = 624	None
	625 Output =	Empty input buffer.
	626	Lapoy input builtert
	627 Note =	This routine might be useful to clear
	628	all past input after a BREAK has been
	629	detected on the line.
		***************************************
	631 ENTRY	
P 01B1 8F	632 di	!disable interrupts!
	633	!(to avoid collision with
	634	serial input)!
P 01B2 B0 71	635 clr	SER_get !buffer start!
P 01B4 B0 77	636 clr	SER put != buffer end!
P 01B6 56 70 80 P 01B9 9F	637 and	SER_flg,#%80 !clear status!
P 01BA AF	638 ei 639 ret	<pre>!re-enable interrupts!</pre>
P 01BB	640 END ser flu	sh

		642	CONSTAN	т			
			wli le		:=	R13	
			GLOBAL			-	
P 01BB			ser wli	n	PROCEDU	RE	
		646	!** <b>*</b> ***	*******	*******	*******	******************
			write l	ine			
		648					
		649	Purpos	e =			racter string to serial
		650					th either a 'carriage
		651					er or the maximum length
		652			specifi	ea.	
		653 654	Input	_	PP11 -	addross	of source buffer
		655	Input	-	NN 14 =		ext memory)
		656			R13 = 1		ext memory/
		657				c.i.B.o.i.	
		658	Output	=	RR14 =	updated	
		659	•		Carry F	lag = 1	if serial not enabled,
		660			-	= 0	if no error.
		661			R13 = #	bytes o	utput (not including
		662					auto line feed)
		663	Natio		<b>TC</b>		
		664	Note =				ed is enabled, a
		665 666					cter will be output carriage return
		667				in only)	
		668	******	*******			
			ENTRY				•
P 01BB BO	7 E	670		clr	TEMP 3		!flag => write line!
		671					•
P 01BD DF		672	write:	scf			!in case error!
P 01BE 76	70 80	673		tm	SER_flg	,#sd	<pre>!serial disabled?!</pre>
P 01C1 EB	30	674		jr	nz,wli_		lyes. error!
P 01C3 70	ED	675		push	wli_len		
P 01C5 D6	0000*		wli_4:	call	get_src		turite the characters
P 01C8 D6 P 01CB 7B	020B' 1E	677		call	ser out		!write the character! !serial disabled!
P 01CD A6	7E 00	678 679		jr cp	c,wli_2 TEMP 3,		write line?!
P 01D0 EB	17	680		jr	nz,wli		!no, absolute.!
P 01D2 56	7C 7F	681		and	TEMP 1,		!mask off parity!
P 01D5 A6	7C OD	682		cp	TEMP 1,		!line done?!
P 01D8 EB	OF	683		jr	nz.wTi		!yes.!
P 01DA 00	ED	684		dec	wli len	-	•
P 01DC 76	72 04	685		tm	SER_cfg	,#al	!auto line feed?!
P 01DF 6B	0 A	686		jr	z,wli_2		!disabled!
P 01E1 E6	7C OA	687		1d	TÉMP_1,		!output line feed!
P 01E4 D6	020B'	688		call	ser_out	put	
P 01E7 8B	02	689		jr	wli_2		11.0001
P 01E9 DA	DA		wli_5:	djnz	wli len	,w⊥1_4	!loop! !original length!
P 01EB 50 P 01ED 24	7C ED 7C		wli_2:	pop	TEMP 1		tourgruar reukou:
P 01ED 24	ED 70 70	692 693		sub ld		wli len ,TEMP 1	!return output count!
P 01F2 CF	10	693 694		rcf	#11_1en	, ister_1	ino error!
P 01F3 AF			wli 1:	ret			
P 01F4			END	ser wli	n		

P 01F4	698 GLOBAL 699 ser wabs 700 !**#*********** 701 write absolute 702	PROCEDURE
	703	To output a character string to serial line for the length specified. (Output is not terminated with the output of a 'carriage return').
	708 Note =	All other details are as for 'ser wlin'.
	709 ************************************	****************
P 01F4 E6 7E 01	711 ld	TEMP_3,#1
P 01F7 8B C4	712 jr	write
P 01F9	713 END ser_wab	8
P 01F9	715 ser wbyt	PROCEDURE
	716 !************	***********************************
	717 write byte 718	
	719 Purpose =	To output a given character to the
	720	serial line. If the character is a
	721	carriage return and auto line feed
	722 723	is enabled, a line feed will be output as well.
	724	
	725	R12 = character to output
	726 727 Note =	Equivalent to ser wlin with length = $1$ .
	728 ***********	********************
	729 ENTRY	TEND 1 810
P 01F9 C9 7C P 01FB D6 020B'	730 ld 731 call	TEMP_1,R12 ser output  !output it!
P 01FE 76 72 04	732 tm	SER cfg,#al !auto line feed?!
P 0201 6B 3E	733 jr	z,ser 05 !not enabled!
P 0203 A6 EC 0D	734 ср	R12,# <b>%</b> OD !char = car. ret?!
P 0206 EB 39 P 0208 E6 7C 0A	735 jr 736 ld	nz,ser_05
FUZUO EU /C UA	736 ld 737 !fall into ser (	
P 020B	738 END ser_wby	

P 020B			740 GLOBAL 741 ser_output	!for PART I! PROCEDURE
			743  Purpose = 744	To output one character to the serial line.
			745 746 Input = 747	TEMP_1 = character
			748 Output = 749	Carry FLAG = 1 if serial disabled = 0 otherwise.
			750 751 Note = 752 753 754	1. If even parity is enabled, the eigth data bit is modified prior to character output to SIO.
			755 756	2. IRQ4 is polled to wait for completion of character transmission before control returns to the calling program.
			757 758 ************	
			759 ENTRY	
P 020B DF P 020C 76	70	80	760 scf 761 tm	in case error! SER flg,#sd !serial disabled?!
P 020F EB	30	00	762 jr	nz, ser 05 lyes. error!
P 0211 76	72	40	763 tm	SER_cfg,#ep !even parity enabled?!
P 0214 6B	1F		764 jr 765 !calculate par	z,ser_o2 !no. just output!
P 0216 70	7 E		766 push	TEMP 3
P 0218 E6	7E	07	767 id	TEMP_3,#7
P 021B B0	7 D		768 clr	TEMP 2
P 021D C0 P 021F 16	7C 7D	00	769 ser_04: rrc 770 adc	TEMP_1 !character bit to carry! TEMP_2,#0 !count 1's!
P 0222 00	7Ē	00	771 dec	TEMP_3
P 0224 EB	F 7		772 jr	nz, ser_04 !next bit!
P 0226 56	7 D	01	773 and	TEMP 2,#01 !1's count odd/even!
P 0229 56 P 022C 44	7C 7D	FE 7C	774 and 775 or	TEMP_1,#%FE TEMP_1,TEMP_2
P 022F C0	ήČ	10	776 rrc	
P 0231 CO	7C		777 rrc	TEMP_1 !parity bit in D7!
P 0233 50	7 E	FO	778 pop	TEMP 3 STO TEMP 1
P 0235 E4 P 0238 66	7C FA	F0 10	779 ser_o2: ld 780 ser_o1: tcm	SIO,TEMP_1 !output character! IRQ,#%10 !check IRQ4!
P 023B EB	FB		781 jr	nz, ser of !wait for complete!
P 023D 56	FA	EF	782 and	IRQ,#%EF !clear IRQ4!
P 0240 CF P 0241 AF			783 rcf	!all ok!
P 0241 AF			784 ser_05: ret 785 END ser ou	itput
			109 202 000 _00	
			787 GLOBAL	
P 0242			788 ser_disable 789 !**************** 790 disable 701	PROCEDURE
			791 792 Purpose =	To disable serial I/O operations.
			793 794 Input = 795	None.
			796 Output = 797 ***********************************	Serial I/O disabled. ************************************
P 0242 8F			798 ENIRI 799 di	!avoid IRQ3 conflict!
P 0243 46	70	80	800 or	SER flg,#sd
P 0246 56	F 1	FC	801 802 and	!set serial disabled! TMR,#\$FC
P 0249 56	FB	E7	803 804 and	!disable TO! IMR,#\$E7
P 024C 56	7 F	BF	805 806 and	!disable IRQ3,4! P3M_save,#\$BF
D 00/2 5"			807	!P30/7 normal i/o pins!
P 024F E4 P 0252 9F	7 F	F7	808 ld 809 ei	P3M,P3M_save !re-enable interrupts!
P 0253 AF			810 ret	
P 0254			811 END ser_d:	isable

1-47

## Timer/Counter Routines

Ρ	0254
---	------

		-	
	840	CONSTANT	
	841	TMP :=	R13
	842	PTR :=	RR14
	843	PTRh :=	R14
	844	GLOBAL	
P 0254	845	tod i PROCED	URE
	846	·	******************************
	847	time of day : :	initialize
	848		
	849	Purpose =	To initialize TO or T1 to function as
	850	•	a time of day clock.
	851		- · · · · · · · · ·
	852	Input =	RR14 = address of parameter list in
	853		program memory:
	854		1 byte = IMR mask for nestable
	855		interrupts
	856		1 byte = # of clock ticks per second
	857		1 byte = counter $#$ : = %F4 => T0
	858		= %F2 => T1
	859		1 byte = Counter value
	860		1 byte = Prescaler value (unshifted)
	861		,
	862		TOD_hr, TOD_min, TOD_sec, TOD_tt
	863		initialized to the starting time of
	864		hours, minutes, seconds, and ticks
	865		respectively.
	866		
	867	Output =	Selected timer is loaded and
	868	output =	enabled; corresponding interrupt
	869		is enabled.
	870		R13, R14, R15 modified.
	871		
	872	Note =	The cntr and prescaler values provided
	873		are those values which will generate an
	874		interrupt (tick) the designated # of
	875		times per second.
	876		vince per eccent.
	877		For example:
	878		for XTAL = 8 MHZ, entr = $250$ and
	879		prescaler = 40 yield a .01 sec interval;
	880		the 2nd byte of the parameter list
	881		should = 100 .
	882		
	883		For TO the instruction at %080C or
	884		for T1 the instruction at %080F must
	885		result in a jump to the jump table entry
	886		for 'tod'.
	887		
	888		The parameter list is not referenced
	889		following initialization.
	2009 800	***********	***************************************
		ENTRY	
P 0254 DC	6C 892		TMP,#TOD imr
	DE 893		@TMP,@PTR !imr mask!
	DE 894		@TMP,@PTR !ticks/second!
	7B 6C 895		TEMP 4,#TOD imr
	02B2' 896		pre ctr !ctr & prescaler!
P 0260		END todi	bro-con ton a brobarett
	091		

P	0260					GLOBAL tod !****** Interruj	PROCEDU	RE ************************************	*****
					904	Purpos	e =	To update the t	ime of day clock.
					905 906	******* ENTRY	*******	**************	**********************
Р	0260	70	FΒ		900	CAINI	push	imr	!save entry imr!
P	0262	54	6C	FB	908		and	imr, TOD imr	!allow nested interrupts
Р	0265	9F			909		ei		!enable interrupts!
Р	0266		FD		910		push	rp	!save rp!
Ρ	0268		60		911		srp	#RAM_TMRr	point to our set!
Ρ	026A				912		inc	rTODEt	<pre>!ticks/second!</pre>
Р	026B		8D		913		cp	rTODtt,rTODtic	<pre>!second complete?!</pre>
P	026D		13		914		jr	ne,tod_ex	Inope.1
P		BO	E8		915		clr	rTODtt	• • • • • • • • • •
P		9E			916		inc	rTODsec	!seconds!
P		A6	E9	3C	917		cp	rTODsec,#60	!minute complete?!
P		EB	0B		918		jr	ne,tod_ex	Inope.1
P P	0279	BO	E9		919 920		clr inc	rTODsec rTODmin	!minutes!
P	0279 027A		EA	3C	920		cp	rTODmin,#60	!hour complete?!
P		EB	03	30	922		jr	ne,tod ex	inope.1
P	027F		EA		923		clr	rTODmin	inoperi
P	0281				924		inc	rTODhr	!hours!
-					925				
Ρ	0282	50	FD		926	tod ex:	рор	rp	Irestore rp!
Ρ	0284	8F			927	-	di	•	!disable interrupts!
Ρ	0285	50	FΒ		928		рор	imr	!restore entry imr!
Ρ	0287	BF			929		iret		•
Р	0288				930	END	tod		

_									
					932	GLOBAL			
Ρ	0288				933	pulse i	PROCEDUI	RE	
•					<u>9</u> 34		*******	***************	****************
					935	Purpose		To initialize or	ne of the timers
					<u>936</u>				ariable frequency/
					937			variable pulse v	
					938			valiable perce	
					939	Input :	-	RR11 - address	of parameter list in
					939	Input .	-	program	
					940				value for low interval
									r # : = %F4 => T0
					942			i byte = counte	= %F4 = 710 = %F2 => T1
					943			• • • • • • • • • • • • • •	
					944				value for high interval
					945			i byte = presca	aler (unshifted)
					946	<b>.</b>			
					947	Output	=	Selected timer :	
					948				ponding interrupt
					949				5 is enabled as Tout.
					950			R13, R14, R15 m	odified.
					951				
					952	Note =		The parameter 1:	ist is not referenced
					953			following initia	alization.
					954				
					955			The value of Pr	rescaler x Counter
					956			must be $> 26$ (=	
					957			operation.	• • •
					958	******	*******		******************
						ENTRY			
P	0288	DC	65		960		LD	TMP, #PLS 2	
	028A		DE		961		ldci	etmp,eptr	!low interval cntr!
P	0280		DE		962		ldci	eTMP, ePTR	!timer addr!
	028C		DE		963		ldci	eTMP,ePTR	!high interval cntr!
	0290		EE		964		decw	PTR	inigh incerval choi:
			EE				decw	PTR	!back to flag!
	0292			25	965				will be modifying TMR!
	0294		F1	3F	966		and	TMR, #%3F	
	0297		7F	DF	967		and ld	P3M_save,#%DF P3M,P3M_save	!P36 = Tout!
P			7F	F7	968				lflog for mus stal
	029D		7B	01	969		ld	TEMP_4, #%1	!flag for pre_ctr!
	0240	8D	02B2	2'	970		jp	pre_ctr	!set up timer!
۲	02A3					END	pulse_i		
					972				
					973				
_						GLOBAL			
Ρ	02A3					pulse	PROCEDU		*********************
					976	-	*******		
					977	Purpos	e =		ounter load value
					978			to continue the	pulse output generation.
					979				
							*******	***************	*********************
					981	ENTRY			
					982	lexchan	ge value	s!	
Ρ	02A3	B4	65	67	983		xor	PLS 1, PLS 2	
	0246		67	65	984		xor	PLS 2, PLS 1	
	0249		65	67	985		xor	PLS 1, PLS 2	
•	52.19	24	0,0	01		!exchan	ge compl		
Р	02AC	F5	67	66	987		ld	@PLS tmr,PLS 1	!load new value!
	02AF		01	00	988		iret		
	02B0	Dr				END	pulse		
٢	0200				909	CH D	harse		

P 02B0

P 02B0 B0 P 02B2

	GLOBAL delay PROCEDUI	RE
994 995 996	Purpose =	To generate an interrupt after a designated amount of time.
997 998 999 1000 1001 1002 1003 1004 1005		<pre>RR14 = address of parameter list in</pre>
1006 1007 1008 1009 1010	Output =	Selected timer is loaded and enabled; corresponding interrupt is enabled. R13, R14, R15 modified.
1011 1012 1013 1014 1015 1016 1017 1018 1019 1020		This routine will initialize the timer for single-pass or continuous mode as determined by bit 0 of byte 3 in the parameter list. The caller is responsible for provid- ing the interrupt service routine. The parameter list is not referenced following initialization.
7B 1022 1023		TEMP_4 str!

1,1

P 02B2		1026 INTERN 1027 pre_ct 1028 !****	r PROCEDU	*************	**************************************
		1029 Purpo 1030 1031 1032	se =		list and modify control
		1033 Input 1034 1035	=	_ = 1 =>	for 'delay' for 'pulse' mr => for 'tod'
		1036 *****	********	*************	**********************
P 02B2 C2 P 02B4 A0 P 02B6 E6 P 02B9 E6 P 02BF 6B P 02C1 E6 P 02C1 E6 P 02C2 C3 P 02C9 C2 P 02C8 A6 P 02C6 E6 P 02CE 66 P 02CE 0DF	7E 2 ED 1 06 7D 2 7E DE EE	1037 ENTRY 1038 1039 20 1040 20 1041 22 1042 1043 1044 0 1045 1046 pre_1: 1047 20 1048 1049 1049	ldc incw ld cp jr ld ldci ldci idc cp jr scf	TMP,@PTR PTR TEMP_2,#%8C TEMP_3,#%20 TMP,#T1 eq,pre_1 TEMP_2,#%43 TEMP_3,#%10 @TMP,@PTR PTRh,@PTR TEMP_4,#0 eq,pre_2	ITO or T1! Ifor TMR! Ifor IMR! Iis for T1! Ifor TMR! Ifor IMR! Init counter! Iprescaler! Ishift prescaler?! Ino! Iinternal clock!
P 02D1 10 P 02D3 DF P 02D4 10 P 02D6 A6 P 02D9 EB P 02DB 60 P 02E0 60 P 02E2 56 P 02E5 F3 P 02E5 F3 P 02E5 F44 P 02E6 48F P 02E6 48F P 02E6 4F P 02EF AF P 02E70	0A 7E 7E 7D 7D 7D 7D	1051 1052 1053 50 1054 1055 1056 1057 1058 50 1059 pre_2: 1060 pre_3: 1062 50 1063 1064 1065 1066 END 1067 END PA	rlc scf rlc cp jr com and com and ld or di or ei ret pre_ctr	PTRh PTRh TEMP 4,#TOD_imr ne,pre_3 TEMP 3 TOD Imr,TEMP_3 TEMP <sup>2</sup> ,#\$OF @TMP,PTRh TMR,TEMP_2 imr,TEMP_3	<pre>!continuous mode! !for 'pulse'! !insure no self-nesting! !no Tout mode mod! !init prescaler! !init tmr mode! !enable interrupt!</pre>

0 errors Assembly complete

# **Z8® MCU Test Mode**

# Zilog

# Application Note

#### June 1982


This application note is intended for use by those with either a Z8601 or a Z8611 Microcomputer device. It is assumed that the reader is familiar with both the Z8 and its assembly language, as described in the following documents:

- <u>Z8 Technical Manual</u> (Reset Section) (03-3047-02)
- <u>Z8 Family Z8601, Z8602, Z8603 Product Spec</u> (00-2037-A0)
- <u>Z8 Family Z8611, Z8612, Z8613 Product Spec</u> (00-2038-A0)
- <u>Z8 PLZ/ASM Assembly Language Programming</u> Manual (03-3023-03)

This note briefly discusses the operation of Test Mode, which is a special mode of operation that facilitates testing of both Z8 devices that incorporate an internal program ROM (Z8601, Z8611). There are two problems associated with testing a Z8 with an internal program ROM; the solutions are presented below.


The first problem is: how can the device be tested with standard microprocessor automatic test equipment? To solve this problem, Test Mode causes the Z8 to fetch instructions from Port 1 while it is in the external Address/Data bus mode, instead of fetching instructions from the internal Program ROM. Diagnostic test routines are then forced onto this external bus from the test equipment in the same manner as with microprocessor testing. The second problem is: since the Test Mode requires that Port 1 operate only in the Address/Data bus mode, how are the other Port 1 modes of operation tested? To solve this problem, an on-chip Test ROM is provided for execution while in Test Mode. The program in the Test ROM checks the other modes of Port 1: input, output, with handshake control, and without handshake control.

Figure 1 compares normal and Test Mode operations in the Z8. (In both normal and Test Mode, program execution begins at address  $OOC_{H*}$ )



#### Figure 1. Comparison of Normal and Test Modes

Test Mode can be entered immediately after reset by driving the  $\overrightarrow{\text{RESET}}$  input (pin 6) to a voltage of  $V_{CC}$  + 2.5 V. (See the Reset section of the <u>Z8 Technical Manual</u> for a description of the Reset procedure.) Figure 2 shows the voltage waveform needed for Test Mode. After entering Test Mode, instructions are fetched from the internal Test ROM, which is programmed with Port 1 diagnostic routines. The Z8 stays in Test Mode until a normal reset occurs.



Note the maximum ramp for application of +7.5 VDC to RESET pin. After a minimum of 6 XTAL CLK cycles, the RESET voltage can be relaxed to VRH.

Figure 2. Test Mode Wave Form

#### Program Listing A. Internal Test ROM Program

The program listing in the ROM is included at the end of this document. Program Listing A (Internal Test ROM Program) is mask programmed into the internal Test ROM of the Z8601. Program Listing B (External Test Program) is an example of a program that could be executed while in Test Mode. It was written as a compliment to the internal Test ROM program, to check the Port input and output functions. To test the other functions of the Z8, the user must execute other programs developed for testing.

The interrupt vectors in the Z8601 Test ROM point to the locations in external memory %800, %803, %806, %809, %80C, %80F. The interrupt vectors in the Z8611 Test ROM point to the locations in external memory %1000, %1003, %1006, %1009, %100C, %100F. This allows the external program to have a 2- or 3-byte jump instruction to each interrupt service routine.

Programs that are run in Test Mode can use an LDE instruction for accessing the Test ROM. The LDC instruction can be used for accessing the program ROM.

Z8ASM 4.0 LOC OBJ CODE	STMT SOURCE STATEMENT
	1 ! Z8 TEST ROM ROUTINE FOR VERIFYING ! 2 ! PORT 1 I/O, WITH AND WITHOUT H.S. ! 3
	5 TESTROM MODULE 6 7
	8 \$SECTION PROGRAM 9 \$ABS 0 10 INTERNAL
P 0000 0800 0803 P 0004 0806 0809 P 0008 080C 080F	11 RUPT_VECTOR ARRAY [6 WORD]:=
	12 [\$800 \$803 \$806 \$809 \$80C \$80F] 13 \$SDEFAULT 14 15 16 INTERNAL
P 000C	17 TEST 18 procedure entry \$ABS \$00C 19
P         000C         E6         F8         96           P         000F         8D         0812           P         0012         99         F8           P         0014         A9         F7           P         0016         48         E3           P         0016         48         E3           P         0016         58         E3           P         0012         58         E3           P         0012         E3         6B           P         0020         E3         7B           P         0024         E3         F8           P         0024         E9         F8           P         0026         8D         0831	LD P01M #%96       ! P1&P0=EXT MEM,STK=IN,NORMAL !         21       JP EXT       ! JUMP TO EXTERNAL TEST CODE !         22 START1: LD P01M R9       ! START OF P1 I/O TEST !         23       LD P3M R10       ! SET H.S.& P2 PU ACTIVE !         24       LD R4 %E3       ! TEST RDY=1,DAV=1 !         25       LD @R13 R14       ! WRITE PORT !         26       COM @R13       ! WRITE PORT !         27       LD R5 %E3       ! TEST RDY=0,DAV=1 !         28       LD R6 @R11       ! READ PORT & STUFF DATA !         29       LD R7 @R11       ! DITTO !         30       LD R8 %E3       ! TEST RDY=1,DAV=1 !         31       LD P01M R12       ! CONFIGURE FOR EXT !         32       JP VERIFY1       ! JUMP TO VERIFY ROUTINE !

Program	Listing A	. Internal	Test ROM Program (continued)				
P P P P P	0029 B9 002B 99 002D 1E 002E F9 0030 1E 0031 19 0033 C9 0035 8D 0038	F7 F8 F8 E1 F8 086D	34 START2: LD P3M R11! START TEST NO H.S. !35LD P01M R9! SET P1 TO INPUT !36INC R1! READ & WRITE P1 AS INPUT !37LD P01M R15! SET P1 TO OUTPUT !38INC R1! READ & WRITE P1 AS OUTPUT !39LD R9 %E1! SAVE RESULTS IN R9 !40LD P01M R12! P1&P0=EXT,STK IN,NORMAL !41JP VERIFY2! JUMP TO VERIFY #2 ROUTINE !42END TEST				
Program Listing B. External Test Program							
Ρ	0800		47 INTERNAL 48 Setup 49 Procedure Entry \$ABS \$800				
P P P	0800 8D 0803 8D 0806 8D 0809 8D 080C 8D 080F 8D	0800 0803 0806 0809 080C 080F	50 51 VECT1: JP VECT1 52 VECT2: JP VECT2 53 VECT3: JP VECT3 54 VECT4: JP VECT4 55 VECT5: JP VECT5 56 VECT6: JP VECT6				
P P P P	0815 20	00 FF FF F6 FF 88	57         58       EXT:       DI         59       SRP #%00         60       LD R2 #%FF       ! INITIALIZE P2 !         61       LD R3 #%FF       ! DITTO !         62       LD P2M #%FF       ! SET P2 TO INPUT !         63       LD R4 #%88       ! SET P2<>P1 MUX,P3 GRP B MUX !         64       : ALSO DUMMY ADDRS HIGH BYTE !				
P P P P P P P P P	081E 5C 0820 9C 0822 AC 0824 BC 0826 CC 0828 DC 0826 EC 0822 EC 0821 E6 0831 E6 0834 8D 0837	00 86 39 02 96 01 86 AA 10 10 11 40 0012	64       1       ALSO DIMIT ADDRS IN DITE 1         65       LD R5 #\$00       1       DUMMY ADDRS LOW BYTE 1         66       LD R9 #\$86       1       P1 OUTPUT MODE VALUE 1         67       LD R10 #\$39       1       R10 SETS H.S.MODE & P2 PULLUPS         68       LD R11 #\$02       1       R11 POINTS TO P2 FOR PASS1 1         69       LD R12 #\$96       1       R12 SETS POIM TO EXT MEM, ETC.         70       LD R13 #\$01       1       R13 POINTS TO P1 FOR PASS1 1         71       LD R15 #\$866       1       SAME AS R9 1         72       LD R14 #\$AA       1       DATA LOADED TO TEST PORT 1         73       LD \$10 #\$10       1       RDY/DAV RESULT PASS 1 1         74       LD \$11 #\$40       1       DITTO 1         75       JP START1       1       END SETUPJUMP TO TEST START         77       77       77       1       1				
Р	0831		78 79 INTERNAL 80 VERIFY 81 PROCEDURE ENTRY \$ABS \$831 82				
P P	0831 DC 0833 BC 0835 E6 0838 66	02 01 F6 00 E4 50	83         84       VERIFY1:LD R13 #%02       ! R13 POINTS TO P2 FOR PASS2 !         85       LD R11 #%01       ! R11 POINTS TO P1 FOR PASS2 !         86       LD P2M #%00       ! SETS P2 FOR OUTPUT !         87       TCM R4 #%50       ! FROM HERE TO THERE WE VERIFY !         88       ! TEST RESULTS FOR I/O WITH H.S.         89       ! BOTH PASS 1&2 !				

Program	Listi	ng B	. External	Test	Program	(ca	ontinued)	1			
	083B		0880	90			NZ FAIL				
	083E		10 E5	91			M R5 %10				
P	0841 0844		0880 11 E5	92 93			NZ FAIL R5 \$11	•			
	0847		0880	93			NZ FAIL				
P	084A		E6 AA	95			R6 #%AA				
	084D		0880	<u>96</u>			NZ FAIL				
	0850		E7 55	97		СР	R7 #%55				
P			0880	98			NZ FAIL				
	0856		E8 50	99			1 R8 #%5				
P	0859 0850		0880 E9 86	100 101			NZ FAIL R9 #%86				IS THIS PASS1? !
	085F		10 40	102			<b>%10 #%4</b>			1	RDY/DAV RESULT PASS 2 !
P	0862		11 10	103			<b>%</b> 10 # <b>%</b> 1				DITTO !
	0865		8E	104			R9 #%8E				P1 IS GOING TO BE AN OUTPUT !
	0867		0012	105			EQ STAR	T 1		!	PASS1 SUCCESSFULTRY PASS2 !
	086A		0029	106			START2				PASS2 SUCCESSFULTEST NO H.S.
	086D		E9 57	107 108	VERIFY2:	CP	R9 #%57			1	CHECK RESULT OF I/O NO H.S.TES
	0870	6D	0890	109			EQ PASS				
Р	0873				END VERI	FY					
				111 112							
					INTERNAL						
					TPASS						
P	0890				PROCEDUR	E E	ENTRY \$A	BS	\$89	0	
				116							
	0890	8B	FE	117 118	PASS: JR	PAS	SS				
	0892				END TPAS	SS					
	-			120							
				121							
				122	TNTEDNAT						
					INTERNAI TFAIL	-					
	0880				PROCEDU	REF	ENTRY \$A	BS	\$88	0	
				126					200	Č.	
				127							
	0880	8B	FE	128	FAIL:JR	FAI	[L				
	0882			129	END TFAI						
				131	LAU IFAI	. <b>L</b> .					
					END TEST	ROM	1				

# Build a Z8-Based Control Computer with BASIC, Part 1

Steve Ciarcia POB 582 Glastonbury CT 06033

I hope you believe me when I say that I have been waiting years to present this project. For what has seemed an eternity, I have wanted a microcomputer with a specific combination of capabilities. Ideally, it should be inexpensive enough to dedicate to a specific application, intelligent enough to be programmed directly in a high-level language, and efficient enough to be battery operated.

My reason for wanting this is purely selfish. The interfaces I present each month are the result of an overzealous desire to control the world. In lieu of that goal, and more in line with BYTE policy, I satisfy this urge by stringing wires all over my house and computerizing things like my wood stove.

There are many more places I'd like to apply computer monitoring and control. I want to modify my homesecurity system to use low-cost *distributed* control rather than central control. I want to try my hand at a little energy management, and, of course, I am still trying to find some reason to install a microcomputer in a car. (How about a talking dashboard?)

Generally, the projects I present each month are designed to be attached to many different commercially available microcomputers through

Copyright © 1981 by Steven A Ciarcia All rights reserved existing I/O (input/output) ports. Most of my projects are applicable for use on the small (by IBM standards) computers owned by many readers, but, unfortunately, a typical home-computer system cannot be stuffed under a car seat.

## The Z8-BASIC Microcomputer is a milestone in low-cost microcomputer capability.

The time has come to present a versatile "Circuit Cellar Controller" board for some of these more ambitious control projects. I decided not to adapt an existing single-board computer, which would be larger, more expensive, and generally limited to machine-language programming. Instead, I started from scratch and built exactly what I wanted.

The microcomputer/controller I developed is called the Z8-BASIC Microcomputer. Its design and application will be presented in a twopart article beginning this month. In my opinion, it is a milestone in lowcost microcomputer capability. It can be utilized as an inexpensive tiny-BASIC computer for a variety of changing applications, or it can be dedicated to specialized tasks, such as security control, energy management, solar-heating-system monitoring, or intelligent-peripheral control. [Editor's Note: We are using the term "tiny BASIC" generically to denote a small, limited BASIC interpreter. The term has been used to refer to some specific commercially available products based on the Tiny BASIC concept promulgated by the People's Computer Company in 1975....RSS]

The entire computer is slightly larger than a 3 by 5 file card, yet it includes a tiny-BASIC interpreter, 4 K bytes of program memory, one RS-232C serial port and two parallel I/O ports, plus a variety of other features. (A condensed functional specification is shown in the "At a Glance" text box.) Using a Zilog Z8 microcomputer integrated circuit and Z6132 4 K by 8-bit read/write memory device, the Z8-BASIC Microcomputer circuit board is completely selfcontained and optimized for use as a dedicated controller.

To program it for a dedicated application, you merely attach a user terminal to the DB-25 RS-232C connector, turn the system on, and type in a BASIC program using keywords such as GOTO, IF, GOSUB, and LET. Execution of the program is started by typing RUN. If you need higher speed than BASIC provides, or if you just want to experiment with the Z8 instruction set, you can use the

Reprinted with permission of Byte Publications, Inc , 1981

GO@ and USR keywords to call machine-language subroutines.

Once the application program has been written and tested with the aid of the terminal, the finished program can be transferred to an EPROM (erasable programmable read-only memory) via a memory-dump program and the terminal disconnected. Next, the 28-pin Z6132 memory component is removed from its socket and either a type-2716 (2 K by 8-bit) or type-2732 (4 K by 8-bit) EPROM is plugged into the lower 24 pins. (The choice of EPROM depends upon the length of the program.) When the Z8 board is powered up, the stored

program is immediately executed. The EPROM devices and the Z6132 read/write memory device are pincompatible. Permanent program storage is simply a matter of plugging an EPROM into the Z6132's socket.


There is much more power on this board than is alluded to in this simple description. That is why I decided to use a two-part article to explain it. This month, I'll discuss the design of the system and the attributes of the Z8 and Z6132. Next month, I'll describe external interfacing techniques, a few applications, and the the Z80 or the Intel 8080 require support circuitry to make a functional computer system. A single-chip microcomputer, on the other hand, can function solely on its own.

The concept is not new. Single-chip microcomputers have been around for quite a while, and millions of them are used in electronic games. The designers of the Z8, however, raised the capabilities of single-chip microcomputers to new heights and provided many powerful features usually found only in generalapplication microprocessors.

Typically, single-chip microcomputers have been designed for intensive applications. Under program control, the Z8 can be configured as a stand-alone microcomputer using 2 K to 4 K bytes of internal ROM, as a traditional microprocessor with as much as 120 K to 124 K bytes of external memory, or as a parallel-processing unit working with other computers. The Z8 could be used as a controller in a microwave oven or as the processor in a stand-alone data-entry terminal complete with floppy-disk drives.

#### Getting Specific: The Z8671

The member of the Z8 family used in this project is the Z8671. This com-



**Photo 1:** A prototype of the versatile "Circuit Cellar Controller," formally called the Z8-BASIC Microcomputer. The printed-circuit board measures 4 by 4½ inches and has a 44-pin (two-sided 22-pin) edge connector with contacts on 0.156-inch centers. A 2716 or 2732 EPROM can be substituted for the Z6132 Quasi-Static memory, plugging into the same socket.

steps involved in transferring a program into an EPROM.

#### Single-Chip Microcomputers

The central component in the Z8-BASIC Microcomputer is a member of the Zilog Z8 family of devices. The specific component used, the Z8671, is just one of them. Unlike a microprocessor, such as the well-known Zilog Z80, the Z8 is a single-chip microcomputer. It contains programmable (read/write) memory, read-only memory, and I/O-control circuits, as well as circuits to perform standard processor functions. Microprocessors such as

microcontroller applications and optimized for I/O processing. On a 40-pin dual-inline package, as many as 32 of the pins can be I/O related. A ROM-programmed single-chip microcomputer used in an electronic chess game might offer a thousand variations in game tactics, but it could not be reprogrammed as a word processor. The ability to reorient processing functions and reallocate memory has generally been the province of microprocessors, with their memory-intensive architecture.


The Z8 architecture (shown in figure 1a on page 40) allows it to serve in either memory- or I/O-

ponent differs from the garden-variety Z8601 chiefly in the contents of the ROM set at the factory. The pinout specification of the Z8671 is shown in figure 1b, and the package is shown in photo 2 on page 41. The Z8671 package contains the processor circuitry, 2 K bytes of ROM (preprogrammed with a tiny-BASIC interpreter and a debugging monitor), 32 I/O lines, and 144 bytes of programmable (read/ write) memory.

The operational arrangement of memoryaddress space is shown in figure 1c. The internal read/write memory

is actually a register file (illustrated in figure 2) composed of 124 generalpurpose registers (R4 thru R127), 16 status-control registers (R240 thru R255), and 4 I/O-port registers (R0 thru R3). Any general-purpose register can be used as an accumulator, address pointer, index register, or as part of the internal stack area. The significance of these registers will be explained when I describe the tiny-BASIC/Debug interpreter/monitor.

The 32 I/O lines are grouped into four separate ports and treated internally as 4 registers. They can be configured by software for either input or output and are compatible with



Г 40 P36 Vcc 2 XTAL 2 h 39 P31 3 XTAL1 П 38 P2-4 [ P37 37 P2 ~ P30 5 [ P25 36 RESET 6 П Z8/40 35 P22 (Z8671) R∕₩ 7 [ h 34 P23 8 DS 33 P22 эГ ĀŠ 32 P21 Г P35 10 31 P20 11 [ GND 30 P31 P32 12 29 P3⊿ h P00 13 28 P17 P01 14 [ Π 27 P16 P02 15 Π 26 P15 P03 16 25 P14 Г P04 17 P13 24 18 **Г** h P05 23 P12 19 P06 22 P11 20 P07 21 P10

**Figure 1a:** Block diagram of the Zilog Z8-family single-chip microcomputers. Their architecture allows these devices to serve in either memory- or I/O-intensive applications. This figure and figures 1b, 1c, 2, 3, and 4 were provided through the courtesy of Zilog Inc.

LSTTL (low-power Schottky transistor-transistor logic). In addition, port 1 and port 0 can serve as a multiplexed address/data bus for connection of external memory and peripheral devices.

In traditional nomenclature, port 1 transceives the data-bus lines D0 thru D7 and transmits the low-order address-bus signals A0 thru A7. Port 0 supplies the remaining high-order address lines A8 thru A15, for a total of 16 address bits. This allows 62 K bytes of program memory (plus 2 K bytes of ROM) to be directly addressed. If more memory is required, one bit in port 3 can be set to select another memory bank of 62 K bytes, which is referred to as data memory. In the Z8-BASIC Microcomputer presented here, a separate datamemory bank is not implemented, and program and data memory are considered to be the same.

The Z8 has forty-seven instructions, nine addressing modes, and six interrupts. Using a 7.3728 MHz crystal (producing a system clock rate of 3.6864 MHz) most instructions take about 1.5 to 2.5  $\mu$ s to execute. Ordinarily, you would not be concerned about single-chip-microcomputer instruction sets and interrupt handling because the programs are mask-programmed into the ROM at the factory. In the Z8671, however, only the BASIC/Debug interpreter is preprogrammed. Using this interpreter, you can write machinelanguage programs that can be executed through subroutine calls written in BASIC. This feature greatly enhances the capabilities of this tiny computer and potentially allows the software to control high-speed peripheral devices. (A complete discussion of the Z8 instruction set and interrupt structure is beyond the scope of this article. The documentation accompanying the Z8-BASIC Microcomputer Board describes the instruction set in detail.)


The final area of concern is communication. The Z8 contains a fullFigure 1b: Pinout specification of the Zilog Z8671 microcomputer. The Z8671 is a variant of the basic Z8601 component of the Z8 family. The Z8671 is used in this project because it contains the BASIC/Debug interpreter/monitor in read-only memory. Other members of the Z8 family are supplied in different packages, chiefly to support systemdevelopment work.

duplex UART (universal asynchronous receiver/transmitter) and two counter/timers with prescalers. One of the counters divides the 7.3728 MHz crystal frequency to one of eight standard data rates. With the Z8671, these rates range between 110 and 9600 bps (bits per second) and are switch- or software-selectable.

A block diagram of the serial-I/O section is shown in figure 3. Serial data is received through bit 0 of port 3 and transmitted from bit 7 of port 3. While the Z8 can be set to transmit odd parity, the Z8671 is preset for 1 start bit, 8 data bits, no parity, and 2 stop bits. Received data must have 1 start bit, 8 data bits, at least 1 stop bit, and no parity (in this configuration).

#### Quasi-Static Memory

A limiting factor in small controller



**Figure 1c:** The operational arrangement of memory-address space in the Z8 family. The regions labeled "program memory" and "data memory" may map to the same physical memory, or two separate banks may be used, selected through one bit of I/O port 3. The internal programmable (read/write) memory is a register file containing 124 general-purpose registers, 16 status-control registers, and 4 I/O-port registers.

designs has always been the trade-off between memory size and power consumption. To keep the number of components down and simplify construction, a designer generally selects a limited quantity of static memory. Frequently, the choice is to use two type-2114 1 K by 4 NMOS (negative-channel metal-oxide semiconductor) static-memory devices. In practice, however, the 1 K-byte memory size thereby provided is rather limited. It would be much better to expand this to at least 4 K bytes. Unfortunately, eight 2114 chips require considerably more circuit-board space and consume about 0.7 amps at +5 V. Not only would this make the design ill suited for battery power, it could never fit on my 4- by  $4^{1/2}$ -inch circuit board.

Another approach is to use dynamic memory, as in larger computers. Dynamic memory costs less, bit for bit, than static memory and consumes little power. Unfortunately, most dynamic-memory components require three separate operating voltages and special refresh circuitry. Adding 4 K bytes of dynamic memory would probably take about twelve chips. The advantages gained in reduced power consumption hardly justify the expense and effort.

The solution to this problem, sur-

prisingly enough, also comes from Zilog, in the form of the Z6132 Quasi-Static Memory. The Z6132, shown in photo 4 on page 43, is a 32 K-bit dynamic-memory device, organized into 4 K 8-bit (byte-size) words. It uses single-transistor dynamic bit-storage cells, but the device performs and controls its own data-refresh operations in a manner that is completely invisible to the user and the rest of the system. This eliminates the need for external refresh circuitry. Also, the Z6132 requires only a + 5 V power supply. The result is a combination of the design convenience of static memory and the low power consumption of dynamic memory. All 4 K bytes of memory fit in a single 28-pin dual-inline package, which typically draws about 30 milliamps.

An additional benefit in using the Z6132 is that it is pin-compatible with standard type-2716 (2 K by 8-bit) and type-2732 (4 K by 8-bit) EPROMs. This feature is extremely beneficial when you are configuring this Z8 board for use as a dedicated controller. As previously mentioned, the Z6132 can be removed and an EPROM inserted in the low-order 24 pins of the same socket. Thus, any program written and operating in the Z6132 memory can be placed in a nonvolatile EPROM. (There are some

LOCATI	ON IDEN1	IFIERS
255	STACK POINTER (BITS 7-0)	SPL
254	STACK POINTER (BITS 15-8)	SPH
253	REGISTER POINTER	RP
252	PROGRAM CONTROL FLAGS	FLAGS
251	INTERRUPT MASK REGISTER	IMR
250	INTERRUPT REQUEST REGISTER	IRQ
249	INTERRUPT PRIORITY REGISTER	IPR
248	PORTS 0-1 MODE	P01M
247	PORT 3 MODE	РЗМ
246	PORT 2 MODE	P2M
245	TO PRESCALER	PREO
244	TIMER/COUNTER 0	то
243	T1 PRESCALER	PRE1
242	TIMER/COUNTER 1	т1
241	TIMER MODE	TMR
240	SERIAL 1/0	sio
	NOT IMPLEMENTED	
127	GENERAL PURPOSE REGISTERS	
4		
3	PORT 3	P3
2	PORT 2	P2
1	PORT 1	P1
0	PORT 0	P0

Figure 2: An expanded view of the register-memory section of figure 1c, showing the organization of the register' file. Any general-purpose register can be used as an accumulator, address pointer, index register, or as part of the internal stack area.




Photo 2: The Zilog Z8671 single-chip microcomputer, a member of the Z8 family of devices. This dual-inline package contains the processor circuitry, 2 K bytes of ROM, 32 I/O lines, and 144 bytes of programmable memory.





Photo 3: A photomicrograph of the silicon chip containing the working parts of a Z8 microcomputer.


The following items are available from. The MicroMint Inc 917 Midway Woodmere NY 11598 Telephone. (800) 645-3479 (for orders) (516) 374-6793 (for technical information) Z8-BASIC Microcomputer Documentation includes: Z8 Technical Manual, Z8 Product Specification Z6132 Product Specification BASIC/Debug Manual Z8-BASIC Microcomputer Construction/Operator's Manual Assembled and tested ...\$170 Kit....\$140 Z8-BASIC Microcomputer power supply (Size: 2¼ by 4½ inches) Provides: +5 V, 300 mA +12 V, 50 mA -12 V, 50 mA Assembled and tested....\$35 Kit... \$27

All printed-circuit boards are solder-masked and silk-screened.

The documentation supplied with the Z8 board includes approximately 200 pages of materials. It is available separately for \$25. This charge will be credited toward any subsequent purchase of the Z8 board Please include \$4 for shipping and handling. New York residents please include 7% sales tax.



**Photo 4:** The Zilog Z6132 Quasi-Static Memory device, shown with the hood up. This component stores 32 K bits in the form of 4 K bytes in invisibly refreshed dynamic-memory cells.



**Photo 5:** The Z8-BASIC Microcomputer Board attached to a power supply. Power can be supplied either through the separate power connector, as shown, or through the edge connector.

# At a Glance\_

#### Name Z8-BASIC Microcomputer

#### Processor

Zilog Z8-family Z8671 8-bit microcomputer with programmable (read/write) memory, read-only memory, and I/O in a single package. The Z8671 includes a 2 K-byte tiny-BASIC/Debug resident interpreter in ROM, 144 bytes of scratchpad memory, and 32 I/O lines. System uses 7.3728 MHz crystal to establish clock rate. Two internal and four external interrupts.

#### Memory

Uses Z6132 4 K-byte Quasi-Static Memory (pin-compatible with 2716 and 2732 EPROMs); 2 K-byte ROM in Z8671. Memory externally expandable to 62 K bytes of program memory and 62 K bytes of data memory.

#### Input/Output

Serial port: RS-232C-compatible and switch-selectable to 110, 150, 300, 1200, 2400, 4800, and 9600 bps. Parallel I/O: two parallel ports; one dedicated to input, the other bitprogrammable as input or output; programmable interrupt and handshaking lines; LSTTL-compatible. External I/O: 16-bit address and 8-bit bidirectional data bus brought out to expansion connector.

#### BASIC Keywords

GOTO, GO@, USR, GOSUB, IF...THEN, INPUT, LET, LIST, NEW, REM, RETURN, RUN, STOP, IN, PRINT, PRINT HEX. Integer arithmetic/logic/operators: +, -, /, \*, and AND; BASIC can call machinelanguage subroutines for increased execution speed; allows complete memory and register interrogation and modification.

#### **Power-Supply Requirements**


+5 V  $\pm$ 5% at 250 mA +12 V  $\pm$ 10% at 30 mA -12 V  $\pm$ 10% at 30 mA (The 12 V supplies are required only for RS-232C operation.)

#### **Dimensions and Connections**

4- by 4<sup>1</sup>/<sub>2</sub>-inch board; dual 22-pin (0.156-inch) edge connector. 25-pin RS-232C female D-subminiature (DB-25S) connector; 4-pole DIP-switch data-rate selector.

#### **Operating Conditions**

Temperature: 0 to 50°C (32 to 122°F) Humidity: 10 to 90% relative humidity (noncondensing)



**Figure 3:** Block diagram of the serial-I/O section of the Z8-family microcomputers. The Z8 contains a full-duplex UART (universal asynchronous receiver/transmitter). The data rates are derived from the clock-rate crystal frequency. Serial data is received through bit 0 of port 3 and is transmitted from bit 7 of port 3. An interrupt is generated within the Z8 whenever transmission or reception of a character has been completed.



**Photo 6:** The Z8-BASIC Microcomputer in operation, communicating with a video terminal (here, a Digital Equipment Corporation VT8E). A memory-dump routine, written using the BASIC/Debug interpreter, is shown on the display screen. The starting address of the dump is the beginning of the user-memory area; the hexa-decimal values displayed are the ASCII (American Standard Code for Information Interchange) values of the characters that make up the first line of the memory-dump program.

limitations placed on the number of subroutine calls and variables allowed by this substitution because variable data and return addresses must be stored in the Z8's register area instead of in external read/write memory.)


#### **Z8-BASIC** Microcomputer

Figure 5 on pages 46 and 47 is the schematic diagram of the seven-integrated-circuit Z8-BASIC Microcomputer Board, shown in prototype form, with a power supply, in photo 5. IC1 is the Z8671 microcomputer, the member of the Z8 family that contains Zilog's 2 K-byte BASIC/Debug software in read-only memory. IC2 is the Z6132 Ouasi-Static Memory, and IC3 is an 8-bit address latch. Under ordinary circumstances, the Z6132 is capable of latching its address internally, but IC3 is included to allow EPROM operation, IC4 and IC5 form a hard-wired memory-mapped input port used to read the data-rateselection switches. IC6 and IC7 provide proper voltage-level conversion for RS-232C serial communication.

The seven-integrated-circuit computer typically takes about 200 milliamps at +5 V. The +12 V and -12 V supplies are required only for operating the RS-232C interface. Power required is typically about 25 milliamps on each.

The easiest way to check out the Z8-BASIC Microcomputer after assembly is to attach a user terminal to the RS-232C connector (J2) and set the data-rate-selector switches to a convenient rate. I generally select 1200 bps, with SW2 closed and SW1, SW3, and SW4 open. After applying power, simply press the RESET push button.

Pressing RESET starts the Z8's initialization procedure. The program reads location hexadecimal FFFD in memory-address space, to which the data-rate-selector switches are wired to respond. When it has acquired this information, it sets the appropriate data rate and transmits a colon to the terminal. At this point, the Z8 board is completely operational and programs can be entered in tiny BASIC.



**Figure 4:** Block diagram of the Zilog Z6132 Quasi-Static Memory component. This innovative part stores 32 K bits in the form of 4 K bytes, using single-transistor dynamic random-access bit-storage cells, but all refresh operations are controlled internally. The memory-refresh operation is completely invisible to the user and the other components in the system. The Z6132 draws about 30 milliamps from a single +5 V power supply.

(With the simple address selection employed in this circuit, the data-rate switches will be read by an access to any location in the range hexadecimal C000 thru FFFF. This should not unduly restrict the versatility of the system in the type of application for which it was designed.)

#### **BASIC/Debug Monitor**

I'll go into the features of the tiny-BASIC interpreter in greater detail next month, but I'm sure you are curious about the capabilities present in a 2 K-byte BASIC system.

Essentially an integer-math dialect of BASIC, Zilog's BASIC/Debug software is specifically designed for process control. It allows examination and modification of any memory location, I/O port, or register. The interpreter processes data in both decimal and hexadecimal radices and accesses machine-language code as either a subroutine or a user-defined function. BASIC/Debug recognizes sixteen keywords: GOTO, GO@, USR, GOSUB, IF...THEN, INPUT, IN, LET, LIST, NEW, REM, RUN, RETURN, STOP, PRINT, and PRINT HEX. Standard syntax and mathematical operators are used.


## The Z8 board is not my idea of what should be available; it is available now.

Twenty-six numeric variables, designated by the letters A thru Z, are supported. Variables can be used to designate program line numbers. For example, GOSUB B\*100 and GOTO A\*B\*C are valid expressions.


In my opinion, the 2 K-byte interpreter is extremely powerful. Because it operates easily on register and memory locations, arrays and blocks of data can be easily manipulated. (Full appreciation of the Z8-BASIC Microcomputer comes after a complete review of the operating manuals and a little experience. Documentation approximately 200 pages long is supplied with the unit; the documentation is also available separately.)

#### In Conclusion

It's easy to get spoiled using a large computer as a simple control device. I have heard of many inexpensive interfaces that, when attached to any computer, supposedly perform control and monitoring miracles. Frequently overlooked, however, is the fact that implementation of these interfaces often requires the softwaredevelopment tools and hardwareinterfacing facilities of relatively large systems. The Z8-BASIC Microcomputer, with its interpretive language, virtually eliminates the need for costly development systems with memory-consuming text editors, assemblers, and debugging programs.



1-65



If you need a proportional motorspeed control for your solar-heating system, you don't have to dedicate your Apple II or shut off your heating system when you balance your checkbook. From now on, there is a small, cost-effective microcomputer specifically designed for such applications. The Z8 board described in this article is not my idea of what *should be* available; it *is* available now.

#### Next Month:

I will elaborate on interfacing and applications for the Z8-BASIC Microcomputer. ■

#### Acknowledgment

Special thanks to Steve Walters and Peter Brown of Zilog Inc for help in production of this article.

Editor's Note: Steve often refers to previous Circuit Cellar articles as reference material for the articles he presents each month. These articles are available in reprint books from BYTE Books, 70 Main St, Peterborough NH 03458. Ciarcia's Circuit Cellar covers articles appearing in BYTE from September 1977 thru November 1978 Ciarcia's Circuit Cellar, Volume II presents articles from December 1978 thru June 1980.

Figure 5: Schematic diagram of the Circuit Cellar Z8-BASIC Microcomputer. Five jumper connections are provided so different memory devices can be used. For general-purpose use and program development, the 4 K-byte Z6132 read/write memory device will be used; for dedicated applications, two kinds of EPROMs can be substituted in the same integrated-circuit socket. Standard 450 ns type-2716 or type-2732 EPROM chips can be used. The connection labeled "32 K" should be closed if a type-2732 EPROM is installed; the connection labeled "16 K" should be closed for use of a type-2716 EPROM.

The pull-up resistors adjacent to IC4 (the 74LS244 buffer) are contained in a SIP (single-inline package).

# Build a Z8-Based Control Computer with BASIC, Part 2

Steve Ciarcia POB 582 Glastonbury CT 06033

The Z8-BASIC Microcomputer system described in this two-part article is unlike any computer presently available for dedicated control applications. Based on a single-chip Zilog Z8 microcomputer with an onboard tiny-BASIC interpreter, this unit offers an extraordinary amount of power in a very small package. It is no longer necessary to use expensive program-development systems. Computer control can now be applied to many areas where it was not previously cost-effective.


The Z8-BASIC Microcomputer is intended for use as an intelligent controller, easy to program and inexpensive enough to dedicate to specific control tasks. It can also serve as a low-cost tiny-BASIC computer for general interest. Technical specifications for the unit are shown in the "At a Glance" box.

Last month I described the design of the Z8-BASIC Microcomputer hardware and the architectures of the Z8671 microcomputer component and Z6132 32 K-bit Quasi-Static Memory. This month I'd like to continue the description of the tiny-BASIC interpreter, discuss how the BASIC program is stored in memory, and demonstrate a few simple applications.

Process-Control BASIC The BASIC interpreter contained in

Copyright © 1981 by Steven A Ciarcia. All rights reserved ROM (read-only memory) within the Z8671 is officially called the Zilog BASIC/Debug monitor. It is essentially a 2 K-byte integer BASIC which has been optimized for speed and flexibility in process-control applications.

There are 15 keywords: GOTO, GO@, USR, GOSUB, IF...THEN, INPUT, IN, LET, LIST, NEW, REM, RUN, RETURN, STOP, PRINT (and PRINT HEX). Twenty-six numeric variables (A through Z) are supported; and numbers can be ex-



**Photo 1:** Z8-BASIC Microcomputer. With the two "RAM" jumpers installed, it is configured to operate programs residing in the Z6132 Quasi-Static Memory. A four-position DIP (dual-inline pin) switch (at upper right) sets the serial data rate for communication with a user terminal connected to the DB-25S RS-232C connector on the top center. The reset button is on the top left.

pressed in either decimal or hexadecimal format, BASIC/Debug can directly address the Z8's internal registers and all external memory. Byte references, which use the "@" character followed by an address. may be used to modify a single register in the processor, an I/O port. or a memory location. For example, @4096 specifies decimal memory location 4096, and @%F6 specifies the port-2 mode-control register at decimal location 246. (The percent symbol indicates that the characters following it are to be interpreted as a hexadecimal numeral.) To place the value 45 in memory location 4096, the command is simply, @4096=45 (or @%1000 = %2D).

Command abbreviations are standard with most tiny-BASIC interpreters, but this interpreter allows some extremes if you want to limit program space. For example:

# IF 1>X THEN GOTO 1000 can be abbreviated IF 1>X 1000


PRINT"THE VALUE IS ";S

can be abbreviated "THE VALUE IS ";S

IF X=Y THEN IF Y=ZTHEN PRINT "X=Z" can be abbreviated IF X=Y IF Y=Z "X=Z"

One important difference between most versions of BASIC and Zilog's BASIC/Debug is that the latter allows variables to contain statement numbers for branching, and variable storage is not cleared before a program is run. Statements such as GOSUB X or GOTO  $A \pm Z = Z$  are valid. It is also possible to pass values from one program to another. These variations serve to extend the capabilities of BASIC/Debug.

In my opinion, the main feature that separates this BASIC from others is the extent of documentation supplied with the Z8671. Frequently, a computer user will ask me how he can obtain the source-code listing for the BASIC interpreter he is using. Most often, I have to reply that it is not available. Software manufacturers that have invested many man-years



**Photo 2:** The Z8/Micromouth demonstrator. A Z8-BASIC Microcomputer is configured to run a ROM-resident program that exercises the Micromouth speech synthesizer presented in the June Circuit Cellar article. A Micromouth board similar to that shown on the left is mounted inside the enclosure. Six pushbutton switches, connected to a parallel input port on the Z8 board, select various speech-demonstration sequences. The Micromouth board is driven from a second parallel port on the Z8 board.

# At a Glance\_

Name Z8-BASIC Microcomputer

## Processor

Zilog Z8-family Z8671 8-bit microcomputer with programmable (read/write) memory, read-only memory, and I/O in a single package. The Z8671 includes a 2 K-byte tiny-BASIC/Debug resident interpreter in ROM, 144 internal 8-bit registers, and 32 I/O lines. System uses 7.3728 MHz crystal to establish clock rate. Two internal and four external interrupts.

## Memory

Uses Z6132 4 K-byte Quasi-Static Memory (pin-compatible with 2716 and 2732 EPROMs); 2 K-byte ROM in Z8671. Memory externally expandable to 62 K bytes of program memory and 62 K bytes of data memory.

# Input/Output

Serial port: RS-232C-compatible and switch-selectable to 110, 150, 300, 1200, 2400, 4800, and 9600 bps. Parallel I/O: two parallel ports; one dedicated to input, the other bitprogrammable as input or output; programmable interrupt and handshaking lines; LSTTL-compatible. External I/O: 16-bit address and 8-bit bidirectional data bus brought out to expansion connector.

# **BASIC Keywords**

GOTO, GO@, USR, GOSUB, IF...THEN, INPUT, LET, LIST, NEW, REM, RETURN, RUN, STOP, IN, PRINT, PRINT HEX. Integer arithmetic/logic operators: +, -, /, \*, and AND; BASIC can call machinelanguage subroutines for increased execution speed; allows complete memory and register interrogation and modification.

#### **Power-Supply Requirements**

+5 V  $\pm$ 5% at 250 mA +12 V  $\pm$ 10% at 30 mA -12 V  $\pm$ 10% at 30 mA (The 12 V supplies are required only for RS-232C operation.)

#### **Dimensions and Connections**

4- by 4½-inch board; dual 22-pin (0.156-inch) edge connector. 25-pin RS-232C female D-subminiature (DB-25S) connector; 4-pole DIP-switch data-rate selector.

#### **Operating Conditions**

Temperature: 0 to 50°C (32 to 122°F) Humidity: 10 to 90% relative humidity (noncondensing) in a BASIC interpreter are not easily persuaded to give away its secrets.

In most cases, however, a user merely wants to know the location of the GOSUB...RETURN address stack or the format and location of stored program variables. While the source code for BASIC/Debug is also not available (because the object code is mask-programmed into the ROM, you couldn't change it anyway), the locations of all variables, pointers, stacks, etc, are fixed, and their storage formats are defined and described in detail. The 60-page BASIC/Debug user's manual contains this information and is included in the 200 pages

FFFF FFFD - Data-rate switches Remainder undefined C000 BFFF User-memory and I/Oexpansion area 8000 7FFF undefined 2000 17**F**F On-board 4 K bytes of read/write memory or EPROM 800 7FF **BASIC/Debug ROM** 100 FF Z8 registers 00

**Figure 1:** A simplified hexadecimal memory map of the Z8-BASIC Micro-computer.

of documentation supplied with the Z8-BASIC Microcomputer board. (The documentation is also available separately.)

# Memory Allocation

Z8-family microcomputers distinguish between four kinds of memory: internal registers, internal ROM, external ROM, and external read/write memory. (A slightly different distinction can also be made between program memory and data memory, but in this project this distinction is unnecessary.) The register file resides in memory-address space in hexadecimal locations 0 through FF (decimal 0 through 255). The 144 registers include four I/O- (input/output) port registers, 124 general-purpose registers, and 16 status and control registers. (No registers are implemented in hexadecimal addresses 80 through EF [decimal addresses 128 through 239]).

The 2 K-byte ROM on the Z8671 chip contains the BASIC/Debug interpreter, residing in address space from address 0 to hexadecimal 7FF (decimal 0 to 2047). External memory starts at hexadecimal address 800 (decimal 2048). A memory map of the Z8-BASIC Microcomputer system is shown in figure 1.

When the system is first turned on, BASIC/Debug determines how much external read/write memory is available, initializes memory pointers, and checks for the existence of an autostart-up program. In a system with external read/write memory, the top page is used for the line buffer, program-variable storage, and the GOSUB...RETURN address stack. Program execution begins at hexadecimal location 800 (decimal 2048).

When BASIC/Debug finds no external read/write memory, the internal registers are used to store the variables, line buffer, and GOSUB...RE-TURN stack. This limits the depth of the stack and the number of variables that can be used simultaneously, but the restriction is not too severe in most control applications. In a system without external memory, automatic program execution begins at hexadecimal location 1020 (decimal 4128).

In a system that uses an external 2 K-byte EPROM (type 2716), wraparound addressing occurs, because the state of the twelfth address line on the address bus (A11) is ignored. (A 4 K-byte type-2732 EPROM device does use A11.) A 2716 EPROM device inserted in the Z6132's memory socket will read from the same memory cells in response to accesses to both logical hexadecimal addresses 800 and 1000. Similarly, hexadecimal addresses 820 and 1020 will be treated as equivalent by the 2716 EPROM. Therefore, when a 2 K-byte 2716 EPROM is being used, the auto-start address, normally operating at hexadecimal 1020, will begin execution of any program beginning at hexadecimal location 820. For the purposes of this discussion, you may assume that programs stored in EPROM use type-2716 devices and that references to hexadecimal address 820 also apply to hexadecimal address 1020.

# **Program Storage**

The program-storage format for BASIC/Debug programs is the same in both types of memory. Each BASIC statement begins with a line number and ends with a delimiter. If you were to connect a video terminal or teletypewriter to the RS-232C serial port and type the following line:

#### 100 PRINT "TEST"

it would be stored in memory beginning at hexadecimal location 800 as shown in listing 1.

The first 2 bytes of any BASIC statement contain the binary equivalent of the line number (100 decimal equals 64 hexadecimal). Next are bytes containing the ASCII (American Standard Code for Information Interchange) values of characters in the statement, followed by a delimiter byte (containing 00) which indicates the end of the line. The last statement in the program (in this case the only one) is followed by 2 bytes containing the hexadecimal value FFFF, which designates line number 65535.

The multiple-line program in listing 2 further illustrates this storage format.

One final example of this is illustrated in listing 3. Here is a program written to examine itself. Essentially, it is a memory-dump routine which lists the contents of memory in hexadecimal. As shown, the 15-line program takes 355 bytes and occupies hexadecimal locations 800 through 963 (decimal 2048 through 2499). I have dumped the first and last lines of the program to further demonstrate the storage technique.

I have a reason for explaining the internal program format. One of the useful features of this computer is its ability to function with programs residing solely in EPROM. However, the EPROMs must be programmed

The first application I had for the unit was as a demonstration driver for the Micromouth speech-processor board I presented two months ago in the June issue of BYTE. (See "Build a Low-Cost Speech-Synthesizer Interface," in the June 1981 BYTE, page 46, for a description of this project, which uses National Semiconductor's Digitalker chip set.) It's hard to discuss a synthesized-speech interface without demonstrating it, and I didn't want to carry around my big computer system to control the Micromouth board during the demonstration. Instead. I quickly programmed a Z8-BASIC Microcomputer to perform that task. While I was at it, I set

**Listing 1:** Simple illustration of BASIC program storage in the Z8-BASIC Microcomputer.

	10	0	P	R	I	N	Т		"	Т
800	00	64	50	52	49	4E	54	20	22	54
	Е	S	T	"						
80A	45	53	54	22	00	FF	FF			

Listing 2: A multiple-line illustration of BASIC program storage.

100 A=5 200 B=6 3005 "A\*B=";A\*B

	10	0	Ā	-	5		20	00	В	-
800	00	64	41	3D	35	00	00	C8	42	ЗD
	6		30	005	"	Ā	*	В	=	"
80A	36	00	0B	BD				42	3D	22
	;	A	*	В						
814	ЗB	41	2A	42	00	FF	FF			

externally. While I will explain how to serially transmit the contents of the program memory to an EPROM programmer, some of you may have only a manual EPROM programmer or one with no communication facility. But if you are willing to spend the time, it is easy to print out the contents of memory and manually load the program into an EPROM device.

# Dedicated-Controller Use

The Z8-BASIC Microcomputer can be easily set up for use in intelligent control applications. After being tested and debugged using a terminal, the control program can be written into an EPROM. When power is applied to the microcomputer, execution of the program will begin automatically. it up to demonstrate itself as well.

The result (see photo 2) has three basic functional components. On top of the box is a Z8-BASIC Microcomputer (hereinafter called the "Z8 board") with a 2716 EPROM installed in the memory integrated-circuit socket, the Z8-board power supply (the wall-plug transformer module is out of view), and six pushbutton switches. Inside the box is a prototype version of the Micromouth speech-processor board (a final-version Micromouth board is shown on the left).

The Micromouth board is jumperprogrammed for parallel-port operation (8 parallel bits of data and a data-ready strobe signal) and connected to I/O port 2 on the Z8 board. The Micromouth BUSY line and the six pushbuttons are attached to 7 input bits of the Z8 board's input port mapped into memory-address space at hexadecimal address FFFD (decimal 65533).

The most significant 3 bits of port FFFD are normally reserved for the data-rate-selector switches, but with no serial communication required, the data rate is immaterial and the switches are left in the open position. This makes the 8 bits of port FFFD, which are brought out to the edge connector, available for external inputs. In this case, pressing one of the six pushbuttons selects one of six canned speech sequences.

Coherent sentences are created by properly timing the transmission of word codes to the speech-processor board. This requires nothing more than a single handshaking arrangement and a table-lookup routine (but try it without a computer sometime). The program is shown in listing 4a.

The first thing to do is to configure the port-2 and port-3 mode-control registers (hexadecimal F6 and F7, or decimal 246 and 247). Port 2 is bitprogrammable. For instance, to configure it for 4 bits input and 4 bits output, you would load F0 into register F6 (246). In this case, I wanted it configured as 8 output bits, so I typed in the BASIC/Debug command @246=0 (set decimal location 246 to 0).

The data-ready strobe is produced using one of the options on the Z8's port 3. A Z8 microcomputer has data-available and input-ready handshaking on each of its 4 ports. To set the proper handshaking protocol and use port 2 as I have described, a code of hexadecimal 71 (decimal 113) is placed into the port-2 mode-control register. The BASIC/Debug command is @247= 113. The RDY2 and  $\overline{DAV2}$  lines on the Z8671 are connected together to produce the dataavailable strobe signal.

Lines 1000 through 1030 in listing 4a have nothing to do with demonstrating the Micromouth board. They form a memory-dump routine that illustrates how the program is stored in memory. You notice from the memory dump of listing 4b that the first byte of the program, as stored in the ROM, begins at hexadecimal location 820 (actually at 1020, you remember) rather than 800 as usual. This is to help automatic start-up. The program could actually begin anyplace, but you would have to change the program-pointer registers (registers 8 and 9) to reflect the new address. The 32 bytes between 800 and 820 are reserved for vectored addresses to optional user-supplied I/O drivers and interrupt routines.

#### Programming the EPROM

The first EPROM-based program I ran on the Z8-BASIC Microcomputer was manually loaded. I simply printed out the contents of the Z6132

**Listing 3:** A program (listing 3a) that examines itself by dumping the contents of memory in printed hexadecimal form. Listing 3b shows the first and last lines of the program as dumped during execution.

```
(3a)
100 FRINT ENTER START ADDRESS FOR HEX DUMP ";:INPUT X
102 PRINT"THE LIST IS HOW MANY BYTES LONG ";:INPUT C
103 PRINT:PRINT
105 B=X+8 :A=X+C
107 PRINT*ADDRESS
                                 DATA":PRINT
110 PRINT HEX (X);
                           • :
120 GOSUB 300
130 X=X+1
140 IF X=B THEN GOTO 180
150 GOTO 120
180 IF X>=A THEN 250
200 PRINT:PRINT:B=X+8:GOIO 110
250 PRINT:STOP
300 PRINT HEX (@X);: PRINT*
                               * 4
310 RETURN
$
(3b)
```

#### :RUN

ENTER START ADDRESS FOR HEX DUMP ? 2048 THE LIST IS HOW MANY BYTES LONG ? 30

ADDRESS		1	DATA					
	1	00	P	R	I	N	Т	"
800	0	64	50	52	49	4E	54	22
	Е	N	т	Е	R	sp	S	T
808	45	4E	54	45	52	20	53	54
	Ā	R	Т	sp	Ā	D	D	R
810	41	52	54	20	41	44	44	52
	Е	S	S	sp	F	0	R	sp
818	45	53	53	20	46	4F	52	20
:								

#### . :RUN

ENTER START ADDRESS FOR HEX DUMP ? 2360 THE LIST IS HOW MANY BYTES LONG ? 45

ADDRESS		1	DATA					
	0	P		30	0	P	R	I
938	4F	50	0	1	2C	50	52	49
	N	Т	sp	H	E	X	sp	(
940	4E	54	20	48	45	58	20	28
	@	x	)	;	:	sp	P	R
948	40	58	29	3B	ЗA	20	50	52
	I	N	Т	"	sp	sp	~	;
950	49	4E	54	22	20	20	22	ЗB
		3	10	R	Е	Т	U	R
958	0	1	36	52	45	54	55	52
	N		65	535				
960	4E	0	FF	FF	0	0	0	0

memory using the program of listing 3 and entered the values by hand into the EPROM programmer. This is fine once or twice, but you certainly wouldn't want to make a habit of it. Fortunately, there are better alternatives if you have the equipment.

Many EPROM programmers are peripheral devices on larger computer systems. In such cases, it is possible to take advantage of the systems' capabilities by downloading the Z8 program directly to the programmer.

The programmer shown in photo 3 is a revised version of the unit I described in a previous article, "Program Your Next EROM in BASIC" (March 1978 BYTE, page 84). It was designed for type-2708 EPROMs, but I have since modified it to program 2716s instead. All I had to do was lengthen the programming pulse to 50 ms and redefine the connections to four pins on the EPROM socket. It still is controlled by a BASIC program and takes less than 21/2 minutes to program a type-2716 EPROM device. Refer to the original article for the basic design.

Normally, the LIST function or memory-dump routine cannot be used to transmit data to the EPROM programmer because the listing is filled with extraneous spaces and carriage returns. It is necessary to write a program that transmits the contents of memory without the extra characters required for display formatting. The only data received by the EPROM programmer should be the object code to load into the EPROM.

In writing this program we can take advantage of the Z8's capability of executing machine-language programs directly through the USR and GO@ commands. The serial-input and serial-output subroutines in the BASIC/Debug ROM can be executed independently using these commands. The serial-input driver starts at hexadecimal location 54, and the serial-output driver starts at hexadecimal location 61. Transmitting a single character is simply done by the BASIC statement

## GO@ %61,C

where C contains the value to be

transmitted. A serial character can be received by

C=USR (%54)

where the variable C returns the value of the received data.

To dump the entire contents of the Z6132 memory to the programmer, the statements in listing 5 should be

included at the end of your program.

Execution begins when you type GOTO 1000 as an immediate-mode command and ends when all 4 K bytes have been dumped. The transmission rate (110 to 9600 bps) is that selected on the data-rate-selector switches.

Conceivably, this technique could also be used to create a cassette-stor-

**Listing 4:** A program (listing 4a) that demonstrates the functions of the Micromouth speech synthesizer, operating from a type-2716 EPROM. The simple I/O-address decoding of the Z8 board allows use of the round-figure address of 65000. The program uses a table of vocabulary pointers that has been previously stored in the EPROM by hand. Listing 4b shows a dump of the memory region occupied by the program, proving that storage of the BASIC source code starts at hexadecimal location 820.

(4a)

```
100 @246=0:@247=113
110 X=@65000 :A=%1400
120 IF X=254 THEN @2=0
130 IF X=253 THEN GOTO 500
140 IF X=251 THEN A=A+32 :GOTO 500
150 IF X=247 THEN A=A+64 :GOTO 500
160 IF X=239 THEN A=A+96 :GOTO 500
170 IF X=223 THEN A=A+128 :GOTO 500
180 IF X=222 THEN N=0 :GOTO
                             300
200 GOTO 110
300 @2=N :N=N+1 :IF N=143 THEN 110
310 IF @65000<129 THEN 310
320 GOTO 300
500 @2=@A :A=A+1
510 IF @65000<129 THEN 510
520 IF @A=255 THEN GOTO 110
530 GOTO 500
1000 O=2048
1005 W=0
1010 PRINT HEX(@Q),:Q=Q+1
1015 W=W+1 :IF W=8 THEN PRINT" ":GOTO 1005
1020 IF Q=4095 THEN STOP
1030 GOTO 1010
:
```

(4b)

- - - -

:goto	1000				
FF	FF	FF	FF	FF	$\mathbf{FF}$
FF	FF	FF	FF	FF	FF
FF	FF	FF	FF	FF	FF
FF	FF	FF	FF	FF	FF
0	64	40	32	34	36
3A	40	32	34	37	3D
33	0	0	6 E	58	3D
35	30	30	30	20	3A
25	31	34	30	30	0
49	46	20	58	3D	32
20	54	48	45	4 E	20
0! AT	1015				
:					

age capability for the Z8 board. In theory, a 3- or 4-line BASIC program can be entered in high memory (you can set the pointer to put the program there) to read in serial data and load it in lower memory. Changing the program pointer back to hexadecimal 800 allows the newly loaded program to be executed. Since the Z8-BASIC Microcomputer already has a serial I/O port, any FSK (frequency-shift keyed) modem and cassette-tape recorder can be used for cassette data storage.

# I/O for Data Acquisition

Data acquisition for process control is the most likely application for the Z8-BASIC Microcomputer. Lowcost distributed control is practical, substituting for central control performed by a large computer system. Analog and digital sensors can be read by a Z8-BASIC Microcomputer, which then can digest the data and reduce the amount of information (experiment results or control parameters) stored or transmitted to a central point. Control decisions can be made by the Z8-BASIC Microcomputer at the process locality.

The Z8 board can be used for analog data acquisition, perhaps using an A/D (analog-to-digital) converter such as that shown in figure 2. This 8-bit, eight-channel A/D converter has a unipolar input range of 0 to +5 V (although the A/D integrated circuit can be wired for bipolar operation), with the eight output channels addressed as I/O ports mapped into memory-address space at hexadecimal addresses BF00

FF

FF

FF

FF

30

31

36 3D

78

34

FF

FF

FF

FF

3D

31

40

41 0

35

**Listing 5:** BASIC statements that print out the entire contents of the 4 K bytes of user memory, for use with a communicating EPROM programmer.

- 1000 X = %800 :REM BEGINNING OF USER MEMORY
- 1010 GO@ %61,@X :REM TRANSMIT CONTENTS OF LOCATION X
- 1020 X = X + 1 :IF X = %1801 THEN STOP
- 1030 GOTO 1010

**Listing 6:** A simple BASIC program segment to demonstrate the concept of the "black box" method of modifying data being transmitted through the Z8-BASIC Microcomputer.

- 100 @246=0:@247=113 :REM SET PORT 2 TO BE OUTPUT
- 110 @2=X :REM X EQUALS THE DATA TO BE TRANSMITTED


through BF07 (decimal 48896 through 48903). When the Z8671 performs an output operation to the channel address, the channel is initialized for acquiring data, while data is read from the channel when the Z8671 performs an input operation on the channel's address.

# Intelligent Communication


Another possible use for the Z8-BASIC Microcomputer is as an intelligent "black box" for performing predetermined modification on data being transmitted over a serial communication line. The black box has two DB-25 RS-232C connectors, one for receiving data and the other for retransmitting it. The intelligence of the Z8-BASIC Microcomputer, acting as the black box, can perform practically any type of filtering, condensing, or translating of the data going through.

Perhaps you have an application where continuous raw data is transmitted, but you would rather just keep a running average or flag deviations from preset limits at the central monitoring point rather than contend with everything. The Z8 board can be programmed to digest all the raw data coming down the line and pass on only what's pertinent.


Another such black-box application is to use the Z8 board as a printer buffer. Photo 4 shows the interface hardware of one specific application,



**Photo 3:** Type-2716 EPROM programmer, adapted from "Program Your Next EROM in BASIC" (March 1978 BYTE, page 84). The circuit, which is driven through parallel ports, programs a 2716 in about 2<sup>1</sup>/<sub>2</sub> minutes and is controlled by a BASIC program.



**Photo 4:** A three-integrated-circuit hardwired serial output port for the Z8-BASIC Microcomputer. Connected to port 2, any program data sent to register 2 will be transmitted serially at the data rate selected on the four-position DIP switch (between 50 to 19200 bps). The Z8 board, configured with two serial ports, is used to process raw data moving through it. Data is received on one side, digested, and retransmitted in some more meaningful form from the other port. Such a configuration could also be used to connect two peripheral devices that have radically different data rates.



converter. This 8-bit, eight-channel unit has a unipolar input range of 0 to +5 V, with the eight output channels addressed as I/O ports mapped into memoryaddress space at hexadecimal addresses BF00 through BF07.

which I used to attach a high-speed computer to a very slow printer. The host computer transmitted data to the Z8 board at 4800 bps. Since the receiving serial port used had to be bidirectional to handshake with the host computer, I added another serial output to the Z8 board for transmitting characters to the printer. Only three

IC6

IC7

LM301

74LS00

4


7

14


7

integrated circuits were required to add a serial output port. A schematic diagram is shown in figure 3. The UART (universal asynchronous receiver/transmitter, shown as IC1) is driven directly from port 2 on the Z8 board (port 2 could also be used to directly drive a parallel-interface printer), and IC2 supplies the clock signal for the desired data rate. Of course, the UART could have been attached to the data and address buses directly, but this was easier.

Transmitting a character out of this serial port requires setting the port-2 and port-3 mode-control registers as before. After that, any character sent to port 2 will be serially transmitted.



**Figure 3:** Schematic diagram of an RS-232C serial output port for the "black box" communication application of the Z8-BASIC <u>Microcomputer</u>. The Z8671 must be configured by software to provide the proper signals: one such signal, DAV2, is derived from two bits of I/O port 3 on the Z8671. The pin numbers shown in the schematic diagram for P3, and P3<sub>6</sub> are pins on the Z8671 device itself, not pins or sections on the card-edge connector, as are P2<sub>0</sub> through P2<sub>7</sub>.



**Photo 5:** When the Z8-BASIC Microcomputer is used with a ROM-resident program, the two jumpers used with the Z6132 are removed, and the EPROM jumper is installed instead. When using a type-2716 16 K-bit (2 K-byte) EPROM device, the "16 K" jumper is installed. If a type-2732 32 K-bit (4 K-byte) EPROM is used instead, the "32 K" jumper is installed. The EPROM is inserted in the lower 24 pins of the 28-pin Z6132 socket (IC2) as shown.

The minimum program to perform this is shown in listing 6. This circuit can also be used for downloading programs to the EPROM programmer.

# In Conclusion

It is impossible to describe the full potential of the Z8-BASIC Microcomputer in so few pages. For this reason, considerable effort has been taken to fully document its characteristics. I have merely tried to given an introduction here.

I intend to use the Z8-BASIC Microcomputer in future projects. I am interested in any applications you might have, so let me know about them, and we can gain experience together.

Special thanks to Steve Walters and Peter Brown of Zilog Inc for their aid in producing these articles.

BASIC/Debug is a trademark of Zilog Inc.

# Z8671 Seven Chip Computer

# Zilog

# Hardware Application Note

# INTRODUCTION

The Z8601 is a single-chip microcomputer with four 8-bit I/O ports, two counter/timers with associated prescalers, asynchronous serial communication interface with programmable baud rates, and sophisticated interrupt facilities. The Z8601 can access data in three memory spaces: 2K bytes of on-chip ROM and 62K bytes of external program memory, 144 bytes of on-chip Register, and 62K bytes of external data memory.

The Z8671 is a Z8601 with a Basic/Debug Interpreter and Debug monitor preprogrammed into the 2K bytes of on-chip ROM. This application note discusses some considerations in designing a low-complexity board that runs the Basic/Debug Interpreter and Debug monitor with an external 4K bytes of RAM and 2K bytes of ROM. The board stands alone, allowing users to connect it with a terminal via an RS232 connector and run the Basic/Debug Interpreter.

The user of this board can run Basic/Debug with little knowledge of the Z8601. The board, however, derives its power through its ability to execute assembly language programs. To use the board to its full potential, the Z8 Technical Manual (document #03-3047-02) and the Z8 PLZ/ASM Manual (document #03-3023-03) should be read. The Z8 Basic/Debug Software Reference Manual (document #03-3134-00) provides general information, statement syntax, memory allocations, and other material regarding Basic/Debug and the Debug monitor provided by the Z8671. There are also two documents describing the Z6132; these are the Z6132 Product Specification (document #00-2028-A), and the Interfacing to the Z6132 Intelligent Memory Application Note (document #00-2102-A).

#### Basic/Debug

Basic/Debug is a subset of Dartmouth Basic, which interprets Basic statements and executes assembly language programs located in memory. Basic/Debug can implement all the Dartmouth Basic commands directly or indirectly. September 1981

One advantage to programming in Basic/Debug is the interactive programming approach realized because Basic/Debug is interpreted, not assembled or compiled. Modules are tested and debugged using the interactive monitor provided with Basic/Debug. Using Basic/Debug saves program development time by providing higher-level language statements that simplify program development. Using the INPUT and PRINT statements simplify debugging.

#### The Z8671 Microcomputer

Basic/Debug controls the memory interface, serial port, and other housekeeping functions performed by the assembly language programmer.

The Z8671 uses ports 0 and 1 for communicating with external memory. Port 1 provides the multiplexed address/data lines  $(AD_0-AD_7)$ ; port 0 supplies the upper address bits  $(A_8-A_{15})$ . The Z8671 also uses the serial communications port for communicating with a terminal. Serial communication takes two pins from port 3, leaving six I/O pins from port 3 available to the user. The serial communication interface uses one of the two counter/timers on the Z8671 chip.

All other functions and features on the Z8601 are available with the Z8671. The user may reconfigure the Z8671 in software as a Z8601 if desired.

#### Applying the Z8671

Applications of the Z8671 range from a low-complexity home microcomputer that is memory intensive to an inexpensive, I/O-oriented micro-controller.

For home computer users, Basic/Debug is used like other available Basic interpreters. The Z8671, however, has many advantages over other computers. For example, the programmer can use the available functions such as interrupts to perform sophisticated tasks that are beyond the scope of other computer products. There is also a counter/timer that is used as a watchdog counter, a time-of-day clock, a variable pulse width generator, a pulse width measurement device, and a random number generator.

As an inexpensive microcontroller, Basic/Debug speeds program development time by calling assembly language subroutines (for time critical applications) and by supplying high-level Basic language statements that simplify the programming of noncritical subroutines.

#### ARCHITECTURE

Two major design goals were set for this Z8671 Basic board. First, the board was to be simple. Second, the board needed to allow the user to write Basic programs and to utilize the features of the Z8601.

#### Overview

The board has seven IC packages:

•	Z8671	(Z8601	preprogrammed	with
---	-------	--------	---------------	------

- Basic/Debug)
- Z6132 (4K bytes of pseudo-static RAM)
- 2716 (2K bytes of EPROM)
- 1488 (RS232 line driver)
- 1489 (RS232 line receiver)
- 74LSO4 (Hex inverter)
- 74LS373 (octal latch)

With these chips, a complete microcomputer system can be built with the following features:

- 2K byte Basic/Debug interpreter in the internal ROM.
- 4K bytes of user RAM.
- 2K bytes of user-programmable EPROM.
- Full-duplex serial operation with programmable baud rates.
- RS232 interface.
- 8-bit counter/timer with associated 6-bit prescalers.
- 124 general-purpose registers internal to the Z8671.
- 14 I/O lines available to the user.
- 3 lines for external interrupts.
- 3 sources of internal interrupts.
- Sophisticated, vectored interrupt structure with programmable priority levels. Each can be individually enabled or disabled, and all interrupts can be globally enabled or disabled.
- External memory expansion up to 124K bytes.
- Memory-mapped I/O capabilities.

This microcomputer can be used as a microcontroller, in which case a terminal is attached, via the RS232 interface, and Basic/Debug is used to create, test, and debug the system. When the system is debugged, the program is put into the EPROM, the terminal disconnected, and the board run standing alone. The terminal can be reattached at any time to monitor the subroutines running on the board.

This proposed board meets the design requirements of simplicity and of allowing the user to write and debug programs in Basic while maintaining access to the Z8671 on-chip features.

# Interfacing the Z8671 with External Memory

Both RAM and ROM are used in this application for program development and to demonstrate the use of components with and without address latches.

The RAM interface is easy to implement when using a Z6132 (Figure 1). No external address latch is needed because the Z6132 latches the address internally. The Z6132 signals WE (Write Enable), DS (Data Strobe), and AC (Address Clock) are wired directly to the Z8671 signals  $R/\overline{W}$  (Read/ Write), DS (Data Strobe), and  $\overline{AS}$  (Address Strobe). The only other signal required is  $\overline{CS}$  (Chip Select).  $\overline{CS}$  is provided by the Z8671 by decoding the upper address bit of port 0. This board uses address bit 15 to select the chip. Since there are two memory chips on this board, the upper address bit ensures that the Z6132 is selected for addresses 800-7FFF (Hex) and that the Z716 is selected by addresses 8000-FFFF (Hex).

There are two major advantages to using the Z6132. The interface to the Z8671 is uncomplicated because both components are Z-BUSTM compatible, and it provides 4K bytes of RAM in one package.

The ROM interface is not as simple as the interface to the Z6132. Nevertheless, the circuit is common in microcomputer applications. The ROM does not latch the address from the Z8671 and therefore needs an external address latch. The 74LS373 latches the address for the 2716 EPROM. The Enable pin on the 74LS373 is driven by the  $\overline{AS}$ signal via an inverter. The EPROM is also selected by the upper address nibble of port O. Figure 2 shows the Z8671-to-2716 interface.

# Interfacing the Z8671 with RS232 Port

The Z8671 uses its serial communication port to communicate with the RS232 port. Driver and receiver circuits are required to supply the proper signals to the RS232 interface. The circuit of Figure 3 shows the interface between the Z8671 and the 1488 and 1489 for serial communication via the RS232 interface.

The serial interface does not use the control signals Clear to Send, Data Set Ready, etc. It uses only Serial In, Serial Out and Ground, so it is a very simple interface.

The Z8671 uses one timer and its associated prescaler for baud rate control. When the Z8671 is reset, it reads location FFFD and uses the byte




Figure 1. The Z8671 and Z6132 Interface




Figure 2. The Z8671 and 2716 Interface

stored there to select the baud rate. The board described in this application note uses EPROM to select the baud rate. On reset, the Z8671 reads FFFD, which is in the EPROM, and decodes the baud rate from the contents of that location. The baud rate can be changed in software.

Figure 4 shows the full board design implemented for this application note.

# Uncommitted I/O Pins and Other Pins

Using the above design, port 2 is available for user applications. Any of the port 2 pins can be individually configured for input or output. There are also six pins in port 3 available to the user. The port 3 input pins can be used for interrupts.

#### SOFTWARE

#### Getting Started

The Z8671 board needs +5 V and ground to run all components on the board except the 1488 EIA line driver. The 1488 needs +12 V and -12 V in addition to the +5 V and ground. (If using no terminal, the EIA driver/receiver circuit is disconnected. Consequently, the +12 V and -12 V lines are not required.) The test board ran at 200 mA.




Figure 3. Z8671 Interface for Serial Communications

The RS232 port can interface to any ASCII terminal if the baud rate setting is matched to the value programmed into the EPROM. With power supplied to the board and the terminal connected to it, the reset button resets the Z8671 and the prompt character appears (":").

The board is ready for a Basic command when the ":" appears. The following sequence is a simple I/O example:




Figure 4. The Z8 System with Basic/Debug

```
:10 input a
:20 "a=";a
:run
?5
a=5
:list
10 input a
20 "a=";a
```

When a number is entered as the first character of a line, the Basıc monitor stores the line as part of a program. In this example, "10 input a" is entered. Basic stores this instruction in memory and prints another ":" prompt. The Run command causes execution of the stored program. In this example, Basic asked for input by printing "?". A number (5) is typed at the terminal. Basic accepts the number, stores it in the variable "a", and executes the next instruction. The next instruction (20 "a=";a) is an implied print statement; writing an actual "print" command is not necessary here. This line of code produced the output "a=5". The command "list" caused Basic to display the program stored in memory on the terminal.

#### Reading Directly from Memory

Basic lets the user directly read any byte or word in memory using the Print command and "@" for byte references or "**4**" for word references:

```
:print @8
10
:printhex(@8)
A
:printhex(▲8)
AF6
:
```

The first statement prints the decimal value of Register 8. The next statement prints the hexadecimal value of Register 8 and the last statement prints the hexadecimal value of Register 8 (OAH) and Register 9 (F6H).

## Writing Directly to Memory

Basic lets the user write directly to any register or RAM location in memory using the Let command and either "@" or " **4**".

:@%a=%ff : ↓ 4096=255 :print@10 255 :printhex(↓ %1000) FF :

The Let command is implied to save memory space but can be included. The first statement loads the hexadecimal value FF into register 10 decimal (AH). The next instruction loads the decimal value 255 into register 4096 decimal (1000H). The print commands write to the terminal the values that were put in with the first two instructions.

#### Memory Environment

Table 1 gives the memory configuration for the Z8671 application example. Chip Select is controlled by the MSB (most significant bit or  $A_{15}$ ) of port 0. Therefore, the RAM is selected for all addresses between 800H (2048 decimal) and 7FFFH (32767 decimal). Addresses 8FF, 18FF, 28FF, 38FF, and 78FF address the same location in RAM in this application because of Modulo 4K. EPROM is selected for all addresses from 8000H to FFFFH and, like the RAM, several addresses point to the same location in the PROM.

Table 1 The Memory Environment

Decimal	Hex	Contents
0-2047	(0-7FF)	Internal ROM (BASIC/DEBUG)
2048-32767 32768-65536	(800-7FFF) (8000-FFFF)	(BASIC/DEBOG) RAM (Z6132) EPROM (2716)

#### Switching from RAM to EPROM

Register 8 and Register 9 contain the address of the first byte of a user program or, if there is no program, the address where the Z8671 will put the first byte of a user program. In this application example, when the Z8671 is reset, Register 8 and Register 9 contain 800H, which points into RAM. EPROM is selected by changing the contents of register 8 from O8H to 80H (See Table 2).

Table 2 The Registers

Decimal	Hex	Contents
22-23 8-9	(16–17) (8–9)	Current Line Number Address of the First Byte of User Program

For more details on the register assignments, refer to the Pointer Registers-RAM System section of the Z8 Basic/Debug Software Reference Manual.

After the instruction " $\clubsuit$ 8=%8000" is executed, the Z8671 accesses the EPROM on the Basic/Debug Board.

The example below shows how to switch from RAM to EPROM. The example uses two separate programs, one in RAM and one in EPROM. The RAM program is listed first, then the EPROM.

#### Baud Control

The baud rate is selected automatically by reading location FFFDH and decoding the contents of that location when the Z8671 is reset (the <u>Z8 Basic/</u> <u>Debug Software Reference Manual</u> contains the baud rate switch settings in Appendix B). This application example holds the baud rate settings in its EPROM. The least significant bits of location FFFD hex will provide baud rates as follows:

Baud Rate	Value Read
110	110
150	000
300	111
1200	101
2400	100
4800	011
9600	010
19200	001

After a reset, the baud rate is programmed by loading a new value into counter/timer O (see the <u>Z8 Technical Manual</u>, section 1.5.7). A Reset always changes the baud rate back to the rate selected from the contents of location FFFD.

#### Burning an EPROM

The EPROM contains the baud rate selection byte in location 7FDH. The other locations in memory are used for program storage. See section 6.3 of the <u>Basic/Debug Manual</u> for the format used to store programs in memory. This format is used to store programs in EPROM.

#### Example

The following is a printout of the game Mastermind written in Basic/Debug.

```
10 @243=7

20 @242=10

30 @241=14

40 x=usr(84):a=@242-1:x=usr(84):b=@242-1

50 x=usr(84):c=@242-1:x=usr(84):d=@242-1

55 "":i=0

100 "guess ",:in e,f,g,h

110 i=i+1

300 j=%7f22:k=%7f2a
```

301 1=0 302 r=0:p=0 310 1f **↓** j= **↓** kp=p+1 320 j=j+2:k=k+2:l=l+1:1f 4 > 1310 330 J=%7f22:k=%7f2a 331 1=0 340 if **Å** j=**Å** kr=r+10: **Å** j= **Å** j+10:1=3 341 .j=.j+2 350 1=1+1:if4 > 1340 351 j=%7f22 352 1=0 360 k=k+2:if%7f31>k340 363 j=%7f22:k=%7f2a 366 if **Å** j>9 **Å** j= **Å** j−10 367 j=j+2 368 if%7f29>j366 370 "right ";r;" place ";p 380 if4>p100 390 y=999 400 "right in ";i;" guesses;";"play another y/n":inputx 410 ifx=y10

Lines 10 through 50 comprise the random number generator for the program. The three lines:

10 @243=7 20 @242=10 30 @241=14

initialize counter/timer 1 to operate in modulo-10 count. Refer to the <u>Z8 Technical Manual</u> for complete information on initializing timers.

The "usr(84)" function waits for keyboard input, the ASCII value of the key is returned in a variable with the following command:

```
:10 x=usr(84):""
:15 printhex(x)
:run
5
35
```

In the above example, the program waits at line 10 until keyboard input, in this case the number 5. The input value is stored in ASCII format in the variable "x". The line:

40 x=usr(84):a=@242-1:x=usr(84):b=@242-1

waits for input, reads the current value of timer 1, subtracts 1 (to get a number between 0 and 9), and stores the number in variable a. Then it waits for keyboard input at the second user function call, reads the current value of timer 1, subtracts 1, and stores the number in variable b. Line 50 of the example program gets two more random numbers and stores them in variables c and d. The four-digit random number is located in variables a, b, c, and d.

Line 300 assigns the location of variable a to variable j and the location of variable e (the

first variable in the guess string) to the variable k. The strategy is to access these variables indirectly and to increment pointers j and k to access the variables.

A colon is used to separate commands on the same line. This is useful in packing the program into a small amount of memory space. The code, however, is harder to read. See section 5 of the Basic/ Debug manual for more information on memory packing techniques.

Below is a sample run of the Mastermind program:

#### :run

(<RETURN> on the keyboard is entered four times here) quess ? 0, 1, 2, 3

guess ? 0, 1, 2, 3
right 2 place 0
guess ? 4, 5, 6, 7
right 2 place 1
guess ? 0, 2, 4, 6
right 3 place 2
guess ? 4, 2, 1, 6
right 4 place 4
right in 4 guesses
play another? y/n
?n
:

## CONCLUSION

The design of this application example met the major design goals of simplicity and functionality. The first goal is accomplished by prudent selection of support components, excluding any unnecessary chips. The board allows the user to exercise the full power and flexibility of the features of the the Z8601 not used by Basic/Debug. The user can write and debug Basic programs without detailed knowledge of the Z8601.

The Basic application example demonstrates a memory interface that is applicable for all Z8 Family members. The case where there is no address latch on the memory chip was discussed, and an example of how to interface the multiplexed address/data bus of the Z8 Family through an address latch was shown.

The software section explains the memory environment and gives several examples of Basic/Debug. These examples are a good introduction to the board and to Basic/Debug.

The Z8671 is a customized extension of the Z8601 single-chip microcomputer. The simplicity of the Basic application example demonstrates the flexibility of the Z8601 microcomputer in an expanded memory environment.

# A Single Board Terminal Using the Z8590 Universal Peripheral Controller

# Zilog

# **Application Note**

# October 1981

# INTRODUCTION


The Zilog Z8590 Universal Peripheral Controller (UPC) opens up a wide variety of applications for distributed processing. One of the most useful functions of the UPC is to off-load routine processing tasks, such as I/O processing, from the CPU. The advantages of such a distributed processing approach include greater system throughput. more efficient use of system resources, and protocol converters that make different peripherals look the same to the system software. The last advantage is particularly useful where different hardware configurations may be used with the same So long as the UPC handles the CPU software. interface in the same way, the peripheral devices attached to the UPC are transparent to the CPU.

This paper describes a CRT display and keyboard

interface circuit that was designed and built by the Zilog Applications Group using the Z8590 UPC in a Z80 system environment. The CRT display function was chosen due to the widespread use of CRT displays in the data processing environment. For further information on the Z8590 UPC refer to the Zilog <u>Data Book</u>, publication number 00-2034-01.

#### FUNCTIONAL DESCRIPTION

This paper describes the Input/Output (I/O) part of a computer system in its most rudimentary form. Distributed processing is the theme used in this design so that as much of the low-level processing for I/O as possible is performed by the UPC. Figure 1 shows a block diagram of the UPC I/O system.



The display interfaces to a standard video monitor by way of a composite video signal. Characters are represented by dots on a raster scan display in the form of a 5 x 7 matrix. The CPU interface to the UPC can transfer characters on a single byte basis or by a block move. So far as the CPU is concerned, the UPC looks like a serial port when used in single byte mode. This permits the system software to remain virtually the same for a serially-linked terminal or for the UPC. The UPC also provides for programmable cursor control. like that available on a standard terminal. with the control characters being optionally selected by the system software. When the UPC is initialized by the CPU, a bit in the mode control word can be set to indicate that cursor control characters will follow. The keyboard input is from an ASCII-encoded keyboard that has a strobe to signal a valid character present.

The standard 7-bit ASCII code is supported with the negative-going strobe pulse indicating valid data. The keyboard input is TTL compatible and is not buffered into the UPC.

# SYSTEM DESIGN

The UPC I/O project is designed to fit within an existing Z80-based test bed. Therefore, the interface requirements include a Z80-type interface with interrupt capability. Other specifications include:

- Display format of 16 lines by 64 characters
- 5 x 7 dot matrix characters
- Composite video output
- ASCII character input from CPU
- Programmable cursor control
- ASCII keyboard input
- Single +5V operation
- Character or block transfer mode
- Programmable CPU interrupts
- Programmable enable for CRT and keyboard

# HARDWARE DESIGN

The hardware design encompasses three basic elements: the Z8590 UPC and processor interface section, the CRT display section, and the keyboard input section.

The Z8590 UPC is treated as a peripheral by the master CPU, in this case a Z80A CPU, and is accessed using the standard Z80 I/O instructions via two ports. One of the two ports is selected depending on the state of the  $\overline{A}/D$  line. If  $\overline{A}/D$  is Low the address pointer is being written to. If

 $\overline{A}/D$  is High the register currently addressed by the address pointer is being accessed.

The Z8590 UPC coordinates operation of the display section and the keyboard input with the Z80 CPU. Six bits from Port 1 are used to transfer data from the UPC to the CRT refresh memory. The other two bits are used with bit 7 of Port 2 to form the three bit command word for the CRT controller. Seven bits of Port 2 are used to input ASCII data from the keyboard. Since four of the bits on Port 3 are used for interrupt control, the other four are used for I/O control. Bit 3 of Port 3 is used for the keyboard input strobe. This input generates an interrupt within the UPC when the strobe input goes Low, indicating valid data at the keyboard inputs. Bit 4 of Port 3 is used to control the RAM write pulse coming from the CRT Controller (CRTC) and going to the RAM. When this bit is Low, RAM writes are inhibited for operations such as cursor home and cursor return. Bit 6 of Port 3 is used to generate the Data Strobe  $(\overline{DS})$  for the CRTC. When DS goes from Low to High, the three command bits are latched into the CRTC. Figure 2 shows the UPC and interface circuitry used.

The heart of the display circuit is the Standard Microsystems CRT-96364B CRTC chip. The basic design was derived from the CRT-96364B data sheet by Standard Microsystems Corp. The CRTC contains all the circuitry necessary to generate the video timing pulses and memory address and control signals for the display RAM. The display format is 64 characters per line by 16 lines. This requires a 1024 character memory which is supplied by the 2102 RAM devices. Since 64 ASCII characters are displayed, only six bits of memory are required to store character information. The memory address and write signals are generated by the CRTC under control of the UPC. Data is entered into the display memory by writing a command to the CRTC along with the data. Figure 3 shows the logic used with the CRTC.

Within an 8 x 8 dot character cell provided by the CRT timing, only a 5 x 7 dot character is used. The characters are formed using a 2716 EPROM character generator. The lowest three bits of the 2716 EPROM address inputs from the character row count and come from the CRTC. The next six bits form the character address. Each character is stored in EPROM as eight contiguous bytes. The row count addresses a row (equivalent to a byte) within the character block. Therefore, the character addresses are modulo 8 and take a total of 512 bytes. The CRV output of the CRTC is used to select the cursor pattern in EPROM. When CRV is Low characters are normally displayed. When CRV






Figure 2. Z-UPC R Controller, Sect ion



Z-UPC CRT Controller, Section II

Figure

ω








Figure 4. Z-UPC CRT Controller, Section III





is High the character is replaced by an underscore.

Five bits of the EPROM output are fed into the 74LS165 shift register. This shift register converts the five column dots into a bit stream for the video output signal. Composite video is generated by merging the video dot stream with the Composite Sync (CSYN) output of the CRTC through a resistor summing network.

The remaining circuitry supplies clocks to various parts of the circuit. Three elements of the 74504 form an oscillator. The output of the oscillator goes to three places. It is divided by twelve by the 74LS92 to form the 1.018 MHz clock required by the CRT-96364B. It is also divided by four by the 74LS73 to provide the 3.054 MHz clock for the UPC. The oscillator output is also ANDed with the Dot Clock Enable (DCE) output of the CRTS and fed into the 741S161 to form the Dot Character Clock (DCC) pulses. Since a character cell time is eight clock pulses long, the DCC is derived from a divide-by-eight counter. The divide-by-eight counter also loads the shift register at each character time. Figures 4 and 5 show the circuitry and waveforms for the timing and video output circuitry.

The UPC emulates CRT terminal operations by providing keyboard data input to the master CPU as well as CRT output. The keyboard inputs are 7-bit ASCII encoded with TTL level signals. The Strobe Input ( $\overline{STB}$ ) is active Low to indicate a valid character at the keyboard data inputs. When  $\overline{STB}$ goes Low, an interrupt is generated within the UPC and the data inputs are read.

With this hardware a complete CRT terminal can be constructed at minimal cost to the user with no sacrifice in performance.

#### SOFTWARE DESIGN

The software design encompasses two areas: the UPC programming and the master CPU interface. The former includes the UPC internal register organization and program initialization. The latter includes the data transfer protocol used between the UPC and the master CPU.

# UPC Programming

The specifics of this CRT project will now be discussed, as it is assumed that the reader is familiar with the UPC in general. Of the 256 accessible registers within the UPC, 22 (addresses %F0 through %FF and %00 through %05) are special-purpose control registers defined by the hardware. The remaining 214 registers are general-purpose in nature and are allocated as shown in Figure 6.




Figure 6. UPC Internal Register Allocation


The Program (PGM) registers (registers %06 through %0F) are general-purpose data manipulation registers. These are the working-set registers used to hold data temporarily and to perform various comparison and calculation functions within the program.

The CPU access registers (%10 through %1F) are used to facilitate communication between the UPC and master CPU. Two bits in the status register, CRT Busy (CRTBSY) and CPU Data Available (CPDAV), are actually semaphores that form the key mechanisms for data interchange. The CRTBSY bit can be set only by the master CPU and can be cleared only by the UPC. The CPDAV bit can be cleared only by the master CPU and can be set only by the UPC. These will be discussed in detail in the master CPU access section.

A line of data on the CRT screen is 64 bytes long. Therefore registers %20 through %5F form a 64 byte line buffer for the CRT display. This is used only in Block Transfer mode, since the UPC receives a block of data before outputting it to the CRT.

The parameter area (registers %60 through %7F) contains the cursor control characters and corre-

sponding information. Figure 7 illustrates the format of the parameter area. Since there are eight cursor control characters and each occupies four bytes of control block information, there are a total of 32 bytes allocated for this purpose. Most incoming control characters are compared with the ASCII codes in this table, and if a match is found the software determines what to do based on the other values in the cursor control block.



PARAMETER BLOCK IS MADE OF 8 CURSOR CONTROL BLOCKS OF 4 BYTES EACH FOR A TOTAL OF 32 BYTES THESE OCCUPY REGISTERS %60-%7F

Figure 7. UPC Parameter Block Definition

The keyboard buffer (registers %80 through %BF) temporarily stores data coming from the keyboard within the UPC until the master CPU reads the data. The keyboard buffer is used in both character and block modes since keyboard input is actually done by interrupts. In character mode, the buffer is simply a circular buffer that accumulates keyboard data until it is processed by the master CPU. One pointer, the Keyboard Buffer Pointer (KBBPTR), is used to indicate into which location the next keyboard character will go. The other pointer, the Keyboard Pointer (KBPTR), is used to indicate which location the next character will be read from by the master CPU.

Finally, the stack and data areas (registers %C0 through %EF) are used for variable storage. The stack grows down from location %F0 and occupies about ten bytes maximum. The internal data area contains various run-time variables used by the UPC program, as shown in Table 1.

On power-up the UPC initializes the necessary variables, all the control registers, and loads the default parameters into the parameter area. When all this is done the UPC sets the Enable Data Transfer (EDX) bit in the Data Transfer Control (DTC) register. This enables communication with the master CPU to take place, and indicates to the master CPU that the UPC is ready for operation. If the EDX bit is cleared, data transfers to or from the UPC are inhibited. At this point the UPC waits for the Mode register to be set by the master CPU before continuing.

Table	1.	Internal	Data	Area
-------	----	----------	------	------

UPC Address	VALUE
%CO	FLAG
%C1	UBPTR
%C2	CBCNT
%C3	COLCNT
%C4	TIMER
%C5	KBPTR
%C6	KBBPTR
%C7	CHAR


Appendix A contains the UPC program listing used for this project. The UPC program structure consists of constants declaration, the main program body, and data tables. Within the main program body are routines for initialization, the main program loop, CRT output, keyboard input, interrupt service, and other support routines.

#### Master CPU Interface

The master CPU communicates with the UPC through 20 special registers. These registers are accessed directly by the I/O instruction address in the Z8090 Z-UPC and indirectly by a register pointer in the Z8590 UPC. To read or write data for a particular register in the Z8590, the register pointer is first written  $(\overline{A}/D)$  line is Low) and then data  $(\overline{A}/D$  line is High) is written. Thus, a register access operation involves two I/O transactions. The register pointer is latched within the UPC so multiple reads of a particular register (such as the status register) need not have the pointer written each time. This is useful when polling the status bits or using a block move instruction for data transfers.

Of the twenty possible registers accessible to the master CPU only ten are actually used. Figure 8 shows eight of these registers and their meanings. The Mode register (register pointer address %00), end-of-line edit character (EOL, %04), back-space edit character (BS, %05), delete-line edit character (DL, %06), and interrupt vector (VECT,

%07) are initialized once by the master CPU. The status, CRT data (CRDAT), and keyboard data (KBDAT) registers are used to control data flow into and out of the UPC.




## Figure 8. UPC Program Status and Control Registers

The master interrupt control register (MIC) is used by the master CPU to control the UPC interrupt condition. The upper three bits  $(D_7, D_6, and D_5)$  correspond to Interrupt Enable (IE), Interrupt Under Service (IUS), and Interrupt Pending (IP), respectively, by a master CPU read. When the CPU writes these bits, their meanings change as illustrated in the table of Figure 9. The EDX bit (bit 3) is monitored by the CPU after power-up so the CPU can determine when to initialize the UPC.

The data indirection register (DIND) is used for block data transfers. The next section explains this in greater detail.

# Initializing the UPC

If vectored interrupt structure is supported, the first byte to write to the UPC is the interrupt vector. This is be the 8-bit vector returned by the UPC when the master CPU generates an interrupt acknowledge in response to an interrupt request by the UPC. The vector register is accessed by writing a 07 hex to the UPC address port, and the vector to the UPC data port.





Next comes the mode control byte. The lower four bits determine the operation of the UPC environment. If CRT Enable (bit 0) is set, then data transfers can occur from the master CPU to the CRT display. If KB Enable (bit 1) is set, then data transfers are enabled from the keyboard to the master CPU. The block mode bit (bit 2) indicates block transfer mode. This applies to both the CRT output and keyboard input. Block mode is used with the powerful Z80 block I/O instructions or with DMA.

The Parameters Follow bit (bit 3) indicates whether or not eight cursor control parameter bytes will follow. If the Parameters Follow bit is set, then the next eight bytes sent to the UPC are the eight cursor control characters in the following sequence: cursor home, cursor forward, cursor back, cursor down, erase page, cursor return, cursor up, and erase line. These eight bytes are written via the DIND register. The DIND register eight cursor control bytes are sent to the UPC data port by a block move instruction (OTIR) on the Z80.


This completes initialization of the UPC by the master CPU. Listings found in Appendix B can be used as an example of how the master CPU uses the UPC.

#### Using the UPC

Of the ten registers utilized by the master CPU, four or five are actually used for data transfer. The status register (address O1 hex) contains two bits that indicate the internal UPC status. These bits are monitored and controlled by the master CPU under the definition of the UPC interface protocol. The CRTBSY (bit 0) can be set only by the master CPU and cleared only by the UPC. When the master CPU writes data into the CRT Data register (CRDAT, address 02 hex), it also sets the CRTBSY bit in the status register. This does two things. First, it indicates to the UPC that there is data available in the CRDAT register ready to output to the CRT display. Second, the busy bit remains set and prevents further character transfers until the UPC clears the busy bit. Figure 10 shows the data flow for character mode transfers into and out of the UPC.

Similar to the CRT data transfer is the keyboard data transfer. The keyboard data register (KBDAT, address 03 hex) contains the keyboard data loaded by the UPC, and the CPDAV bit in the status register (bit 1) indicates keyboard data is available. The CPDAV bit can be set only by the UPC and cleared only by the master CPU. When the master CPU reads KBDAT, it also clears CPDAV in the status register. This is also shown in Figure 10. The sequence of events depicted in Figure 10 is important. The order in which the registers are accessed should be adhered to or the UPC may change or lose data unexpectedly.

#### Character mode - CRT Output





Wait in Read CPDAV STAT CPDAV = 0 Branch if clear CPDAV = 1, IP = 1 loop or exit Read KBDAT <u>KBDA</u>T Clear CPDAV STAT CPDAV = 0 : (exit)

Figure 10. Character Mode Data Transfer

The above description applies to character transfers when polling the status register continuously. Interrupts can be used with the UPC to indicate a change in either status bit. If CPDAV goes from a 0 to a 1 (set) or CRT busy goes from a 1 to a 0 (cleared) the UPC generates an interrupt. The interrupt service routine must poll the status register to determine the cause of the interrupt, however, since there is only one vector returned in vectored interrupt mode.

If interrupts are used, then the master CPU interrupt service routine must perform several operations in addition to the data transfer(s). These operations involve the Master Interrupt Control (MIC) register (address 1E hex). After the data transfer condition has been satisfied in the UPC the master CPU must reset the IP and IUS latches within the UPC. This restores the daisy chain to its normal state. Then, to allow further interrupts from the UPC, the IE latch must be set. Using bits D7, D6, and D5 of the MIC register (shown in Figure 9), IP and IUS are cleared by writing 001. IE is then set by writing 110 to these bits. IE is cleared by the UPC on powerup, thus the set IE command must be written to the UPC during the initialization phase by the master CPU so that interrupts can occur. The interrupt operation applies to both character mode transfers and block mode transfers.

Block mode data transfers are faster and more efficient than character mode transfers. These transfers access the status register, as do character transfers, but the data is exchanged via the DIND register. DIND is a location pointed to by another register within the UPC. Master CPU accesses to DIND automatically increment the pointer register by one so that several consecutive register locations can be written to or read from. The number of bytes to transfer by DIND is written by the master CPU into CRDAT for CRT block transfers, and read from KBDAT for keyboard block transfers. Thus, protocol exists for CTR block data transfers, as Figure 11 illustrates. Up to 64 bytes may be sent or received at one time in this mode. Both the Z80 and Z8000 block move instructions work very well with this method of data transfer, resulting in superior sytem throughput.

#### Using the Z8090 Z-UPC

Implementing the single board terminal on a Z8000 or Z8 processor-based system is very easy with the Z8090 Z-UPC. The software in the Z-UPC is identical to the software in the Z8590 UPC. The hardware interface to the keyboard and display cirBlock Mode (transfer handshake)




Figure 11. Block Mode Data Output to UPC

cuitry is also the same. The only difference is the hardware interface to the CPU and the CPU software. The protocol and register functions are unchanged.

#### CONCLUSION

This paper describes the use of the Z8590 UPC in a distributed processing environment. System performance can be most effectively improved by dividing CPU tasks into logical functions. Such a task, as has been illustrated here, is a fundamental I/O operation that facilitates communication between the user and the computer. Other functions may include such peripheral operations as a flexible disk controller, a PROM programmer, a D/A or A/D converter, or a communications protocol controller.

Coupled with the powerful instruction set of the Zilog family CPUs, the Z8090 Z-UPC and Z8590 UPC find many uses in virtually any system environment.

# APPENDIX A

UPC CRT Controller Program Listing

ZBASM LOC		3. 03 COD		мт	SOURCE STATEMEN	іт	
				1	UPC CR1	TERMINA	L DRIVER PROGRAM!
					CRTC MODULE		
				4 5	CONSTANT		
				6	DTC:=0		DATA XFER CONTROL REG!
				7 8	P1:=1 P2:=2		PORT 1! PORT 2!
				9	P3: =3		PORT 3!
				10	LC: =4		LIMIT COUNT REG!
				11 12	DIND:=5 TMRVAL:=%28		!DATA INDIRECTION REG! !TIMER COUNT VALUE!
				13	DEC: =%10		CPU ACCESS AREA!
			:	14	MODE: =DSC		MODE REGISTER!
				15	CRTEN: =1		CRT ENABLE BIT!
				16 17	KBEN: =2 BLOK: =4		!KB ENABLE BIT! !BLOCK XFER!
				18	PARMS: =8		PARAMETERS FOLLOW!
				19	STAT: =MODE+		STATUS REGISTER!
				20	CRTBSY: =1		CRT BUSY FLAG!
				21 22	CPDAV: =2 KBOVF: =4		CPU KB DATA AVAIL! !KB BUFFER OVERFLOW!
				23	CRDAT: =STAT		CRT DATA AREA!
				24	KBDAT: =CRDA		KB DATA AREA!
				25 26	EOL: =KBDAT+ BS: =EOL+1	•1	!END OF LINE CHARACTER! !BACKSPACE CHARACTER!
				27	DL:=BS+1		DELETE LINE CHARACTER!
				28	VECT: =DL+1		CPU INTERRUPT VECTOR!
				27 30	BUFF:=%20 PARAM:=%60		CRT BUFFER AREA!
			-	31	KBUFF: =%80		PARAMETER TABLE AREA! !KEYBOARD INPUT BUFFER!
			:	32	STOR: =%CO		RAM STORAGE AREA!
				33	FLAG: =STOR		IFLAG BYTE!
				34 35	KBB: =1 KBDAV: =2		!KB BUFFER DVF FLAG! !KB DATA AVAIL!
				36	CRTXFR: =4		CRT XFER FLAG!
				37	KBXFR: =8		KB XFER FLAG!
				38 39	TMRFLG:=% UBPTR:=FLAG		!TIMER ACTIVE FLAG! !UPC CRT BUFFER POINTER!
				40	CBCNT: =UBPT		CPU CRT BYTE COUNT!
				41	COLCNT: =CBC		CRT COLUMN COUNT!
				42 43	KBPTR: =COLC		<pre>!KB OUTPUT BUFFER PTR! !KB INPUT BUFFER PTR!</pre>
				44	KBBPTR:=KBP TIMER:=KBBP		TIMER VALUE!
			4	45	CHAR: =TIMER		!KB CHARACTER STORAGE (KLUGE)!
				46	MIV: =%F0		CPU INTERRUPT VECTOR REG!
				47 48	MIC:=%FE EDX:=8		!MASTER INTERRUPT CTRL! !ENABLE DATA XFER BIT!
			4	49	IP: =%20		SET IP BIT!
				50	DEOL: =%OD		DEFAULT EOL!
				51 52	DBS:=%08 DDL:=%18		DEFAULT BACKSPACE!
				53			
				54	SECTION PROG	RAM	
				55 56	GLOBAL \$ABS	0	
P 0000	0290	0		57	WVAL	ERROR	
P 0002				58	WVAL	KBINT	
P 0004 P 0006				59 60	WVAL WVAL	DUMMY DUMMY	
P 0008				51	WVAL	TIMERO	
P 000A			6	52	WVAL	TIMER1	
P 000C				63 64	MAIN PROCEDUR	F	
				65	ENTRY	<b>E</b>	
			6	66	BEGIN:		
P 0000		<b>ED</b>		67	DI	80	
P 000D	50	-0	· · · ·	58	CLR	RP	CLEAR REGISTER POINTER

----

and a second second second and a local second secon

we was a second of the second se

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 CLCOP: 85 86 87 85 86 87 87 90 91 ILCOP:	CLR CLR CLR CLR LD LD LD LD LD LD LD LD LD LD LD LD LD	FLAG CHAR TIMER MODE STAT KBBFTR, #KBUFF KBPTR, #KBUFF EOL. #DEOL BS, #DBS DL. #DDL DTC, #DDL DTC, #DDL DTC, #DDL DTC, #DC R6, #FARAM R7, #220 R8, #HI CCTABL R9, #L0 CCTABL R9, #L0 CCTABL R9, #L0 CCTABL R9, #L0 TABLE R0, #2F0 R7, #210	<pre>!CLEAR FLAG BYTE! !CLEAR CHARACTER! !CLEAR TIMER! !CLEAR MODE! !CLEAR STATUS! !INIT KBBPTR! !DEFAULT EOL=CR! !DEFAULT DEL LINE=CAN! !LOAD DTC REG.! !PTR TO CCTABLE! !MOVE 32 BYTES! !SOURCE! !MOVE BYTES' !LOAD INIT TABLE! !POINT TO REGS.! !LOAD 16 REGISTERS!</pre>
P 003F C3 68 P 0041 7A FC	92 93	LDC I DJNZ	@R6,@RR8 R7,ILOOP	!MOVE INIT CODES! !TO REGISTERS.!
P       0043       44       10       10         P       0046       6B       FB         P       0048       E4       17       F0         P       0048       76       10       08         P       0048       76       10       08         P       0042       6B       1B         P       0050       E6       05       20         P       0053       E6       04       08	94 ML: 95 96 97 98 99 100 101 102 ML1;	OR JR LD TM JR LD LD	MODE, MODE Z, ML MIV, VECT MODE, *PARMS Z, SKIP DIND, *BUFF LC, *B	!MODE WORD SET?! !NO, LOOP! !SAVE CPU INT VECTOR! !CHECK PARAMS BIT! !SKIP IF CLEAR!
P 0056 44 04 04 P 0059 EB FB P 005B 6C 08	102 HE1. 103 104 105	OR JR LD	LC,LC NZ,ML1 R6,#B	WAIT FOR LC=0!
P 005B 8C 08 P 005D 7C 60 P 005F 8C 20	105 106 107 108 ML2:		R8,#8 R7,#PARAM R8,#BUFF	
P 0061 E3 98 P 0063 F3 79 P 0065 06 E7 04 P 0068 8E P 0069 6A F6 P 0068 9F	107 110 111 112 113 114 SKIP: 115 116 117 !	LD LD ADD INC DJNZ EI	R9,@R8 @R7,R9 R7,#4 R8 R6,ML2 3 THE MAIN PROGRA	M I 00P.
	118 119 120 ! 121	UPC ARR	IVES HERE AFTER E DEFINED.	
P 006C 76 10 01 P 006F 6B 08 P 0071 76 11 01 P 0074 6B 03 P 0076 D6 0094	122 LOOP: 123 124 125 126 127	TM JR TM JR CALL	MODE, #CRTEN Z,L1 STAT, #CRTBSY Z,L1 CRT	!CRT ENABLED?! !ND, BRANCH! !CRT DATA AVAIL?!
P 0079 76 10 02 P 007C 6B EE P 007E 76 C0 02 P 0081 6B 03 P 0083 D6 00D8	128 L1: 127 130 131 132 133	TM JR TM JR CALL	MODE, #KBEN Z, LOOP FLAG, #KBDAV Z, L2 KB	!KB DATA AVAIL?! !ND, BRANCH! !CHECK KB DATA!
P       0086       44       C7       C7         P       0089       6B       E1         P       0080       68       C7         P       0080       D4       014C         P       0090       B0       C7         P       0092       BB       D8	134 L2: 135 136 137 138 139 140 141 142 !	OR JR LD CALL CLR JR THIS RC	CHAR, CHAR Z, LOOP R6, CHAR DATOUT CHAR LOOP DUTINE PROCESSES	!ECHD CHAR?! !ND, BRANCH! CRT CHARACTERS THAT
	143 144		FROM THE MASTER	

		145	INPUTS:		
		146		R6-R10 USED	
		147	OUTPUTS:	NONE	
		148 !			
		149 CRT:			
	10 04	150	тм		CHECK MODE!
	37	151	JR		BRANCH IF NOT BLOCK!
	CO 08	152	TM		!KB XFER? !
P 009C EB 3	39	153	JR	NZ, CRT4	YES, BRANCH!
P 009E 76 (	0 04	154	TM	FLAG, #CRTXFR	CHECK XFER FLAG!
P 00A1 EB 1	10	155	JR	NZ, CRT2	BRANCH IF BLOCK DATA!
P 00A3 68 1	12	156	LD	R6, CRDAT	GET DATA!
P 00A5 56 E	E6 3F	157	AND	R6,#%3F	ONLY 64 BYTES!
P 00A8 6B (	DD	158	JR	Z, CRT1	BRANCH IF NOTHING!
P 00AA 69 (	04	159	LD		MOVE BYTE COUNT!
	2	160	LD	CBCNT, R6	
	01 20	161	LD		RESET BUFFER PTR!
	5 20	162	LD		SET DIND PTR!
	0 04	163	ÖR		SET XFER FLAG!
	00 04	164 CRT1:	UK	T EHO, WORTAN R	. DET KIER FERD.
P 00B7 56	11 FE	165	AND	STAT, #%FF-CRTBSY	CLEAR CRT BUSY
	FE 20	166	OR		IELSE, SET IP!
				CRT4	(ELGE) GET IF:
P COBD 88 1	18	167	JR	CR14	
	-1 -	168 CRT2:		R6, @UBPTR	LOFT DATAL
	C1 E6	169	LD		GET DATA!
	D14C	170	CALL		SEND TO CRT!
	C1	171	INC	UBPTR	
	2	172	DEC		DECR BYTE COUNT!
	=4	173	JR		BRANCH IF MORE!
	CO FB	174	AND	FLAG, #%FF-CRTXFR	
P OOCE BB B	E7	175	JR	CRT1	!EXIT!
		176 CRT3:			
P 00D0 68 1	12	177	LD	R6, CRDAT	IGET DATA!
P 00D2 D6 (	D14C	178	CALL	DATOUT	SEND TO CRT!
P 00D5 8B 8	EO	179	JR	CRT1	!EXIT!
		180 CRT4:			
P 00D7 AF		181	RET		
		182			
		182 183 !	THIS ROU	JTINE PROCESSES K	EYBOARD DATA.
		183 !		JTINE PROCESSES K _OBBERED.	EYBOARD DATA.
		183 ! 184		JTINE PROCESSES K LOBBERED.	EYBOARD DATA.
		183 ! 184 185 !			EYBOARD DATA.
		183 ! 184 185 ! 186			EYBOARD DATA.
P 00D8 76 1	10 04	183 ! 184 185 ! 186 187 KB:	R6 IS CL	-OBBERED.	
P 00D8 76 1		183 ! 184 185 ! 186 187 KB: 188	R6 IS CL	LOBBERED. MODE, #BLOK	BLOCK MODE?!
P OODB 6B 4	41	183 ! 184 - 185 ! 186 - 187 KB: 188 - 188 -	R6 IS CL TM JR	LOBBERED. MODE, #BLOK Z, KB3	!BLOCK MODE?! !NG, BRANCH!
P 00DB 6B 4 P 00DD 76 0	41 20 04	183 ! 184 185 ! 186 187 KB: 188 188 189	R6 IS CL TM JR TM	LOBBERED. Mode, #Blok Z, KB3 Flag, #CRTXFR	!BLOCK MODE?! !NO, BRANCH! !CRT XFER? !
P 00DB 6B 4 P 00DD 76 0 P 00E0 EB 6	41 CO 04 58	183 ! 184 185 ! 186 187 KB: 188 189 190 190	R6 IS CL TM JR TM JR	LOBBERED. Mode, #Blok Z,KB3 Flag, #CRTXFR NZ,KB4	!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH!
P 00DB 6B 4 P 00DD 76 0 P 00E0 EB 6 P 00E2 76 0	41 20 04 58 20 08	183 ! 184 185 ! 186 187 KB: 188 187 190 191 191	R6 IS CL TM JR TM JR JR TM	LOBBERED. MODE, #BLOK Z, KB3 Flag, #CRTXFR NZ, KB4 Flag, #KBXFR	!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?!
P 00DB 6B 4 P 00DD 76 0 P 00E0 EB 6 P 00E2 76 0 P 00E5 EB 2	41 CO 04 58	183 ! 184 185 ! 186 187 KB: 188 187 190 191 192 193	R6 IS CL TM JR TM JR TM JR JR	LOBBERED. MODE, #BLOK Z, KB3 Flag, #CRTXFR NZ, KB4 Flag, #KBXFR	!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH!
P 00DB 6B 4 P 00DD 76 0 P 00E0 EB 6 P 00E2 76 0 P 00E5 EB 2 P 00E7 BF	41 20 04 58 20 08 26	183 ! 184 185 ! 185 ! 187 KB: 188 187 190 190 191 192 193 194	R6 IS CL TM JR TM JR TM JR JR DI	LOBBERED. MODE, #BLOK Z, KB3 FLAG, #CRTXFR NZ, KB4 FLAG, #KBXFR NZ, KB2	!BLOCK MODE?! !NG, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH!
P 00DB 4B 4 P 00DD 74 0 P 00E0 EB 4 P 00E2 74 0 P 00E2 74 0 P 00E5 EB 2 P 00E7 8F P 00E8 54 1	41 20 04 58 20 08 26	183 ! 184 185 ! 186 187 KB: 188 189 190 191 192 193 194 195	R6 IS CL TM JR TM JR JR JR JR JR JR JR JR JR JR JR AND	LOBBERED. MODE, #BLOK Z,KB3 FLAG, #CRTXFR NZ,KB4 FLAG, #KBXFR NZ,KB2 STAT, #%FF-KBOVF	!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF!
P 00DB 6B 4 P 00DD 76 0 P 00E0 EB 6 P 00E2 76 0 P 00E5 EB 7 P 00E7 8F P 00E8 56 1 P 00E8 76 0	41 50 04 58 50 08 26 11 FB 50 01	183 ! 184 185 ! 186 187 KB: 188 189 190 191 192 193 194	R6 IS CL TM JR TM JR TM JR DI AND TM	LOBBERED. MODE, #BLOK Z,KB3 FLAG,#CRTXFR NZ,KB4 FLAG,#KBXFR NZ,KB2 STAT,#%FF-KBOVF FLAG,#KBB	!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KB DVF!
P         00DB         6B         4           P         00DD         76         0           P         00E0         76         0           P         00E2         76         0           P         00E2         76         0           P         00E5         EB         2           P         00E5         FB         2           P         00E5         56         1           P         00E8         76         0           P         00E8         76         1           P         00E8         68         0	41 50 04 58 50 08 26 11 FB 50 01 56	183 ! 184 185 ! 186 187 KB: 188 187 190 191 192 193 194 195 196 197	R6 IS CL TM JR TM JR JR JR JR JR JR JR JR JR	LOBBERED. MODE, #BLOK Z, KB3 FLAG, #CRTXFR NZ, KB4 FLAG, #KBXFR NZ, KB2 STAT, #XFF-KBOVF FLAG, #KBB Z, KB1	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB DVF! !CLEAR KB DVF! !SKIP IF CLEAR!</pre>
P         00DB         6B         4           P         00DD         76         0           P         00E0         76         0           P         00E2         76         0           P         00E2         76         0           P         00E2         76         0           P         00E3         86         1           P         00E8         76         0           P         00E8         76         0           P         00E8         76         0           P         00E8         64         1	41 50 04 58 50 08 26 11 FB 50 01 56 11 04	183 ! 184 185 ! 186 187 KB: 188 187 188 189 190 191 192 193 194 195 194 195 196 197 198	R6 IS CL TM JR JR JR JR JR JR JR JR JR JR JR JR JR	LOBBERED. MODE, #BLOK Z, KB3 FLAG, #CRTXFR NZ, KB4 FLAG, #KBXFR NZ, KB2 STAT, #XFF-KBOVF FLAG, #KBB Z, KB1 STAT, #KBOVF	<pre>!BLOCK MODE?! !ND, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KB OVF! !SKIP IF CLEAR! !SET KB OVF!</pre>
P         00DB         6B         4           P         00DD         76         0           P         00E0         76         0           P         00E2         76         0           P         00E2         76         0           P         00E3         EB         4           P         00E3         FB         1           P         00E8         76         0           P         00E8         76         0           P         00E8         76         0           P         00E8         64         1	41 CO 04 58 CO 08 26 11 FB CO 01 06 11 04 CO FE	183 ! 184 185 ! 186 187 KB: 188 189 190 191 192 193 194 195 194 195 196 197 198 199	R6 IS CL TM JR TM JR JR JR JR JR JR JR JR JR	LOBBERED. MODE, #BLOK Z, KB3 FLAG, #CRTXFR NZ, KB4 FLAG, #KBXFR NZ, KB2 STAT, #XFF-KBOVF FLAG, #KBB Z, KB1 STAT, #KBOVF	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB DVF! !CLEAR KB DVF! !SKIP IF CLEAR!</pre>
P         00DB         6B         4           P         00DD         74         0           P         00E2         76         0           P         00E2         76         0           P         00E2         76         0           P         00E3         EB         2           P         00E3         56         1           P         00E8         56         1           P         00E8         76         1           P         00E8         68         0           P         00E8         56         1           P         00E3         56         0	41 CO 04 58 CO 08 26 11 FB CO 01 06 11 04 CO FE	183 ! 184 185 ! 186 187 KB: 188 189 190 190 191 192 193 194 195 194 197 198 197 200 KB1:	R6 IS CL TM JR TM JR TM JR DI AND TM JR AND AND	LOBBERED. MODE, #BLOK Z,KB3 FLAG,#CRTXFR NZ,KB4 FLAG,#KBXFR NZ,KB2 STAT,#XFF-KBOVF FLAG,#KBB Z,KB1 STAT,#KBOVF FLAG,#XFF-KBB	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KBD! !SKIP IF CLEAR! !SET KB OVF! !CLEAR KBD!</pre>
P         00DB         6B         4           P         00DD         76         0           P         00E0         76         0           P         00E2         76         0           P         00E2         76         0           P         00E5         EB         2           P         00E5         EB         2           P         00E7         BF         2           P         00E8         76         0           P         00E8         76         0           P         00E8         6B         0           P         00F3         56         0           P         00F6         6B         0	41 50 04 58 50 08 20 08 21 FB 20 01 20 01 20 01 20 FE 25	183 ! 184 185 ! 185 ! 187 KB: 188 187 KB: 188 189 190 191 192 193 194 195 194 197 198 197 200 KB1: 201	R6 IS CL TM JR TM JR JR JR JR JR JR JR JR QR AND LD	LOBBERED. MODE, #BLOK Z, KB3 FLAG, #CRTXFR NZ, KB4 FLAG, #KBXFR NZ, KB2 STAT, #XFF-KB0VF FLAG, #KBB Z, KB1 STAT, #KB0VF FLAG, #XFF-KBB R6, KBBPTR	<pre>!BLOCK MODE?! !ND, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KB OVF! !CHECK KBB! !SKIP IF CLEAR! !SET KB OVF!</pre>
P         00DB         6B         4           P         00DD         76         0           P         00E0         76         0           P         00E2         76         0           P         00E2         76         0           P         00E3         76         0           P         00E4         8F         0           P         00E5         8F         0           P         00E6         76         0           P         00E6         6B         0           P         00F0         46         1           P         00F3         56         0           P         00F6         68         0           P         00F6         68         0	41 50 04 58 50 08 20 08 21 FB 50 01 50 51 04 55 55 56 80	183 ! 184 185 ! 186 187 KB: 188 187 KB: 188 189 190 191 192 193 194 195 194 195 194 197 198 197 200 KB1: 201 202	R6 IS CL TM JR TM JR TM JR TM JR TM JR AND TM JR CR AND LD SUB	LOBBERED. MODE, #BLOK Z,KB3 FLAG, #CRTXFR NZ,KB4 FLAG, #KBXFR NZ,KB2 STAT, #XFF-KBOVF FLAG, #KB0VF FLAG, #XFF-KBB R6,KBBPTR R6, #KBUFF	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KB DVF! !SET KB OVF! !SET KB OVF! !CLEAR KBB! !GET LINE LENGTH!</pre>
P         00DB         6B         4           P         00DD         74         0           P         00E0         EB         6           P         00E2         74         0           P         00E2         74         0           P         00E5         EB         2           P         00E5         EB         2           P         00E8         76         1           P         00E8         76         1           P         00E8         76         1           P         00E4         6B         0           P         00F3         56         0           P         00F3         68         0           P         00F8         26         E           P         00F8         56         0	41 50 04 58 50 08 20 08 21 FB 50 01 50 51 04 55 55 56 80	183 ! 184 185 ! 185 ! 187 KB: 188 187 KB: 188 189 190 191 192 193 194 195 194 197 198 197 200 KB1: 201	R6 IS CL TM JR TM JR JR JR JR JR JR JR JR QR AND LD	LOBBERED. MODE, #BLOK Z,KB3 FLAG, #CRTXFR NZ,KB4 FLAG, #KBXFR NZ,KB2 STAT, #XFF-KBOVF FLAG, #KB0VF FLAG, #XFF-KBB R6,KBBPTR R6, #KBUFF	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KBD! !SKIP IF CLEAR! !SET KB OVF! !CLEAR KBD!</pre>
P         00DB         6B         4           P         00DD         76         6           P         00E0         EB         6           P         00E2         76         6           P         00E2         76         6           P         00E5         EB         2           P         00E5         EB         2           P         00E8         56         1           P         00E8         76         1           P         00E8         68         0           P         00E8         68         0           P         00F3         56         0           P         00F4         68         0           P         00F5         68         0           P         00F6         68         0           P         00F8         26         E           P         00F8         69         1           P         00F8         69         1           P         00F8         69         1	41           CO         04           58         08           26         08           21         FB           CO         01           06         01           06         10           07         FE           05         5           26         80           13         10	183 ! 184 185 ! 186 187 KB: 188 187 KB: 188 189 190 191 192 193 194 195 194 195 194 197 198 197 200 KB1: 201 202	R6 IS CL TM JR TM JR TM JR TM JR TM JR AND TM JR CR AND LD SUB	LOBBERED. MODE, #BLOK Z,KB3 FLAG, #CRTXFR NZ,KB4 FLAG, #KBXFR NZ,KB2 STAT, #XFF-KBOVF FLAG, #KBB Z,KB1 STAT, #KBOVF FLAG, #XFF-KBB R6,KBPTR R6, #KBUFF KBDAT,R6	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KB DVF! !SET KB OVF! !SET KB OVF! !CLEAR KBB! !GET LINE LENGTH!</pre>
P         00DB         6B         4           P         00DD         74         0           P         00E0         EB         4           P         00E2         74         0           P         00E2         76         0           P         00E2         76         0           P         00E3         56         1           P         00E8         76         0           P         00E8         76         0           P         00E8         76         0           P         00E8         68         0           P         00F3         56         0           P         00F6         68         0           P         00F6         68         0           P         00F8         56         0           P         00F8         68         0           P         00F8         69         1           P         00F8         69         0           P         00F9         69         0	41         CO       04         58       08         CO       08         24       04         11       FB         CO       01         04       04         CO       FE         C5       80         13       54         04       55         04       55         04       55         04       55         04       55         04       55	183 ! 184 185 ! 185 ! 187 KB: 188 187 KB: 188 189 190 191 192 193 194 195 194 195 194 195 196 197 200 KB1: 202 203	R6 IS CL TM JR TM JR TM JR TM JR TM JR DI AND TM JR CR AND LD SUB LD	LOBBERED. MODE, #BLOK Z,KB3 FLAG, #CRTXFR NZ,KB4 FLAG, #KBXFR NZ,KB2 STAT, #XFF-KBOVF FLAG, #KBB Z,KB1 STAT, #KBOVF FLAG, #XFF-KBB R6,KBPTR R6, #KBUFF KBDAT,R6	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CHECK KBB! !SET KB OVF! !CLEAR KBB! !CLEAR KBB! !GET LINE LENGTH! !STORE COUNT!</pre>
P         00DB         6B         4           P         00DD         76         0           P         00E0         EB         4           P         00E2         76         0           P         00E2         76         0           P         00E3         EB         4           P         00E7         BF         7           P         00E8         76         0           P         00E8         76         0           P         00F0         46         1           P         00F6         68         0           P         00F7         67         1           P         00F7         69         0           P         00F7         69         0           P         00F7         69         0           P         0102         46         0	41           20         04           58         08           20         08           21         FB           22         01           24         01           25         80           26         80           27         80	183 ! 184 185 ! 186 187 KB: 188 189 190 190 191 192 193 194 195 194 197 198 199 200 KB1: 203 204	R6 IS CL TM JR TM JR TM JR TM JR DI AND TM JR OR AND SUB LD LD	LOBBERED. MODE, #BLOK Z, KB3 FLAG, #CRTXFR NZ, KB4 FLAG, #KBXFR NZ, KB2 STAT, #XFF-KBOVF FLAG, #KB0 STAT, #KB0VF FLAG, #XFF-KBB R6, KBBPTR R6, KBBPTR R6, #KBUFF KBDAT, R6 LC, R6 DINL. #KBUFF	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CHECK KBB! !SET KB OVF! !CLEAR KBB! !CLEAR KBB! !GET LINE LENGTH! !STORE COUNT!</pre>
P         00DB         6B         4           P         00DD         76         0           P         00E0         EB         4           P         00E2         76         0           P         00E2         76         0           P         00E3         EB         4           P         00E3         EB         4           P         00E3         F6         1           P         00E8         76         0           P         00E6         48         0           P         00F6         48         0           P         00F8         26         E           P         00F8         26         E           P         00F8         69         1           P         00FB         69         1           P         00FD         69         0           P         00FF         64         0           P         00FF         69         1           P         00FF         64         0           P         00FF         64         0	41           20         04           58         08           20         08           21         FB           22         01           24         01           25         80           26         95	183 ! 184 185 ! 185 ! 187 KB: 188 187 KB: 188 187 VB: 197 190 191 192 193 194 195 194 197 198 197 200 KB1: 201 202 203 204 205	R6 IS CL TM JR JR JR JR JR JR JR JR JR JR JR JR JR	LOBBERED. MODE, #BLOK Z,KB3 FLAG, #CRTXFR NZ,KB4 FLAG, #KBXFR NZ,KB2 STAT, #XFF-KBOVF FLAG, #KB STAT, #KBOVF FLAG, #XFF-KBB R6, KBBPTR R6, #KBUFF KBDAT, R6 LC,R6 DINL, #KBUFF FLAG, #KBXFR	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KB DVF! !SET KB OVF! !SET KB OVF! !CLEAR KBB! !GET LINE LENGTH! !STORE COUNT! !STORE BUFFER LENGTH!</pre>
P       00DB       6B       4         P       00DD       76       6         P       00E2       76       6         P       00E2       76       6         P       00E5       EB       2         P       00E5       EB       2         P       00E5       EB       2         P       00E8       76       10         P       00E8       76       11         P       00F0       46       11         P       00F6       68       01         P       00F6       68       11         P       00F8       26       12         P       00F8       69       12         P       00F8       69       12         P       00F8       26       12         P       00F8       69       12         P       00F8       26       12         P       00F8       26       12         P       00F8       26       12         P       00F8       26       12         P       00F8       40       12 <t< td=""><td>41         CO       04         58       0         CO       08         24       0         11       FB         CO       01         04       04         CO       FE         CO       FE         CO       FE         CO       FE         CO       FE         CO       60         CO       08         CO       08         11       02</td><td>183 ! 184 185 ! 186 187 KB: 188 187 KB: 188 187 V 190 191 192 193 194 195 194 195 194 195 197 200 KB1: 201 203 204 205 206</td><td>R6 IS CL TM JR TM JR TM JR TM JR TM JR CD CR AND CR AND LD LD LD LD LD CR</td><td>LOBBERED. MODE, #BLOK Z,KB3 FLAG, #CRTXFR NZ,KB4 FLAG, #KBXFR NZ,KB2 STAT, #XFF-KBOVF FLAG, #KB STAT, #KBOVF FLAG, #XFF-KBB R6, KBBPTR R6, #KBUFF KBDAT, R6 LC,R6 DINL, #KBUFF FLAG, #KBXFR</td><td><pre>!BLOCK MODE?! !ND, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB DVF! !CLEAR KBB! !SKIP IF CLEAR! !SET KB DVF! !CLEAR KBB! !GET LINE LENGTH! !STORE COUNT! !STORE BUFFER LENGTH! !SET XFER!</pre></td></t<>	41         CO       04         58       0         CO       08         24       0         11       FB         CO       01         04       04         CO       FE         CO       FE         CO       FE         CO       FE         CO       FE         CO       60         CO       08         CO       08         11       02	183 ! 184 185 ! 186 187 KB: 188 187 KB: 188 187 V 190 191 192 193 194 195 194 195 194 195 197 200 KB1: 201 203 204 205 206	R6 IS CL TM JR TM JR TM JR TM JR TM JR CD CR AND CR AND LD LD LD LD LD CR	LOBBERED. MODE, #BLOK Z,KB3 FLAG, #CRTXFR NZ,KB4 FLAG, #KBXFR NZ,KB2 STAT, #XFF-KBOVF FLAG, #KB STAT, #KBOVF FLAG, #XFF-KBB R6, KBBPTR R6, #KBUFF KBDAT, R6 LC,R6 DINL, #KBUFF FLAG, #KBXFR	<pre>!BLOCK MODE?! !ND, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB DVF! !CLEAR KBB! !SKIP IF CLEAR! !SET KB DVF! !CLEAR KBB! !GET LINE LENGTH! !STORE COUNT! !STORE BUFFER LENGTH! !SET XFER!</pre>
P       00DB       6B       4         P       00DD       76       6         P       00E0       76       6         P       00E2       76       6         P       00E2       76       6         P       00E3       56       1         P       00E8       76       6         P       00E8       76       1         P       00E7       85       0         P       00E8       76       6         P       00F3       56       0         P       00F6       68       0         P       00F6       68       0         P       00F7       26       1         P       00F8       24       1         P       00F6       68       0         P       00F7       26       1         P       00F7       26       1         P       00F7       46       1         P       0105       46       1	41         CO       04         58       08         CO       08         22       01         D1       FB         CO       01         D2       01         D4       04         CO       FE         C5       80         D3       80         D4       02         D5       80         C0       08         11       02	183 ! 184 185 ! 186 187 KB: 188 189 190 191 192 193 194 195 194 195 194 195 196 197 200 KB1: 202 203 204 205 206 207	R6 IS CL TM JR TM JR TM JR TM JR TM JR CD CR AND CR AND LD LD LD LD LD CR	LOBBERED. MODE, #BLOK Z,KB3 FLAG,#CRTXFR NZ,KB4 FLAG,#KBXFR NZ,KB2 STAT,#XFF-KB0VF FLAG,#KB0VF FLAG,#KBVFF FLAG,#KBUFF KBDAT,R6 LC,R6 DINL.#KBUFF FLAG,#KBXFR STAT,#CPDAV	<pre>!BLOCK MODE?! !ND, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB DVF! !CLEAR KBB! !SKIP IF CLEAR! !SET KB DVF! !CLEAR KBB! !GET LINE LENGTH! !STORE COUNT! !STORE BUFFER LENGTH! !SET XFER!</pre>
P         00DB         6B         4           P         00DD         76         0           P         00E0         EB         6           P         00E2         76         0           P         00E2         76         0           P         00E5         EB         2           P         00E5         EB         2           P         00E7         BF         2           P         00E8         76         1           P         00E8         6B         0           P         00F3         56         0           P         00F4         6B         0           P         00F5         26         E           P         00F5         69         1           P         00F5         69         1           P         00F5         26         E           P         0102         46         1           P         0105         46         1	41         20       04         58       08         20       08         21       FB         20       01         26       01         26       01         26       01         26       80         13       04         25       80         26       80         27       80         28       80         29       80         29       80         29       80         204       02         77       80         29       77	183 ! 184 185 ! 185 187 KB: 188 187 KB: 188 187 190 191 192 193 194 193 194 195 197 198 197 198 197 200 KB1: 201 202 203 204 205 206 KB11:	R6 IS CL TM JR TM JR TM JR TM JR DI AND TM JR OR AND SUB LD LD LD LD CR OR	LOBBERED. MODE, #BLOK Z,KB3 FLAG,#CRTXFR NZ,KB4 FLAG,#KBXFR NZ,KB2 STAT,#XFF-KB0VF FLAG,#KB0 FLAG,#KBVF FLAG,#KBUFF R6,KBPTR R6,KBPTR R6,KBPFR R6,KBFF KBDAT,R6 LC,R6 DINL.#KBUFF FLAG,#KBXFR STAT,#CPDAV	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KB OVF! !CHECK KBB! !SKIP IF CLEAR! !SKIP IF CLEAR! !SET KB OVF! !CLEAR KBB! !GET LINE LENGTH! !STORE COUNT! !STORE COUNT! !STORE BUFFER LENGTH! !SET XFER! !SET CP DAV!</pre>
P         00DB         6B         4           P         00DD         76         0           P         00E0         EB         6           P         00E2         76         0           P         00E2         76         0           P         00E5         EB         2           P         00E5         EB         2           P         00E7         BF         2           P         00E8         76         1           P         00E8         6B         0           P         00F3         56         0           P         00F4         6B         0           P         00F5         26         E           P         00F5         69         1           P         00F5         69         1           P         00F5         26         E           P         0102         46         1           P         0105         46         1	41         CO       04         58       0         CO       08         22       0         11       FB         CO       01         04       01         05       80         13       05         05       80         05       80         05       80         05       80         06       08         11       02         FE       20         3D       3D	183 ! 184 185 ! 185 ! 187 KB: 188 187 KB: 188 187 V 190 191 192 193 194 195 194 195 194 197 198 197 200 KB1: 201 202 203 204 205 206 KB11: 207	R6 IS CL TM JR TM JR TM JR TM JR TM JR CM AND TM SUB LD LD LD LD LD CR CR CR	LOBBERED. MODE, #BLOK Z, KB3 FLAG, #CRTXFR NZ, KB4 FLAG, #KBXFR NZ, KB2 STAT, #XFF-KBOVF FLAG, #KB0VF FLAG, #XFF-KBB R6, KBBPTR R6, #KBUFF KBDAT, R6 LC, R6 DINL. #KBUFF FLAG, #KBXFR STAT, #CPDAV MIC, #IP	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KB OVF! !CHECK KBB! !SKIP IF CLEAR! !SKIP IF CLEAR! !SET KB OVF! !CLEAR KBB! !GET LINE LENGTH! !STORE COUNT! !STORE COUNT! !STORE BUFFER LENGTH! !SET XFER! !SET CP DAV!</pre>
P         00DB         6B         4           P         00DD         74         0           P         00E2         FB         6           P         00E5         EB         2           P         00E5         EB         2           P         00E5         EB         2           P         00E8         56         11           P         00E8         56         12           P         00E8         56         12           P         00E8         56         12           P         00F6         68         02           P         00F8         26         E           P         00F8         68         02           P         00F8         69         12           P         00F0         69         12           P         0105         46         12           P         0108         46         F           P         0108         88         3	41         CO       04         58       08         CO       08         24       01         11       FB         CO       01         04       01         04       04         CO       FE         CO       FE         CO       68         13       05         05       80         05       80         05       80         05       80         05       80         05       80         05       80         05       80         05       80         05       80         05       80         05       80         05       80         05       80         05       80         06       98         11       02         12       20         13D       20	183 ! 184 185 ! 185 ! 187 KB: 188 187 KB: 188 189 ! 190 191 ! 192 · 193 · 194 · 195 · 194 · 195 · 196 · 197 · 200 KB1: 202 · 203 · 204 · 205 · 206 KB11: 207 · 208 KB11: 207 · 208 KB11: 200 · 210 · 211 KB2:	R6 IS CL TM JR TM JR TM JR TM JR TM JR TM JR CR AND TM SUB LD LD LD LD LD LD CR OR JR	LOBBERED. MODE, #BLOK Z,KB3 FLAG,#CRTXFR NZ,KB4 FLAG,#KBXFR NZ,KB2 STAT,#XFF-KBOVF FLAG,#KB0VF FLAG,#XFF-KBB R6,KBBPTR R6,KBPTR R6,KBPTR R6,KBUFF KBDAT,R6 LC,R6 DINL,#KBUFF FLAG,#KBXFR STAT,#CPDAV MIC,#IP KB4	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KB OVF! !CHECK KBB! !SKIP IF CLEAR! !SET KB OVF! !CLEAR KBB! !GET LINE LENGTH! !STORE COUNT! !STORE COUNT! !STORE BUFFER LENGTH! !SET XFER! !SET CP DAV! !SET IP!</pre>
P         00DB         6B         4           P         00DD         76         6           P         00E0         76         6           P         00E2         76         6           P         00E2         76         6           P         00E5         EB         2           P         00E8         56         11           P         00E8         76         12           P         00E8         76         12           P         00E8         68         02           P         00F6         68         02           P         00F6         68         02           P         00F7         26         12           P         00F8         24         12           P         00F6         69         12           P         00F7         24         02           P         0105         46         13           P         0108         46         14           P         0108         88         3           P         0100         76         14	41         CO       04         58       08         CO       08         22       01         04       01         05       01         04       02         10       04         05       80         05       80         05       80         05       80         05       80         05       80         05       80         05       80         05       80         05       80         05       80         05       80         05       80         05       80         04       02         75       80         10       02         75       80         10       02         75       80         11       02	183 ! 184 185 ! 185 ! 187 KB: 188 187 KB: 187 VB: 189 190 191 192 193 194 195 194 195 197 198 197 198 197 200 KB1: 200 203 204 205 204 205 206 207 208 KB11: 209 211 KB2: 212	R6 IS CL TM JR JR JR JR JR JR JR JR JR JR JR JR JR	LOBBERED. MODE, #BLOK Z,KB3 FLAG,#CRTXFR NZ,KB4 FLAG,#KBXFR NZ,KB2 STAT,#XFF-KB0VF FLAG,#KB0VF FLAG,#KBUFF FLAG,#KBUFF KBDAT,R6 LC,R6 DINL.#KBUFF FLAG,#KBXFR STAT,#CPDAV MIC,#IP KB4 STAT,#CPDAV	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KB OVF! !CHECK KBB! !SKIP IF CLEAR! !SET KB OVF! !CLEAR KBB! !GET LINE LENGTH! !STORE COUNT! !STORE BUFFER LENGTH! !SET XFER! !SET CP DAV! !SET IP! !CPU THRU? !</pre>
P         00DB         6B         4           P         00DD         76         0           P         00E0         EB         6           P         00E2         76         0           P         00E2         76         0           P         00E5         EB         2           P         00E3         56         1           P         00E8         76         0           P         00E8         76         0           P         00E8         76         0           P         00F3         56         0           P         00F4         68         0           P         00F5         26         E           P         00F5         26         E           P         00F5         26         C           P         00F5         26         C           P         00F5         46         1           P         0102         46         1           P         0108         8B         3           P         010D         76         1           P         010D         76	41         20       04         58       08         20       08         21       FB         20       01         24       01         25       01         26       80         25       80         25       80         25       80         25       80         26       92         27       80         28       02	183 ! 184 185 ! 185 187 KB: 188 187 KB: 188 187 V 190 191 192 193 194 195 194 195 194 197 194 197 198 197 200 KB1: 202 203 204 205 206 207 208 KB11: 207 208 KB11: 207 211 KB2: 212	R6 IS CL TM JR JR JR JR JR JR JR JR DI AND TM JR CR AND LD SUB LD CR CR JR TM JR	LOBBERED. MODE, #BLOK Z,KB3 FLAG,#CRTXFR NZ,KB4 FLAG,#KBXFR NZ,KB2 STAT,#XFF-KB0VF FLAG,#KB0VF FLAG,#KBUFF FLAG,#KBUFF KBDAT,R6 LC,R6 DINL.#KBUFF FLAG,#KBXFR STAT,#CPDAV MIC,#IP KB4 STAT,#CPDAV	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KB OVF! !CHECK KBB! !SKIP IF CLEAR! !SET KB OVF! !CLEAR KBB! !GET LINE LENGTH! !STORE COUNT! !STORE COUNT! !STORE BUFFER LENGTH! !SET XFER! !SET CP DAV! !SET IP!</pre>
P         00DB         6B         4           P         00DD         74         0           P         00E0         EB         6           P         00E2         74         0           P         00E2         76         0           P         00E2         76         0           P         00E2         76         0           P         00E5         EB         2           P         00E8         76         1           P         00E8         76         0           P         00F3         56         0           P         00F3         54         1           P         0108         46         1           P         0108         46	41         CO       04         SB       0         CO       08         22       0         11       FB         CO       01         04       01         04       01         04       01         04       02         55       80         05       80         05       80         05       80         05       80         05       80         11       02         75       20         30       02	183 ! 184 185 ! 186 187 KB: 188 187 KB: 188 187 V 190 191 192 193 194 195 194 195 194 195 197 200 KB1: 201 202 203 204 205 206 207 206 KB11: 207 206 KB11: 207 211 KB2 213 214	R6 IS CL TM JR TM JR TM JR TM JR DI AND TM JR CR AND LD SUB LD CR CR JR TM JR DI LD DCR CR JR TM JR DI DI LD DCR DCR DCR DI CR DI CR DCR DCR DCR DI CR DCR DCR DCR DCR DCR DCR DCR DCR DCR	LOBBERED. MODE, #BLOK Z,KB3 FLAG, #CRTXFR NZ,KB4 FLAG, #KBXFR NZ,KB2 STAT, #XFF-KBOVF FLAG, #KBB Z,KB1 STAT, #KBOVF FLAG, #XFF-KBB R6, KBBFTR R6, KBDFF KBDAT, R6 LC,R6 DINL. #KBUFF FLAG, #KBXFR STAT, #CPDAV MIC, #IP KB4 STAT, #CPDAV NZ,KB4	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KBB! !SKIP IF CLEAR! !SET KB OVF! !CLEAR KBB! !GET LINE LENGTH! !STORE COUNT! !STORE BUFFER LENGTH! !STORE BUFFER LENGTH! !SET XFER! !SET IP! !CPU THRU? ! !NO, CONTINUE!</pre>
P         00DB         6B         4           P         00DD         74         0           P         00E0         EB         4           P         00E2         74         0           P         00E2         76         0           P         00E2         76         0           P         00E3         56         11           P         00E8         76         0           P         00E8         76         0           P         00E8         6B         0           P         00F6         68         0           P         00F6         68         0           P         00F7         64         12           P         00F8         67         0           P         00F8         67         0           P         00105         46         12           P         01008         88         33           P         0100         76         1           P         0110         88         33           P         0112         87         9           P         0113	41         CO       04         SB       0         CO       08         24       0         11       FB         CO       01         04       0         11       04         CO       FE         CO       FE         CO       60         13       02         SE       80         10       02         FE       20         3D       02         SB       02         CO       F7	183 ! 184 185 ! 185 187 KB: 188 187 KB: 188 197 190 191 192 193 194 195 197 196 197 197 198 197 200 KB1: 201 202 203 204 205 204 205 204 205 204 205 204 205 204 205 204 205 204 205 204 205 204 205 204 205 204 205 204 205 204 205 204 205 204 205 204 205 206 KB1: 207 208 KB1: 207 208 KB1: 207 208 KB1: 207 208 KB1: 207 208 KB1: 207 208 KB1: 207 208 KB1: 207 208 KB1: 207 208 KB1: 207 208 KB1: 207 207 208 KB1: 207 207 208 KB1: 207 207 208 KB1: 207 207 208 KB1: 207 207 207 208 KB1: 207 207 207 208 KB1: 207 207 208 KB1: 207 207 207 208 KB1: 207 207 207 207 207 207 207 207	R6 IS CL TM JR TM JR TM JR TM JR TM JR TM JR CR AND LD LD LD LD LD LD LD LD LD CR CR JR TM JR TM AND	DBBERED. MODE, #BLOK Z,KB3 FLAG, #CRTXFR NZ,KB4 FLAG, #KBXFR NZ,KB2 STAT, #XFF-KBOVF FLAG, #KB0 FLAG, #KBUFF FLAG, #XFF-KBB R6,KBPTR R	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KB OVF! !CHECK KBB! !SKIP IF CLEAR! !SET KB OVF! !CLEAR KBB! !GET LINE LENGTH! !STORE COUNT! !STORE BUFFER LENGTH! !STORE BUFFER LENGTH! !SET XFER! !SET CP DAV! !SET IP! !CPU THRU? ! !NO, CONTINUE! !ELSE, CLEAR XFER!</pre>
P         00DB         6B         4           P         00DD         76         0           P         00E0         76         0           P         00E2         76         0           P         00E5         EB         2           P         00E5         EB         2           P         00E5         EB         2           P         00E8         76         10           P         00E8         76         11           P         00E6         68         0           P         00F6         68         0           P         00F8         26         E           P         00F8         68         0           P         00F8         68         0           P         00F8         64         1           P         00F8         46         1           P         0102         46         1           P         0108         48         1           P         0100         76         1           P         0110         EB         3           P         0110	41         20       04         58       08         20       08         21       FB         20       01         24       01         25       80         25       80         25       80         25       80         25       80         25       80         26       02         75       80         20       02         75       80         20       80         21       02         38       02         20       77         24       80	183 ! 184 185 ! 186 187 KB: 188 187 KB: 188 187 J 190 191 192 193 194 195 194 195 194 197 198 197 200 KB1: 201 202 203 204 205 206 207 208 KB11: 207 208 KB11: 207 210 211 KB2: 213 214 215 216	R6 IS CL TM JR JR JR JR JR JR JR JR JR JR DI AND LD SUB LD LD LD CR OR JR TM JR LD LD LD LD LD LD LD LD LD LD LD LD LD	DBBERED. MODE, #BLOK Z, KB3 FLAG, #CRTXFR NZ, KB4 FLAG, #KBXFR NZ, KB2 STAT, #XFF-KBOVF FLAG, #KB0VF FLAG, #XFF-KBB R6, KBBPTR R6, KBBPTR R6, KBUFF KBDAT, R6 LC, R6 DINL, #KBUFF FLAG, #KBXFR STAT, #CPDAV MIC, #IP KB4 STAT, #CPDAV NZ, KB4 FLAG, #XFF-KBXFR KBPTR, #KBUFF	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KBB! !SKIP IF CLEAR! !SET KB OVF! !CLEAR KBB! !GET LINE LENGTH! !STORE COUNT! !STORE BUFFER LENGTH! !STORE BUFFER LENGTH! !SET XFER! !SET IP! !CPU THRU? ! !NO, CONTINUE!</pre>
P         00DB         6B         4           P         00DD         76         0           P         00E0         EB         6           P         00E2         76         0           P         00E5         EB         2           P         00E5         EB         2           P         00E5         EB         2           P         00E7         BF         7           P         00E8         76         0           P         00E8         76         0           P         00F8         26         E           P         0102         46         1           P         0108         48         3           P         0100         76         1           P         0110         EB         3           P         0110         76         1           P         0110         87	41         20       04         58       08         22       08         24       78         25       80         26       80         25       80         26       80         27       80         26       80         27       80         28       20         29       80         20       77         238       20         24       80         25       80	183 ! 184 185 ! 186 187 KB: 188 187 KB: 188 187 V 190 191 192 193 194 195 194 195 194 197 194 197 198 197 200 KB1: 202 203 204 205 206 207 208 KB11: 209 208 KB11: 209 210 211 KB2: 213 214 215 216 217	R6 IS CL TM JR JR JR JR JR JR JR JR JR DI AND LD LD CR CR JR JR JR JR JR LD LD LD LD LD LD LD LD LD LD LD LD LD	DBBERED. MODE, #BLOK Z,KB3 FLAG, #CRTXFR NZ,KB4 FLAG, #KBXFR NZ,KB2 STAT, #XFF-KBOVF FLAG, #KB Z,KB1 STAT, #KBUFF KBDAT, R6 LC,R6 DINL. #KBUFF FLAG, #KBXFR STAT, #CPDAV MIC, #IP KB4 STAT, #CPDAV NZ,KB4 FLAG, #XFF-KBXFR KBPTR, #KBUFF KBBTR, #KBUFF	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KB OVF! !CHECK KBB! !SKIP IF CLEAR! !SET KB OVF! !CLEAR KBB! !GET LINE LENGTH! !STORE COUNT! !STORE BUFFER LENGTH! !STORE BUFFER LENGTH! !SET XFER! !SET CP DAV! !SET IP! !CPU THRU? ! !NO, CONTINUE! !ELSE, CLEAR XFER!</pre>
P         00DB         6B         4           P         00DD         76         0           P         00E0         EB         6           P         00E2         76         0           P         00E5         EB         2           P         00E5         EB         2           P         00E5         EB         2           P         00E7         BF         7           P         00E8         76         0           P         00E8         76         0           P         00F8         26         E           P         0102         46         1           P         0108         48         3           P         0100         76         1           P         0110         EB         3           P         0110         76         1           P         0110         87	41         CO       04         SB       0         CO       08         24       0         11       FB         CO       01         04       01         04       01         04       01         04       04         CO       FE         CO       FE         CO       08         11       02         FE       20         30       02         38       F7         CO       F7         C4       80         C5       80         27       88	183 ! 184 185 ! 186 187 KB: 188 187 KB: 188 187 J 190 191 192 193 194 195 194 195 194 195 194 197 200 KB1: 201 202 203 204 205 206 207 208 KB11: 209 211 KB2: 213 214 215 217 218	R6 IS CL TM JR JR JR JR JR JR JR JR JR JR DI AND LD SUB LD LD LD CR OR JR TM JR LD LD LD LD LD LD LD LD LD LD LD LD LD	DBBERED. MODE, #BLOK Z, KB3 FLAG, #CRTXFR NZ, KB4 FLAG, #KBXFR NZ, KB2 STAT, #XFF-KBOVF FLAG, #KB0VF FLAG, #XFF-KBB R6, KBBPTR R6, KBBPTR R6, KBUFF KBDAT, R6 LC, R6 DINL, #KBUFF FLAG, #KBXFR STAT, #CPDAV MIC, #IP KB4 STAT, #CPDAV NZ, KB4 FLAG, #XFF-KBXFR KBPTR, #KBUFF	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KB OVF! !CHECK KBB! !SKIP IF CLEAR! !SET KB OVF! !CLEAR KBB! !GET LINE LENGTH! !STORE COUNT! !STORE BUFFER LENGTH! !STORE BUFFER LENGTH! !SET XFER! !SET CP DAV! !SET IP! !CPU THRU? ! !NO, CONTINUE! !ELSE, CLEAR XFER!</pre>
P       00DB       6B       4         P       00DD       76       0         P       00E0       EB       6         P       00E2       76       0         P       00E2       76       0         P       00E2       76       0         P       00E3       56       11         P       00E8       76       0         P       00E8       76       0         P       00F3       56       0         P       00F6       68       0         P       00F6       68       0         P       00F1       64       11         P       00F5       64       12         P       00F5       64       12         P       00F10       44       14         P       0105       46       14         P       0108       88       33         P       0100       76       11         P       0110       88       33         P       0110       76       12         P       0113       56       02         P	41         CO       04         SB       0         CO       08         22       01         D2       01         D4       04         CO       FE         CO       FE         CO       FE         D5       80         CO       FE         20       88         CO       F7         C4       80         C5       80         C5       80         C27       27	183 ! 184 185 ! 185 187 KB: 188 187 KB: 189 190 191 192 193 194 193 194 195 194 197 198 197 198 197 200 KB1: 200 203 204 205 204 205 204 205 206 KB1: 207 208 KB11: 207 208 KB11: 211 KB2: 211 212 213 214 215 216 217 218 218 218 218 218 218 218 218	R6 IS CL TM JR TM JR TM JR TM JR TM JR TM JR CR AND LD LD LD LD LD LD LD LD LD LD LD LD LD	DBBERED. MODE, #BLOK Z,KB3 FLAG,#CRTXFR NZ,KB4 FLAG,#KBXFR NZ,KB2 STAT,#XFF-KBOVF FLAG,#KBB Z,KB1 STAT,#KB0VF FLAG,#XFF-KBB R6,KBBPTR R6,KBBPTR R6,KBUFF FLAG,#KBUFF FLAG,#KBUFF FLAG,#KBVFF FLAG,#KBVFF STAT,#CPDAV MIC,#IP KB4 STAT,#CPDAV NZ,KB4 FLAG,#XFF-KBXFR KBPTR,#KBUFF KBBPTR,#KBUFF KB32	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KB OVF! !CLEAR KBB! !SKIP IF CLEAR! !SET KB OVF! !CLEAR KBB! !GET LINE LENGTH! !STORE COUNT! !STORE BUFFER LENGTH! !STORE BUFFER LENGTH! !SET XFER! !SET CP DAV! !SET IP! !CPU THRU? ! !NO, CONTINUE! !ELSE, CLEAR XFER! !RESET KB PTR!</pre>
P       00DB       6B       4         P       00DD       76       6         P       00E2       76       6         P       00E2       76       6         P       00E2       76       6         P       00E2       76       6         P       00E3       56       11         P       00E8       76       6         P       00E8       76       6         P       00F3       56       6         P       00F4       68       6         P       00F5       67       6         P       00F5       64       12         P       00F6       67       6         P       00F5       64       12         P       00F5       64       12         P       0105       46       14         P       0108       88       3         P       0100       76       14         P       0100       76       12         P       0110       88       3         P       0113       56       6         P	41         CO       04         SB       0         CO       08         22       01         D2       01         D4       04         CO       FE         CO       FE         CO       FE         D5       80         CO       FE         20       88         CO       F7         C4       80         C5       80         C5       80         C27       27	183 ! 184 185 ! 186 187 KB: 188 187 KB: 188 187 J 190 191 192 193 194 195 194 195 194 195 194 197 200 KB1: 201 202 203 204 205 206 207 208 KB11: 209 211 KB2: 213 214 215 217 218	R6 IS CL TM JR JR JR JR JR JR JR JR JR DI AND LD LD CR CR JR JR JR JR JR LD LD LD LD LD LD LD LD LD LD LD LD LD	DBBERED. MODE, #BLOK Z,KB3 FLAG,#CRTXFR NZ,KB4 FLAG,#KBXFR NZ,KB2 STAT,#XFF-KB0VF FLAG,#KBB Z,KB1 STAT,#KB0VF FLAG,#KB0VF FLAG,#ZFF-KBB R6,KBBPTR R6,KBBPTR R6,KBFF KBDAT,R6 LC,R6 DINL.#KBUFF FLAG,#KBXFR STAT,#CPDAV MIC,#IP KB4 STAT,#CPDAV NZ,KB4 FLAG,#XFF-KBXFR KBPTR,#KBUFF KBB2	<pre>!BLOCK MODE?! !NO, BRANCH! !CRT XFER? ! !YES, BRANCH! !XFER SET?! !YES, BRANCH! !CLEAR KB OVF! !CLEAR KB OVF! !CHECK KBB! !SKIP IF CLEAR! !SET KB OVF! !CLEAR KBB! !GET LINE LENGTH! !STORE COUNT! !STORE BUFFER LENGTH! !STORE BUFFER LENGTH! !SET XFER! !SET CP DAV! !SET IP! !CPU THRU? ! !NO, CONTINUE! !ELSE, CLEAR XFER!</pre>

P 0121 EB	27	221	JR	NZ,KB4	YES, BRANCH!
P 0123 8F		222	DI		
P 0124 A4	C4 C5	223	CP	KBBPTR, KBPTR	COMPARE KB PTRS!
P 0127 6B P 0129 56	1E 11 FB	224 225	JR AND	Z, KB32	BRANCH IF EQUAL!
P 0120 76	CO 01	226	TM	STAT, #%FF-KBOVF FLAG, #KBB	!CLEAR KB OVF! !KBB SET?!
P 012F 6B	06	227	JR	Z, KB31	IND, BRANCH!
P 0131 46	11 04	228	OR	STAT, #KBOVF	SET KB OVF!
P 0134 56	CO FE	229	AND	FLAG, #%FF-KBB	CLEAR KBB!
		230 KB31:			
P 0137 E5	C4 13	231	LD	KBDAT, @KBPTR	ILDAD KB DATA!
P 013A 20	C4	232	INC	KBPTR	BUMP KB PTR!
P 013C 56	C4 3F	233	AND	KBPTR, #%3F	
P 013F 46 P 0142 46	C4 80 11 02	234 235	OR	KBPTR, #KBUFF STAT, #CPDAV	ICET OD DALL
P 0145 88	C1 02	236	OR JR	KB11	SET CP DAV!
	••	237 KB32:	U.		
P 0147 56	CO FD	238	AND	FLAG, #%FF-KBDAV	CLEAR KB DAV!
		237 KB4:			
P 014A 9F		240	EI		
P 014B AF		241	RET		
		242			_
		243 !		UTINE DUTPUTS DAT	
		244 245		LAYABLE, ELSE TRA LER FUNCTION.	NSLATES THE CODE INTO
		246	CUNIKULI	LER FUNCTION.	
		247	INPUTS	%R6=ASCII DATA	
		248		%R7-%R10 USED	
		249	OUTPUTS		
		250 !			
		251			
		252 DATOUT:			
P 014C A6	E6 20	253	CP	R6, #%20	CTRL CHAR ?!
P 014F FB P 0151 A6	53 E6 09	254 255	JR	NC, CHROUT	IND, BRANCH!
P 0154 6B	41	255	CP JR	R6,#9 Z,DAT2	!TAB ?! !YES, BRANCH!
P 0156 90	60	257	LD	R9, #PARAM	POINT TO PARAM TABLE!
P 0158 AC	08	258	LD	R10, #8	TOTAL TO PARAM TABLE:
		259 DATO:			
P 015A A3	69	260	CP	R6, @R9	CHECK DATA AGAINST
P 015C 6B	08	261	JR	Z, DAT1	! CTRL TABLE VALUES!
P 015E 06	E9 04	262	ADD	R9, #4	
P 0161 00	EA	263	DEC	R10	
P 0163 EB P 0165 AF	F5	264	JR	NZ, DATO	LOOP UNTIL!
F 0105 MF		265 266 DAT1:	RET		!EXIT IF NO MATCH!
P 0166 9E		267 DATE	INC	R7	GET CRTC!
P 0167 E3	79	268	LD	R7, @R9	GET CRIC:
P 0169 9E		269	INC	R9	GET NO SCROLL VALUE!
P 016A E3	89	270	LD	R8, @R9	· · · · · · · · · · · · · · · · · · ·
P 016C 9E		271	INC	R9	POINT TO SCROLL VALUE
P 016D 76	E7 40	272	тм	R7,#%40	INCR COLONT ?!
P 0170 6B	OE	273	JR	Z, DAT11	IND, BRANCH!
P 0172 20 P 0174 56	C3 C3 3F	274	INC	COLONT AVOT	1501 01
P 0177 EB	14	275 276	AND JR	COLCNT, #%3F NZ, DAT5	!EOL ?! !NO, BRANCH!
P 0179 E3	89	277	LD	RB, @R9	LOAD SCROLL DELAY VAL
P 017B 46	E7 08	278	OR	R7,#8	SET WRITE ENABLE!
P 017E 88	13	279	JR	DAT5	OUTPUT CTRL CODE!
		280 DAT11:			
P 0180 76	E7 10	281	TM	R7,#%10	CLEAR COLONT ?!
P 0183 6B	04	282	JR	Z, DAT12	IND, BRANCH!
P 0185 B0	C3	283	CLR	COLCNT	
P 0187 88	OA	284	JR	DAT5	
P 0189 76	E7 20	285 DAT12: 286	тм	87. #720	DECR COLCNT?!
P 018C 6B	05	287	JR	R7,#%20 Z,DAT5	IND, BRANCH!
P 018E 00	Č3	288	DEC	COLCNT	HO BRANCH
P 0190 56	C3 3F	289	AND	COLONT, #%3F	MODULO 64!
		290 DAT5:			
P 0193 6C	00	291	LD	R6,#0	
P 0195 88	27	292	JR	OUTP	DUTPUT TO CRTC!
	~~	293 DAT2:			
P 0197 6C	20	294	LD	R6, #%20	!LOAD SPACE!
P 0199 D6 P 019C 68	01A4 C3	295 296	CALL LD	CHROUT R6, COLCNT	IDATA TO CRTC!
		270			CHECK COLUMN COUNT!

P 019E 56	E6 07	297	AND	R6,#7	MODULO 8?!
P 01A1 EB	F4	298	JR	NZ, DAT2	IND, LOOP!
P 01A3 AF		299	RET		
		300			
		301 !			ISPLAYABLE CHARACTER
		302			EOL (64) THEN DELAYS
		303 304 !	FOR SCR	DLL. ELSE, NO DEL	<b>.</b> AY.
		304 ! 305			
		305 CHROUT:			
P 01A4 B0	E8	307	CLR	RB	INIT DELAY VALUE!
P 01A6 20	C3	308	INC	COLCNT	
P 01A8 56	C3 3F	309	AND	COLCNT, #%3F	MODULO 64!
	02	310	JR	NZ, CROUT1	
P 01AD BC	04	311	LD	R8,#4	SCROLL DELAY VALUE!
D 0145 D/	F/ 00	312 CROUT1:	0. J.D.	D/ #¥00	
	E6 20 0F	313 314	SUB LD	R6,#%20 R7,#%0F	PREMOVE ASCII BIAS!
	01BE	315	CALL	OUTP	DATA TO CRT!
	07	316	LD	R11, #7	DELAY CHAR TIME!
		317 CROUT2:			
P 01B9 00	EB	318	DEC	R11	
P O1BB EB	FC	319	JR	NZ, CROUT2	
P O1BD AF		320	RET		
		321			
		322 ! 323			TUAL DATA WRITE TO
		323	THE CRI	CONTROLLER CHIP.	
		325	INPUTS	%R6=ASCII DATA	
		326	110 010.	%R7=CRT COMMAND	
		327		%R8=TIMER DELAY	VALUE
		328		%R9-R10 USED	
		329			
		330	OUTPUTS	NONE	
		331 !			
		332 333 OUTP:			
P 01BE 76	CO 80	333 00 17:	тм	FLAG, #TMRFLG	CHECK TIMER FLAG!
	FB	335	JR	NZ, OUTP	LOOP IF BUSY!
	03 EF	336	AND	P3, #%EF	CLEAR WRITE ENABLE!
P 01C6 76	E7 08	337	TM	R7, #8	WRITE ENABLE?!
P 01C9 6B	03	338	JR	Z, DUT1	IND, BRANCH!
P 01CB 46	03 10	339	OR	P3,#%10	RAM WRITE ENABLE!
-		340 DUT1:			
	E6 3F	341	AND	R6, #%3F	MASK UPPER BITS!
	E7 E9 07	342 343		R9, R7 R9, #7	MASK LOWER 3 BITS!
	E9	344	RR	R7	Index Lowers of Dires
	E9	345	RR	R9	
P 01DA A8	E9	346	LD	R10, R9	MERGE COMMAND BITS!
	EA CO	347	AND	R10,#%CO	
	6A	348	OR	R6, R10	
	01	349	LD	P1, R6	OUTPUT DATA & CMD!
	E9	350		R9	GET UPPER CMD BIT!
	E9 80 02 7F	351 352		R9,#%80 P2,#%7F	CLEAR COMMAND BIT!
	E9 02	352	OR	P2, R9	WRITE UPPER CMD BIT!
	03 40	354	XOR	P3, #%40	GENERATE DS!
	03 40	355	XOR	P3, #%40	
	88	356	OR	R8, R8	ZERO TIMER VALUE?!
P 01F6 6B	OD	357	JR	Z, 0UT2	YES, SKIP!
	C6	358	LD	TIMER, R8	LOAD TIMER!
	CO 80	359	OR	FLAG, #TMRFLG	IFLAG TIMER BUSY!
	F4 28	360	LD	TO, #TMRVAL	LOAD TIME CONSTANT!
	F1 03 C6	361 362	OR DEC	TMR,#3 TIMER	START TO!
	~0	363 OUT2:	DEC		
P 0205 AF		364	RET		
		365			
		366 !	* INTERF	RUPT ROUTINES * !	
		367			
		368 TIMERO:			
	C6 C6	369	OR	TIMER, TIMER	SEE IF TIME DONE!
	09	370	JR	Z, DELAY1	BRANCH IF DONE!
	F4 28	371	LD	TO, #TMRVAL	LESE, RESET TIMER!
P 020E 46	F1 03	372	OR	TMR, #3	LOAD & ENABLE TIMER!

P 0211		C6		373		DEC	TIMER	BUMP TIME COUNT!
P 0213	BF			374		IRET		
					DELAY1:			
P 0214		co	7F	376		AND	FLAG, #%FF-TMRFLG	CLEAR TIMER BUSY FLAG!
P 0217	BF			377		IRET		
				378	TIMED .			
P 0218	DE				TIMER1:	TOFT		
F Velo	BF			380 381		IRET		
					KB INT:			
P 0219	FR	02		383	ND INT.	LD	R15, P2	IGET KB CHAR!
P 021B		EF	7F	384		AND		MASK UPPER BIT!
P 021E		co	01	385		TM	FLAG, #KBB	INBR SET?!
P 0221		33	••	386		JR	NZ, KBI1	YES, BRANCH!
P 0223		10	04	387		TM	MODE, #BLOK	BLOCK MODE?!
P 0226		33		388		JR	Z, KBI3	IND, BRANCH!
P 0228	76	11	02	389		TM	STAT, #CPDAV	ICP DAV?!
P 022B	EB	24		390		JR	NZ, KBI2	YES, BRANCH!
P 022D	F9	C7		391		LD	CHAR, R15	ECHO TO CRT!
P 022F	A4	14	EF	392		CP	R15, EOL	!EOL?!
P 0232		30		393		JR	Z,KBI4	YES, BRANCH!
P 0234		15	EF	394		CP	R15, BS	BACKSPACE?!
P 0237		44		395		JR	Z,KBI5	YES, BRANCH!
P 0239		16	EF	396		CP	R15, DL	IDELETE LINE?!
P 023C		4E		397		JR	Z, KB16	YES, BRANCH!
P 023E		EF	C5	398		LD		STORE CHAR!
P 0241		C5		399		INC	KBBPTR	BUMP KBBPTR!
P 0243		C5	3F	400		AND	KBBPTR, #%3F	
P 0246 P 0249		C5	80	401		OR	KBBPTR, #KBUFF	I COROL
P 0247		C4 41	C5	402		CP	KBBPTR, KBPTR	!EOB?! !NO, BRANCH!
P 024C		CO	02	403 404		JR OR	NZ,KBI7 Flag,#KBDAV	SET KB DAV!
r vete	-0		VE		KB 12:	UK	FLAG, #KBDAV	BET NO DAV:
P 0251	46	со	01	406		OR	FLAG, #KBB	SET KBB!
P 0254		39	••	407		JR	KB17	
		- ·			KBI1:			
P 0256	46	со	02	409		OR	FLAG, #KBDAV	SET KB DAV!
P 0259	8B	34		410		JR	KB17	
				411	KB I3:			
P 025B		EF	C5	412		LD	@KBBPTR, R15	STORE CHAR!
P 025E		C5		413		INC	KBBPTR	
P 0260		C5	ЗF	414		AND	KBBPTR, #%3F	
P 0263			80	415		OR	KBBPTR, #KBUFF	
P 0266			02	416		OR	FLAG, #KBDAV	SET KB DAV!
P 0269		C4	C5	417		CP	KBBPTR, KBPTR	EOB?!
P 026C P 026E		E3 1F		418 419		JR JR	Z,KBI2 KBI7	YES, BRANCH!
	00	11			KB 14 :	VR	RB17	
P 0270	E5	EF	C5	421	ND 14.	LD	@KBBPTR, R15	STORE CHAR!
P 0273		C5		422		INC	KBBPTR	OTONE ON AN
P 0275		Č5	ЗF	423		AND	KBBPTR, #%3F	
P 0278		C5	80	424		OR	KBBPTR, #KBUFF	
P 027B		D9		425		JR	KBI1	
					KB IS:			
P 027D		C4	C5	427		CP	KBBPTR, KBPTR	!EOB?!
P 0280		OD		428		JR	Z, KB17	YES, SKIP!
P 0282		C 5		429		DEC	KBBPTR	
P 0284		C5	3F	430		AND	KBBPTR, #%3F	
P 0287		C5	80	431			KBBPTR, #KBUFF	
P 028A	88	03		432		JR	KB17	
D 0000	-	<b>.</b>	00		KB 16 :			IDEOFT KARATA
P 028C	ΕÓ	69	80	434	4 B 17 -	LD	KBBPTR, #KBUFF	KESEI KBBPTR!
P 028F	DE			435	KB 17:	1057		
r vzor	ωr			436		IRET		
					ERROR:			
P 0290	FR	00		439		LD	R14, DTC	CLEAR ERROR BITS!
P 0292		~~		440		IRET		.VELAN ERNOR BIID:
	<b>.</b>			441				
					DUMMY:			
P 0293	BF			443		IRET		
				444				
				445	! REGIS	TER DATA	TABLE FOR INITIA	LIZATION!
				446				
					TABLE:			
P 0294	0000			448		WVAL	%0000	

P	0296	00A2	449	WVAL	%00A2	
Р	0298	00A0	450	WVAL	%00A0	
P	029A	7FC7	451	WVAL	%7FC7	
Р	0290	0007	452	WVAL	%0007	
P	029E	0033	453	WVAL	%0033	
Р	02A0	0000	454	WVAL	%0000	
Р	02A2	08F0	455	WVAL	%08F0	
			456			
			457	! OURSOR CONT	ROL DEFAULT P	ARAMETER TABLE
			458	SETUP AS FO	LLOWS:	
			459	BYTE 1 -	ASCII CHAR CO	DE
			460	2 -	CRT CODE	
			461		NOT EOL DELAY	VALUE
			462			UE (FOR SCROLL) !
			463	•		
				CCTABL:		
P	02A4	01	465	BVAL	7/1	CURSOR HOME!
	02A5		466	BVAL	%10	
	0246		467	WVAL	%4000	
•	ouno	4000	468		<i><b>M</b></i> <b>4000</b>	
p	02A8	04	469	BVAL	%6	CURSOR FORWARD!
	0249		470	BVAL	%47	CORODA TORWIND .
	0244		471	WVAL	%0004	
	VENN	0004	472		7000 <del>4</del>	
Þ	02AC	00	473	BVAL	%8	CURSOR BACK!
	02AD		474	BVAL	%24	CORODIC BHORE
	02AE		475	WVAL	20000	
۲	VEME	0000	476	WVML	20000	
Ð	0280	~	477	BVAL	%0A	CURSOR DOWN!
	0280		478	BVAL	%0A	CORSOR DOWN:
	0282		479	WVAL	20400	
٣	VZDZ	0400	480	WVAL	20400	
	0284	00	481	BVAL	%OC	PAGE ERASE!
	0285		482	BVAL	%18	FAVE ERADE:
	0286		483	WVAL	%4000	
r	0250	4000	484	WVAL	A4000	
B	0288	00	485	BVAL	%OD	CURSOR RETURN!
	0289		486	BVAL	%11	CORSUR RETORN:
	02B4		487	WVAL	%0200	
ſ	VEDA	0200	488	WVAL	10200	
D	0280	1.4	489	BVAL	%1A	CURSOR UP!
	02BD		490	BVAL	%6	CORSUR OF:
	02BE		491	WVAL	%0000	
۲,	VEDE	0000	471	WVAL	20000	
	0200	OP	472	BVAL	%OB	!ERASE LINE!
	0201		473	BVAL	%1D	ERMOE LINE:
	0202		474	WVAL	%0400	
r.	VELE	0400	475	WVAL	20400	
Þ	0204		470	END MAIN		
۲	V204					
			478	END CRIC		

O errors Assembly complete

#### APPENDIX B

#### Z80 Test Program Listings for SBT

UPC. INIT LOC OBJ CODE M STMT SOURCE STATEMENT ASM 5. 9 Z80 CODE TO TEST UPC CRT CONTROLLER 1 : 2 з KBEN EQU KB INPUT ENABLE SW. -1 4 CRITEN EQU CRT OUTPUT ENABLE SW. -1 5 INTEN EQU o ; INTERRUPT ENABLE SW. BLOCK EQU BLOCK MOVE ENABLE SW. 6 -1 7 PRMS EQU PARAMTERS TEST SW. -1 8 Q RAM EQU 2000H 10 CPORT EQU 10H JUPC PORT ADDR DPORT EQU CPORT+1 JUPC DATA PORT 11 12 DTC EQU 18H **; DTC CONTROL REGISTER** 13 JATA INDIRECTION REG DIND 15H EQU 14 MIC EQU 1EH ; MASTER INT CONTROL 15 MODE EQU MODE REG o 16 STAT EQU MODE+1 STATUS REG CRT DATA REG 17 CRDAT EQU STAT+1 18 KBDAT EQU CRDAT+1 ; KB DATA REG ; END OF LINE CHAR 19 EOL EQU KBDAT+1 20 BS EQU EOL+1 ; BACKSPACE EDIT CHAR 21 22 DL EQU BS+1 ; DELETE LINE EDIT CHAR 23 CPDAV EQU CP DATA AVAIL FLAG 2 CRT BUSY FLAG 24 CRTBSY EQU 1 25 0000 26 ORG 0 BEGIN: 27 0000 314020 28 LD SP, RAM+64 ; INIT SP 0003 3E1E 29 LD A, MIC POINT TO EDX BIT 0005 D310 OUT (CPORT), A 30 31 BON 0007 DB11 A, (DPORT) ; LOOP IF NOT SET 32 IN 0009 CB5F 33 BIT 3, A OOOB 28FA 34 JR Z, BGN 35 0000 3E00 36 LD A, MODE ; WRITE MODE 000F D310 37 OUT (CPORT), A 0011 AF 38 XOR 4 39 42 \*L ON 0012 F602 43 OR 2 ; SET KB ENABLE BIT 48 \*L ON 0014 F601 49 OR SET CRT ENABLE BIT 1 54 \*L ON 0016 F604 55 OR ; SET BLOCK MOVE BIT 4 \*L ON 60 0018 F608 OR 8 61 \*L ON 65 001A **D**311 OUT (DPORT), A 66 67 70 \*L ON 001C 3E15 71 LD WRITE PARAMTERS A, DIND 001E D310 72 OUT (CPORT), A 0020 21B100 73 LD HL, PRMBLK 0023 **0E11** 74 LÐ C, DPORT 0025 0608 75 LD B, PRMEND-PRMBLK 0027 EDB3 76 OTIR \*L ON 80 81 LOOP: 84 +L ON 85 CALL KBIN ; READ KB DATA 90 \*L ON 0029 3E01 91 LD A, STAT ; CHECK CP DAV 002B 92 OUT D310 (CPORT), A

1-105

IN

A, (DPORT)

and the second second

93

94

0020

**DB11** 

LOOP1:

002F 0031 0033 0035 0037 0039 0038 003B 003B 003F 0041 0044 0046	E602 28FA 3E03 D310 D811 47 57 3E15 D310 0E11 21BA00 EDB2 360A	95 96 97 98 99 100 101 102 103 104 105 106 107	AND JR LD OUT IN LD LD LD LD LD INIR LD	CPDAV Z,LOOP1 A,KBDAT (CPORT),A A,(DPORT) B,A D,A A,DIND (CPORT),A C,DPORT HL,MSSG+1 (HL),OAH	;LOOP UNTIL SET ;GET BYTE COUNT ;SAVE IN B ;COPY TO D ;READ DATA LINE
0048 004A 004C 004E 0050 0052 0053 0054	3E01 D310 DB11 E6FD D311 42 04 04	108 109 110 111 112 113 114 115 120 *L ON 121	LD OUT IN AND OUT LD INC INC CALL	A, STAT (CPORT), A A, (DPORT) OFFH-CPDAV (DPORT), A B, D B B CRTOUT	;THEN CLEAR CPDAV ;RESTORE BYTE COUNT ;ALLOW LF CHAR ;OUTPUT CRT DATA
0055 0058	CD7900 3E01	126 *L ON 127 128 133 *L ON 134 139 *L ON 140 141	LD CALL LD CALL LD	HL,MSSG SO B,MSGEND-MSSG CRTOUT A,STAT	;WRITE BLOCK LENGTH ;WAIT FOR CRT
005A 005C 005E 0060 0062 0065 0067	D310 DB11 E401 20FA 21B900 0E11 3E15	142 143 DELAY: 144 145 146 147 148 149	IN AND JR LD LD LD	(CPORT), A A, (DPORT) CRTBSY NZ, DELAY HL, MSSG C, DPORT A, DIND	;WRITE TO DIND
0069 006B 006D 006F 0071 0073 0075	D310 EDB3 3E01 D310 DB11 F601 D311	150 151 152 153 154 155 156 156 159 *L ON	OUT OTIR LD OUT IN OR OUT	(CPORT),A A,STAT (CPORT),A A,(DPORT) CRTBSY (DPORT),A	;THEN SET CRT BUSY
0077	1630	160 161 162 165 *L ON 166 SD: 167 168 169 170	JR LD CP RET LD	LOOP A, (HL) '\$ ' Z B, A	
0079 0078	3E01 D310	170 171 172 173 176 *L ON 177 178 CRTOU 179 180	CALL INC JR	A, STAT	READ CRT
007D 007F 0081 0083 0085 0087	DB11 E601 20FA 3E02 D310 78	181 CRT1: 182 183 184 185 186 186 187	IN JR LD DUT LD	A, (DPORT) CRTBSY NZ, CRT1 A, CRDAT (CPORT), A A, B	LOOP IF BUSY
0088 008A 008C 008E 0090	D311 3E01 D310 DB11 F601	188 189 190 191 192	OUT LD OUT IN OR	(DPORT), A A, STAT (CPORT), A A, (DPORT) CRTBSY	;THEN FLAG CRT BUSY

009	2	D311	193		OUT	(DPORT), A	
009		C9	194		RET		
			198	*L ON			
			199	KB IN:			
005	75	3E01	200		LD	A, STAT	READ UPC STATUS
005	77	D310	201		OUT	(CPORT), A	
			202	KBI1:			
009	79	DB11	203		IN	A, (DPORT)	CP DAV?
005	7B	E602	204		AND	CPDAV	
009	7D	28FA	205		JR	Z, KBI1	;NO, LOOP
005	PF	3E03	206		LD	A, KBDAT	; ELSE, READ DATA
004	11	D310	207		OUT	(CPORT), A	
004	13	DB11	208		IN	A, (DPORT)	
004	45	47	209		LD	B, A	
004	46	3E01	210		LD	A, STAT	CLEAR CP DAV
004	48	D310	211		OUT	(CPORT), A	
004	AA	DB11	212		IN	A, (DPORT)	
004	AC .	E6FD	213		AND	OFFH-CPDAV	
004	ΑE	D311	214		OUT	(DPORT), A	
001	30	C9	215		RET		
			218	+L ON			
			219				
00E		01	220	PRMBLK:	DEFB	1	; HOME
008		02	221		DEFB	2	; FORW
008		03	222		DEFB	3	; BACK
001		04	223		DEFB	4	; DOWN
001		05	224		DEFB	5	; ERASE PAGE
001		06	225		DEFB	6	; RETURN
001		07	226		DEFB	7	; UP
001	38	08	227		DEFB	8	; ERASE LINE
			228	PRMEND:	EQU	\$	
			229				
			230	MSSQ:		-	
OOE		0A	231		DEFB	OAH	
001		OD	232		DEFB	ODH	
001		54484520	233		DEFM	THE QUICK BROW	N FOX JUMPED OVER THE LA
		TAIL'					
008	D	24	234	MSGEND:	DEFB	<b>'\$'</b>	
			235				
			236		END	BEGIN	

## APPENDIX C






Figure C-1. Port and Data Definitions for UPC




Figure C-2. UPC Status Bytes and Cursor Control Table




Figure C-3. UPC-to-CPU DSC Registers

Z80°8-Bit Microprocessor Family 2

Źi log

## **Z80° CPU vs. 6502 CPU**



## **Benchmark Report**

## July 1981

#### INTRODUCTION

With the variety of microprocessors available today, it is often difficult for users to know which one best suits their needs. The choice can be based on a number of factors, such as unit cost, throughput, code density, ease of programming, compatibility, software and hardware support, and availability of second sources.

In high-volume applications (with guantities exceeding 10,000), the cost of parts, especially of memory, is extremely critical. The right microprocessor should be able to interface to low-cost memory components and should be efficient in its use of memory. In other applications where a large software development effort is required. the cost of such an effort may be of more consequence than the cost of parts. Therefore, in software intensive applications, a microprocessor should be evaluated for its ease of programming. In some applications, a particular task must be done very rapidly, or a large number of tasks must be executed in a small amount of time. Some processors perform particular tasks much faster than others, whereas some might not be as fast at a particular task, but are generally faster than others when a large group of tasks is executed. Unfortunately, a user might have to choose a particular processor because it is the only one that can perform a particular task fast enough, even though it may be less memory efficient and more difficult to program than other processors.

This report compares the capabilities of two microprocessors: the Z80 and the 6502. Both have many characteristics in common, but they also have a number of very significant differences. These differences will be discussed in detail, and their significance in terms of memory usage, number of lines of code (ease of programming), and execution speed will be measured by a group of benchmark programs.

Ten different benchmark programs are presented here. They represent many tasks commonly performed by microprocessors, yet are short and simple enough for the reader to understand and verify without much effort. The programs have been optimized for each processor.

#### COMMON CHARACTERISTICS OF THE Z80 AND THE 6502

The Z80 and the 6502 are 40-pin microprocessors. The two processors are clearly similar in many respects. They transfer data to and from external components on an 8-bit data bus. Memory is addressed by a 16-bit address bus. Each processor has various registers that are used for specific functions, such as a 16-bit Program Counter, an 8-bit status register, a Stack Pointer, and an accumulator. The Z80 and 6502 both have maskable and nonmaskable interrupt capabilities, both have on-chip clocks, and they can both interface to asynchronous as well as synchronous external devices.

## DISTINGUISHING CHARACTERISTICS OF THE Z80 AND THE 6502

Table 1 lists the distinguishing features of the Z80 and the 6502. At first glance, the Z80 appears to have significantly greater resources than the 6502. Each of these resources should be examined to determine their relative importance.


Table	1.	Distinguishing	Architectural	Features

		<b>Z8</b> 0	6502
1.	Number of 8-bit general-purpose registers	14	3
2.	Number of 16-bit general-purpose registers	8	0
3.	Number of functionally distinct instructions	76	29
4.	Number of addressing modes	7	10
4. 5.	Vectored interrupt capability	yes	no
6.	Separate I/O addressing space	yes	no
7.	Stack space	64K	256
8.	Dynamic memory refresh capability	yes	no

MAIN REG	ISTER SET	ALTERNATE REGISTER SET			
A ACCUMULATOR	F FLAG REGISTER	A' ACCUMULATOR	F' FLAG REGISTER		
B GENERAL PURPOSE	C GENERAL PURPOSE	B' GENERAL PURPOSE	C' GENERAL PURPOSE		
D GENERAL PURPOSE	E GENERAL PURPOSE	D' GENERAL PURPOSE	E' GENERAL PURPOSE		
H GENERAL PURPOSE	L GENERAL PURPOSE	H' GENERAL PURPOSE	L' GENERAL PURPOSE		


----- 8 BITS ------


Z-80 Register Configuration



Z-80 Register Configuration

**GENERAL PURPOSE REGISTERS** 







One of the most striking differences between the Z80 and the 6502 is the number of registers each has (Figure 1). Excluding the Program Counter, Stack Pointer, and Status (Flag) register, the Z80 has 14 general-purpose registers and four special-purpose registers, and the 6502 has one accumulator and two index registers.

Registers in the CPU can be accessed much more rapidly than external memory; therefore, the more data that can be kept and manipulated in regiters, the faster a program can execute. A program, however, consists of instructions that are located in external memory, and all data must, at one time or another, be transferred to or from external memory. If a CPU could be designed to work rapidly and efficiently with external memory, the importance of a large register set would be diminished.

The most disturbing aspect of the 6502 register set is not the number of registers, but the size of each. All of the programmer accessible registers in the 6502 are eight bits long. This is a problem because the 6502 has 16-bit addressing just like the Z80 has, and without 16-bit registers, the 6502 provides no convenient mechanism for manipulating addresses. The Z80 can pair its general-purpose 8-bit registers, forming six 16-bit registers in addition to its two 16-bit index registers. The term "index" used to describe the Z80 registers IX and IY is somewhat of a misnomer. The real usefulness of registers IX and IY is in base register addressing. Benchmark program number 10 (See Appendix B) illustrates the use of register IX in accessing specific bytes within a variably located (dynamic) memory block.

The 6502 index registers are very useful in indexing small data structures. Being only 8-bits long, however, the 6502 index registers cannot be used in data structures of more than 256 bytes, except by breaking larger structures down into 256 byte sections (pages), as illustrated in benchmark programs 4, 5 and 9 (see Appendix C).

The 6502 design concentrates on quick and efficient exchanges between registers and external memory. This is evident in the large number of addressing modes. Nearly all of the 6502 instructions can address memory directly (absolute addressing), and many instructions have indexed addressing. A number of 6502 instructions have a special form of pre- and post-indexed indirect addressing as well. An interesting feature of the 6502 is its Base Page (or Page Zero) Addressing mode. In Base Page Addressing, the upper 8-bits of the 16-bit address are assumed to be zero. This mode is therefore only applicable to the first 256 bytes of memory. The advantage of Base Page Addressing is that only one byte is needed to specify an address. With single-byte addressing, instructions can be shorter in length and therefore can execute faster than instructions containing 16-bit addresses. The base page assumption is also available in the indexed addressing modes. In the pre- and post-indexed indirect addresssing modes referred to above, the location of the indirect address is always assumed to be in page zero. Pre-indexed indirect addressing works only with index register X. and post-indexed indirect addressing works only with index register Y. All of these addressing modes are very important and very useful, especially when dealing with the first 256 bytes of memory.

Another interesting characteristic of the 6502 is that its Stack Pointer is only eight bits long. An 8-bit Stack Pointer allows 256 bytes of stack space, which is sufficient for many applications. However, there are applications that require more stack space, and these applications would not be able to use the 6502. The 6502 stack space is dedicated to page one (the second lowest 256 byte area of memory). As with base page addressing, the upper byte of the 16-bit stack address is implied and need not be computed during stack accesses. Instructions in the 6502 that deal with the stack, however, use the Stack Pointer indirectly, so no savings in the length of the address field can be attributed to the stack limitation.

The Z80 has one very important addressing mode not found in the 6502, referred to as Indirect Register Addressing. In this mode, the operand is in a memory location specified by the address residing in a 16-bit register pair. With a 16-bit address, this mode can cover the entire memory space of the Z80. Since the register holding the address is a pair of 8-bit registers, the upper and lower halves can be manipulated independently to access different bytes within a page or the same byte in different pages. Another important quality of Indirect Register Addressing is that instructions using this mode need to specify only the register pair and not the address itself. This allows instructions to be shorter than instructions using other addressing modes.

Addressing modes are not realized without cost. Every instruction a processor has must be represented by an opcode. One of the most fundamental factors affecting the efficiency of a processor is its instruction encoding. It is important to keep instructions as short as possible, because the length of instructions affects the amount of memory used by a program and the program execution time. If the opcode size is held to a fixed length, such as one byte, the number of possible instructions decreases as the number of addressing modes increases. Instructions whose opcodes imply the operands, as in Register and Indirect Register Addressing, need only be one byte long, whereas instructions with other addressing modes, such as Direct, Indirect, Base Page, and Indexed, must further contain the address itself and so are two or three bytes long. A comparison of the Z80 and the 6502 is a perfect example of this point: when operand combinations are considered, the Z80 has 202 different one-byte instructions, and the 6502 has only 29 one-byte instructions (see Table 2).

Table 2. Instruction Length Data\*

	Z80	6502
Average number of bytes per instruction	2.03	2.13
Number of instructions taking 1 byte 2 byte 3 byte 4 byte	202 344 74 76	29 74 48 0

\*Instruction counts here include permutations of operand possibilities including registers and addressing modes but not permutations of memory addresses.

In the Z80, 16-bit registers are useful not only in addressing but also in manipulating 16-bit data. The Z80 provides instructions to add, subtract, increment, decrement, load, store, and exchange 16-bit registers. The 6502 has no 16-bit data manipulation instructions. Manipulating 16-bit data with the 6502 usually requires several more instructions than equivalent operations with the Z80.

The number of instructions a processor has and the usefulness of those instructions are important factors in the number of instructions required to perform a particular task. Other important factors are the addressing modes and the number of accumulators or registers capable of being the destination of arithmetic operations. The more accumulators a processor has, the fewer extraneous instructions are needed to move data to where it can be manipulated. The 6502 has one 8-bit accumulator through which every add and subtract operation must pass. The Z80, on the other hand, has two 8-bit accumulators (A and A') and four 16-bit registers that can be the destination of arithmetic operations (HL, HL', IX, and IY).

Both the Z80 and the 6502 have interrupts. The Z80 has the additional capability of automatically vectoring to up to 128 different programmable locations when interrupts occur. An 8-bit jump table vector is automatically asserted by Zilog Z80 peripherals. Vectoring reduces interrupt response time by eliminating the need for software polling to determine the source of an interrupt in multiple interrupt systems. The Z80 also has nonvectoring interrupt modes for use in less complex systems. The 6502 has no interrupt vectoring capability.

Another important difference between the two CPUs in question is the way they address input and output. The 6502 has no special provisions for I/O addressing and simply interfaces to input and output devices as part of its memory space. This is referred to as memory-mapped I/O. The Z8O has specific I/O instructions and a specific I/O address space of 256 bytes in addition to its memory addressing space. Keeping I/O in a separate addressing space keeps the main memory map clear and reduces the chances of an output device being erroneously written to by runaway programs. If the need for memory-mapped I/O addressing ever arises, the Z80 can accommodate the need in the same manner as the 6502.

Dynamic memory is used in many microprocessor applications. The Z80 can refresh dynamic memory automatically without special refresh circuitry. This feature can reduce the cost of a board by decreasing the number of components needed. The 6502 has no refresh capability. Moreover, it is particularly difficult to interface the 6502 with dynamic RAM because of the critical nature of its memory access timing.

The Z80 and the 6502 are available in various versions, specified by a letter appended to the root name, for example, Z80A or 6502B. The version, in the case of both of these microprocessors is closely related to its memory access timing (see Table 3). Notice that the memory access timing for a Z80A is very close to the memory timing for a 6502A. Notice also that the clock frequency of the Z80A is twice that of the 6502A.

Table 3. Memory Access Times for Various Clock Rates

	Memory Access Time	Clock Frequency
Z80	575 ns	2.5 MHz
6502	650 ns	1.0 MHz
Z80A	325 ns	4.0 MHz
6502A	310 ns	2.0 MHz
Z80B	190 ns	6.0 MHz
6502B	170 ns	3.0 MHz

The memory access timing of a microprocessor is important when evaluating the overall speed and the cost of a particular application. Faster memory components are much more expensive and difficult to obtain than slower ones. The Z80 has a built-in provision for interfacing with components that cannot respond in the normal access time. The Z80 has an input pin called WAIT that can be activated whenever a slow device is addressed. Activating the WAIT input causes the Z80 to add discrete clock cycles to its access timing. The 6502 can interface to slower components by controlling the clock directly, but doing so requires much more critical timing considerations than the method used with the Z80, and it defeats the usefulness of the 6502's internal clock circuitry. Moreover, variations in the main clock might not be tolerable to other devices in the system.

Interfacing the 6502 to program memory that cannot respond at full speed is futile, because 90 percent of the 6502 clock cycles are typically program memory accesses and little would be gained by extending those cycles. It is, however, quite productive to use a high-speed Z80 with program memory that cannot respond at full speed, because, typically, less than 25 percent of the Z80 clock cycles are program memory accesses and extending those cycles would have relatively little effect on overall execution speed.

## BENCHMARK RESULTS

There are so many factors involved in ascertaining a processor's capabilities that it is difficult to determine specific figures without actually writing benchmark programs. When evaluating a processor for use in a particular application, the user should use programs representative of his or her application. This report is intended for a general audience of users and presents a wide variety of program types (see Appendix A for the benchmark program specifications).

Three different aspects of performance are measured by the benchmark programs here:

- 1. Memory Utilization
- 2. Ease of Programming
- 3. Execution Speed

Memory utilization is often the most important criterion in measuring the performance of a processor. It measures the amount of memory (usually program memory) used by the processor in performing various tasks. It is important, because the cost of memory is often one of the dominating costs of a microprocessor application. Table 4 lists the number of bytes of program memory used by the Z80 and the 6502 in each of the benchmark programs.

The ease of programming is a somewhat subjective issue, but very important nonetheless. Software development costs are enormous and can outweigh many other considerations made by microprocessor users. One measure of the ease of programming is the number of instructions (lines of code) required to perform a given task. This measure is used in this report because of its simplicity and objectivity. The number of lines of source code in the benchmark programs for each of the microprocessors is shown in Table 5.

Program Description	Z80	6502	Ratio 6502/280
Computed GOTO Implementation	9	27	3.00
8 x 8 Bit Multiply Routine	26	41	1.58
16 x 16 Bit Multiply	20	44	2.20
Block Move	11	51	4.64
Linear Search	8	41	5.13
Insert into Linked List	12	19	1.58
Bubble Sort	23	31	1.35
Interrupt Handling	6	11	1.83
Character String Translation	17	48	2.82
Dynamic Memory Access	11	24	2.18
Average ratio 6502/Z80			2.63

Table 4. Number of Bytes of Program Memory Used

Table 5. Number of Lines of Source Code

Program Description	Z80	6502	Ratio 6502/280
Computed GOTO Implementation	8	17	2.13
8 x 8 Bit Multiply Routine	14	20	1.43
16 x 16 Bit Multiply	11	23	2.09
Block Move	4	27	6.75
Linear Search	3	22	7.33
Insert into Linked List	6	10	1.67
Bubble Sort	15	15	0.00
Interrupt Handling	6	7	1.17
Character String Translation	10	26	2.60
Dynamic Memory Access	3	13	4.33
Average ratio 6502/Z80			3.05

Table 6. Program Execution Times for the Lowest Speed Versions\*

Program Description	usec Z80	<b>usec</b> 6502	Ratio 6502/Z80
Computed GOTO Implementation	20.27	46.33	2.29
8 x 8 Bit Multiply Routine	160.80	196.00	1.22
16 x 16 Bit Multiply	405.20	713.00	1.76
Block Move	16138.00	31816.00	1.97
Linear Search	8406.00	13011.00	1.55
Insert into Linked List	24.80	34.00	1.37
Bubble Sort	250718.00	280474.00	1.12
Interrupt Handling	17.2	32.00	1.86
Dynamic Memory Access	27.60	47.00	1.70
Average ratio 6502/Z80			1.65

\* Z80 maximum clock frequency is 2.5 MHz. Memory access time is 575 ns.

\* 6502 maximum clock frequency is 1.0 MHz. Memory access time is 650 ns.

Execution speed can be important in several ways. A computer product that has a human interface, such as a keybord and display, will be more productive and enjoyable to use if it responds quickly. A microprocessor being evaluated for use in controlling a high-speed device might have to be rejected if it cannot meet very rigid timing requirements.

Execution time varies significantly depending on which version of Z80 or 6502 is used, so a comparison of different versions is important. Table 6 lists the execution times of the benchmark programs for the lowest speed versions of the two microprocessors.

The most relevant comparison of execution times is shown in Table 7, where the data is calculated from versions of the Z80 and 6502 that can operate in systems of similar speeds. One should not be confused by the higher clock rate of the Z80B, because even at twice the clock rate of the 6502B, the Z80B has a longer external component access time than the 6502B (see Table 3).

## CONCLUSION

The results of the benchmark programs presented in this report show the Z80 performing significantly better than the 6502 in nearly every aspect. In six of the ten programs, the 6502 used more than twice the amount of program memory than the Z80. In the bubble sort program, the 6502's best relative performance, it used 35 percent more program memory than the Z80. The number of lines of code used varies dramatically from one program to another, but none of the programs have fewer lines of 6502 code than Z80 code. Comparing versions of equivalent speed (Table 7), the Z80 executes eight of the ten programs in less time than the 6502.

In all three measures of performance (Tables 4, 5, and 7), the program that yields the best results for the 6502 is the bubble sort. The bubble sort program, as specified in Appendix A, operates on an array of less than 256 bytes, so one of the 8-bit index registers in the 6502 can be used very effectively. In applications that primarily use short byte-oriented data structures, the 6502 is worthy of consideration.

Some of the benchmark programs reveal outstanding results in favor of the Z80. For example, the linear search program and the dynamic memory block access program have only three Z80 instructions. and the block move program uses only eight bytes of program memory. The reason for such outstanding results with the Z80 is that it has many exceedingly powerful instructions. The Block Move and Block Search instructions illustrated in the benchmark programs are only a subset of the many block-oriented instructions of the Z80. The ability to access and manipulate bytes in dynamic memory blocks spans nearly the entire Z80 instruction set and is greatly appreciated by programmers who deal with multi-tasking software.

In applications that require data structures longer than 256 bytes or that manipulate 16-bit data, the Z80 is likely to be more efficient than the 6502, particularly in terms of memory utilization and programmer productivity.

Program Description	usec Z80B	usec 6502B	Ratio 6502B/Z80B
Computed GOTO Implementation	8.45	15.44	1.83
8 x 8 Bit Multiply Routine	67.00	65.33	0.98
16 x 16 Bit Multiply	168.83	237.67	1.41
Block Move	6724.17	10605.33	1.58
Linear Search	3502.50	4337.00	1.24
Insert into Linked List	10.33	11.33	1.10
Bubble Sort	104465.83	93491.33	0.89
Interrupt Handling	7.17	10.67	1.49
Character String Translation	5678.33	7356.00	1.30
Dynamic Memory Access	11.50	15.67	1.36
Average ratio 6502B/Z80B			1.32

Table 7. Execution Times for Versions with Equivalent Memory Access Time\*

\* Z80B maximum frequency is 6 MHz. Memory access time is 190 ns.

\* 6502B maximum clock frequency is 3 MHz. Memory access time is 170 ns.

#### APPENDIX A. BENCHMARK PROGRAM SPECIFICATION

**Computed GOTO implementation.** A byte is tested for three states: negative, zero, and positive. The processor branches to a different variable address for each state.

The byte is in a register, and the three 16-bit addresses are on the stack.

**8 x 8 Bit Unsigned Multiply Routime.** Two 8-bit unsigned integers (INT1, INT2) located randomly in memory (RAM or ROM) are multiplied together to form a 16-bit product (INT3) to be stored in RAM.

16 x 16 Bit Unsigned Multiply. Two 16-bit unsigned integers, located wherever is most efficient, are multiplied together to form a 32-bit product.

**Block Move.** Move a block of memory from one location to another. The source and destination addresses and the block size are known at assembly time, but no restriction on their values are allowed.

Use a block size of 1920 bytes (a typical CRT screen) for time calculation.

Linear Search. Search for the first occurrence of a certain byte in a string of bytes. The string address and length are known at assembly time, but no restrictions on their values are allowed.

Use string length equal to 1000 with no find for time calculations.

Insert into Linked List. The linked list exists in RAM (not page zero) and has 160 bit forward pointers. The root (pointer to top entry) may be in page zero.

The address of the entry to be inserted 1s specified wherever is most efficient. Insert the entry into the top position.

**Bubble sort.** Using a standard bubble sorting algorithm, arrange an array of bytes (length 256) into descending order.

To calculate the timing, use a length of 100 and assume that the array is in ascending order before sorting.

Interrupt Handling. Respond to an interrupt, save processor status, save registers, restore registers, restore processor status, and return.

Response time does not include the time for an executing instruction to complete.

**Character String Translation.** A string of ASCII characters of known length is translated into EBCDIC according to an existing 256 byte translation table.

Use a length of 1000 for time calculations.

**Dynamic Memory Access.** The following operations are performed on bytes within a 256 byte dynamic memory block (dynamic means the block address is a variable).

Set bit 5 of byte 151, increment byte 70, and shift byte 205 left.

## APPENDIX B: Z80 PROGRAM LISTINGS

bytes	cycles	! ! compu	ted goto	(REG A CONTAINS	THE BYTE TO BE TESTED)
	-,	1		<b>,</b>	
1	10	COGOTO	POP	DE	DE = JUMP ADDRESS IF POSITIVE
1	10		POP	HL	<pre>!HL = JUMP ADDRESS IF ZERO</pre>
1	4		OR	Α	TEST THE BYTE
1	11/5		RET	М	JUMP TO ADDRESS FOR NEGATIVE
1	10		POP	BC	DISCARD ADDRESS FOR NEGATIVE
2	12/7		JR	Z,COGO10	JUMP IF BYTE ZERO
1	4		EX	DE, HL	<pre>!HL = ADDRESS FOR POSITIVE</pre>
1	4	C0G010	JP	(HL)	JUMP TO APPROPRIATE ADDRESS
			END		
Lines	= 8				
Bytes	= 9				
Cycles	= 50.67				

## 1. Z80 Computed GOTO implementation

```
2. Z80 8 x 8 Bit Unsigned Multiply Routine
```

		!			
bytes	cycles	! PREPA	RE ARG	UMENTS FOR SUBROUT	INE
		!			
3	13		LD	A,(INT1)	!RANDOM LOCATION
1	4		LD	E,A	<pre>!REG E = MULTIPLICAND</pre>
3	13		LD	A,(INT2)	<pre>!REG A = MULTIPLIER</pre>
3	17		CALL	MUL T8	CALL SUBROUTINE
		1			
		! 8 X 8	UNSIGN	ED MULTIPLY ROUTIN	E
		1			
2	7	MULT8	LD	D,0	EXTEND MULTIPLICAND TO 16 BIT
1	4		LD	H,D	INITIALIZE MULTIPLIER/PRODUCT
1	4		LD	L,A	
2	7		LD	B,8	INITIALIZE LOOP COUNTER
1	11	MULTI10	ADD	HL,HL	SHIFT MULTIPLIER/PRODUCT LEFT
2	12/7		JR	NC,MULT20	JUMP IF MSB OF MULTIPLIER WAS O
1	11		ADD	HL,DE	ADD MPCAND TO PRODUCT
2	13/8	MULT20	DJNZ	MULT10	IDEC LOOP CNTR & JMP IF NOT O
1	10		RET		!RETURN
		!			
		! STORE	PRODU	СТ	
		1			
3	16		LD	(INT3),HL	
			END		
Lines	= 14				
Bytes	= 26				
Cycles					

#### 3. Z80 16 x 16 Bit Unsigned Multiply 1 ! 16 x 16 BIT UNSIGNED MULTIPLY 1 ! BC = MULTIPLICAND ! DE = MULTIPLIER / PRODUCT MSW bytes ! HL = PRODUCT LSW cycles 1 2 7 MULT16 LD A,16 !A = LOOP COUNT 3 10 LD HL.O **!INIT PRODUCT LSW** 1 11 MULT30 ADD HL,HL **!SHIFT MULTIPLIER/PRODUCT LEFT** 2 8 RL Ε 2 8 RL **!MSB OF MULTIPLIER TO CARRY** D 2 12/7JR NC, MULT30 JUMP IF MSB WAS 0 1 ADD 11 HL.BC !MULTIPLICAND + PRODUCT LSW 2 12/7 NC, MUL T40 HANDLE CARRY TO MSW JR 1 INC DE 6 4 MULT40 DEC IDEC LOOP COUNT 1 Α 3 10 JP NZ,MULT30 ILOOP TILL DONE END Lines = 11Bytes = 20Cycles = 1013 average

#### 4. Z80 Block Move

bytes	cycles	! ! Move !	a block	of memory.	
3	10	BLKMOV	LD	HL, SOURCE	SET UP POINTERS & COUNT
3	10		LD	DE,DESTIN	
3	10		LD	BC,BLKSIZ	
2	21/16		LDIR		!MOVE BLOCK
			END		
Lines =	= 4				
Bytes =	= 11				

Bytes = 11 Cycles = 40345

## 5. ZBO Linear Search

! bytes cycles 1 SEARCH FOR THE BYTE IN REG A 1 3 10 SEARCH LD HL,STRING !HL = ADDRESS OF STING 3 10 LD BC,LENGTH **!BC = LENGTH OF STRING** 2 21/16 CPIR ISEARCH STRING END Lines = 3Bytes = 8 Cycles = 21015

## 6. Z80 Insert into a Linked List

		1			
bytes	cycles	! INSEI	RT THE I	ENTRY POINTED	TO BY (HL)
		1			
3	13	INSERT	LD	A,(ROOT)	IXFER OLD TOP ENTRY PTR
1	7		LD	(HL),A	
3	13		LD	A,(ROOT+1)	
3	16		LD	(ROOT),HL	<b>!ROOT POINTS TO NEW ENTRY</b>
1	6		INC	HL	
1	7		LD	(HL),A	
			END		
Lines :	: 6				
Bytes :	: 12				
Cycles	= 62				

## 7. Z80 Bubble Sort

		!			
bytes	cycles	! BUBBL	E SORT	ARRAY INTO DESCEN	NDING ORDER
		!			
3	10	SORT	LD	HL,ARRAY	INIT ARRAY POINTER
3	10		LD	BC,PAIRCT*256	INIT PAIR CNTR & ENCHANGE FLAG
1	7	SORT 20	LD	A,(HL)	IGET FIRST BYTE OF PAIR
ſ	6		INC	HL	ADDRESS NEXT BYTE
1	7		LD	E,(HL)	IGET SECOND BYTE OF PAIR
1	4		CP	E	COMPARE FIRST & SECOND BYTE
2	12/7		JR	NC,SORT30	!JUMP IF FIRST > = SECOND
2	7		LD	C <b>,</b> 1	ISET EXCHANGE FLAG
1	7		LD	(HL),A	!EXCHANGE THE PAIR
1	6		DEC	HL	
1	7		LD	(HL),E	
1	6		INC	HL	
2	13/8	SORT 30	DJNZ	SORT20	LOOP TILL ALL PAIRS EXAMINED
1	4		DEC	С	CHECK EXCHANGE FLAG
2	12/7				JUMP IF EXCHANGE OCCURED
			END		
Lines =	: 15				
Bytes =	: 23				
Cycles	= 626795				

## 8. Z80 Interrupt Handling

bytes	cycles	! ! INTE	RUPT ON	/ERHEAD (ADD 1	3 CYCLES RESPONSE TIME)
1	4	INTRPT	EX	AF,AF'	SAVE REGISTERS AND STATUS
1	4		EXX	•	
1	4		EXX		<b>!RESTORE REGISTERS AND STATUS</b>
1	4		EX	AF,AF'	
1	4		EI		
1	10		RET		RETURN TO INTERRUPTED PROGRAM
			END		
Lines =	: 6				
Bytes :	: 6				
Cycles	= 43				-

9.	Z80 Char	acter String	Translat	tion	
		!			
		! TRAN	SLATE S	TRING FROM ASCII T	TO EBCDIC
		!			
byt	es cycl	es ! TRAN	SLATION	TABLE MUST BE AT	A PAGE BOUNDARY.
		1			
3	10	TRANSL	LD	HL,STRING	<pre>!HL = STRING ADDRESS</pre>
2	7		LD	D,HI TABLE	<pre>!D = HIGH BYTE OF XLATION TALBE</pre>
2	7		LD	B,LO LENGTH	<pre>!B = LOOP COUNTER LOW BYTE</pre>
2	7		LD	C,HI LENGTH+1	<pre>!C = LOOP COUNTER HIGH BYTE</pre>
1	7	TRAN10	LD	E,(HL)	IGET AN ASCII CHARACTER
1	7		LD	A,(DE)	USE IT TO INDEX EBCDIC TABLE
1	7		LD	(HL),A	STORE EBCDIC CHAR IN STRING
2	13	/8	DJNZ	TRAN10	IDEC AND TEST LOOP COUNT
1	4		DEC	С	
2	12	ד/	JR	NZ1TRAN10	JUMP IF NOT DONE
			END		
Lin	es = 10				
Byte	es = 17				
Cyc.	les = 340	70			

## 10. Z80 Dynamic Memory Access

! bytes cycles ! REG IX = MEMORY BLOCK ADDRESS 1 4 23 5,(IX+151) DYNACC SET ISET BIT 5 OF BYTE 151 3 23 INC (IX+70) INCREMENT BYTE 70 4 23 (IX+205) SLA ISHIFT BYTE 205 LEFT DONE END Lines = 3 Bytes = 11 Cycles = 69

## APPENDIX C. 6502 PROGRAM LISTINGS

		1			
bytes	cycles	! COMPUT	ED GOTO	(REG X CONTAINS	THE BYTE TO BE TESTED)
		!			
1	4	COGOTO	PLA		POSADR=ADDRESS FOR POSITIVE
2	3		STA	POSADR	
1	4		PLA		
2	3		STA	POSADR+1	
1	4		PLA		
2	3		STA	ZERADR	IZERADR=ADDRESS FOR ZERO
1	4		PLA		
2	3		STA	ZERADR+1	
1	2		TXA		ITEXT THE BYTE
2	3/2		BPL	C0G010	BRANCH IF NOT NEGATIVE
1	6		RTS		JUMP TO ADDRESS FOR NEGATIVE
1	4	C0G010	PLA		IDISCARD ADDRESS FOR NEGATIVE
1	4		PLA		
1	2		TXA		ITEST THE BYTE
2	3/2		BNE	C0G020	BRANCH IF NOT ZERO
3	5		JMP	(ZERADR)	JUMP TO ADDRESS FOR ZERO
3	5	C0G020	JMP	(POSADR)	JUMP TO ADDRESS FOR POSITIVE
			END		
Lines =	: 17				
Bytes =	: 27				
•					

## 1. 6502 Computed GOTO implementation

Cycles = 46.33 average

2. 6502 8 x 8 Bit Unsigned Multiply Routine

		!			
bytes	cycles		ARE ARGUN	MENTS FOR SUBROUT	INE
3	4	!	LDA	INT1	RANDOM LOCATION
2	3		STA	MPCAND	PAGE ZERO
3	4		LDA	INT2	RANDOM LOCATION
2	3		STA	MPLIER	PAGE ZERO
3	6		JSR	MULT8	CALL SUBROUTINE
-	0	1	0511	HOLTO	CALL SUBRUTINE
		-	UNSIGNED	MULTIPLY ROUTIN	NE
		!			
2	2	MULT8	LDA	#0	CLEAR LOW BYTE OF PRODUCT
2	2		LDX	#8	INIT LOOP COUNTER
1	2	MULT10	ASL	Α	SHIFT MULTIPLIER/PRODUCT LEFT
2	5		ROL	MPLIER	
2	2/3		BCC	MULT20	BRANCH IF MSB WAS O
		! ADD MI	JLTIPLIC/	AND TO PRODUCT	
1	2		CLC		
2	3		ADC	MPCAND	
2	2/3		BCC	MULT20	HANDLE CARRY TO HIGH BYTE
2	5		INC	MPLIER	
1	2	MUL T20	DEX		IDECREMENT LOOP COUNTER
2	2/3		BNE	MULT10	BRANCH IF NOT DONE
1	6		RTS		! RE TURN
		!			
		! STORE	PRODUCT		
		!			
3	4		STA	INT3	LOW BYTE
2	3		LDA	MPLIER	!HIGH BYT
3	4		STA	INT3+1	
			END		
Lines =					
Bytes =					
Cycles	= 196 ave	erage			

-----

## 3. 6502 16 x 16 Bit Unsigned Multiply

		!		
		! 16 x 16 U	NSIGNED MULTIPLY	
		!		
		! MPCAND :	2 CONSECUTIVE BYTES IN PAGE O	
		! MPLIER :	2 CONSECUTIVE BYTES IN PAGE 0 (PRO	JDUC+2)
bytes	cycles	! PRODUC :	4 CONSECUTIVE BYTES IN PAGE 0 (OVE	ERLAPPING MPLIER)
		!		
2	2	MULT16 LDX	#16 !INIT LOOP COUN	NTER
2	2	LDA	#O !INIT PRODUCT I	_SW
2	3	STA	PRODUC	
2	3	STA	PRODUC+1	
2	5	MULT30 ASL	PRODUC !SHIFT MULTIPL:	IER/PRODUCT LEFT
2	5	ROL	PRODUC+1	
2	5	ROL	MPLIER	
2	5	ROL	MPLIER+1	
2	3/2	BCC	MULT40 !JUMP IF MSB W/	AS 0
1	2	CLC	!MULTIPLICAND+	PRODUCT LSW
2	3	LDA	PRODUC	
2	3	ADC	MPCAND	
2	3	STA	PRODUC	
2	3	LDA	PRODUC+1	
2	3	ADC	MPCAND+1	
2	3	STA	PRODUC+1	
2	3	LDA	PRODUC+2 !PROPOGATE CAR	RY
2	2	ADC	#0	
2	3	STA	PRODUC+2	
2	3/2	BCC	MULT40	
2	5	INC	PRODUC+3	
1	2	MULT40 DEX	IDEC LOOP COUN	т
2	3/2	BNE	MULT30 !LOOP TILL DON	E
		END		
Lines :	= 23			
Bytes :	= 44			

Cycles = 713 average

## 4. 6502 Block Move

<b>bb</b>	1	! !			
bytes	cycles	! Move !	a DIOC	k of memory.	
2	2	Blkmov	LDA	#LO SOURCE	SET UP POINTERS AND COUNT
2	3		STA	SRCADR	
2	2		LDA	#HI SOURCE	
2	3		STA	SRCADR+1	
2	2		LDA	`#LO DESTIN	
2	3		STA	DSTADR	
2	2		LDA	#HI DESTIN	
2	3		STA	DSTADR+1	
2	2		LDX	#HI COUNT	
2	3/2		BEQ	LSTPAG	<b>IBRANCH IF SIZE &lt; 256 BYTES</b>
2	2		LDY	<b>#</b> 0	Y REG USED AS INDEX & CNTR
2	5/6	L00P1	LDA	(SCRCADR),Y	MOVE A 256 BYTE PORTION
2	6		STA	(DSTADR),Y	
1	2		DEY		
2	3/2		BNE	LOOP1	
2	5		INC	SRCADR+1	POINT TO NEXT 256 BYTE PART
2	5		INC	DSTADR+1	
1	2		DEX		IX REG=NUM OF 256 BYTE PARTS
2	3/2		BNE	LOOP1	
2	2	LSTPAG	LDY	#LO COUNT	IY REG=NUM OF BYTES REMAINING
2	3/2		BEQ	DONE	BRANCH IF NONE LEFT
2	5		DEC	SRCADR	ADJUST ADDRESSES
2	5		DEC	DSTADR	
2	5/6	L00P2	LDA	(SRCADR),Y	MOVE REMAINING BYTES
2	6		STA	(DSTADR),Y	
1	2		DEY		
2	3/2		BNE	L00P2	
		DONE	END		
Lines :	= 27				
0.1	F 4				

Bytes = 51 Cycles = 31816

## 5. 6502 Linear Search

		!			
bytes	cycles	! SEAR	CH FOR B	YTE IN REG A	
		!			
2	2	SEARCH	LDA	#LO STRING	SET UP STRING POINTER
2	3		STA	STRADR	
2	2		LDA	#HI STRING	
2	3		STA	STRADR+1	
2	2		LDX	#HI COUNT	<pre>!X = HIGH BYTE OF COUNT</pre>
2	3/2		BEQ	SRCH20	ICHECK FOR O
2	2		LDY	#0	<pre>!Y = COUNTER AND INDEX</pre>
2	5/6	SRCH10	CMP	(STRADR),Y	!MATCH?
2	3/2		BEQ	FOUND	!BRANCH IF SO
1	2		INY		!INCREMENT COUNT/INDEX
2	3/2		BNE	SRCH10	BRANCH IF NOT DONE WITH 256
2	5		INC	STRADR	<b>!UPDATE POINTER TO NEXT 256</b>
1	2		DEX		IDECREMENT HIGH BYTE OF COUNT
2	3/2		BNE	SRCH10	<b>!BRANCH IF NOT LAST PAGE</b>
2	2	SRCH20	LDY	#LO COUNT	CHECK LAST PARTIAL PAGE
2	3/2		BEQ	DONE	BRANCH IF NO PARTIAL PAGE
2	2		LDY	#0	!Y = INDEX
2	5/6	SRCH30	CMP	(STRADR),Y	
2	3/2		BEQ	FOUND	
1	2		INY		
2	2		CPY	#LO COUNT	!DONE WITH LAST PARTIAL PAGE ?
2	3/2		BNE	SRCH30	BRANCH IF NOT
		DONE	END		
Lines :	= 22				
Bytes :	= 41				
Cycles	= 13011				

## 6. 6502 Insert into Linked List

		!			
bytes	cycles	! INSE	RT THE I	ENTRY POINTED TO	BY (NEWADR)
		1			
2	2	INSERT	LDY	#0	INIT INDEX REG
2	3		LDA	ROOT	IXFER OLD TOP ENTRY PTR
2	6		STA	(NEWADR),Y	<b>!FIRST 2 BYTES IS FORWARD PTR</b>
2	3		LDA	R00T+1	
1	2		INY		
2	6		STA	(NEWADR),Y	
2	3		LDA	NEWADR	<b>!ROOT POINTS TO NEW ENTRY</b>
2	3		STA	ROOT	
2	3		LDA	NEWADR+1	
2	3		STA	R00T+1	
			END		
Lines = 10					
Bytes = 19					
Cycles = 34					
-					

## 7. Bubble Sort

		1			
bytes	cycles	! BUBBI	.e sort	ARRAY INTO DES	CENDING ORDER
		!			
2	2	SORT	LDY	#0	INIT EXCHANGE FLAG
2	2		LDX	#LENGTH-1	INIT INDEX/PAIR COUNT
3	4/5	SORT10	LDA	ARRAY,X	IGET FIRST BYTE OF PAIR
3	4/5		CMP	ARRAY+1,X	
2	3/2		BCS	SORT20	<pre>!BRANCH IF FIRST &gt; = SECOND</pre>
2	2		LDY	#1	SET EXCHANGE FLAG
1	3		PHA		!EXCHANGE THE PAIR
3	4/5		LDA	ARRAY+1,X	
3	5		STA	ARRAY,X	
1	4		PLA		
3	5		STA	ARRAY+1,X	
1	2	SORT20	DEX		!DEX INDEX/PAIR COUNT
2	3/2		BNE	SORT10	LOOP TILL ALL PAIRS EXAMINED
1	2		DEY		CHECK EXCHANGE FLAG
2	3/2		BEQ	SORT	BRANCH IF EXCHANGE OCCURRED
			END		
Lines =	= 15				

Lines = 15 Bytes = 31 Cycles = 280474

## 8. 6502 Interrupt Handling

bytes	cycles	! ! INTERRUPT !	T OVERHEAD (ADD 7 CYCLES RESPONSE TIME)
1	3	INTRPT PHA	A ISAVE REGISTERS
2	3	STX	X XSAVE
2	3	STY	Y YSAVE
2	3	LDY	Y YSAVE !RESTORE REGISTERS
2	3	LDX	X XSAVE
1	4	PLA	4
1	6	RTI	I !RESTORE PROCESSOR STATUS
		END	)
Lines =	7		
Bytes =	11		
Cycles	= 32		

## 9. 6502 Character String Translation

		1			
bytes	cycles	! TRANS	<b>SLATE</b>	STRING FROM ASCII	TO EBCDIC
		!			
2	2	TRANSL	LDA	#LO STRING	SET UP STRING POINTER
2	3		STA	STRADR	
2	2		LDA	#HI STRING	
2	3		STA	STRADR+1	
2	2		LDA	#HI LENGTH	CHECK HIGH BYTE OF LENGTH
2	3/2		BEQ	TRAN20	<b>!BRANCH IF STRING &lt; 256 CHARS</b>
2	3		STA	COUNT	INIT COUNT
2	2		LDY	#0	<pre>!Y = INDEX FOR PARTIAL STRING</pre>
2	5	TRAN10	LDA	(STRADR),Y	ITRANSLATE A BYTE
1	2		TAX		
2	4		LDA	TABLE,X	
2	6		STA	(STRADR),Y	
1	2		INY		INCREMENT INDEX
2	3/2		BNE	TRAN10	BRANCH IF NOT DONE WITH PAGE
2	5		INC	STRADR+1	<b>!UPDATE POINTER TO NEXT PAGE</b>
2	5		DEC	COUNT	IDECREMENT COUNT
2	3/2		BNE	TRAN10	BRANCH IF NOT LAST PAGE
2	2	TRAN20	LDY	#LO COUNT	<b>!Y = INDEX/COUNT FOR LAST PAGE</b>
2	3/2		BEQ	DONE	BRANCH IF NO PARTIAL PAGE
2	5		DEC	STRADR	ADJUST POINTER
2	5	TRAN30	LDA	(STRADR),Y	<b>!TRANSLATE LAST PARTIAL PAGE</b>
1	2		TAX		
2	4		LDA	TABLE,X	
2	6		STA	(STRADR),Y	
1	2		DEY		
2	3/2		BNE	TRAN30	
		DONE	END		
Lines =	= 26				
But on -	- 40				

Bytes = 48 Cycles = 22068

751-1955-0002

## 10. 6502 Dynamic Memory Access

		!			
bytes	cycles	! (BLO	СК) =	ADDRESS OF MEMORY	BLOCK
2	2	DYNACC	LDY	#151	SET BIT 5 OF BYTE 151
2	5		LDA	(BLOCK),Y	
2	2		ORA	#20	
2	6		STA	(BLOCK),Y	
2	2		LDY	<b>#</b> 70	INCREMENT BYTE 70
2	5		LDA	(BLOCK),Y	
1	2		CLC		
2	2		ADC	#1	
2	6		STA	(BLOCK),Y	
2	2		LDY	#205	ISHIFT BYTE 205 LEFT
2	5		LDA	(BLOCK),Y	
1	2		ASL	А	
2	6		STA	(BLOCK),Y	
		DONE	END		
Lines =					
Bytes =	: 24				

Cycles = 47

## Integrating an 8-Bit DMA Controller into a 16-Bit System

# Zilog

## Tutorial

The new generation of 16-bit microprocessors allows the system designer to implement a powerful, but cost-effective computer system using the currently available 8-bit peripheral support devices. These processors offer advance block transfer operations that allow blocks of data to be moved between memory and an Input/Output (1/0) device. Although the data transfer rates achieved are very high, they are still inadequate for interfacing some system peripherals such as the new 8" Winchester disk drives. To incorporate such high-speed peripheral devices, the system designer needs to integrate a Direct Memory Access (DMA) controller device into the system. This article illustrates the increase in throughput obtained by integrating an 8-bit DMA device into a 16bit microprocessor system and discusses the various interface techniques and trade-offs involved in such a task.

## Z80 DIRECT MEMORY ACCESS CONTROLLER

A DMA device performs the dedicated task of moving data in a microprocessor system independently of the Central Processing Unit (CPU). The transfers are usually between memory and an 1/0 device, but some DMAs are capable of moving data from memory to memory or between two I/O devices. In a small microprocessor system, the CPU can normally do these transfers via software, but this results in a reduction of system throughput and ties up the CPU for long periods of time when a large amount of data is to be moved. The response time of the CPU in these CPUmanaged transfers is inherently slow and may not be adequate in situations where the nature of data transfers demands fast response. The addition of a DMA device to an 8-bit microprocessor system is easily accomplished, since most 8-bit CPU families have a DMA controller device that shares common family interface protocol. Integrating a DMA device into a 16-bit system poses two options to the system designer. Since 16-bit LSI DMA devices are not presently available, the designer can use the 8-bit devices with addi-

## November 1980

tional hardware, or can opt for implementing DMA functions using discrete TTL logic. The latter approach offers the advantage of implementing only those functions that are needed. However, even in the most simple cases, a high part count is required to add DMA capability using this approach. The 8-bit devices, on the other hand, offer extensive, integrated capabilities and require relatively little additional logic to interface to 16-bit processors.

The Z80 DMA is a powerful 8-bit DMA device and, unlike most other DMAs, it takes complete control of the system bus during the data transfer. It generates all bus signals normally generated by the Z80 CPU during a data transfer without any external TTL packages. Data transfers can be accomplished in three different modes. In the Byte mode, one byte of data is transferred at a time, giving control of the system bus to the CPU after each byte transfer. In the Burst mode, a block of data bytes is transferred and data transfer operations continue until the READY signal (normally from an 1/0 device) becomes inactive. At this time, bus control is returned to the CPU and when the I/O device is ready to move more data (activating the READY signal), the data transfer operation is started again. These bursts of data transfers continue until the whole block has been moved. The Continuous mode operates in the same fashion as the Burst mode. except that the bus control is returned to the CPU only when the operation is complete. If the READY signal goes inactive before the whole block is moved, the DMA simply pauses until it becomes active again. In addition to data transfers, the Z80 DMA can also search for a specific data byte. In the Search mode, data bytes are compared to a programmable "match byte" and an interrupt may be generated when a match is found.

The Z80 DMA can generate two port addresses, with either address being variable or fixed. It is capable of doing a data transfer from memory to memory or between two I/O devices, using a single channel in any of the three modes described above. The Z80 DMA has a programmable cycle length. Thus, the read and write cycles of a data transfer operation can be made two, three or four clock cycles long, and the four control signals associated with data transfers can be deactivated onehalf clock cycle before the read or write cycle ends. These programmable features allow easy interface of the DMA to slow or fast system components. In addition, the DMA can be made to automatically repeat a complete operation using the "auto restart" feature. Multiple DMAs can be daisy-chained in a system without any TTL support logic. A complete description of all the available features of the DMA can be found in the Z80 DMA Technical Manual (document #00-2013-A).

#### COMPARISON OF DATA TRANSFER RATES IN A SMALL SYSTEM

Table 1 illustrates the various transfer speeds that can be obtained in a microprocessor system with a Z80A CPU, a Z8000 CPU, or a Z80A DMA. The Z80A DMA can achieve an impressive transfer rate of 1 Mbyte/sec. The Z80A CPU, using the powerful block transprogrammed to search for a specific byte of data while it is transferring data. This allows the system to perform powerful string operations at very high data rates. The transfer rates shown in Table 1 illustrate the improvement in system throughput that can be achieved with a DMA device.

## INTEGRATION OF A Z80 DMA IN A Z8000 SYSTEM

A small, yet effective, Z8000 system can be built using currently available Z80 peripherals. The implementation of such a system is fully described in the Zilog application note A Small Z8000 System (document #03-8060-01). Previous discussion has proven the advantage of the addition of a DMA device to such a system. The rest of this article will describe the additional logic required to integrate the Z80 DMA into a Z8000-based system. By carefully selecting and implementing only those functions required, the designer can minimize the additional TTL logic. Since Z80 peripherals share common interface logic, it is not necessary to duplicate the logic when other Z80 peripherals are added to the system.

		Z80A CPU	Z80A DMA <sup>1</sup>	Z8000 CPU
Memory to Memory	-	0.19 Mbytes/sec	1.0 Mbytes/sec 1.0 Mwords/sec**	0.44 Mbytes/sec 0.44 Mwords/sec
1/0 to 1/0			1.0 Mbytes/sec 1.0 Mwords/sec**	
1/0 to Memory		0.19 Mbytes/sec	1.0 Mbytes/sec 1.0 Mwords/sec** 2.0 Mbytes/sec* 2.0 Mwords/sec*	0.4 Mbytes/sec 0.4 Mwords/sec

Table	1.	Max 1 mum	Data	Transfer	Rates
10010		LICEN I HIMIN	baia	II GHAIGI	1/01/04

<sup>1</sup> Continuous mode operation

\* In Search/Transfer mode with external logic

\*\*Requires external logic for word transfers

fer instruction, can transfer data at 0.19 Mbytes/sec. Since the DMA achieves the 1 Mbyte/sec. transfer rate using two-clockcycle operations for each byte of transferred data, it requires memory devices with relatively short access times. The Z8000 CPU has a maximum memory-to-memory data transfer rate of 0.44 Mtransfers/sec., and a maximum 1/0to-memory data transfer rate of 0.40 Mtransfers/sec. The same transfer rates are obtained by the Z8000 CPU whether the data transferred is a byte or a word. However, since the DMA can be made to transfer words with some additional hardware, it can still provide a data transfer rate of 1 Mtransfer/sec. In addition, the DMA can also be

Figure 1 shows a block diagram of the interface requirements for a Z80 DMA device in a Z8000 system. The Small Z8000 System Application Note already implements part of the logic shown in Figure 1. These interface functions are common to other Z80 peripherals, such as the PIO, SIO and CTC. This includes the 3-state address buffers and bidirectional data buffers, which are used to demultiplex the system address and data buses. The DMA is connected to the demultiplexed address and data lines rather than being placed closer to the CPU. Other common functional blocks are the Status Decoder, 1/0 Decoder, and Z8000-to-Z80 Control Translator logic.




Figure 1. Block Diagram

Since the Z80 DMA takes complete control of address and data buses during an operation. it generates Z80 CPU system-bus-compatible control signals. However, these signals are not compatible with the system bus control signals generated by Z8000 CPU, and a Z80-to-Z8000 Control Translator logic block is required to interface the DMA with the Z8000 system. In particular, the signals that need to be generated in order to effectively control the system bus are four status signals STO-ST3, Byte/Word (B/W), Normal/ System (N/S), Read/Write (R/W), Memory Request (MREQ), Data Strobe (DS), and Address Strobe (AS). The segmented Z8001 CPU generates a segment address and a 16-bit offset address within the segment. Since the DMA can only output 16 bits of address information, a Segment Register is required to store the segment information. The segment number is latched in this register by the Z8000 CPU prior to DMA operation. In memory-to-memory data transfers, the data to be moved must reside in the same 64K address space. How ever, in memory-to-1/0 operations, when the block of data to be moved crosses a segment boundary, the operation requires the loading of a new segment number into the Segment Register before crossing the segment boundary. The Segment Register is shown in Figure 1.

A 4-bit Control Register that has been appropriately programmed by the Z8000 CPU before it enables the DMA is used to generate N/S, B/W, and W/DW signals. These three

signals remain active throughout the DMA operation. The DMA provides two signals (MREQ and IORQ) that indicate whether a memory or an 1/O address is being accessed. These signals are gated with signals generated by the Z8000 Status Decoder, which decodes the status signals STO-ST3 to differentiate between memory and 1/O accesses in the current CPU operation. Since the memory and 1/O address spaces of the DMA are the same size, the MREQ and IORQ signals can be interchanged to generate other Z8000 control signals. The Write (WR) signal of the DMA is used to generate the R/W signal.

The timing relationship between the DMA control signals (IORQ, MREQ, RD, WR) and three of the Z8000 control signals (AS, DS, MREQ) is shown in Figure 2. In order to generate AS and DS from the DMA-generated control signals, the DMA must be operated in the variable cycle mode with a cycle length of four clock cycles. The DMA, however, can be allowed to run with an operational cycle of two clock cycles, if the memory controller can initiate and complete a memory transaction with the DMA's control signals instead of using AS and DS, and if the memory devices have the fast access times necessary for two-cycle transfers. Figure 3 illustrates the generation of AS, DS, and MREQ signals from DMA control signals RD, WR, and MREQ. The four clock cycle memory read or write operation of the DMA is translated to a three clock cycle CPU memory read or write operation with this logic. The DS signal is

2-25




Figure 2. Control Signal Timings

generated from RD and WR signals as shown in the same figure.

When a dynamic RAM array needs to be refreshed, it becomes necessary to extend a DMA read or write cycle. This is achieved by activating the WAIT signal of the DMA. This signal is multiplexed with the Chip Enable (CE) signal in the device, since the DMA needs to be waited only when it is the bus master. The WAIT signal, however, is sampled only at fixed instances during a read or a write cycle and then only if the cycle is more than two clock cycles long when the programmable operational cycle feature is selected. Thus, in a three or four clock cycle Memory Read or Write, the WAIT line is sampled at the falling edge of the second clock, and on the falling edge of the third clock in a four clock cycle 1/0 Read or Write as illustrated in Figure 2. This implies that in order to be able to use the WAIT signal to extend the DMA operational cycle, the designer has to opt for four clock cycle transfers and use IORQ signal from the DMA to generate AS and DS signals, rather than the MREQ signal as shown in Figure 3. Since the memory and 1/0 spaces of the Z80 DMA are 64K bytes each, the IORQ signal can be used to indicate a memory access and the MREQ signal to indicate 1/0 access.





Figure 3. AS-, DS-, MREQ- Generation







The address translation logic, in conjunction with the data buffers, allows the DMA to perform byte, word or double word transfers. The designer has the option of selecting one or more of these data transfer modes. However, the hardware required to implement the functions increases as more options are selected. When only byte transfers are desired, no address translation logic or data buffering is needed, but, because the system data bus is 16-bits wide, an 8-bit bus transceiver buffer is required to enable the DMA to access the higher byte of the data bus (Figure 4). In this case, the DMA's address bus is directly connected to the system address bus. When 16-bit transfers are desired, the DMA address bus is shifted so that low address bit AO is physically connected to system address bit SA1. In this case, A15 of the DMA is not used and SAO is ignored by the memory controller. An 8-bit

data buffer serves the purpose of storing the higher order data byte during the read cycle and driving it in the write cycle. This is illustrated in Figure 5. The 32-bit data transfer operation is similar to the 16-bit operation but requires two additional data buffers and the shifting of the address bus by an additional bit. These approaches, however, require that the same data bus width be used in data transfers between memory and an I/O device.

Figure 6 shows the address translation logic needed to do 8-, 16- and 32-bit data transfers. The CPU needs to set up two signals, B/W and W/DW, before enabling the DMA to determine the data transfer width. These two signals then control the shifting of the DMA's address bus for the generation of system addresses. Thus, while moving bytes, the two transparent latches are enabled and the DMA address bus remains unshifted. The data byte can be stored in any of the data




Figure 5. 16-Bit Data Transfer Logic

buffers (Figure 5) or by the DMA, depending upon the memory organization. To accomplish word or double word transfers, the address bus is shifted via the multiplexers by one or two bits, depending on the control signals. Only the four multiplexers and a data buffer are required to perform 8- and 16-bit data movements. Since the upper address bits from DMA are not used in 16- and 32-bit transfers, up to 32K words and 16K double words can be moved in a single DMA block transfer. To compensate for the shifting of these addresses, the actual port addresses are shifted right by one or two bits before being written to the DMA. ler always transfers the data byte (in a byte mode) on the low-order eight bits of the data bus.

## SUMMARY

Integration of a 8-bit DMA device into a 16-bit microprocessor system improves system performance and allows the system to add new fast peripherals. The interfacing requires additional logic, but some of this logic is already implemented in the system since the system usually contains other 8-bit peripherals of the same CPU family sharing common




Figure 6. 8-, 16- or 32-Bit Data Transfer Address Translation Logic

## USING THE SEARCH MODE

The search or search/transfer modes of the Z80 DMA need special interfacing consideration. Since the DMA can search for bytes only, the use of these functions is limited in a 16-bit environment without any support logic. Thus, when the DMA is set up to do 8-bit transfers, the hardware shown in Figure 4 allows searches on both halves of the data bus when the data bus is 16 bits wide. In the 16- and 32-bit transfer modes, however, the DMA can compare only the low-order data byte, and external hardware is required if any of the higher order data bytes need to be searched. When the hardware is set up to do 8-, 16- and 32-bit data transfers, the search mode can be used only if the memory controlinterface logic. Also, the implementation of the extra logic needed to integrate the 8-bit DMA can be minimized by carefully selecting and implementing only necessary DMA functions that contribute to the improvement of overall system performance.

## REFERENCES

- 1. Z80 DMA Technical Manual; Zilog Inc., May 1980.
- "A Small Z8000 System", Application Note, Zilog Inc., January 1980.
- Z8000 CPU Technical Manual, Zilog Inc., May 1980.

# Interfacing Z80 CPUs to the Z8500 Peripheral Family

# Zilog

#### INTRODUCTION

The Z8500 Family consists of universal peripherals that can interface to a variety of microprocessor systems that use a non-multiplexed address and data bus. Though similar to Z80 peripherals, the Z8500 peripherals differ in the way they respond to I/O and Interrupt Acknowledge cycles. In addition, the advanced features of the Z8500 peripherals enhance system performance and reduce processor overhead.

To design an effective interface, the user needs an understanding of how the Z80 Family interrupt structure works, and how the Z8500 peripherals interact with this structure. This application note provides basic information on the interrupt structures, as well as a discussion of the hardware and software considerations involved in interfacing the Z8500 peripherals to the Z80 CPUs. Discussions center around each of the following situations:

- Z80A 4 MHz CPU to Z8500 4 MHz peripherals
- Z80B 6 MHz CPU to Z8500A 6 MHz peripherals
- Z80H 8 MHz CPU to Z8500 4 MHz peripherals
- Z80H 8 MHz CPU to Z8500A 6 MHz peripherals

This application note assumes the reader has a strong working knowledge of the Z8500 peripherals; it is not intended as a tutorial.

#### CPU HARDWARE INTERFACING

The hardware interface consists of three basic groups of signals: data bus, system control, and interrupt control, described below. For more detailed signal information, refer to Zilog's Data Book, Universal Peripherals.

## Application Note

#### May 1983

#### Data Bus Signals

D7-D0 Data Bus (bidirectional, 3-state). This bus transfers data between the CPU and the peripherals.

#### System Control Signals

- A<sub>n</sub>-A<sub>0</sub> Address Select Lines (optional). These lines select the port and/or control registers.
- CE Chip Enable (input, active Low). CE is used to select the proper peripheral for programming. CE should be gated with IORQ or MREQ to prevent spurious chip selects during other machine cycles.
- RD\* Read (input, active Low). RD activates the chip-read circuitry and gates data from the chip onto the data bus.
- WR\* Write (input, active Low). WR strobes data from the data bus into the peripheral.
- \*Chip reset occurs when RD and WR are active simultaneously.

#### Interrupt Control

- INTACK Interrupt Acknowledge (input, active Low). This signal indicates an Interrupt Acknowledge cycle and is used with RD to gate the interrupt vector onto the data bus.
- INT Interrupt Request (output, open-drain, active Low).

- IEI Interrupt Enable In (input, active High).
- IEO Interrupt Enable Out (output, active
  High).

These lines control the interrupt daisy chain for the peripheral interrupt response.

#### Z8500 I/O OPERATION

The Z8500 peripherals generate internal control signals from  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$ . Since PCLK has no required phase relationship to  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$ , the circuitry generating these signals provides time for metastable conditions to disappear.

The Z8500 peripherals are initialized for different operating modes by programming the internal registers. These internal registers are accessed during I/O Read and Write cycles, which are described below.

#### Read Cycle Timing

Figure 1 illustrates the Z8500 Read cycle timing. All register addresses and INTACK must remain stable throughout the cycle. If CE goes active after  $\overline{\text{RD}}$  goes active, or if  $\overline{\text{CE}}$  goes inactive before  $\overline{\text{RD}}$  goes inactive, then the effective Read cycle is shortened.

#### Write Cycle Timing

Figure 2 illustrates the Z8500 Write cycle timing. All register addresses and INTACK must remain stable throughout the cycle. If CE goes active after WR goes active, or if CE goes inactive before WR goes inactive, then the effective Write cycle is shortened. Data must be available to the peripheral prior to the falling edge of WR.

#### PERIPHERAL INTERRUPT OPERATION

Understanding peripheral interrupt operation requires a basic knowledge of the Interrupt Pending (IP) and Interrupt Under Service (IUS) bits in relation to the daisy chain. Both Z80 and Z8500 peripherals are designed in such a way that no additional interrupts can be requested during an Interrupt Acknowledge cycle. This allows the interrupt daisy chain to settle, and ensures proper response of the interrupting device.

The IP bit is set in the peripheral when CPU intervention is required (such conditions as buffer empty, character available, error detection, or status changes). The Interrupt Acknowledge cycle does not necessarily reset the IP bit. This bit is cleared by a software command to the peripheral, or when the action that generated the interrupt is completed (i.e., reading a character, writing data, resetting errors, or changing the status). When the interrupt has been serviced, other interrupts can occur.





Figure 1. Z8500 Peripheral I/O Read Cycle Timing



The IUS bit indicates that an interrupt is currently being serviced by the CPU. The IUS bit is set during an Interrupt Acknowledge cycle if the IP bit is set and the IEI line is High. If the IEI line is Low, the IUS bit is not set, and the device is inhibited from placing its vector onto the data bus. In the Z80 peripherals, the IUS bit is normally cleared by decoding the RETI instruction, but can also be cleared by a software command (SIO). In the Z8500 peripherals, the IUS bit is cleared only by software commands.

#### Z80 Interrupt Daisy-Chain Operation

In the Z80 peripherals, both the IP and IUS bits control the IEO line and the lower portion of the daisy chain.

When a peripheral's IP bit is set, its IEO line is forced Low. This is true regardless of the state of the IEI line. Additionally, if the peripheral's IUS bit is clear and its IEI line High, the INT line is also forced Low.

The Z80 peripherals sample for both  $\overline{\text{M1}}$  and  $\overline{\text{IORQ}}$  active, and  $\overline{\text{RD}}$  inactive to identify an Interrupt Acknowledge cycle. When  $\overline{\text{M1}}$  goes active and  $\overline{\text{RD}}$  is inactive, the peripheral detects an Interrupt Acknowledge cycle and allows its interrupt daisy chain to settle. When the  $\overline{\text{IORQ}}$  line goes active with  $\overline{\text{M1}}$  active, the highest priority interrupting peripheral places its interrupt vector onto the data bus. The IUS bit is also set to indicate that the peripheral is currently under service. As long as the IUS bit is set, the IEO line is forced Low. This inhibits any lower priority devices from requesting an interrupt.

When the Z80 CPU executes the RETI instruction, the peripherals monitor the data bus and the highest priority device under service resets its IUS bit.


#### Z8500 Interrupt Daisy-Chain Operation

In the Z8500 peripherals, the IUS bit normally controls the state of the IEO line. The IP bit affects the daisy chain only during an Interrupt Acknowledge cycle. Since the IP bit is normally not part of the Z8500 peripheral interrupt daisy chain, there is no need to decode the REII instruction. To allow for control over the daisy chain, Z8500 peripherals have a Disable Lower Chain (DLC) software command that pulls IEO Low. This can be used to selectively deactivate parts of the daisy chain regardless of the interrupt status. Table 1 shows the truth tables for the Z8500 interrupt daisy-chain control signals during certain cycles. Table 2 shows the interrupt state diagram for the Z8500 peripherals.

#### Table 1. Z8500 Daisy-Chain Control Signals

Truth Table for Daisy Chain Signals During Idle State				Dai	sy Ch	Table f ain Sig ENTACK	jnals
IEI	IP	IUS	IEO	IEI	IP	IUS	IEO
0	x	x	0	0	X	x	0
1	Х	0	1	1	1	х	0
1	Х	1	0	1	х	1	0
				1	0	0	1

#### Table 2. Z8500 Interrupt State Diagram



The Z8500 peripherals use  $\overline{\text{INTACK}}$  (Interrupt Acknowledge) for recognition of an Interrupt Acknowledge cycle. This pin, used in conjunction with  $\overline{\text{RD}}$ , allows the Z8500 peripheral to gate its interrupt vector onto the data bus. An active  $\overline{\text{RD}}$  signal during an Interrupt Acknowledge cycle performs two functions. First, it allows the highest priority device requesting an interrupt to place its interrupt vector on the data bus. Secondly, it sets the IUS bit in the highest priority device to indicate that the device is currently under service.

#### INPUT/OUTPUT CYCLES

Although Z8500 peripherals are designed to be as universal as possible, certain timing parameters differ from the standard Z80 timing. The following sections discuss the I/O interface for each of the Z80 CPUs and the Z8500 peripherals. Figure 5 depicts logic for the Z80A CPU to Z8500 peripherals (and Z80B CPU to Z8500A peripherals) I/O interface as well as the Interrupt Acknowledge interface. Figures 4 and 7 depict some of the logic used to interface the Z80H CPU to the Z8500 and Z8500A peripherals for the I/O and Interrupt Acknowledge interfaces. The logic required for adding additional Wait states into the timing flow is not discussed in the following sections.

#### Z80A CPU to Z8500 Peripherals

No additional Wait states are necessary during the I/O cycles, although additional Wait states can be inserted to compensate for timing delays that are inherent in a system. Although the Z80A timing parameters indicate a negative value for data valid prior to WR, this is a worse than "worst case" value. This parameter is based upon the longest (worst case) delay for data available from the falling edge of the CPU clock minus the shortest (best case) delay for CPU clock High to WR Low. The negative value resulting from these two parameters does not occur because the worst case of one parameter and the best case of the other do not occur within the same device. This indicates that the value for data available prior to WR will always be greater than zero.

All setup and pulse width times for the Z8500 peripherals are met by the standard Z80A timing. In determining the interface necessary, the  $\overline{\text{CE}}$  signal to the Z8500 peripherals is assumed to be the decoded address qualified with the  $\overline{\text{IORQ}}$  signal.

Figure 3a shows the minimum Z80A CPU to Z8500 peripheral interface timing for I/O cycles. If additional Wait states are needed, the same number of Wait states can be inserted for both I/O Read and Write cycles to simplify interface logic. There are several ways to place the Z80A CPU into a Wait condition (such as counters or shift registers to count system clock pulses), depending upon whether or not the user wants to place Wait states in all I/O cycles, or only during Z8500 I/O cycles. Tables 3 and 4 list the Z8500 peripheral and the Z80A CPU timing parameters (respectively) of concern during the I/O cycles. Tables 5 and 6 list the equations used in determining if these In generating these parameters are satisfied. equations and the values obtained from them, the required number of Wait states was taken into account. The reference numbers in Tables 3 and 4 refer to the timing diagram in Figure 3a.

### Table 3. Z8500 Timing Parameters I/O Cycles

	Worst Case				
			Min	Max	Units
6.	TsA(WR)	Address to WR Low Setup	80		ns
1.	TsA(RD)	Address to RD Low Setup	80		ns
2.	TdA(DR)	Address to Read Data Valid		590	ns
	TsCE1(WR)	CE Low to WR Low Setup	0		ns
	TsCE1(RD)	CE Low to RD Low Setup	0		ns
4.	TwRD1	RD Low Width	390		ns
8.	TwWR1	WR Low Width	390		ns
3.	TdRDf(DR)	RD Low to Read Data Valid		255	ns
7.	TsDW(WR)	Write Data to $\overline{\mathtt{WR}}$ Low Setup	0		ns

### Table 4. Z80A Timing Parameters I/O Cycles

	Worst Case		Min	Max	Units
	TeC	Clock Cycle Period	250		ns
	TwCh	Clock Cycle High Width	110		ns
	TfC	Clock Cycle Fall Time		30	ns
	ſdCr(A)	Clock High to Address Valid		110	ns
	TdCr(RDf)	Clock High to RD Low		85	ns
	TdCr(IORQf)	Clock High to IORQ Low		75	ns
	TdCr(WRf)	Clock High to WR Low		65	ns
5.	TsD(Cf)	Data to Clock Low Setup	50		ns

Table 5	. Parame	ter Eq	uations
---------	----------	--------	---------

Z8500 Parameter	Z80A Equation		Value	Units
TsA(RD)		TcC-TdCr(A)	140 min	ns
TdA(DR)		3TcC+TwCh-TdCr(A)-TsD(Cf)	800 min	ns
TdRDf(DR)		2TcC+TwCh-TsD(Cf)	460 min	ns
TwRD1		2TcC+TwCh+TfC-TdCr(RDf)	525 min	ns
TsA(WR)		TcC-TdCr(A)	140 min	ns
TsDW(WR)			> 0 min	ns
TwWR1		2TcC+TwCh+TfC-TdCr(WRf)	560 min	ns

Table	6.	Parameter	Equations
-------	----	-----------	-----------

Z80A Parameter	Z8500 Equation		Value	Units
TsD(Cf)		Address		
		3TcC+TwCh-TdCr(A)-TdA(DR) RD	160 min	ns
		2TcC+TwCh-TdCr(RDf)-TdRD(DR)	135 min	ns




Figure 3a. Z80A CPU to Z8500 Peripheral Minimum I/O Cycle Timing

#### Z80B CPU to Z8500A Peripherals

No additional Wait states are necessary during I/O cycles, although Wait states can be inserted to compensate for any system delays. Although the Z80B timing parameters indicate a negative value for data valid prior to  $\overline{WR}$ , this is a worse than "worst case" value. This parameter is based upon the longest (worst case) delay for data available from the falling edge of the CPU clock minus the shortest (best case) delay for CPU clock High to  $\overline{WR}$  Low. The negative value resulting from these

two parameters does not occur because the worst case of one parameter and the best case of the other do not occur within the same device. This indicates that the value for data available prior to  $\overline{WR}$  will always be greater than zero.

All setup and pulse width times for the Z8500A peripherals are met by the standard Z80B timing. In determining the interface necessary, the  $\overline{\text{CE}}$  signal to the Z8500A peripherals is assumed to be the decoded address qualified with the  $\overline{\text{IORQ}}$  signal.

Figure 3b shows the minimum Z80B CPU to Z8500A peripheral interface timing for I/O cycles. If additional Wait states are needed, the same number of Wait states can be inserted for both I/O Read and I/O Write cycles in order to simplify interface logic. There are several ways to place the Z80B CPU into a Wait condition (such as counters or shift registers to count system clock pulses), depending upon whether or not the user wants to place Wait states in all I/O cycles, or only during Z8500A I/O cycles. Tables 7 and 8 list the Z8500A peripheral and the Z80B CPU timing parameters (respectively) of concern during the I/O cycles. Tables 9 and 10 list the equations used in determining if these parameters are satisfied. In generating these equations and the values obtained from them, the required number of Wait states was taken into account. The reference numbers in Tables 7 and 8 refer to the timing diagram of Figure 3b.




Figure 3b. Z80B CPU to Z8500A Peripheral Minimum I/O Cycle Timing

### Table 7. Z8500A Timing Parameters I/O Cycles

	Worst Case		Min	Max	Units
6.	TsA(WR)	Address to WR Low Setup	80		ns
1.	TsA(RD)	Address to $\overline{\text{RD}}$ Low Setup	80		ns
2.	TdA(DR)	Address to Read Data Valid		420	ns
	TsCE1(WR)	CE Low to WR Low Setup	0		ns
	TsCE1(RD)	CE Low to RD Low Setup	0		ns
4.	TwRD1	RD Low Width	250		ns
8.	TwWR1	WR Low Width	250		ns
3.	TdRDf(DR)	RD Low to Read Data Valıd		180	ns
7.	TsDW(WR)	Write Data to WR Low Setup	0		ns

Table 8. Z808 Timing Parameters I/O Cycles

	Worst Case		Min	Max	Units
	ſcC	Clock Cycle Period	165		ns
	TwCh	Clock Cycle High Width	65		ns
	TFC	Clock Cycle Fall Time		20	ns
	[dCr(A)	Clock High to Address Valid		90	ns
	TdCr(RDf)	Clock High to RD Low		70	ns
	[dCr(IORQf)	Clock High to IORQ Low		65	ns
	IdCr(WRf)	Clock High to WR Low		60	ns
5.	TsD(Cf)	Data to Clock Low Setup	40		ns

Table	9.	Parameter	Equations
-------	----	-----------	-----------

Z8500A	2808		
Parameter	Equation	Value	Unite
TsA(RD)	IcC-IdCr(A)	>75 min	ns
TdA(DR)	3TcC+TwCh-TdCr(A)-TsD(Cf)	430 min	ns
TdRDf(DR)	2TcC+TwCh-TsD(Cf)	345 min	ns
TwRD1	2TcC+TwCh+TfC-TdCr(RDf)	325 min	ns
TsA(WR)	TcC-TdCr(A)	75 min	ns
TsDW(WR)		> 0 min	ns
TwWR1	2TcC+TwCh+TfC-TdCr(WRf)	352 min	ns

Table	10.	Parameter	Equations
-------	-----	-----------	-----------

Z80B Parameter	Z8500A Equation	Value	Units
TsD(Cf)	Address 3TcC+TwCh-TdCr(A)-TdA(DR) RD	50 min	ns
	2TcC+TwCh-TdCr(RDf)-TdRD(DR)	75 min	ns

#### Z8OH CPU to Z8500 Peripherals

During an I/O Read cycle, there are three Z8500 parameters that must be satisfied. Depending upon the loading characteristics of the RD signal, the designer may need to delay the leading (falling) edge of RD to satisfy the Z8500 timing parameter TsA(RD) (Address Valid to RD Setup). Since Z80H timing parameters indicate that the RD signal may go Low after the falling edge of  $T_2$ , it is recommended that the rising edge of the system clock be used to delay RD (if necessary). The CPU must also be placed into a Wait condition long enough to satisfy TdA(DR) (Address Valid to Read Data Valid Delay) and TdRDf(DR) (RD Low to Read Data Valid Delay).

During an I/O Write cycle, there are three other Z8500 parameters that must be satisfied. Depending upon the loading characteristics of the WR signal and the data bus, the designer may need to delay the leading (falling) edge of  $\overline{WR}$  to satisfy the Z8500 timing parameters TsA(WR) (Address Valid to WR Setup) and TsDW(WR) (Data Valid Prior to WR setup). Since Z80H timing parameters indicate that the WR signal may go Low after the falling edge of  $T_2$ , it is recommended that the rising edge of the system clock be used to delay WR (if necessary). This delay will ensure that both parameters are satisfied. The CPU must also be placed into a Wait condition long enough to satisfy TwWR1 (WR Low Pulse Width). Assuming that the WR signal is delayed, only two additional Wait states are needed during an I/OWrite cycle when interfacing the Z8OH CPU to the Z8500 peripherals.

To simplify the I/O interface, the designer can use the same number of Wait states for both I/O Read and I/O Write cycles. Figure 3c shows the minimum Z80H CPU to Z8500 peripheral interface timing for the I/O cycles (assuming that the same number of Wait states are used for both cycles and that both RD and WR need to be delayed). Figure 4 shows two circuits that can be used to delay the leading (falling) edge of either the RD or the WR signals. There are several ways to place the Z80A CPU into a Wait condition (such as counters or shift registers to count system clock pulses). depending upon whether or not the user wants to place Wait states in all I/O cycles, or only during Z8500 I/O cycles. Tables 4 and 11 list the Z8500 peripheral and the Z80H CPU timing parameters (respectively) of concern during the I/O cycles. Tables 14 and 15 list the equations used in determining if these parameters are satisfied. In generating these equations and the values obtained from them, the required number of Wait states was taken into account. The reference numbers in Tables 4 and 11 refer to the timing diagram of Figure 3c.

		Equation	Min	Max	Units
	TeC	Clock Cycle Period	125		ns
	TwCh	Clock Cycle High Width	55		ns
	ſfC	Clock Cycle Fall Time		10	ns
	ſdCr(A)	Clock High to Address Valid		80	ns
	TdCr(RDf)	Clock High to RD Low		60	ns
	<pre>IdCr(IORQf)</pre>	Clock High to IORQ Low		55	ns
	TdCr(WRf)	Clock High to WR Low		55	ns
5.	TsD(Cf)	Data to Clock Low Setup	30		ns

Ta	ble	11.	<b>Z80</b> H	Timing	Parameter	I/O	Cycles
----	-----	-----	--------------	--------	-----------	-----	--------

Table	: 12.	Parameter	Equations
-------	-------	-----------	-----------

Z8500	ZBOH		
Parameter	Equation	Value	Unite
TsA(RD)	2TcC-TdCr(A)	170 min	ns
TdA(DR)	6TcC+TwCh-TdCr(A)-TsD(Cf)	695 min	ns
TdRDf(DR)	4TcC+TwCh-TsD(Cf)	523 min	ns
TwRD1	4TcC+TwCh+TfC-TdCr(RDf)	503 min	ns
TsA(WR)	WR - delayed		
	2TcC-TdCr(A)	170 min	ns
TsDW(WR)		> 0 min	ns
TwWR1	4TcC+FwCh+TfC	563 min	ns




Figure 3c. Z80H CPU to Z8500 Peripheral Minimum I/O Cycle Timing

#### Z80H CPU to Z8500A Peripherals

During an I/O Read cycle, there are three Z8500A parameters that must be satisfied. Depending upon the loading characteristics of the RD signal, the designer may need to delay the leading (falling) edge of RD to satisfy the Z8500A timing parameter TsA(RD) (Address Valid to RD Setup). Since Z80H timing parameters indicate that the RD signal may go Low after the falling edge of  $T_2$ , it is recommended that the rising edge of the system clock be used to delay RD (if necessary). The CPU must also be placed into a Wait condition long enough to satisfy TdA(DR) (Address Valid to Read Data Valid Delay) and TdRDf(DR) (RD Low to Read Data Valid Delay). Assuming that, the RD signal is delayed, then only one additional Wait state is needed during an I/O Read cycle when interfacing the Z8OH CPU to the Z8500A peripherals.

During an 1/0 Write cycle, there are three other Z8500A parameters that have to be satisfied. Depending upon the loading characteristics of the WR signal and the data bus, the designer may need to delay the leading (falling) edge of WR to satisfy the Z8500A timing parameters TsA(WR) (Address Valid to WR Setup) and TsDW(WR) (Data Valid Prior to WR Setup). Since Z80H timing parameters indicate that the WR signal may go Low after the falling edge of T<sub>2</sub>, it is recommended that the rising edge of the system clock be used to delay WR (if necessary). This delay will ensure that both parameters are satisfied. The CPU must also be placed into a Wait condition long enough to satisfy TwWR1 (WR Low Pulse Width). Assuming that the WR signal is delayed, then only one additional Wait state is needed during an I/OWrite cycle when interfacing the Z80H CPU to the Z8500A peripherals.


Figure 3d shows the minimum Z80H CPU to Z8500A peripheral interface timing for the I/O cycles (assuming that the same number of Wait states are used for both cycles and that both RD and WR need to be delayed). Figure 4 shows two circuits that may be used to delay the leading (falling) edge of either the RD or the WR signals. There are several methods used to place the Z80A CPU into a Wait condition (such as counters or shift registers to count system clock pulses), depending upon whether or not the user wants to place Wait states in all I/O cycles, or only during Z8500A I/O cycles. Tables 7 and 11 list the Z8500A peripheral and the Z8OH CPU timing parameters (respectively) of concern during the I/O cycles. Tables 14 and 15 list the equations used in determining if these parameters are satisfied. In generating these equations and the values obtained from them, the required number of Wait states was taken into account. The reference numbers in Tables 4 and 11 refer to the timing diagram of Figure 3d.


Z80H Parameter	Z8500 Equation	Value	Units
TsD(Cf)	Address		
	6TcC+TwCh-TdCr(A)-TdA(DR) RD - delayed	135 min	ns
	4TcC+TwCh+TfC-TdRD(DR)	300 min	ns

Table	13.	Parameter	Equations
-------	-----	-----------	-----------

Table	14.	Parameter	Equa	ations
-------	-----	-----------	------	--------

Z8500A	<b>Z80H</b>		
Parameter	Equation	Value	Units
TsA(RD)	21cC-IdCr(A)	170 min	ns
TdA(DR)	6TcC+TwCh-TdCr(A)-TsD(Cf)	695 min	ns
TdRDf(DR)	4IcC+TwCh-IsD(Cf)	525 min	ns
[wRD1	4IcC+IwCh+IfC-IdCr(RDf)	503 min	ns
TsA(WR)	WR - delayed		
	2IcC-IdCr(A)	170 min	ns
TsDW(WR)		> O min	ns
[wWR1	2TcC+TwCh+TfC	313 min	ns








Figure 4. Delaying  $\overline{RD}$  or  $\overline{WR}$ 

Z80H Parameter	Z8500A Equation	Value	Units
TsD(Cf)	Address		
	4TcC+TwCh-TdCr(A)-TdA(DR) RD - delayed	55 min	ns
	2TcC+TwCh-TdRD(DR)	125 min	ns

#### INTERRUPT ACKNOWLEDGE CYCLES

The primary timing differences between the Z80 CPUs and Z8500 peripherals occur in the Interrupt Acknowledge cycle. The Z8500 timing parameters that are significant during Interrupt Acknowledge cycles are listed in Table 16, while the Z80 parameters are listed in Table 17. The reference numbers in Tables 16 and 17 refer to Figures 6, 8a, and 8b.

If the CPU and the peripherals are running at different speeds (as with the Z80H interface), the  $\overline{\rm INTACK}$  signal must be synchronized to the peripheral clock. Synchronization is discussed in detail under Interrupt Acknowledge for Z80H CPU to Z8500/8500A Peripherals.

During an Interrupt Acknowledge cycle, Z8500 peripherals require both  $\overline{\text{INTACK}}$  and  $\overline{\text{RD}}$  to be active at certain times. Since the Z80 CPUs do not issue either  $\overline{\text{INTACK}}$  or  $\overline{\text{RD}}$ , external logic must generate these signals.

Generating these two signals is easily accomplished, but the Z80 CPU must be placed into a Wait condition until the peripheral interrupt vector is valid. If more peripherals are added to the daisy chain, additional Wait states may be necessary to give the daisy chain time to settle. Sufficient time between  $\overline{\text{INTACK}}$  active and  $\overline{\text{RD}}$  active should be allowed for the entire daisy chain to settle.

Since the Z8500 peripheral daisy chain does not use the IP flag except during interrupt acknowledge, there is no need for decoding the RETI instruction used by the Z80 peripherals. In each of the Z8500 peripherals, there are commands that reset the individual IUS flags.

#### EXTERNAL INTERFACE LOGIC

The following sections discuss external interface logic required during Interrupt Acknowledge cycles for each interface type.

#### CPU/Peripheral Same Speed

Figure 5 shows the logic used to interface the Z80A CPU to the Z8500 peripherals and the Z80B CPU to Z8500A peripherals during an Interrupt Acknowledge cycle. The primary component in this logic is the Shift register (74LS164), which generates INTACK, READ, and WAIT.

Table 16. Z8500 Timing Parameters Interrupt Acknowledge Cycles	Table	16.	Z8500	Timing	Parameters	Interrupt	Acknowledge	Cycles
--	-------	-----	-------	--------	------------	-----------	-------------	--------

	Worst Case		4 MHz		6 MHz			
			Min	Max	Min	Max	Units	
1.	TsIA(PC)	INTACK Low to PCLK High Setup	100		100		ns	
	ThIA(PC)	INTACK Low to PCLK High Hold	100		100		ns	
2.	TdIAi(RD)	INTACK Low to RD (Acknowledge) Low	350		250		ns	
5.	TwRDA	RD (Acknowledge) Width	350		250		ns	
3.	TdRDA(DR)	RD (Acknowledge) to Data Valid		250		180	ns	
	TsIEI(RDA)	IEI to RD (Acknowledge) Setup	120		100		ns	
	ThIEI(RDA)	IEI to RD (Acknowledge) Hold	100		70		ns	
	TdIEI(IE)	IEI to IEO Delay		150		100	ns	

Table 17. Z	80 CPU	Timing	Parameters	Interrupt	Acknowledge	Cycles
-------------	--------	--------	------------	-----------	-------------	--------

	Worst Case		4 1	4 MHz		6 MHz		8 MHz	
			Min	Max	Min	Max	Min	Max	Units
	TdC(M1f)	Clock High to MI Low Dela	зу	100	n - 19, 1992 - 1993 - 1994 - 1997 - 19	80		70	ns
	TdM1f(IORQf)	M1 Low to IORQ Low Delay	575*		345*		275*		ns
4.	TsD(Cr)	Data to Clock High Setup	35		30		25		ns
		*Z80A: 2	TcC + TwCh + T	fC - 6	5				
		Z80B: 2	TcC + TwCh + 1	fC - 5	60				
		Z80H: 2	IcC + TwCh + 1	fC - 4	5				




Figure 5. Z80A/Z80B CPU to Z8500/Z8500A Peripheral Interrupt Acknowledge Interface Logic

During I/O and normal memory access cycles, the Shift register remains cleared because the  $\overline{M1}$ signal is inactive. During opcode fetch cycles. also, the Shift register remains cleared, because only Os can be clocked through the register. Since Shift register outputs are Low, READ, WRITE, and WAIT are controlled by other system logic and gated through the AND gates (74LS11). During I/O and normal memory access cycles, READ and WRITE are active as a result of the system RD and WR signals (respectively) becoming active. If system logic requires that the CPU be placed into a Wait condition, the WAIT' signal controls Should it be necessary to reset the the CPU. system, **RESET** causes the interface logic to generate both READ and WRITE (the Z8500 peripheral Reset condition).

Normally an Interrupt Acknowledge cycle is indicated by the Z80 CPU when MT and TORQ are both active (which can be detected on the third rising clock edge after  $T_1$ ). To obtain an early indication of an Interrupt Acknowledge cycle, the Shift register decodes an active MT in the presence of an inactive MREQ on the rising edge of  $T_2$ .

During an Interrupt Acknowledge cycle, the INTACK signal is generated on the rising edge of T<sub>2</sub>.

Since it is the presence of INTACK and an active READ that gates the interrupt vector onto the data bus, the logic must also generate READ at the proper time. The timing parameter of concern here is TdlAi(RD) [INTACK to RD (Acknowledge) Low Delav]. This time delay allows the interrupt daisy chain to settle so that the device requesting the interrupt can place its interrupt vector onto the data bus. The Shift register allows a sufficient time delay from the generation of INTACK before it generates READ. During this delay, it places the CPU into a Wait state until the valid interrupt vector can be placed onto the data bus. If the time between these two signals is insufficient for daisy chain settling, more time can be added by taking READ and WAIT from a later position on the Shift register.

Figure 6 illustrates Interrupt Acknowledge cycle timing resulting from the Z80A CPU to Z8500 peripheral and the Z80B CPU to Z8500A peripheral interface. This timing comes from the logic illustrated in Figure 5, which can be used for both interfaces. Should more Wait states be required, the additional time can be calculated in terms of system clocks, since the CPU clock and PCLK are the same.




Figure 6. Z80A/Z80B CPU to Z8500/Z8500A Peripheral Interrupt Acknowledge Interface Timing

#### Z80H CPU to Z8500/Z8500A Peripherals

Figure 7 depicts logic that can be used in interfacing the Z80H CPU to the Z8500/Z8500A peripherals. This logic is the same as that shown in Figure 5, except that a synchronizing flip-flop is used to recognize an Interrupt Acknowledge cycle. Since Z8500 peripherals do not rely upon PCLK except during Interrupt Acknowledge cycles, synchronization need occur only at that time. Since the CPU and the peripherals are running at different speeds, INTACK and RD must be synchronized to the Z8500 peripherals clock.

During I/O and normal memory access cycles, the synchronizing flip-flop and the Shift register remain cleared because the  $\overline{M1}$  signal is inactive. During opcode fetch cycles, the flip-flop and the Shift register again remain cleared, but this time because the MREQ signal is active. The synchronizing flip-flop allows an Interrupt Acknowledge cycle to be recognized on the rising edge of  $T_2$ when MI is active and MREQ is inactive, generating the INTA signal. When INTA is active, the Shift register can clock and generate INTACK to the peripheral and WAIT to the CPU. The Shift register delays the generation of READ to the peripheral until the daisy chain settles. The WAIT signal is removed when sufficient time has been allowed for the interrupt vector data to be valid.

Figure 8a illustrates Interrupt Acknowledge cycle timing for the Z80H CPU to Z8500 peripheral interface. Figure 8b illustrates Interrupt Acknowledge cycle timing for the Z80H CPU to Z8500A peripheral interface. These timings result from the logic in Figure 7. Should more Wait states be required, the needed time should be calculated in terms of PCLKs, not CPU clocks.

#### Z80 CPU to Z80 and Z8500 Peripherals

In a Z80 system, a combination of Z80 peripherals and Z8500 peripherals can be used compatibly. While there is no restriction on the placement of the Z8500 peripherals in the daisy chain, it is recommended that they be placed early in the chain to minimize propagation delays during RETI cycles.

During an Interrupt Acknowledge cycle, the IEO line from the Z8500 peripherals changes to reflect the interrupt status. Time should be allowed for this change to ripple through the remainder of the daisy chain before activating  $\overline{IORQ}$ ' to the Z80 peripherals, or READ to the Z8500 peripherals.





Figure 7. Z80H to Z8500/Z8500A Peripheral Interrupt Acknowledge Interface Logic


During the RETI cycles, the IEO line from the Z8500 peripherals does not change state as in the Z80 peripherals. As long as the peripherals are at the top of the daisy chain, propagation delays are minimized.

The logic necessary to create the control signals for both Z8O and Z8500 peripherals is shown in Figure 9. This logic delays the generation of  $\overline{IORQ}$  to the Z80 peripherals by the same amount of time necessary to generate  $\overline{READ}$  for the Z8500 peripherals. Timing for this logic during an Interrupt Acknowledge cycle is depicted in Figure 10.



2-46

2296-011





2296-012

2-47




Figure 9. Z80 and Z8500 Peripheral Interrupt Acknowledge Interface Logic

2296-013




Figure 10. Z80 and Z8500 Peripheral Interrupt Acknowledge Interface Timing

#### SOFTWARE CONSIDERATIONS -- POLLED OPERATION

There are several options available for servicing interrupts on the Z8500 peripherals. Since the vector or IP registers can be read at any time, software can be used to emulate the Z80 interrupt response. The interrupt vector read reflects the interrupt status condition even if the device is programmed to return a vector that does not reflect the status change (SAV or VIS is not set). The code below is a simple software routine that emulates the Z80 vector response operation.


#### Z80 Vector Interrupt Response, Emulation by Software

;This code emulates the Z80 vector interrupt ;operation by reading the device interrupt ;vector and forming an address from a vector ;table. It then executes an indirect jump to ;the interrupt service routine.

INDX:	LD OUT IN INC RET AND LD	A,CIVREG (CTRL),A A,(CTRL) A Z 00001110B E,A	;CURRENT INT. VECT. REG. ;WRITE REG. PTR. ;READ VECT. REG. ;VALID VECTOR? ;NO INT - RETURN ;MASK OTHER BITS
	LD LD	D,O HL,VECTAB	;FORM INDEX VALUE
	LD ADD LD INC LD LD JP	HL,VECTAB HL,DE A,(HL) HL H,(HL) L,A (HL)	;ADD VECT. TABLE ADDR. ;GET LOW BYTE ;GET HIGH BYTE ;FORM ROUTINE ADDR. ;JUMP TO IT
VECTAB:	DEFW DEFW DEFW DEFW DEFW DEFW DEFW	INT1 INT2 INT3 INT4 INT5 INT6 INT7 INT8	

#### A SIMPLE Z80-Z8500 SYSTEM

The Z8500 devices interface easily to the Z80 CPU, thus providing a system of considerable flexibility. Figure 11 illustrates a simple system using the Z80A CPU and the Z8536 Counter/Timer and Parallel 1/0 Unit (CIO) in a mode 1 or noninterrupt environment. Since interrupt vectors are not used, the INTACK line is tied High and no additional logic is needed. Because the CIO can be used in a polled interrupt environment, the INT pin is connected to the CPU. The Z80 should not be set for mode 2 interrupts since the C10 will never place a vector onto the data bus. Instead, the CPU should be placed into mode 1 interrupt mode and a global interrupt service routine can poll the C10 to determine what caused the interrupt to occur. In this system, the software emulation procedure described above is effective.



#### Figure 11. Z80 to Z8500 Simple System Mode 1 Interrupt or Non-Interrupt Structure

Additional Information - Zilog Publications

1. Z80 CPU Technical Manual	(0 <i>3</i> -0029-01)	7. Z80 Family Interrupt Structure	
2. Z80 DMA Technical Manual	(00-2013-AO)	Tutorial	(611-1809-0003)
3. Z80 PIO Technical Manual	(03-0008-01)	8. Z8530 SCC Technical Manual	(00-2057-01)
4. Z80 CTC Technical Manual	(03-0036-02)	9. Z8536 CIO Technical Manual	(00-2091-01)
5. Z80 SIO Technical Manual	(03-3033-01)	10. Z8038 FIO Technical Manual	(00-2051-01)
6. Z80H CPU AC Characteristics	(00-2293-01)	11. Zilog 1982/83 Data Book	(00-2034-02)

Z800™ 8/16-Bit Microprocessor Family 3

Ź **oq** 

## Z80<sup>®</sup> Memory Expansion For The Z800™

# Zilog

#### INTRODUCTION

As operating systems grow more sophisticated, application programs more complex, and the use of high-level languages even more prevalent, the need for increased memory addressing space and some form of memory protection becomes critical.

The memory space requirements of many microprocessor applications have grown beyond the 64K byte addressing range of today's 8-bit microprocessors. While the available 16-bit processors offer dramatically increased memory addressing capabilities, the conversion to these products often cannot be justified. For example, in many cases an application might be better suited for 8-bit processing, and switching to a 16-bit processor could result in a costlier and less efficient implementation. Perhaps even more serious is the problem of software incompatibility that occurs when changing microprocessors. An ideal solution is one that both extends memory addressing space and is object code compatible with the user's existing software.

An additional requirement placed on the user by today's increasingly complex software is that of maintaining system integrity. In order to ensure this integrity, various parts of the system software must be protected from illegal access. Although memory protection features are an important part of memory management, they are not found on most microprocessors.

## Application Note

#### March 1983

This application note describes a way in which the Z80 user can increase memory addressing space to 16M and incorporate memory protection features while maintaining object code compatibility with application software. The memory management techniques employed here are a subset of those used by the Z800 series of microprocessors soon to be released by Zilog. These techniques provide a direct path to the implementation of some Z800 features before the fully-integrated solution is available.

#### MEMORY MANAGEMENT TECHNIQUES

Before discussing the techniques used to expand the addressing space and provide memory protection, the concept of logical and physical addresses and of pages in memory needs to be explained. The logical address is the address generated by the microprocessor, and the physical address is the address received by the system memory. In a microprocessor system with no memory management, the physical address is the same as the logical address (Figure 1, section a). In a microprocessor system with memory management, the logical address generated by the processor is translated, or expanded, by the Memory Management Unit (MMU) before being sent to the system memory as the physical address (Figure 1, section b). For example, the 16-bit logical address of the Z80 could easily be expanded by an MMU to a 24-bit address.




Figure 1. Address Expansion with Memory Management

While there are many techniques that can be used to implement the address translation process, this application note considers the paging technique only. Two concepts are essential to the comprehension of paging: that of a logical page, which is a section of the address space of the microprocessor; and that of a page frame, which is a section of physical memory. A page frame is simply a fixed-length block of physical memory. For the purposes of this application note, a page frame consists of a 4K (4096 bytes) block of physical memory. Each byte of a page frame can be uniquely addressed by a combination of 12 address lines (12 bits specify 4096 bytes). The 64K logical address space of an 8-bit microprocessor contains 16 logical pages, and a 16M physical address space contains 4096 (4K) page frames. A memory management system maps the 16 logical pages that the microprocessor "sees" into 16 of the 4K page frames in the 16M physical memory (Figure 2). By partitioning the physical memory space into 4K page frames, both memory address space expansion and memory protection can be easily accomplished.






Figure 2. Memory Management System

#### MEMORY ADDRESS SPACE EXPANSION

Memory address space expansion consists of taking a 16-bit logical address output by the microprocessor and generating from that a 24-bit physical address. The logical address is divided into two parts, a 12-bit displacement field and a 4-bit index field. The index field is used to select one of 16 registers known as page descriptor registers. Each page descriptor register contains 12 bits of addressing information, which is used to identify a page frame in physical memory. The page descriptor registers reside in the I/O space of the system and are maintained by the operating system. The physical address is generated by concatenating the 12 bits of page descriptor information from the selected page descriptor register with the 12-bit displacement field of the logical address. Therefore. when the microprocessor places a 16-bit logical address on the Address bus, the lower 12 bits  $(A_0-A_{11})$  of the address are presented to the physical memory and Address bits A12-A15 are used to select one of the 16 page descriptor registers. The 12 bits of address contained in the selected register are placed on the bus to form the upper 12 bits of the physical Address  $(A_{12}-A_{23})$ . This process is shown in Figure 3.







The 16 page descriptor registers allow the user to access 16 separate page frames (64K bytes of active memory) at any one time. If it becomes necessary to access a page frame other than one of the 16 that are currently active, the operating system simply uses an I/O instruction to load a new page frame value into the appropriate page descriptor register. If the page descriptor registers are loaded with hex 000-00F, the resultant addressing is exactly the same as if the address space expansion were not present (i.e., the 24-bit physical Address bus addresses memory locations hex 000000-00FFFF).

#### MEMORY PROTECTION

The memory protection features are implemented by using attributes associated with each page frame of memory. This is accomplished by assigning four bits of attributes to each page descriptor register. The page descriptor registers are 16 (rather than 12) bits wide. When a page descriptor register is selected by Address bits A12-A15, both the address and attribute information corresponding to that particular page frame is accessed. Attribute bits are used by external circuitry in the memory management system to monitor the types of accesses made to the page frames and to record information about the use of the page blocks. The attribute bits are the Valid bit, Write-Protect bit, and Modified bit, with one bit reserved for future use. A complete page descriptor register is shown in Figure 4.

The Valid bit is used to indicate if the page frame of memory associated with that particular page descriptor register can be accessed. This bit can be read from or written to by performing an I/O read or write to the appropriate page descriptor register. If the Valid bit of a page register is set to 1, it can be used to access memory. If the bit is cleared to 0, a memory access to that register is invalid. When an invalid access is made, an interrupt is generated and the address that caused the invalid access is saved for processing by the interrupt service routine.

The Write-Protect bit is used to assign read-only attributes to page frames of memory. Like the Valid bit, the Write-Protect bit can be read from or written to by the user. If the bit is set to 1, the memory is write-protected and an interrupt occurs if a write to memory is attempted. When the Write-Protect bit is cleared to 0, both read and write operations can be performed. This bit




Figure 4. Page Descriptor Register Format

is useful in a system in which multiple processors share common memory, or in which an operating system needs to be protected from accidental writes by an executing program.

The Modified bit is a status bit that is automatically set whenever a write is performed to a logical address within the page frame. It can be cleared only by reloading a O into the appropriate lower bit of the page descriptor register. The Modified bit is used to indicate if the page frame has been used for a memory access and is helpful in determining whether the information in the page frame needs to be copied to secondary storage before using the page frame for another purpose.

#### LOADING PAGE DESCRIPTOR REGISTERS

The page descriptor registers reside in the microprocessor's I/O space and are accessed by the microprocessor's I/O instructions. Each register is 16 bits long and so must be read to or written from twice in order to access the full register. To facilitate this double access, two I/O addresses are assigned to each page descriptor register: one for the upper byte and one for the lower byte. The assigned I/O addresses are listed in Table 1. The page descriptor registers can be accessed either individually or (by using the microprocessor's Block I/O instructions) as a block in I/O space.

Due to the uncertain state of the register content at power-up, certain provisions are necessary to ensure that the system behaves in a predictable manner. A bypass mechanism known as Pass mode enables to begin the microprocessor its initialization as if no memory management circuitry were present. In Pass mode, logical Address bits A12-A15 are passed on to physical Address bits A12-A15 and the physical Address bits A16-A23 are set Low. After initializing the page descriptor registers, the microprocessor can then enter Address Translation mode.

Table 1. I/O Port Registers

Port Address	Registers
ххоо	System control port
X X O 3	Page fault and system status
X X 1 0	Page descriptor register O (low byte)
X X 1 1	Page descriptor register O (high byte)
X X 1 2	Page descriptor register 1 (low byte)
X X 1 3	Page descriptor register 1 (high byte)
X X 1 4	Page descriptor register 2 (low byte)
X X 1 5	Page descriptor register 2 (high byte)
•	
•	
•	
X X 2 E	Page descriptor register 15 (low byte)
X X 2 F	Page descriptor register 15 (high byte)

#### INPLEMENTATION OF MEMORY MANAGEMENT TECHNIQUES

Implementation of the memory management techniques described above for the Z80 consists of circuitry for the memory address space expansion and memory protection features, as well as the necessary logic for power-up and interrupt-handling.

The memory address space expansion circuitry is based on the 74S612 Memory Mapper. This TTL circuit contains sixteen 12-bit registers which are used as page descriptor registers. Because the Memory Mapper's registers are only 12 bits wide, sixteen 4-bit registers must be added to utilize the protection features. These 4-bit registers are added in the form of a 16 x 4 RAM (74S219) and an associated multiplexer (74S257). The registers contained in the RAM form the basis on which the attribute bits are associated with each page frame. These registers and the mapper registers are loaded at the same time, and together they form a set of 16-bit registers.

A functional block diagram of the circuit is shown in Figure 5. The diagram shows two address paths to the register set through the multiplexer. Input pins  $RS_0-RS_3$  select a register for reading or loading during an I/O operation, and pins  $MA_0-MA_3$  are used to generate a physical address. Logical address bits  $A_{12}-A_{15}$  from the microprocessor are the input signals to the map address inputs  $MA_0-MA_3$ .




Figure 5. Memory Manager Block Diagram

The 74S612 Memory Mapper's Pass mode of operation is slightly different from the Pass mode previously described, and provisions must be made for it to operate in the required manner. In Pass mode, the 74S612 places the upper four bits of the logical address  $(A_{12}-A_{15})$  on what corresponds to bits A20-A23 of the physical address while holding bits A12-A19 Low. This results in a physical address that is different from the logical address and makes Pass mode not useable for initialization. To correct this problem, the registers are loaded with data that has been rearranged so that Pass mode operates properly for initialization, but remains transparent to the user. This is accomplished by arranging the data lines and address output lines as shown in Figures 6a and 6b.

Memory protection features are incorporated by examining the attribute bits in the page descriptor register associated with the page frame of memory being accessed. Writing to or reading from a block of memory whose Valid bit is cleared to 0 or attempting to write to a page of memory whose Write-Protect bit is set to 1 causes a fault and interrupts the CPU. The Valid bit is tested during every Read or Write cycle to ensure that operations on that block of memory can be performed. If a fault occurs, a nonmaskable interrupt is generated to the CPU and Address bits A<sub>12</sub>-A<sub>15</sub> of the logical address are latched. If the page is valid and a write is requested, the Write-Protect bit is checked to see if the page of memory is write-protected. As in the case of an invalid access attempt (valid = 0), a writeprotect fault causes a nonmaskable interrupt to be generated to the CPU, and logical Address bits A12-A15 are latched. Since in both cases logical bits A<sub>12</sub>-A<sub>15</sub> are latched, the interrupt service routine can read these bits to determine which page descriptor register contains the attribute bits that caused the faults. Reading I/0 port  $03_{\rm H}$  causes the four Address bits to be placed on data lines D<sub>0</sub>-D<sub>3</sub>.

The memory management circuit has two modes of operation: Pass mode and Address Translation mode. When powered up, the circuit is in Pass mode and the system appears as an unmodified Z80. During Pass mode and Interrupt Acknowledge cycles, the nonmaskable interrupt is inhibited to prevent any undesired interrupts from occurring. Memory translation is enabled by writing a  $00_{\rm H}$  to I/O port  $00_{\rm H}$ , and Pass mode can be reestablished by writing a  $01_{\rm H}$  to the same I/O port. The System mode can be determined by reading bit 4 of I/O port  $03_{\rm H}$ .

The circuit shown in Figures 6a and 6b was tested by using a Zilog ZDS 1/40 Development System with ZAP (Zilog Analyzer Program). Since the ZDS 1/40does not have I/O mapping capability, a user clock was built to provide a complete testing of I/O ports used in the system. Some useful subroutines that can be used by the memory management circuit are given in the appendix.

#### CONCLUSION

The scheme described provides memory expansion and memory protection by using a flexible paging mechanism. The scheme is compatible with both Z80 object code and the forthcoming Z800 design. It therefore bridges the capabilities of the two compatible microprocessor families and saves both circuit design and software conversion effort.






Figure 6a. Memory Expansion Hardware Schematic





; ; \*\*\*\* ; \*\* RETURN FROM LOAD & JUMP \*\* ; \*\* SUBROUTINE \*\* \* \* THIS ROUTINE PREPARES THE RETURN FOR THE ORIGINAL CALL. : ; IT WILL PUT BACK THE VALUE OF THE PAGE DESCRIPTOR REG. ; WHICH WAS USED TO ACCESS ANOTHER 4K PAGE. FIRST IT POPS THE RETURN ADDRESS OF THE ONE WHICH CALLED IT. NEXT IT ; ; POPS THE ORIGINAL RETURN ADDRESS INTO DE THEN EXECUTES ; THE JPINIT SUBROUTINE TO JUMP BACK. PASSED PARAMETER: ; IY => PREVIOUS REGISTER DATA ; IX => PREVIOUS REGISTER ADDRESS ; CALOUT: POP DE ; THROW THE CALL AWAY DE ; ORIG. RETURN ADDRESS JPINIT PDP JP ; \*\*\*\*\*\* ; \*\* LOAD THEN JUMP ROUTINE \*\* ; \*\*\*\* THIS WILL LOAD THE REGISTER WITH PREDEFINED ADDRESS ; THEN JUMP TO THAT LOCATION BY CHANGING THE CONTENT OF ; STACK POINTER BEFORE RETURN. THE FORMAT IS FOLLOWED: ; j I\_!\_!\_!\_!\_!\_!\_!\_!\_!\_!\_!\_!\_!\_!\_ HL REGISTER i j 1 I----- ATTRIBUTE ĵ 1----- A23-A12 : I\_I\_I\_I\_I\_I\_I\_I\_I\_I\_I\_I\_I\_I DE REGISTER 1 |----- A11-A0 LOGICAL PAGE (0-F) PASSED PARAM. : ; ; A23-A16 => H A15-A12 + 4 BITS ATTRIBUTE => L i LOGICAL PAGE + A11-A8 => D ; A7-A0 => E j IX => REGISTER ADDR. TABLE j

-----

IY => REGISTER DATA

÷

**RETURN PARAM. :** ; PC=DE ï IX => REGISTER ADDR. TABLE ï IY => REGISTER SAVED DATA i JPINIT: CALL FINDRG SWAP CALL PUSH DE RET ; JUMP C, D ; MOVE LOGICAL PAGE FINDRG: LD ; TO LOWER NIBBLE SRL С SRL С SRL С SRL С LD B, 0 ADD IX, BC ; IX POINTS TO THE RET ; REGISTER ADDRESS ; THIS ROUTINE ONLY SWAPS THE CONTENT OF 1 REGISTER ; C HAS THE ADDRESS SWAP: LD  $C_{1}(IX+O)$  $L_{1}(IY+0)$ ; NEW LOW BYTE LD ; NEW HI-BYTE LD  $H_{1}(IY+1)$ IN B, (C) ; SAVE LOW BYTE LD (IY+0), BOUT (C),L ; WRITE LOW BYTE INC С IN B, (C) ; SAVE HI-BYTE LD (IY+1),B ; WRITE HI-BYTE OUT (C), H RET \*\*\*\*\*\* : LOAD PAGE REGISTERS \*\* : \*\* SUBROUTINE \*\* \*\* ; \*\*\*\* ï i ; PASSED & RETURN PARAMETERS: POINTER TO 1ST DATA => HL ; NUMBER OF PAGE => A ; POINTER TO 1ST REGISTER ADDR. => IX ; LOADRG: PUSH HL PUSH IX LD B, A ; 2X # OF PAGES & SLA В LDLOOP: LD C, (IX+O); RESET Z FLAG OUTI JR Z, LDEXIT INC IX JP LDLOOP ; NEXT LDEXIT: POP IX

POP HL RET \*\*\*\* ; SAVE PAGE REGISTERS : \*\* \*\* SUBROUTINE \*\* \*\* ; \*\*\*\* : THIS ROUTINE SAVES DATA OF PAGE REGISTERS INTO ARRAY ; POINTED BY HL. PASSED & RETURN PARAMETERS: ; NUMBER OF PAGES => A ; ï POINTER TO 1ST REG. ADDR. => IX POINTER TO 1ST SAVED DATA => HL i SAVREG: PUSH HL PUSH IX LD B, A SLA ; 2X # OF PAGES & В SALCOP: LD  $C_{1}(IX+O)$ ; RESET Z FLAG INI ; DATA IN JR Z, SAEXIT INC IX ; NEXT JP SALOOP SAEXIT: POP IX POP HL RET \*\*\*\*\* ERROR TRAP HANDLER \*\* \*\*\*\* ; ï THIS ROUTINE FINDS THE PAGE FAULT WHICH GENERATED NMI. j i PASSED PARAMETERS: REGISTER ADDRESS TABLE POINTER => IX ï **RETURN PARAMETERS:** ; FAULT DATA => DE ï REGISTER I/O ADR. LOW BYTE => C j CAUSE => A (0 = INVALID ACCESS); (1 = WRITE PROTECTED)÷ TRAP: IN A, (3H) ; READ PORT 03H AND OFH ; GOTCHA LD B, O ; LD C, A ï ADD IX, BC ï LD  $C_{1}(IX+O)$ ; C HAS REG. ADDRESS IN  $E_{\prime}(C)$ ; READ LOW BYTE INC С i IN D, (C) ; HI-BYTE DEC С BIT 3' E TEST V BIT ÷ JR Z, NVALID ï BIT 2, E ; TEST WP JR NZ, WP ; LD A, 2 ; THIS SHOULDN'T

····

Appendix A. Some Useful Subroutines (Continued)

	JP	DONE	j	HAPPEN	
NVALID:	LD	A, 0	ì	INVALID	ACCESS
	JP	DONE			
WP:	LD	A, 1	j	WP PAGE	
DONE:	RET				

Increased speed, additional instructions and an addressing scheme that extends the available memory address space give the Z8108, an updated version of the Z80 microprocessor, greater flexibility.

# On-chip memory management comes to 8-bit $\mu P$

The trend toward the use of high-level languages in microprocessor-based systems and toward complex configurations has created the need for more memory space, greater execution speed, easier access to software libraries, and in general, more sophisticated processor architectures. To those ends, the Z8108 is the first 8-bit microprocessor to provide on-chip memory management to expand memory addressing and a range of operating speeds of 6 to 25 MHz for increased throughput.


The initial member of the Z800 family, it is an enhanced version of the popular Z80 with new instructions and addressing modes for greater flexibility. In addition, a so-called system mode and a user mode of operation improve system reliability. The Z8108 also provides true 16-bit arithmetic capability and performs mathematical operations not done by the Z80.

The 40-pin chip includes a Z80-com-

patible bus interface with 8 address/data lines and 11 address lines, an on-chip clock oscillator, programmable dynamic memory refreshing, and expanded I/O addressing (Fig. 1). Because of its less stringent memory timing requirements, at an operating speed of 6 MHz the response time of the memories used need only be 250 ns. The processor's programmableinterrupt daisy-chain delay permits easy interfacing with most high-speed interrupt-driven devices; no external logic is required to generate additional wait states during an interrupt-acknowledgment sequence. Also, a large memory can be directly addressed without external bank-switching circuitry. Finally, because the processor executes all the instructions of the Z80, existing Z80 programs can be

Roger Whitcomb, Software Applications Engineer Zilog Inc.

10460G Bubb Rd., Cupertino, Calif. 95014



simply moved unchanged to the Z8108 for execution at increased throughput or easily modified to take advantage of the new processor's capabilities.

#### Looking at the architecture

Because the Z8108 is binary-code-compatible with the Z80, it has all the registers of the Z80, including dual 8-byte register banks A-L and A'-L'; two 16bit index registers IX and IY; and a dual 16-bit stack pointer and program counter. One stack pointer is dedicated to system programs (including interrupts and traps), the other to user programs. The Z8108 has in addition a master status register that contains a number of flags to indicate the processor's current status. Also included are an interrupt and trapvector table pointer and I/O page registers.

Programs on the Z8108 will be executed in either the system or the user mode. System programs have

3-15

#### Microprocessor Special: Enhanced 8-bit processor

access to all registers and instructions, but user programs are denied access to certain of these resources in order to provide a more secure environment—for example, one in which programs can be reserved in protected memory. The user mode is regarded as a subset of the Z80 instruction set because some Z80 instructions such as Halt are privileged in the Z8108 and can only be executed when the unit is in the system mode. Z80 programs will operate completely and correctly on a Z8108 since the processor assumes the system mode on power-up or reset.

The Z8108 addresses memory management in a number of ways. The on-chip memory management unit (MMU) maps system and user programs and instruction and data references separately, and easily remaps memory pages to different physical areas, thereby permitting easy access to very large physical memory spaces. Direct access to the memory management hardware is usually available only to system programs.

The Z8108's added instructions include some formalizations of undocumented Z80 instructions (such as accessing the index registers one byte at a time), in order to make the entire register set more orthogonal. Four new addressing modes increase the flexibility of the existing instructions and make code generation for high-level languages much easier. In addition, the Z8108 has a Test and Set instruction to provide synchronization for multiple processors, and both 8-bit and 16-bit multiplication and division instructions to increase throughput in computationintensive applications.

The programmable bus timing feature increases system throughput. Control-bit settings allow the internal processor clock to be scaled for external bus accesses and wait states to be automatically inserted during bus cycles, as mentioned. Consequently, the user can select very high clock speeds to increase system performance without requiring high-speed memories and I/O devices.

The interrupt structure of the Z80 has been extended in the Z8108 to include program traps for exceptions and error conditions and a forced interrupt-service mode. This new mode provides automatic vectoring for each interrupt and trap, and provides support for nested interrupt processing.

With added interrupt-acknowledgment daisychain delay, the contents of a control register may be used to select a number of additional wait states to be added to interrupt-acknowledge cycles. Thus, slow peripheral devices or long interrupt daisy chains can be accommodated.


The Z80's input/output address space has been augmented in the Z8108 by the addition of the I/O page register that permits one of a number of blocks of I/O locations to be selected. Changing this register is a privileged operation that prevents any block from being accessed illegitimately.

The Z8108 includes an on-chip dynamic memory refresh controller. Refresh transactions can be enabled or disabled under program control and the refresh frequency can be selected. Unlke the Z80, the Z8108 generates separate bus transactions for refreshing, thus easing the memory-access timing requirements. Refresh cycles lost because of DMAbus accesses or wait states are counted and automatically generated when the CPU regains control of the bus. The Z8108's refresh controller generates a 10-bit refresh address, ensuring support for very large dynamic RAM chips.

The on-chip oscillator-clock generator of the Z8108 simplifies system design by eliminating the need for an external MOS clock generator-driver. A crystal can be connected directly to the processor, or an external TTL-compatible clock signal can be provided. From this signal, the processor generates an internal clock, its frequency being one-half that of the input.

#### Addressing modes

Besides expanding the instruction set of the Z80 with four new addressing modes (see Table 1), the Z8108 extends some of the existing addressing modes (such as Register Indirect) to other instructions. The new modes are: Indexed with 16-bit Displacement, Stack Pointer Relative, Program Counter Relative, and Base Index.



1. The 40-pin Z8108 microprocessor has a bus interface compatible with the Z80, an on-chip oscillator whose frequency is selectable from 6 to 25 MHz, and expandable I/O addressing. The Z8108 has all the registers of the Z80, plus a master status register, an interrupt and trap vector pointer, and an I/O page register for monitoring the processor's current status. The 16-bit microprocessor executes all software instructions of the Z80.

The Indexed with 16-bit Displacement mode is an extension of the Z80's Indexed addressing mode and uses a two-byte rather than a one-byte displacement. This method permits access to large dynamic data structures addressed by a pointer or access to arrays whose base address is known and whose index value can vary.

The Stack Pointer Relative mode is useful for highlevel language applications where subroutine parameters and local variables are kept in the stack. Addresses of these variables are fixed offsets from the current top of the stack (located by the stack pointer) and therefore can be accessed directly using the Stack Pointer Relative mode.

With Program Counter Relative addressing, position-independent code—that is, code that uses only addresses relative to the current program location and not absolute addresses—can be produced. This procedure is useful for standard ROMs and subroutine libraries that can be loaded at different locations in memory for various applications, and it also reduces the time required to link-edit large programs. The Z80 has a few PC-relative instructions (all of them jumps), but the Z8108's PC-relative instructions include all the conditional jumps and calls, as well as 8-bit and 16-bit load, store, and arithmetic instructions.


Based Indexed addressing uses two registers to address an operand (any combination of the HL, IX, and IY registers may be used). The contents of the two are added to produce the effective address. In that way, both the base address of a structure and the index or offset can be computed at execution time (as is required for dynamic arrays). What's more, Base Indexing can be effectively combined with the other addressing modes, using the LDA (Load Address) instruction, to build up an arbitrarily complex addressing mode involving any combination of indexing and indirect addressing.

In addition to the new addressing modes, the old modes can be used for more instructions—for example, 16-bit Load and Store using the Register Indirect or Short Index mode, 16-bit ADD using an immediate operand, PUSH using an immediate value, and PUSH and POP using direct memory addressing (see Table 2). These extensions give the Z8108 the power and flexibility appropriate for both high-level and assembly language programming.

#### More instructions

Foremost among the Z8108's new instructions are those for multiplication and division. The multiplication instruction has several variations, including an 8-bit-by-8-bit to 16-bit result and 16-bit-by-16-bit to 32-bit result with the operands addressable using any of the available addressing modes. Similarly, the division operations include 16-bit-by-8-bit to 8-bit quotient and remainder and 32-bit-by-16-bit to 16bit quotient and remainder. The division instructions check for quotient overflow and attempted division by zero; these conditions will cause a trap, notifying the operating system to print a warning message or to abort the user program.

The Test and Set instruction has been included in



2. The dynamic page relocator uses the processor's memory management unit to map and enable system and user programs independently. The Z8108's 16-bit logic addresses are divided into two fields for defining the physical addresses and for identifying the required set of page descriptor registers, one of which is used for system addresses, the other for user addresses. The state of the enabling flags determines which of the programs are serviced.

#### Microprocessor Special: Enhanced 8-bit processor

the Z8108 to support multiprocessing. It tests the most significant bit of the operand, setting the condition codes appropriately and then sets the operand to all 1s. This primitive operation is often used as a signal between two or more cooperating programs to guarantee exclusive access while updating shared resources.

In addition to 16-bit multiplication and division, the Z8108's architecture includes other 16-bit arithmetic operations not found on the Z80. These instructions include 8-bit and 16-bit Sign-Extend, Add Accumulator to Addressing Register, 16-bit Compare, 16-bit Increment or Decrement in Memory, 16-bit Negate, and Full 16-bit Add and Subtract. All these operations use the HL register pair as a 16bit accumulator.

The entire register set is more fully exploited in the Z8108 than in the Z80. The Z8108's IX and IY registers each can be accessed as a 16-bit register or as two single-byte registers (using any of the 8bit load, store, or arithmetic operations). That capability in effect makes IX and IY into generalpurpose registers like the BC, DE, and HL pairs.

The Z8108 architecture includes a new group of instructions for CPU control, to permit access to the new registers (such as I/O page and master status) and to handle system and user mode separation. The LDCTL (Load Control) instruction loads data into, or

	Table 1. T	he <b>Z</b> 8108's ac	dressing mode	S
Mode		Operand addressin	9	Operand value
	In the instruction.	In a register	In memory or I/O	
Régister	Register address	Operand	n - Carlon Carlon - C Carlon - Carlon - Car Martin - Carlon - Car	The content of the register
Immediate	Operand an alticlescon action	n an den se den den ser her bester som en den ser her den ser her bester som en den ser her bester som en den s Ser en ser en Ser en ser en	a stant ta de la galega de la ga La develta de la galega de la galeg La develta de la galega de la gal La develta de la galega de la galeg	In the instruction
Register Indirect	N, Register address	Address	Operand	The content of the loca
Direct Address	Address	ander son en service and de la service d La service de la service d La service de la service d	Operand	The content of the loca- tion whose address is in the instruction
Index	Register address Base address	Index	+ Operand	The content of the location whose address is the address in the instruction offset by the content of the register.
Short Index	Register address Displacement	Address		The content of the loca, tion whose address is in the register, offset by the displacement in the in- struction
Relative	Displacement	Pc value	Operand	The content of the loca- tion whose address is the content of the program counter, offset by the dis- placement in the instruc- tion
Stack Pointer Relative	Displacement	Sp value	Operand	The content of the loca- tion whose address is the content of the stack pointer, offset by the dis- placement in the instruc- tion
Base Index	Register address 1 Register address 2	Address Displacement	Dperand	The content of the loca- tion whose address is the content of a register, off- set by the displacement in a register

removes and stores data from, the special CPU registers. Available only in the system mode, it is used to initialize the I/O page register and the interrupt and trap-vector table pointer.

A number of privileged instructions can be executed only by programs running in the system mode. These instructions provide control of the registers and processor state that transcend any one program and so are properly the province of the operating system. The privileged instructions include Halt, Enable, or Disable Interrupts, Select Interrupt Mode, Load the CPU Control Registers, and Return from Interrupts.

The SC (System Call) instruction provides an interface between user-mode programs and the operating system running in the system mode. A System Call pushes the processor status (in the program counter and master status register) onto the system stack, pushes a 16-bit system call number from the SC instruction onto the stack, and then executes a trap sequence. The operating system, after vectoring to the appropriate trap service routine, will normally use the system call number as an index into a table of subroutine addresses for the various system functions. This controlled mechanism lets user programs request privileged services such as memory management from the operating system without compromising the overall system and user protection mechanism.

One of the most troublesome problems of today's microprocessor systems is management of large program and/or data spaces. This problem has been met in a variety of ways, such as adding external memory-mapping circuitry (increasing board space and complexity) and changing the design to use a 16-bit processor (losing compatibility with existing code and increasing development time).

#### Memory space is quadrupled

The Z8108 tackles the problem by using the MMU to allow page-oriented memory mapping and provide protection without any external logic. The CPU itself separates system space from user space and program code from data references in both spaces, thereby quadrupling available memory space without changing existing program code or adding external hardware. An address translation mechanism, called dynamic page relocation, is then used to map these logical addresses into the physical address space. Logical addresses generated by the CPU are passed through the MMU and translated into physical addresses using this mechanism before being sent to the address lines coming out of a Z8108 chip.

Simply, the Z8108's 16-bit logical address is divided into two fields, a 12-bit offset and a 4-bit index (Fig. 2). The offset is passed to the physical address

Mode	Z80 Instructions	Z8108 instructions	Comments
Stack Pointer Relative	LD HL.nnnn ADD HL.SP LD A. (HL)	LD A.(SP+nnnt)	en e
Base Index	PUSH IX POP DE ADD HL.DE LD A.(HL)	LD A,(HL+IX)	
Register Indirect	PUSH HL LD HL,\$+5 EX (SP),HL JP (HL)	CALL (HL)	
Index	PUSH IX POP DE LD HL,aaaa ADD HL,DE LD A,(HL)	LD A,(IX+asaa)	of arroy 1 index inte 2 index inte 2 index 1 inter 1 i
Direct Address	LD HL.(pppp) INC HL LD (pppp),HL	INCW (pppp)	ebpe = location of generation raciable in memore
Short Index	LD E.(IX+24) LD D.(IX+25)	LD DE.(1X+24)	

#### Table 2. Addressing Comparison, Z80 vs Z8108

~ approximates corresponding operation in Z8108

unchanged, and the index selects one of the page descriptor registers. The indexed register contains the upper bits of the physical address and a set of so-called attributes for that page. These attributes indicate whether the table entry is valid (i.e., whether that page's information resides in physical memory), whether writes are allowed to the page, and if so whether a write has actually occurred. If an access is attempted to a page marked as invalid, or a write is tried to a write-protected page, the instruction is aborted and a trap is taken. The system trap prevents a program from inadvertently accessing or modifying information not in its own purview.

As shown, the Z8108's MMU actually contains two sets of page descriptor registers with separate enabling flags, one for system addresses, the other for user addresses. The appropriate set is chosen based on the state of the system/user flag in the master status register. Thus system and user programs can be independently mapped or unmapped, or mapped into different areas of physical memory. In addition, program and data separation can be enabled independently for each mode. If separation is enabled, the appropriate set of mapping registers is divided in half, with one half available for program accesses, and the other half for data accesses. In this case, only 3 bits of the logical address are used to select a page descriptor; the lower 13 bits of the logical

#### Microprocessor Special: Enhanced 8-bit processor

address pass through unchanged.

The Z8108 has a 512-kbyte physical address space. The 19 bits of physical address are produced by 12 or 13 bits from the logical address and 6 or 7 bits from the page descriptor registers. That translates into 128 pages of 4 kbytes each with program and data spaces integrated or 64 pages of 8 kbytes each with program and data references separated.

The processor provides a mechanism for system programs to access data using the user-mode mapping tables. Through the use of the LDUD (Load in User Data Space) and LDUP (Load in User Program Space) instructions, system routines can retrieve parameters from user programs (passed via the System Call instruction) or return values to user data structures.

The MMU registers of the processor are accessed by means of I/O instructions to a fixed set of port locations. These registers can be read or written singly or in blocks using the Z800 family's block I/O instructions.

#### Using memory management

Using the memory management features is relatively simple. Since the MMU is part of the chip, no external logic is needed; the chip merely presents a large linear address range to the outside world. Simple Z80 programs running on a Z8108 need not worry about memory management, since the Z8108 powers up in the pass-through mode, which means that the logical address is passed directly to the physical address lines without translation.

Programs written especially for the Z8108 or Z80 programs that could benefit from a larger address space can use the memory management features in a variety of ways. The first technique is to separate the application program from the operating system. Thus both the application (running in the user mode) and the operating system (running in the system mode) can reside in different areas of physical memory, since they will use different sets of mapping registers. Second, the MMU can be set to separately map program and data references, allowing up to 64 kbytes of program code to access up to 64 kbytes of data (Fig. 3a).

If this technique does not provide enough addressing space, a variation of the bank-switching technique can be used (Fig. 3b). In this scheme, the program or data is broken into sections each 64 kbytes in length. As long as a program or data reference falls within the 64 kbyte range, normal addressing is used. But a reference to a different section must be preceded by a call to the operating system (using the System Call instruction) to change the page descriptor registers to map that reference. Either one page or the entire 64-kbyte address space can be remapped.

Another useful technique that takes advantage of the Z8108's memory management is called virtual disk buffering. In this scheme, a large section of

This instruction set to allow a user pro				running			ire set t		family	rs. Co
Inputs — none Outputs — Sign S Uses — A and F	= 0 (P) if Z80	ding to CPU: 10 10						121 × 43 11 × 43 11 × 48 × 1		
The key instructior shift group on the a "logical shift left with the same flag shift/rotate instruct replaced on the 28 instruction that tes setting the sign fla the operand value, of operand value, this instruction bec	280 that actu and insert 1' operation as ions. This has 00 with the T ts the sign of g accordingly 1's. Thus with the sign flag	ally performs ' operation, the other s been est and Set the operand, then setting the proper chi- resulting from	, ,	*		۶ ۲۰۰۰ ,	• • • • • • • • •	, , , , , , , ,		
, DE JP		A,40H OCBH,037H M,Z80	; This I ; A Z80 ; 81H ( ; the si ; A Z80 ; (0) an ; then si	s the pro s the key will cha shift left, gn flag o 0 will te d clear t set A to test the f	instruction inge the insert 1 on the rest the sign all Is.	tion. operan ), settin esult. figinal s flag,	9	ι,		
	or	,	,			1				

3-20

memory (typically 256 kbytes or more) is used to simulate all or part of a disk file. Whenever a disk block would normally be read into a memory buffer, the buffer is now simply mapped to point to the appropriate part of the virtual disk area. If this area is filled from the disk originally, all accesses to the file can be made to memory instead of to the disk, eliminating the long disk access times.

In summary, programs can now operate on large data bases in memory without using temporary disk files for storage. Programs larger than 64 kbytes can be run using the MMU to map different areas of the program in physical memory into the logical address space as they are needed. Cooperating programs running in a multitasking system can share portions of data memory, yet each can have private code and data that cannot be accessed by the other programs. These applications all rely on the simplicity and flexibility of the Z8108's paged memory management system and on the convenience of having the MMU as part of the chip.


The Z8108 also extends the I/O capabilities of the Z80. In addition to I/O transfers to and from registers, data to be sent or loaded can be transferred directly to or from memory. That gives greater flexibility in I/O transfers and can result in greater throughput to the external device. The architecture

also has the Z80's block input and output instructions for even greater I/O transfer rates.

Also, the I/O addressing space of a Z8108 is larger than that of the Z80. The content of the special I/O page register is used to drive the upper address bits during an I/O transaction, thereby permitting banks of ports to be selected. The Z8108 supports eight banks of port locations within the I/O address space. Because input and output themselves need not be privileged operations in the Z8108, the I/O page mechanism affords protection to critical devices (such as the on-board MMU) on a page basis, since access to the I/O page register is always a privileged operation.

#### Interrupts and traps

The three interrupt service modes of the Z80 have been expanded in the Z8108 by the addition of a fourth mode and by the addition of internal interrupts or traps using this mechanism. The four interrupts are modes 0 to 3, with modes 0, 1, and 2 operating in the same way as in the Z80. Mode 0 expects an instruction to be placed on the data bus during the interrupt acknowledgment cycle that is executed to begin the interrupt service routine. Mode 1 ignores the data and executes an unconditional jump to location 0038H. Mode 2 uses the contents



3. Separately mapped program and data references double the Z8108's addressing space. Eight descriptor registers are used to map program addresses, and eight to map data addresses (a). Switching between banks of data can be done simply by changing the eight data-page descriptor registers to a new block of physical memory (b).


#### Microprocessor Special: Enhanced 8-bit processor

of the special I register, along with the data read during acknowledgment, to point into a table of subroutine addresses, which dispatch the service routine. Interrupt Mode 3 uses the interrupt and trap vector table pointer register to point to an array of new program status values (each consisting of a new program counter value and a new master status register value) for the traps and nonvectored interrupts and an array of new program counter values for use with vectored interrupts.

If a vectored interrupt is accepted in mode 3, the old contents of the program counter and the master status register are saved on the system stack and an interrupt vector is read from the interrupting device. This value is then saved on the system stack and used to fetch new contents for the program counter from the trap vector table. This sequence allows an interrupt to vector to any location in memory for service and also permits complete nesting of interrupts, since the previous state of the interrupt enable is saved on the stack, not just in a temporary flag register as in the Z80.

The processor supports both maskable and nonmaskable interrupts. Maskable interrupts are enabled by a bit in the master status register and are accepted only if the bit is set. Nonmaskable interrupts cannot be disabled and are always accepted. The processor checks the state of the external interrupt pins at the end of the current instruction (or the end of an iteration of one of the block instructions) and executes the interrupt service sequence before continuing with the next instruction. Maskable interrupts can be accepted as either vectored or nonvectored. If they are to be vectored. processing occurs as described above. If nonvectored (and in interrupt mode 3), a special nonvectored interrupt table entry is used to dispatch the interrupt service routine.

Traps in use interrupt mode 3 to vector to a service routine and to load a new master status value for that routine. Thus a trap can be at least partially serviced in a user-mode program. The Z8108's traps include Privileged Instruction, System Call, Page Fault (from the MMU), Division Exception, Single



4. A system using the Z8108 may be designed into an existing system using the Z80, peripherals, and mediumspeed memory devices. Having multiplexed address and data buses and an internal oscillator, the processor cuts the package pin count without reducing flexibility.

Step, and Breakpoint on Halt. The last two facilitate program debugging by providing a reliable means of stepping through programs one instruction at a time and breaking program execution at any instruction, respectively.

Following power-up or a reset, the Z8108 will behave like a Z80 (or an 8080). This means that memory management is disabled, the system/user flag is set to system (allowing all privileged instructions to be executed), the system stack pointer is enabled, the I/O page register is cleared, and the interrupt response is set to mode 0. All the Z80's instructions run identically on the Z8108. The Z8108, however, operates two to eight times faster.

But what if a program needs to know whether it is running on a Z80 or on a Z8108 (in order to take advantage of the Z8108's power if it runs on one but still be capable of execution on a Z80)? One of the new instructions in the Z8108 replaces a previously undocumented instruction of the Z80, permitting a program to determine which processor it is running on. The program achieves this by performing a test sequence on the new instruction (see Table 3). The instruction sequence is used to skip the initialization procedure needed to activate the Z8108 if the program is running on a Z80 or to jump to in-line Z8108 code (to do a multiplication, for instance) rather than using a Z80 subroutine for the function.

#### Designing a system

The Z8108 has a multiplexed address and data bus to reduce the package pin count without sacrificing performance (memory transactions still require only three clock cycles). In addition, design with the Z8108 is easy because of the on-chip oscillator, memory refresh mechanism, and programmable bus timing features. Figure 4 shows an example of a Z8108 design using existing peripherals and medium-speed memory devices.

Note that the only external element required in the oscillator circuit is a crystal (whose frequency is twice the desired internal frequency). The external clock output (CLK) line provides a system clock at the internal clock frequency divided by the programmable bus timing value. The multiplexed address and data bus is easily demultiplexed with a standard lowpower Schottky 8-bit latch. The Address Strobe (AS) signal is used to gate the address into the latch. The rest of the signals generated by the Z8108 are compatible with standard Z80 signals.□

An advanced microprocessor family adds on-chip cache and memory management yet retains software compatibility with its predecessor. It gives the designer a virtual mainframe on a chip.

# 8-and 16-bit processor family keeps pace with fast RAMs

For years, designers have not been able to take full advantage of the speed of available RAMs. In otherwise efficient microcomputer setups, the processors have been the main drag on throughput. This situation will change shortly with the introduction of a new family of 8- and 16-bit processors. These successors to the popular Z80 microprocessor are expected to operate at a 25-MHz clock frequency and can use a burst mode on their 16-bit bus to work with 80-ns RAMs. But that is not all.

The Z800 family, to be fabricated using on an advanced NMOS process, will have on a single chip such features as a cache memory, memory management, counter-timers, DMA controllers, and serial I/O. Add to that new instructions to ease software development and the designer will have a virtual mainframe at his disposal.

The family consists of four members, two with an 8-bit, Z80-compatible interface and two with a 16-bit, Z-bus (Z8000 family) interface. All members are totally code-compatible with the Z80 microprocessor. The new instructions, combined with the on-chip resources and high clock rate, extend performance to the 5-million-instructions/s level, as simulated via a Pascal compiler. This rate is competitive with many of the so-called 32-bit microprocessors.

To achieve the high clock rate, a  $2-\mu m$  n-channel process was used. There are two levels of polysilicon interconnections, the first a low-resistance layer and the second for interconnections and highimpedance load resistors. The process incorporates four transistor types, as defined by their thresholds: one enhancement, one intrinsic, and two

William Carter, Engineering Manager Jackson Hu, Design Engineer Frank Lynch, Product Manager David Stevenson, Processor Architect Zilog Inc. 1315 Dell Ave., Campbell, Calif. 95008 depletion-mode devices.

The members of the Z800 family consist of the 8-bit Z8108 and Z8208 and the 16-bit Z8116 and Z8216 (see Table 1). However, only the Z8208 and Z8216 have the on-chip peripherals and a full 16-Mbyte address space. To reduce the board space, these processors are housed in dual in-line packages with pins on 70-mil centers, permitting a 64-pin package to fit in the board area of a 48-pin DIP having leads on 100-mil centers.

With the Z-bus interface, the processors offer twice the system throughput of the 8-bit bus devices. They can take advantage of all the Z-bus peripherals already available for the Z8000 family of 16-bit processors.

The architecture of the Z800 processor core resembles that of the Z80 microprocessor, with the addition of several registers to increase flexibility As part of the architectural enhancements, the processor has been set up to operate in either a system or a user mode. In the system mode, all of the instructions can be executed and all of the CPU registers accessed. This mode may be used with programs that perform operating system functions, and it can also run Z80 software emulation. In the user mode, some instructions cannot be executed and some CPU registers are made inaccessible. Thus, system integrity is ensured, even by run-away application software that might otherwise alter operating system information.

#### **Enhanced instruction set**

Supporting the two modes are two stack pointers, one for the system mode and one for the user mode. Additional flexibility was added to the register set by the high- and low-order byte addressability of the 16-bit IX and IY index registers.

The instruction set contains all of the Z80 commands, and then some. Added are 8- and 16-bit multiplication and division operations; Sign Extend,

#### Advanced processor family

16-bit Compare, Negate, and Increment and Decrement in Memory; System Call; test and set commands; several load control instructions; and some commands that interface with the extended processing units, such as the forthcoming Z8070 floating-point math processor.


Multiprocessing is supported by the Test and Set instructions, which facilitate communication between programs that share resources. The Load Control instruction group is used in the system mode to set up registers that configure on-chip resources and to poll the chip status. The System Call instruction enables User programs to request services available only in the processor's system mode—the enabling or disabling of interrupts, for example.

#### Abundant silicon resources

Along with the new instructions come four new addressing modes: index, base-index, stack-pointerrelative, and program-counter-relative. These are in addition to the five modes carried over from the Z80 (register, immediate, direct-access, registerindirect, and short-index).

An abundance of on-chip resources is available for the designer (Fig. 1). The Z8216, the most complex member of the family, and the 8208 have the Memory Management Unit, cache memory, four 16-bit counter-timers, a serial port, four channels of DMA control, and a dynamic RAM refresh controller. These on-chip peripherals can also be linked internally for further enhancement of their capabilities. However, even the 40-pin Z8108 and Z8208 have the four counter-timers available for internal timer applications.

The on-chip memory manager coordinates the 16-Mbyte address space of the Z8208 and Z8216 processors (ELECTRONIC DESIGN, Oct. 14, 1982, p. 163) with no speed penalty during the address translation. On the Z8108 and Z8116, 19 address lines provide access to 512 kbytes of memory. To translate between the logical and physical address spaces, the memory manager uses two sets of 16 page-descriptor registors—one set for the system




1. The high-end member of the Z800 family, the Z8216, has on-chip resources that give it the characteristics of a full minicomputer. Included are a memory management unit, a cache memory, multiple DMA channels, multiple counter-timers, and a serial port.

mode and one for the user mode. Each 16-bit page descriptor register contains 12 bits of address information and 4 bits of attribute information.

Addresses are translated when the lower 12 or 13 bits (depending on whether the program/data separation option is enabled or disabled) of the logical address is concatenated to the address information contained in the appropriate page descriptor register (Fig. 2). This register is selected by the most significant bits in the logical address.

Attribute bits control access and provide status information for each page. They include a Valid bit, which indicates whether or not a page descriptor is valid for use; a Write Protect bit, which permits a page of memory to be read only; a Modified bit, which indicates whether a page in memory has been written to; and a Cachable bit, which indicates whether a page may be loaded into the cache memory. The combination of the Modified bit and the ability to abort and restart an instruction upon an access violation thus permits the processor to implement a virtual memory system.



 The on-chip memory manager translates a logical address into a physical address to permit control of a 16-Mbyte address space and full implementation of a virtual memory scheme.

To improve the access time for often-used or time-critical program sections, an on-chip cache memory consisting of 256 bytes is included on all Z800 processors. This cache can be configured to be instruction-only, data-only, or a combination of both. Since this memory is on the chip, no speed penalty is incurred when stored items are accessed.

Operating on the principle that recently used instructions or data have a high probability of being called up again, the cache holds the most recently accessed code, thereby permitting repetitive items to be executed much faster. Every time the processor requires data or an instruction, it first checks the cache memory to see if the item is present. If it is, the processor will use it, and no external bus access will be made. It is estimated that the use of the Z800's cache memory, will make the execution of Z80 code some two to eight times faster.

#### Inside the cache memory

When configured as a cache, the memory is organized into 16 lines of 16 bytes each (see Table 2). Associated with each line are two fields—a 20-bit physical address tag and a 16-bit "valid" field. The address tag is matched against the most significant 20 bits of every physical address generated by the CPU and the memory manager, and if a match is detected on any of the 16 tag addresses, the lower 4 bits of the physical address are used to select the appropriate byte or word in the matched line. The valid field contains one Valid bit corresponding to each byte in the line.

If the appropriate Valid bit for the byte accessed in the matched line is set, a cache "hit" occurs, and that byte is used by the CPU. If the bit is not set, the processor sends the address to the external memory to fetch the data. This data is then used by the processor and written into the cache, which causes the Valid bit to be set for each byte written into the cache. If none of the 16 tag addresses match the

Ta	Table 1. How the members of the Z800 family line up								
	Package (no. of pins)	Data bus interface (bits)	On-chip peripherals	Common features					
Z8108	40	8	Four 16-bit counter-	Memory manager Cache memory					
Z8116	40	16	timers (internal only)	Refresh-address generator					
Z8208	64	8	Four 16-bit counter- timers (one internal only) Four DMA channels	Clock oscillator					
Z8216	64	16	One asynchronous serial port						

#### Advanced processor family

20-bit address, the line in the cache that has been used least recently is "flushed"—that is, the processor clears all the valid bits to invalidate the bytes—and the 20-bit address becomes the new tag address. The appropriate byte or bytes are then pulled from the external memory.

The Z-bus interface on the Z8116 and Z8216 permits the processors to use a burst-mode bus transaction to preload the cache. Although the burst mode was designed for use with the new 64-kbit dynamic RAMs that support a serial nibble output, it will also work well to fill up the cache memory.

If the cache memory is not needed, the circuitry can be disabled and the memory reconfigured as 256 bytes of fixed-address RAM. This "local" memory can be used with ROM-only systems, or it can hold those portions of a program that need the speed of on-chip memory, such as interrupt routines. In the fixed-address mode, the tag addressed identify individual lines, but the settings of the Valid bits have no meaning. Tag addresses can be set by the programmer and will remain fixed to guarantee the addresses of the memory.

#### On-chip peripherals add power


With their ample peripherals on the chip, Z800 microprocessors are, in effect, full systems on a minimum of board space, with minimum device interconnections and components. They are excellent for cost-sensitive applications. The four DMA channels of the Z8208 and Z8216 provide independent, high-speed data transfers; the serial port, a fullduplex asynchronous interface capable of operating at up to 2 Mbits/s at a 10-MHz clock rate. Each of the DMA channels can be programmed to transfer data from memory to memory, from memory to an I/O device (or vice versa), or from one I/O device to another. Moreover, data can be transferred in any of three modes: single-transaction, burst, or continuous.

In the single-transaction mode, the DMA section releases the bus to the CPU or another DMA channel between each byte or word transfer; the burst mode permits the DMA section to transfer data as long as the requesting peripheral remains ready. The continuous mode, on the other hand, allows the DMA circuit to transfer an entire block of data without releasing the bus. Also, each channel of the controller can operate in a "no transfer" mode, in which it acts as a counter.

Each DMA channel consists of a 24-bit source address register, a 24-bit destination address register, a 16-bit count register, and a 16-bit transfer descriptor register. All these registers are in the I/O space of the CPU and are accessed with the word I/O instructions over the CPU's internal bus. Externally, the DMA channels use the address, data and control lines of the processor to transfer the data. Each channel has an input pin associated with it, to notify the channel that an external device is requesting a transfer.

Controlling all four channels is a master DMA control register that can direct the channels to link with one another or to the serial I/O channel. When DMA channels are linked, one channel acts as a slave that loads the master with new address, count, and descriptor information. The master channel transfers a block of data to the destination and then waits while the slave updates its registers from in-


	Table 2. How the Z800'scache memory is organized									
	20 bits	16 bits	16 $ imes$ 8 bits							
Line 0	Tag 0	Valid bits	Cache data							
Line 1	Tag 1	Valid bits	Cache data							
Line 2	Tag 2	Valid bits	Cache data							
•	•	•	•							
	•	•	•							
•	•	•	•							
Line 15	Tag 15	Valid bits	Cache data							



3. Linked DMA operations can be set up with two of the on-chip DMA channels. One channel can be used to download control information to another channel, thus minimizing the number of times the processor must stop to transfer control parameters.

formation transferred from memory (Fig. 3). With this structure, transfers of different types and to different locations can be initiated without CPU intervention

Although all the processors have four countertimers on chip, only the Z8208 and Z8216 take the lines of three to the outside; the fourth countertimer is an internal-only function on all four devices. However, the three externally available counter-timers on the Z8208 and Z8216 are full 16-bit down counters that can be independently programmed to count external events (count mode) or internal clock cycles (timer mode). Two of the 16-bit



4. Complex systems using multiple Z800 processors, linked through a global memory, can be readily implemented, thanks to such chip features as the Global Bus Request/Acknowledge lines and the local-address register.

counters also can be internally linked to form a 32-bit counter.

In use, each counter is loaded with an initial value that is also latched into the 16-bit time-constant register of that counter. When the counter value reaches zero, the counter causes one of several things to happen: an interrupt is generated, an external pulse is generated, or the counter is reloaded from the time-constant register to restart the countdown sequence. Command bit options specify which of those events occurs. In addition, each counter can be gated or triggered by either external signals or software, thus providing an extra measure of control.

#### Serial port shines

The serial port usually takes advantage of one of the timers as a baud-rate generator or an external clock source. The serial port can send and receive data simultaneously, and two of the DMA channels can be linked with the transmitting and receiving sections to provide automatic high-speed serial transfers. Like most universal asynchronous receiver-transmitters, the port handles a data format that consists of a start bit; five to eight data bits; even, odd, or no parity; and one or two stop bits.


The serial port also can be used to load data or programs remotely if a Z800 device is used as a slave to a larger host system. This remote-loading capability is supported by a bootstrap mode that can be selected when the processor is reset. When selected, this mode automatically links a DMA channel to the receiver side of the serial port, programs a default destination (000000) into the DMA channel, sets up the serial port data format, and begins loading 256 bytes of data into memory via the serial channel. That permits the Z800 to serve as a ROM-less slave processor, subject to changes to suit the needs of the host system.


#### **Multiprocessor operation made easy**

Besides serving as slave processors, the Z800 units can operate in multiprocessor systems. Both the Z8208 and the Z8216 have on-chip features that readily permit their incorporation into multiprocessor systems.

In the example (Fig. 4), two or more processors, each with a local bus that supports some combination of memory and I/O devices, communicate via a memory block on the shared global bus. This architecture requires the use of bus arbitration logic to allocate the global bus resource.

Only part of each Z800's address space would be assigned to the global bus via the processor's localaddress register. Included in this scheme could also be a master processor to control the global bus and





5. A complete microcomputer system can be built around the Z8216, because its powerful resources eliminate many peripheral functions. For parallel I/O and interrupt control, two Z8036s can be added, and a Z8030 serial communication controller can add two more serial I/O channels.

allocate tasks to the slave Z800 processors.

For maximizing board space for memory, the Z8216 is the best choice. It offers many of the functions a designer needs to build a microcomputer board. All that must be added are the interface logic and buffers required to tie into a system bus like the IEEE-696 or IEEE-796.

To handle interrupts and provide a parallel port for a printer, two Z8036 counter-timer and parallel I/O circuits can be added. For additional serial I/O, a Z8030 dual-channel serial communications controller can be connected to the local bus (Fig. 5).

Since the processor contains its own clock oscillator as well as a clock output, all timing can originate from its crystal. One of the counter-timers acts as a baud-rate generator for the built-in serial port, and the off-chip serial communications controller has its own baud-rate generator, reducing system complexity.

The special status and control signals available from the Z8216 simplify the external logic needed to generate the bus and buffer control signals. To demultiplex the lower 16 address/data lines, the address latch must simply be strobed with the address strobe line, and the status lines can readily be decoded by either a 1-of-10 or a 1-of-16 decoder. (The first 10 status outputs are used in systems that do not have an extended processing unit, so the smaller decoder can be used. If an extended processing unit is present, the remaining six outputs should be decoded.)

Since the processor contains its own 10-bit refresh-address generator, dynamic RAMs as large as 1 Mbit can readily be handled without the spaceconsuming refresh logic often needed in mediumsize systems. Also, the processor can automatically generate the appropriate wait states, thus permitting the bus timing to be optimized for the memory access speed.  $\Box$ 

#### Acknowledgments

The authors would like to thank Greg Barr, Gary Cole, Monte Dalrymple, Khue Duong, Bob Kurihara, Stanley Lai, Donald Mar, Lan Nguyen, Mike Pitcher, Gurdev Singh, and Irving Stuart for their valuable contributions to the development of the Z800 processors.

How useful?	Circle
Immediate design application	556
Within the next year	557
Not applicable	558



Z8000™16-Bit Microprocessor Family **4** 

og Z

### Cost-Effective Memory Selection for Z8000<sup>TM</sup> CPUs

# Zilog

### Application Note

#### COST EFFECTIVE MEMORY SELECTION FOR Z8000 CPUs

The "memory-effective" architecture of the Z8000 CPU is the key to cost-effective system design in many applications. Z8000 CPUs are designed to achieve high performance without the use of highperformance memories. Because a single application often requires hundreds of memory chips for each CPU, this memory-effective design can result in large cost savings.

Many factors enter into the selection of CPU and memory characteristics for a given application. This application note examines the simple formula that relates these factors to each other and provides examples of the formula applied in common

#### February 1982

situations. Background for the material in this application note can be found in the <u>Z8000</u> <u>CPU</u> <u>Manual</u> (document #00-2010-CO) and in the <u>Z8001/Z8002</u> <u>CPU</u> <u>Product</u> <u>Specification</u> (document #00-2045-A0).

#### THE BASIC FORMULA

Figure 1 shows a generalized view of the information path taken when the CPU issues a valid memory address. This process ends when valid data, representing the contents of the addressed location is returned to the CPU. Not all of the elements shown in Figure 1 are necessarily present in every application, in which case the basic formula is simplified for that application.




Figure 1. The Address-to-Data Path Illustrates the Basic Formula

The address issued by the CPU is called a logical address. It is transformed by the MMU (or other memory management circuitry) into a physical address. The symbol "MM" in Figure 1 represents the time required for this transformation. When no address translation circuitry is present in a given application, MM=0.

When a physical address is emitted by the MMU (or by the CPU if address translation is not used), it is presented to the memory array. After an interval of time represented by "MA" in the basic formula, data representing the contents of the addressed location and check bits associated with that location appear at the output of the memory.

If no error check/correction circuitry is used in a given application, then no check bits appear, and the output of the memory is presented to the CPU as valid data representing the contents of the addressed location. If error correction circuitry is used, then the memory output is input to the error check/correction circuitry. After an interval of time represented by EC in the basic formula, the output of the error check/correction circuitry is presented to the CPU as the contents of the addressed location.

The three time periods represented by MM, MA, and EC all contribute to the total time elapsed in the address-to-data path, but one additional calculation is required to reach the total. MM. MA. and EC represent the times elapsed in the corresponding elements in the information path. The remaining term, BD, represents the time elapsed while passing information between the specific areas. Thus, BD must include the delays in any buffers required for interboard bus transfers and time spent in address decoders or other selection Even the time taken for propagation of logic. signals must be considered, although the amount is usually negligible in comparison with MM + MA + EC.

The total time elapsed in the address-to-data path is the sum of the four terms MM, MA, EC, and BD. This total must be less than the maximum, CD, specified for the given CPU. This leads to the most fundamental form of the basic formula:

$$MM + MA + EC + BD < CD$$
(1)

The term CD, however, can also be expressed as a formula. CD depends partly upon the characteristics of the clock supplied to the CPU and partly upon constants that depend upon the maximum clock speed rating of the CPU. Furthermore, the Z8000 architecture allows "wait states" to be inserted into memory access transactions. The number of wait states inserted is another factor entering into the formula for CD. Finally, there are two possible expressions for CD, depending upon whether independent timing or the address strobe signal (AS) is used to signal "address valid."

The published ac characteristics of the Z8000 CPUs specify the exact point at which addresses become valid. (Parameter 9 of the ac characteristics table relates this point to a rising clock edge.) An address strobe signal,  $\overline{AS}$ , is also provided by The rising edge of AS, which the Z8000 CPU. occurs approximately one-half clock period after addresses become valid, can be used to signal "address valid." Use of AS simplifies the circuitry but places a greater demand on the memory. Furthermore, no similar signal is available from the MMU circuits designed for use with the Z8000 CPUs, so that AS can only be used as described above in a system without memory address translation (i.e., when MM=O).

The two ways of computing CD (ac characteristic parameters 11 and 27) are expressed in the following two equations:

$$CD = (2+W) \cdot CP + CH - K1$$
 (2a)  
 $CD = (2+W) \cdot CP - CF - K2$  (2b)

where:

The right hand side of equation (2a) expresses the time between the actual appearance of a valid address output and the point at which valid data is required. The right hand side of equation (2b) expresses the time between the rising edge of AS and the point at which valid data is required. The values of K1 and K2 for Z8000 CPUs are given in Table 1.

The foregoing considerations can now be summarized in the basic formula (Figure 2). There are two versions of this formula, one for each of the two expressions for calculating CD (2a and 2b).


	Maximum 4 MHz	mum Rated Clock Speed z 6 MHz 10 MHz				
К1	130 ns	95 ns	60 ns			
K2	120 ns	100 ns	50 ns			

## Table 1. CPU Speed Rating Affects the Basic Formula

#### THE WAIT STATE TRADEOFF

As either version of the basic formula shows, adding a wait state to the process increases the maximum memory access rating (MA) by one clock period (CP). (Fractions of wait states can be simulated by "clock stretching," to which the discussion in this section also applies.) CPU performance, however, is lessened by the introduction of wait states. This section is concerned with the estimation of that reduction.

The decline in performance level attributable to the introduction of wait states into memory accesses is difficult to pinpoint, since each instruction is affected differently. For example, a register-to-register multiplication takes 70 clock periods without wait states and 71 clock periods with a wait state--a reduction of 1.4% in execution speed. A register-to-register load, on the other hand, takes three clock periods without



#### Figure 2. The Basic Formula

wait states and four clock periods with a wait state--a reduction of 25% in execution speed.

In one published study (AMD, Z8000 Benchmark Report, 1981), five Z8000 programs were analysed. The objective was to compare Z8000 performance with that of competing microprocessors, but included in the reported results was a performance comparison of each of the five Z8000 programs with and without a wait state. The reductions in execution speed were 5%, 6%, 15%, 17% and 21%. The 5% and 6% reductions appeared in the "automated parts inspection" and "XY transformation," both of which involve many register-to-register arithmetic operations and few memory reference instructions. The 15% and 17% reductions appeared in the "block translation" and in the "bubble sort," both of which involve a great many memory accesses. The 21% reduction appeared in a dummy "reentrant procedure," which does almost nothing other than save and restore the general registers.

As the study cited above shows, the effect of adding wait states varies from application to application. If a numerical value can be assigned to the reduction in performance level caused by wait states in a given application, then that value can also be compared with the reductions arising from other approaches to providing a given target memory access rating, such as:

- Reducing the clock speed (increasing CP).
- Using values of W other than 1.

The effect of each of these alternatives can be evaluated numerically and compared with the effect of adding one wait state.

#### Reducing Clock Speed

Assume that values have been assigned to all of the variables in the basic formula and that it is desired to increase CP to achieve a higher upper bound on MA. If  $\Delta$  MA is the desired increase in the right side of the basic formula, then each version of the basic formula gives rise to an equation for the required change  $\Delta$  CP:

$$\Delta CP = \frac{\Delta MA}{2 + W + CH/CP}$$
(3a)

$$\Delta CP = \frac{\Delta MA}{2 + W}$$
(3b)

Since the execution speed of the CPU is inversely proportional to the clock period, the ratio of the new speed to the old after the change  $\Delta$  CP in clock period is

$$P = \frac{CP}{CP + \Delta CP} = \left(1 + \frac{\Delta MA}{(2+W) \cdot CP + CH}\right)^{-1} (4a)$$

$$P = \frac{CP}{CP + \Delta CP} = \left(1 + \frac{\Delta MA}{(2;W) \cdot CP}\right)^{-1}$$
(4b)

For example, assume that version (B) of the basic formula has been used with values W = 0, CP = 250ns (4 MHz), CF = 10ns, EC = 0, BD = 60ns, and K2 = 120ns. Then MA < 500 - 10 - (60 + 120) = 310ns. If memories rated at 350ns access time are desired the required  $\Delta$  MA is 40ns. Using (3b), the required  $\Delta$  CP is 20ns, leading to a new CP of 270ns, which corresponds to a clock speed of 3.70 MHz. Formula (4b) gives a value of

$$p = \left(1 + \frac{40}{500}\right)^{-1} = .92$$

That is, reducing the clock speed to achieve the desired memory access time results in an 8% reduction in execution speed. If, instead, one wait state had been inserted (increasing the maximum MA from 310ns to 560ns), the reductions in execution speed for the programs cited above would range from 5% to 21%.

#### Using Values of W Other than 1

Assume that values have been assigned to all of the variables in the basic formula and that wait states are desired to achieve a higher upper bound on MA. Assume also that a relative performance level of  $p_{\rm D}$  is achieved when W=1. (For example, for the five programs cited earlier, the values of  $p_{\rm D}$  would be .95, .94, .85, .83, and .79.) Then, for either version of the basic formula, the performance level corresponding to W wait states is given by

$$p = \frac{p_0}{p_0 + (1 - p_0) \cdot W}$$
(5)

Thus, for example, if insertion of one wait state leads to a performance level of .85 (a reduction of 15%), the insertion of one-half wait state (by clock stretching) leads to a performance level of

$$P = \frac{.85}{.85 + (.15)(.5)} = .92$$

or a reduction of 8%.

#### EXAMPLE 1: THE ZILOG SYSTEM 8000

The Zilog System 8000 provides an example that includes all of the elements of the basic formula. The following characteristics describe the main memory of the System 8000:

MA	=	150ns	(dynamic RAM)
W	=	0	
СР	=	180ns	(5.56 MHz)
СН	=	80ns	
MM	=	90ns	(Z8010 MMU, 6MHz rated)
EC	=	40	
BD	=	60	(Buffers and selection logic)
K1	Ξ	95ns	(Z8001, 6 MHz rated)

Version (A) of the basic formula must hold:

```
150 < (2+0) \cdot 180 + 80 - (90 + 40 + 60 + 95) = 155
```

The difference of only 5 ns indicates that the system characteristics have been closely matched. Notice that the clock is running at less than the rated maximum speed. An increase to the maximum allowed for a 6 MHz rated Z8001 CPU would result in a clock period (CP) of 165ns, and thus a maximum memory access rating (MA) of 118. The 5.56 MHz clock speed results in a relative performance level of 165/180 = .92, or an 8% reduction in execution speed.

#### EXAMPLE 2: A Z8002 WITH A Z6132

The Z6132 quasistatic 4K byte RAM is designed for use with the Z8000 CPUs. For example, with the Z8002's  $\overline{\text{AS}}$  line tied directly to the AC input of the Z6132 (see Figure 6 of the Z6132 Product Specification, document number 00-2028-AO, version (B) of the basic formula can be used:

MA < 2.CP - CF - K2

For 4 and 6 MHz rated CPUs running at maximum speed and using the longest allowed clock fall time (ac characteristic parameter 4), the basic formula gives:

> MA < 2.250 - 140 = 360 ns (4 MHz) MA < 2.165 - 110 = 220 ns (6 MHz)

Thus, a 350ns Z6132 can be used with a 4 MHz Z8000 and a 200ns Z6132 can be used with a 6 MHz Z8000.

#### BENCHMARK REPORT Z8000 vs 8086 vs. 68000

These benchmarks compare the performance of the Z8001 and Z8002, the Motorola 68000 and the Intel 8086 running the set of programs which have become industry standards for comparing microprocessors. The data demonstrates that

- The 6MHz Z8000 outperforms the 8MHz 68000 and any version of the 8086.
- At any given memory access time, the Z8000 gives higher performance than the 8086 or 68000.
- Any given performance level can be reached with the Z8000 using slower memories than the 8086 or 68000.

For a demanding microprocessor application the user has the choice of three competing microprocessor families

- The Z8000 manufactured by Zilog and AMD
- The 8086 (or IAPX 86/10) manufactured by Intel
- The 68000 manufactured by Motorola

A widely quoted benchmark comparison of these three microprocessors was published by Intel in 1980 under the title: "16-bit Benchmark Report IAPX86, Z8000 and 68000" (Intel Publication No AFN01551A)

Not surprisingly, the Intel 8086 was announced the winner in that publication. Intel achieved this result by inefficiently coding the competing devices, thus not utilizing the powerful instruction sets of the more modern Z8000 and 68000 microprocessors.

In order to refute the wrong conclusions drawn by Intel, we purposely used the same benchmarks, and even the identical flow diagrams. We give Intel the benefit of the doubt and assumed their performance figures from the above mentioned document. For the Z8000 and the 68000, however, we rewrote the code efficiently. We did not use exotic tricks, just plain straightforward, efficient coding that takes advantage of the powerful instructions of the Z8000 and the 68000.

We made one minor modification to the Intel definition of the Block Translation We write the translated character back into the same buffer where the EBCDIC character was stored. We see no reason why anybody would perform a non-destructive translation. It wastes memory space. The purist who wants our exact response to the Intel benchmark should subtract 13% from the Z8000 performance to accommodate nondestructive translation, which happens to be less efficient on the Z8000, but does not affect the 8086 and 68000 performance.


#### **Description of Benchmark Tests**

The benchmark tests used in this performance evaluation were selected for variety and are representative of applications including data processing, image processing and arithmetic processing Detailed coding is shown in the appendix.

#### **Automated Parts Inspection**

The automated parts inspection program controls the interface to an image-dissector camera, and compares the gray shade signal from each of 16,384 points to a

reference gray shade held in memory The program controls the X-Y scan control to the camera by means of two 7-bit D-A converters and reads the resultant gray shade signal via a 12-bit A-D converter



Automated Parts Inspection

#### **Block Translation – Destructive**

The block translation benchmark translates a string of EBCDIC characters into a string of ASCII characters, and overwrites the EBCDIC string. The benchmark assumes 121 characters in the source string





Figure 1 Relative Performance as a Function of Clock Frequency Maximum frequencies are shown for available speed selections. Dotted lines indicate planned extensions.

#### **Bubble Sort**

The bubble sort is a well-known algorithm for sorting data elements into one sequence (in this case, numerically ascending order). The benchmark assumes that a one-dimensional array of ten elements is to be sorted and that the elements are intitially in numerically descending order.






#### **XY Transformation**

The XY transformation scales a selected graphic window containing 16-bit unsigned integer XY pairs. Each X data is offset by XO and multiplied by a fractional scale factor L2/L1. Each Y data is offset by YO and multiplied by the same scale factor. The benchmark assumes the selected window contains 16,384 XY pairs.



Expand The Selected Window To Fill The Screen





Computer Graphics XY Transformation This flowchart was originally presented by Intel

#### **Reentrant Procedure**

This benchmark demonstrates the ability of the processor to handle reentrant procedures and parameter passing between procedures. The input parameters are passed (by value) to the procedures. Prior to the call, the first parameter is in one of the general registers while the second and third parameters are stored in memory locations PARAM2 and PARAM3, respectively.

Upon entry, the procedure preserves the state of the processor, and it is assumed that the procedure uses eight of the general-purpose registers. Next, the procedure allocates the storage for three local variables (LOCAL1, LOCAL2, LOCAL3). The procedure then adds the three passed parameters and stores the result in the first local variable. Upon exit from the procedure, the state of the processor is restored.

Table 1 shows execution times for each benchmark on each microprocessor without and with one Wait State. Execution times are then inverted to indicate performance (not time), and normalized with respect to the slowest device, the 5MHz iAPX 86/10 (i.e. the original 8086). As can be seen from the detail data in the appendix, the Z8001 and Z8002 are so similar in performance that they can be grouped together.

Figure 1 shows the average performance data graphically.

Benchmark		<b>000B</b> //Hz)		<b>00A</b> 1Hz)		000 1Hz)		<b>)0-10</b> //Hz)		<b>00-8</b> //Hz)	<b>iAPX</b> (10N	<b>86/10</b> //Hz)		<b>X 86/1</b> BMHz)	0
	0W	1 W	ΟW	1 W	OW	1 W	OW	1W	OW	1W	OW	1W	ОW	1W	
Absolute Perfor	mance														
Auto Parts Inspection	478	508	637	677	956	1016	470	498	587	623	668	708	835	885	ms
Block Translation	388	456	517	607	776	912	757	916	946	1145	744	824	930	1030	μs
Bubble Sort	539	646	718	861	1078	1292	507	614	634	768	912	1007	1140	1259	μs
XY	793	827	1057	1103	1585	1655	777	804	971	1005	1120	1152	1400	1440	ms
Transformation															
Reentrant Procedure	25 6	32 5	34	43	51	65	25	31	32	39	3 i	35	39	4 <del>3</del>	μs
Performance R	elative T	b IAPX 8	6/10 @	5MHz											
Auto Parts Inspection	28	2 63	2 1	1 97	14	1 31	2 84	2.68	2.27	2 14	2.00	1 89	9 1.60	) 1.5	51
Block Translation	3 84	3 26	2 88	2 45	1 92	1 63	1 96	1 62	1.57	13	2.00	18	1 160	) 14	14
Bubble Sort	3 38	2 82	2 54	2 12	1 69	1 4 1	36	2.97	2 87	2 38	2 00	18	1 1.60	) 14	15
XY Transformation	2 82	2 7 1	212	2 03	1 4 1	1 35	2 88	2.79	2.3	2.23	2.00	1 94	4 160	) 15	56
Reentrant Procedure	2 42	19	1 82	1 44	1 21	0 95	2 48	2.00	1 93	1.59	2 00	1 73	7 1.60	) 14	14
Average Relative Performance	3.05	2.66	2.28	1.99	1.53	1.34	2.75	2.4	2.19	1.93	2.00	1.84	4 1.60	) 1.4	18

Performance

0W = No Wait State, 1W = One Wait State per memory access.

Table 1

#### **Memory Access Time**

The benchmark data compares the performance of the three microprocessors at nominal clock rates without regard to the memory access time required to achieve the performance.

Memory speed is however, an important systems consideration since it has a strong impact on memory cost and the design of the supporting circuitry. In most systems memory cost far exceeds the cost of the CPU. It is therefore more useful to treat the CPU clock frequency as a variable and plot performance as a function of memory access time requirement. For each CPU, the memory access time requirement can be relaxed by using a higher speed version of the CPU, by lowering the actual clock frequency, or by adding Wait States.

Data sheets for the various microprocessors indicate the relationship between memory access time and clock period Every Wait State adds another clock period to the memory access time.

$$T_{AC} = (K + W)T - D$$

- $T_{AC}$  = memory access time required (at CPU pins)
- K = clock cycles/access (K=3 for the 8086, K=2.5 for the Z8000 and 68000)
- W = number of Wait States inserted (usually 0 or 1)
- T = actual clock period in ns
- D = sum of time for CPU delays, set-up times, etc. This is a constant for a given part type and speed selection. See Table for value.

Device	$T_{AC}$ in nanoseconds for various actual T (W = 0, T $\leq \frac{1}{f_{max}}$ )							
Device and Speed Selection	<sup>f</sup> max	D	T= 250ns (4MHz)	T= 167ns (6MHz)	T= 125ns (8MHz)	T= 100ns (10MHz)		
Z8001,								
Z8002	4MHz	150ns	475	-	-			
Z8001A,								
Z8002A	6MHz	95	530	320	-			
Z8001B,								
Z8002B	8MHz	75	550	340	238	-		
68000-4	4MHz	120	505					
68000-8	8MHz	90	535	325	223	-		
68000-10	10MHz	80	545	335	233	170		
8086-5	5MHz	140	610	-	-			
8086-8	8MHz	80	670	410	295			
8086-10	10MHz	60	690	430	315	240		

Table 2	Memory	Access	Times	Required
---------	--------	--------	-------	----------

The relative performances computed previously are obviously directly proportional to the clock frequency used. That is, for a given device selection, the relative performance is inversely proportional to T, the actual clock period. The memory access time requirement is also related to the clock period.

$$T_{AC} + D = (K + W) T = K_1 T$$
  
and, 
$$RP = \frac{K_2}{T}$$

Therefore,


 $RP = \frac{K_1 K_2}{T_{AC} + D}$ 

and Relative Performance can be plotted against memory access time required, with the clock frequency

Relative Performance

being allowed to vary as required, down from the maximum for the part selection. As the clock frequency is reduced, a point is reached where equal performance can be achieved by raising the clock frequency back up and inserting a Wait State. This results in the same performance but a lower memory access time requirement, so it is logical to do so.

Table 3 contains computed data of memory access time requirements as a function of relative performance for each device selection with 0 and 1 Wait States. Figure 2 plots this data and shows the point at which the Wait State can be inserted without reducing performance



Wait States are inserted when they reduce access time requirements without affecting performance (clock frequency is raised).

Relative		000B		A000		000		0-10		00-8		86/10	iAPX	
Performance	(t≤3 W=0	BMHz) W=1	(r≤e W=0	6MHz) W=1	(r≤4 W=0	4MHz) W=1	(f ≤ 10 W=0	W=1	(t≤8 W=0	MHz) W=1	(r ≤ 10 W=0	OMHz) W=1	(f≤8) W=0	MHZ) W=1
3 4														
33														
32														
31														
30	243													
29	254													
28	266													
27	279						175							
26	292	373					184							
2 5	307	391					195							
24	323	410					206	270						
23	340	432					219	285						
2.2	359	455	335				233	302	221					
21	380	480	356				247	320	235					
20	402	508	378	486			264	340	252		240			
19	427	538	403	517			282	362	270	354	256			
18	455	572	431	551			302	387	290	379	273	349		
17	487	610	462	589			324	414	312	406	293	373		
16	522	653	496	631			350	445	337	437	315	400	295	
1.5	561	702	536	680	488		378	480	366	472	340	431	320	413
14	607	757	581	735	533		411	520	398	512	369	466	349	449
13	659	821	633	799	586		449	566	436	559	402	506	382	489
1.2	721	896	694	873	647	827	493	620	479	613	440	553	420	537
11	793	984	765	961	719	916	545	684	531	677	485	609	465	593
10	880	1090	851	1067	806	1023	608	760	593	753	540	676	520	660

W=0 = No Wait State, W=1 = One Wait State per memory access

#### Table 3 Required Memory Access Time to Achieve a Given Relative Performance (in nanoseconds)

#### What This Benchmark Does And Doesn't Tell You

Benchmarks are popular simplifications to compare the performance of different microprocessors. Like all other simplifications, benchmarks must be used with care.

At best they accurately compare the performance of different microprocessors in a limited set of applications, which may or may not be representative of the applications that the user needs.

At worst they are distorted by a manufacturer who wants to "prove" that his device is the best. By choosing examples that favor a particular microprocessor or – more deviously – by writing inefficient code for the competitor's device, any manufacturer can "prove" that his product is superior to the competition's.

Moreover, benchmarks describe only one aspect of the microprocessor: speed (or throughput). Other important technical considerations are:

- Code efficiency
- Ease of programming
- Ease of interfacing to memory and I/O
- Availability of powerful peripheral devices
- Availability of hardware and software support

Finally there are good business reasons for favoring a particular microprocessor:

- Price, availability and multiple sourcing
- Vendor reputation and quality of field application support
- Device reliability and quality level.

Benchmarks tell nothing about these important aspects. In spite of these limitations, benchmarks are an

important tool for adding quantitative data to the complicated task of selecting the right microprocessor.

The soon-to-be-announced 8MHz Z8000B is 11% faster than the soon-to-be-announced 10MHz 68000-10, and the Z8000B achieves this superior performance even with substantially slower memories.

The 6MHz Z8000A is 4% faster than the 8MHz 68000-8, and the Z8000A can tolerate memory access times 100ns longer than required by the 68000-8. The iAPX 86, even in its fastest 10MHz version is no contender.

#### The Z8000 is better.

#### APPENDIX A. Automated Parts Inspection

A. Automated P	arts Inspection	
Z8002		# of Clock Cycles
	LD R12, PER CENT	
	LD R8, ↑ GRAYTAB	,Gray Table Base Address 7 + 2W
	LD R0, 16383	Number of Scans, Number of Scans, 7 + 2W
	LD R10, SIGNAL	Load A/D Converter Address 7 + 2W
	LD R11, XYSCAN	Load Addresses for the 2 D/A Converters 7 + 2W
	LD R13, REJECT	Load Reject Port Address, 7 + 2W
LOOP	OUT R11, R0	,Write XY Coordinates * 10 + W
	IN R4, R10	Z=R4 (Read Signal) * 10 + W
	LD R3, R8 ↑	,Z0=R3 (Read Reference) * 7 + 2W
	INC R8, 2	Inc Reference Pointer * 3 + W
	LD R1, R3 MUL RR2, R12	,R1=Z0 * 3 + W ,R3=Z0*PERCENT * 70 + W
	DIV RR2, #100	,R3=Z0*PERCENT/100 * 95 + 2W
	SUB R4, R1 JR GE BYPASS NEG R4	R4=Z-Z0 * 4 + W $R4 \ge 0$ * 6 + W $R4 < 0 \rightarrow R4 =  Z-Z0 $ 7 + W
BYPASS	CP R4, R3	,  Z-Z0   -Z0 * PERCENT/ 100 * 4 + W
	JR LE ENDTEST	,   Z-Z0   ≺20 * PERCENT/ 100 * 6 + W
ENDTEST	OUT R13, R4 DJNZ R0, LOOP	,Reject Signal 10 + W Process Next Point
CONSTANT CONSTANT CONSTANT CONSTANT GRAYTAB	XYSCAN=	* 11 + W
On average, of 8192 times 8192 times	16384 times through I Z-Z0>0 Z-Z0<0 i e we exe	
1638 times (109 OUT R13, R4		ct the part, I e we execute
Total Clocks 6( 15	7+2W) + 8192 (229	+ 14W) +8192 (236 + = 16422 + 1650W + 8192 02 +239,218W

Z8001			# of Clock Cycles
	LD	R12, PERCENT	7 + 2W
	LDL	RR8, ↑GRAYTAB	11 + 3W
	LD	R0, 16383	7 + 2W
	LD	R10, SIGNAL	7 + 2W
	LD	R11, XYSCAN	7 + 2W
	LD	R13, REJECT	7 + 2W
LOOP	OUT	R11,R0	10 + W
	IN	R4,R0	10 + W
	LD	R3,RR8↑	7 + 2W
	INC	R9,2	3 + W
	LD	R1,R3	3 + W
	MUL	RR2,R12	70 + W
	DIV	RR2,#100	95 + 2W
	SUB	R4,R1	4 + 2W
	JR GE	BYPASS	6+ W
	NEG	R4	7 + W

<b>Z8001</b> (Continu	# of Clock Cycles					
BYPASS	CP	R4,R3	4 + W			
	JR LE	ENDTEST	6+ W			
	OUT	R13,R4	10 + W			
ENDTEST	DJNZ	R0,LOOP	11 + W			
Total clocks. 3,8	Total clocks. 3,825,706 + 239,219 W					

Notice that there is practically no performance deterioration due to segmentation

68000			# of Clock Cycles
	MOVEW	D0, #16383	Number of scans $\rightarrow D0  8 + 2W$
	MOVEW	D6, #PERCENT	,Percent Tolerance $\rightarrow D6 + 2W$
	MOVEL	A3, #GRAYTAB	,Gray Table $\rightarrow$ A3 12 + 3W
	MOVEW	A5, #XYSCAN	,D/A Address $\rightarrow$ A5 8 + 2W
	MOVEW	A6, #REJECT	,Address of Reject Message $\rightarrow A6 = 8 + 2W$
	MOVEW	A4, #SIGNAL	;A/D Address $\rightarrow$ A4 8 + 2W
LOOP	MOVEW	(A5), D0	Write XY Coordinates 9 + 2W
	MOVEW	D4, (A4)	,Read Signal D4 8 + 2W
	MOVEW	D3, (A3)+	Read Reference; D3 8 + 2W
	MOVEW MULU	D1, D3 D3, D6	4 + W ;D3=D3*D6
	DIVU	D3, #100	70 + W ,D3=D3*D6/100 144 + 2W
	SUBW	D4, D1	,D4=Z-Z0 4 + W
	BGEBYP	ASS	,D4<0
	NEGW	D4	8/10 + W ,D4<0 $\rightarrow$ D4 Z-Z0 4 + W
BYPASS	CMPW D4	4, D3	,  Z-Z0  -Z0 * PERCENT/100 4 + W
	B <sub>LE</sub>	ENDTEST	;  Z-Z0   <z0 *<br="">PERCENT/100 8/10 + W</z0>
	MOVEW	(A6), D4	Reject Signal 8 + 2W
ENDTEST	DBF	D0, LOOP	Loop to Next Call 14 + 3W/10 + 2W

Total clocks. 52 +13W + 8192 (285 + 11W) + 8192 (287 + 18N) + 1638 (8-2+2W)=52 + 13W + 8192 (572 + 35W) + 1638(6 + 2W)=4,695,576 + 290 009W

iAPX 86/10			# of Clock Cycles
	XOR	CX,CX	ZERO X and Y
	MOV	SI, OFFSET(GDATA)	,INIT POINTER 4 + W
;	CLD		,DF=FORWARD 2
AGAIN	MOV	AX,CX	OUTPUT X, 2
	OUT	DTOA,AX	,AND Y 10 + W
	LODS	GDATA	,GET Z0 12 + W

iAPX 86/10(C	ontinued	1)	# of Clock Cycles
	MOV	BX,AX	STORE ZO IN
	MUL	PERCNT	BX 2 ,Z0 PERCNT 130 + W
	OUT	CONVRT,AX	START A/D CONVERTER 10 + W
	DIV	HUNDRD	,Z0*PERCNT/ 100 161 + W
	MOV	DX, AX	DX=TOLER
	IN	AX,ATOD	,INPUT Z FROM A/D 10 + W
	SUB	AX,BX	,DELTA-Z-Z0 3
	JA	CMPARE	;JUMP IF POSITIVE 4/16 + W
	NEG	AX	,DELTA=-DELTA 3
CMPARE.	СМР	AX,DX	,DELTA < = TOLER?
	JBE	INCCX	3 ,JUMP IF YES 4/16 + W
,	OUT	REJECT, AX	,REJECT PART
INCCX	JMP INC	SHORT(NEXT) CX	10 + W , 15 + W ,INC X & Y 2
	CMP	CX,4000H	,DONE?
	JNE	AGAIN	4 + W ,NO, PROCESS 4/16 + W ,NEXT POINT
NEXT			
	DW	100	

HUNDRD. DW 100

Total number of clock cycles 6,680,000 + 400W,

Block Translate - Destructive

Special feature for Z8000)	# of Clock Cycles
LD R0,COUNT	,Get Length of
	EBCDIC
	String
	7 + 2W
LD R3, ↑EBCBUF	,Address of
	EBCDIC
	String 7 + 2W
LD R5, ↑TRTAB	,Address of
	Translation
	Table 7 + 2W
TRIRB R3 ↑, R5↑,RD	Translate
	EBCDIC
	String
	11 + 2W + +(14 + 3W)132
	(

Total Clocks<sup>-</sup> 1880 + 404W

B. Block Translate Benchmark – Destructive						
Z8002		# of Clock Cycles				
TRTAB		,CICEBD-ASCII Translation Table				
EBCBUF	CONSTANT EBCEOT=03 CONSTANT COUNT=132 CONSTANT ASCEOT=04	,EBCDIC-String ,EOT in EBCDIC , ;EOT in ASCII				

Z8002 (Continued)	# of Clock Cycles
LD R3, EBCBUF	;Address of EBCDIC String $\rightarrow$ R3 7 + 2W
LD R2,EBCEOT	,EDT Char $\rightarrow$ R2 7 + 2W
LD R0, COUNT	,R0=COUNT 7 + 2W
LD R1 R0 CPIRB R2,R3↑,R0,EQ	, 3 + W ;R0=COUNT-∝
SUB R1, R0	11 + 2W + 132(9+W) ,R1=R1-R0= $\infty$ :4 + 2W
LD R3,↑EBCBUF	Address of EBCDIC String
LD R5,↑TRTAB	, 7 + 2W ;Address of Translation
TRIRB R3↑,R5↑,R1	Table 7 + 2W
LDB R3↑, ASCEOT	11 + 2W + 132(14+3W) ,Write ASCEOT 11 + 3W
T	

Total clocks 3111 + 547W

This is the worst possible case since the scanning of the string is actually done only for characters (until the encounter of EOT) **Z8001** # of Clock Cycles

		" •· •·••
TRTAB EBCBUF		5
	CONSTANT EBCEDT=3	,EOT in EBCDIC
	CONSTANT COUNT=132	1
	CONSTANT ASCEOT=04	EOT in ASCII
	LDL RR2,↑EBCBUF	11 + 3W
	LD R4,EBCEOT	7 + 2W
	LD R0,COUNT	7 + 2W
	LD R1,R0	3 + W
	CPIRB R4, RR2↑,R0,EQ	
	1.	1 + 2W + 132(9+W)
	SUB R1,R0	4 + W
	LDL RR2,↑EBCBUF	11 + 3W
	LDL RR6,↑ TRTAB	. 11 + 3W
	TRIRB RR2 ,RR6↑,R1	
	11 +	- 2W +132(14+3W)
	LDB RR2↑,ASCEOT	11 + 3W
Total algebra 0	100 1 55014	

Total clocks. 3123 + 550W

68000			# of Clock Cycles
	MOVEB	D2,#EOT	,Get EOT
			8 + 2W
	MOVEW	D0, #COUNT	Get Length of EBCDIS
			String 8 + 2W
	B <sub>E0</sub>	DONE	;Length=0 Exit
			10/8 + W
	MOVEL	A3,#EBCBUF	,A3=Address of EBCDIC
			String
			12 + 3W
	MOVEL	A5, #TRTAB	,A5=Address of Translation
			Table 12 + 3W
LOOP	MOVEB	D1,(A3)	,Get EBCDIC
			Character
			8 + 2W
	MOVEB	(A3),A5(0,D1)	,Replace it by ASCII
			Translation
			19 + 4W
	CMPB	D2,(A3)+	,EOT? 8 + 2W

68000 (Continue	d)		# of Clock Cycles
E	BEQ	DONE	,Yes – Exit 10/8 + W
C	<sup>DB</sup> F	D0,LOOP	,No-Loop 10 + 2W/14 +3W
DONE			
Total clocks 48 + + 10W + 7524 +			
iAPX 86/10			# of Clock Cycles
MOV	BX,OFFS	ET(TABLE)	,INIT TRANSLATION PTR 4
MOV	SI, OFFSE	ET(EBCBUF)	INIT EBCDIC BUFR
MOV	DI,OFFS	ET(ASCBUF)	INIT ASCII BUFR PTR 4
MOV	CX,COUI	NT	,INIT COUNT 14 + W
CLD JCXZ	FINISH		DF=FORWARD 2 JUMP IF COUNT=0 6/18 + W
NEXT LODS	EBCBU	F	GET EBCDIC CHAR 12 + W
XLAT	TABLE		TRANSLATE TO ASCII 11 + W
STOS	ASCBU	=	,STORE IN ASCII BUFR 11 + W
CMP	AL,EOT		CHAR=EOT?
LOOF FINISH	PNE NEX	г	4 ;LOOP IF NE OR CX≺≻0 5/19 + W

FINISH

Total Number of clock cycles. 7,400 + 800W

### C. Bubble Sort

Z8002		# of Clock Cycles
BSORT	LD R4,ADR	Load Starting Address
		9 + 3W
	LD R5,COUNT	;Load Word Count 9 + 3W
	DEC R5	;Set Number of Compares
		4 + W
( INIT	RESB RL6,0	;Clear Exchange Flag 4 + W
10	LDL RR2, RR4	Copies of Adr and Count
10		5+ W
* COMP	LDL RR0, R2↑	Fetch 2 words in R0,R1
		11 + 2W
*	CP R0.R1	;Out of Order? 4 + W
*	JR LE DECCNT	
	EX R0.R1	Yes-Swap them 6+W
	LDL R21,RR0	Store Back 11 + 2W
	SETB RL6.0	4 + W
* DECCNT		Point to Next Pair 4 + W
*	DEC R3	Decr, Word Count 4 + W
*	JR GT COMP	:Done? 6+ W
1	BITB RL6.0	Exchange Flag = $1^{9} 4 + W$
10 1	JR NZ INIT	Yes-Start Next Pass 6 + W
		No Dono
<b>T</b>	+ 7W + 10 (19 +	10
lotal clocks 22 -	+ 7W + 10(19 +	$4W) + \sum_{m=1}^{2}$
[[10-m](56+11)	/v]+	
(M-1)(35+7W)	= 212 + 4/W + 4	45 (91 + 18W) = 4307 + 857W
Z8001		# of Clock Cycles
	····	LS SS
BSORT	LDL RR12, ADR	15 + 4W/13 + 3W
	LD R5, COUNT	9 + 3W
	DEC R5	4 + W
( INIT	RESB RL6,0	4 + W
10	LDL RR2, RR121	5+ W
	LD R4,R5	3 + W
`		

<b>Z8002</b> (Continu	ued)		# of Clock Cycles
COMP:	LDL RR0,	RR12	11 + 2W
	CP R0,R1		4 + W
	JR LE DE	CCNT	6+ W
	EX R0,R1		6 + W
	LDL RR2		11 + 2W 4 + W
DECCNT	SETB RL6 INC R3.2	5, 0	4 + V 4 + W
DECONT	DEC R4		4 + W 4 + W
	JRGTCC	MP	6+ W
1	BITB RL6		4 + W
10	JR NZ INI		6+ W
(SS) Total clock		+ 10[(19 + 4W = 4341 + 867W	/) + (3 + W)] + 45(91 /
(LS) Total clock	s: 28 + 8W		') + (3 + W)] + 45(91
68000	,		# of Clock Cycles
BSORT	MOVEAL	A1,400	Start Address → A1
		D2 404	12 + 3W
	MOVEW	D3,404	,Count →D3 12 + 3W
	SUBQ	D3,#1	4 + W
	CLR.B	D1	Exchange Flag = 0
	02.1.0	0.	4 + W
10 ( INIT	MOVEAL	A0,A1	Copy Start Address
{			into A0 4 + W
l	MOVEW	D0,D3	;Copy Count into D0
			4 + W
* COMP	MOVEW	D2,(A0)+	Fetch word 8 + 2W
*	CMP	(A0),D2	:Next word greater?
+		DECONT	8 + 2W
•	BLS.S	DECCNT	;Yes. Continue 8/10 + W
	MOVEW	(40)(-2) (40)	No. Exchange these
		(AU)(-2),(AU)	17 + 4W
	MOVEW	(A0),D2	two words 9 + 2W
	TAS	D1	Exchange Flag=1
		0.	4 + 3W
* DECCNT	DBE	D0,COMP	;Done?
	E		10 + 2W/14 + 3W
10 (	NOT.B	D1	;No. Test Exchange
{			Flag 4 + W
l l	BPL S	INIT	; 8/10 + W
Total clocks <sup>.</sup> 32	+ 8W + 10	(22 + 4W) - 2	$2 + \sum_{m=1}^{10}$
[(1		5W)+(m-1)(40	+8W)-10(4 + W)] =
iAPX 86/10	10 1 10/21	•	# of Clock Cycles

	, 10		. 0 , 0.00	•
	MOV BL,0FFH	, EXCHANGE=TRU	E 4	-
Å1	CMP BL,0FFH	, EXCHANGE=TRU	E? 4	
	JNE A4 XOR BL,BL	; NO, FINISHED 4/1 ; EXCHANGE=FALS		1
	MOV CX,COUNT	; CX=COUNT-1	0	
	DEC CX	1	4 + W 2	/
	XOR SI,SI	; SI=0	3	
Å2:	CMP AX,ARRAY(SI+2) JLE A3 XCHG ARRAY(SHZ),AX	ARRAY(I+1)? 1 NO 4/1 EXCHANGE ELEME	6 + W ENTS 6 + W	V
	ARRAY(SI),AX	1	8 + V	١

#### iAPX 86/10 (Continued) # of Clock Cycles MOV BL, OFFH ; EXCHANGE=TRUE 4 A3 INC SI SI=SI+22 INC SI 2 LOOP A2 ; DEC CX & LOOP IF <> 0 5/17 + W JMP A1 15 + W A4<sup>.</sup>

Total number of clock cycles. 9,120 + 950W

### D. Computer Graphics XY Transformation

Z8002		# of Clo	ck Cycles
		Cycles	
	LD R2,COUNT	;INIT COUNT	9 + 3W
	LD R3,↑ARRAY	;INIT ARRAY POIN	TER
			7 + 2W
	LD R4,X0	;INIT XO	9 + 3W
	LD R5,Y0	INIT YO	9 + 3W
	LD R6,L2	;INIT L2	9 + 3W
	LD R7,L1	INIT L1	9 + 3W
XYSCAL	LD R1.R3↑	GET X ELEMENT	7 + 2W
	SUB R1.R4	:X-X0	4 + W
	MULT RR0.R6	:(X-X0)*L2	70 + W
	DIV RR0, R7	;(X-X0) *L2/L1	95 + W
	LD R3↑.R1	STORE ELEMENT	8+20
	INC R3.2	INC POINTER	4 + W
	LD R1, R3↑	GET Y ELEMENT	7 + 20
	SUB R1.R5	:Y-Y0	4 + W
	MULT RR0,R6	(Y-Y0)*L2	70 + W
	DIV RR0.R7	(Y-Y0)*L2/L1	95 + W
	LD R3↑,R1	STORE ELEMENT	
	INC R3.2	INC POINTER	4 + W
	DJNZ R2,XYSCAL	,DEC R2 & LOOP	
		,nz>/u	11 + V

Total clock cycles = 52 + 17W + 16384(387+17W)= 6,340,660 + 278,545W

Z8001		# of C	lock Cycle
		Cycles	
	LD R2,COUNT	INIT COUNT	
	LD R3,X0		10 + 3W
	LD R4,Y0		10 + 3W
	LD R5,L2	,INIT L2	10 + 3W
	LD R6,L1	;INIT L1	10 + 3W
	LDL RR8,↑ARRAY	,INIT ARRAY PO	NTER
			11 + 2W
XYSCAL	LD R1, RR8↑	GET X ELEMEN	T 7 + 2W
	SUB R1,R3		4 + W
	MULT RR0,R5	;(X-X0)*L2	
	DIV RR0.R6	(X-X0)*L2/L1	
	LD RR8↑,R1	STORE ELEMEN	
	INC R9,2	INC POINTER	
	LD R1, RR8↑	GET Y ELEMEN	T 7 ± 2\M
	SUB R1,R4		4 + W
	MULT RR0,R5		
	LD RR8↑,R1		
	INC R9,2	INC POINTER	
	DJNZ R2,XYSCAL		4 + W
	) + 17W + 16384(38 278,545W	7 + 17W) = 6,340	,668
68000		# of Clo	ck Cycles
	MOVEW D2,COUNT	,INIT COUNT	12 + 3W

MOVEW D2,COUNT	,INIT COUNT	12 + 3W
MOVEW A3#ARRAY	;INIT ARRAY PO	DINTER
		8 + 2W

68000 (Conti	nued)	# of Cl	ock Cycles
	MOVEW D4,X0	,INIT XO	12 + 3W
	MOVEW D5,Y0	INIT YO	12 + 3W
	MOVEW D6,L2	,INIT L2	12 + 3W
	MOVEW D7,L1	;INIT L1	12 + 3W
XYSCAL:	MOVEW D1(A3)	,GET X	8 + 2W
	SUBW D1,D4	,X-X0	4 + W
	MULU D1,D6	;(X-X0)*L2	70 + W
	DIVU D1,D7	;(X-X0)*L2/L1	140 + W
	MOVEW (A3)+,D1	,STORE & INC	POINTER
			8 + 2W
	MOVEW D1,(A3)	;GET Y	8 + 2W
	SUBW D1,D5	,Y-Y0	4+ W
	MULU D1,D6	,(Y-Y0)*L2	70 + W
	DIVU D1,D7	,(Y-Y0)*L2/L1	140 + W
	MOVEW (A3)+,D1	;STORE & INC	POINTER
			8 + 2W
	DB <sub>F</sub> D2,XYSCAL	14 + 3	W/10 + 2W

Total clocks: 64 + 16W + 16386 (474 + 17W) = 7,766,016 + 278,544W

iAP.

PX 86/10		# of Clock Cycles
	MOV CX,COUNT	,INIT COUNT
		14 + W
	MOV SI, OFFSET (ARRAY)	,INIT ARRAY POINTER 4
	MOV DI,SI	INIT ARRAY
		POINTER 2
	CLD	;DF=FORWARD
		2
XYSCAL <sup>.</sup>	LODS ARRAY	GET X ELEMENT
		12 + W
	SUB AX,X0 MUL L2	,X-X0 15 + W ;(X-X0)*L2
	WOL L2	(130 + W)
	DIV L1	;(X-X0)*L2/L1
		161 + W
	STOS ARRAY	STORE ELEMENT
		11 + W
	LODS ARRAY	GET Y ELEMENT
		12 + Y
	SUB AX,Y0 MUL L2	;Y-Y0 15 + W ;(Y-Y0)*L2
	MOLEZ	130 + W
	DIV L1	,(Y-Y0)*L2/L1
		161 + W
	STOS ARRAY	STORE ELEMENT
		11 + W
	LOOP XYSCAL	DEC CX & LOOP IF
		5/17 + W .CX≺≻0
		,0/120

Total number of clock cycles = 11,200,000 + 320,000W

Е.	Reentrant	Procedure

Z8002	# of Clock Cycle				
	PUSH R15↑,R8	,R8=PARAM1			
		9	)+	2W	
	PUSH R15↑,PARAM2	,PUSH PARAM2			
		13	3 +	4W	
	PUSH R15↑,PARAM3	;PUSH PARAM3			
		13	3 +	4W	
	CALR PROC1	, 10	+ C	W	
	INC R15,6	;Remove PARAM1	-		
		3 from the Stack	(		
			4 +	W	
PROC1	PUSH R15↑,R14	;Save R14 9	) + (	2W	
	LD R14,R15	Initialize R14	3+	W	
	SUB R15,6+16	Set up Local			
		Storage 7	7+	2٧	

	inued)		ock Cycles	68000 (Cont	inued)			ck Cycles
	LDM R15↑,R0,8	;Save Registers			BSR SUB			20 + 4W
	URE BODY		25 + 10W		ADDQ SP,#6		Remove PAR from the Sta	
,FNOUEL		Get PARAM1					nom the ote	4+ W
		,	10 + 3W	SUB	LINK A6,#6		;A6=Framepo	ointer
	ADD R0,6(R14)	,ADD PARAM2				(0.0)		18 + 40
		,ADD PARAM3	10 + 3W		MOVEMW OFFO,	-(SP)	,Save A3-0,D7 Stack	/-4 on 48 + 10W
	ADD R0,4(R14)		10 + 3W	PROCE	URE BODY		SIdUK	40 1 100
	LD -2(R14),R0	Store in LOCA		,110022	MOVEW D0,A6(+	10)	,Get PARAM1	
			12 + 3W					12 + 30
,PROCED	URE RETURN				ADDW D0,A6(+8	)	;Add PARAM2	
	LDM R0,8,R15↑	,Restore Gener Registers	ai 35 + 10W		ADD W D0,A6(+6	ຄ	Add PARAM	12 + 3V
	ADD R15,6+16	:Restore SP to I				,,		, 12 + 3V
		to R14	7 + 2W		MOVEW A6(-2),D	0	,Store in LOC	AL1
		;Restore R14	18 + 2W					9 + 3V
	RET			,PROCEL			Postoro A2 0	
otal clocks	205 + 55W				MOVEMW (SP)+,	UFFU	;Restore A3-0	44 + 11V
Z8001		# of C	lock Cycles		UNLK A6		,Restore A6	
	PUSH RR14↑,R8	,R8=PARAN	/1		RTS			16 + 4V
			9+ 2W	Total clocks	250 + 58W			
	PUSH RR14↑, PARAM2			iAPX 86/10			# of Clo	ock Cycle
	PUSH RR14↑, PARAM3		//16 + 5W		PUSH AX	PUS	PARAM1	10 + V
			//16 + 5W		PUSH PARAM2	,1001		22 + 1
	CALR PROC1		,		PUSH PARAM3			22 + V
			15 + 3W		CALL PROC1			19 + \
	INC R15,6	Remove PA		, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				
PROC1	PUSHL RR14↑,RR12	Save RR12	: 4 + W 12 + 3W	, PROCE	DURE ENTRY			
111001	LDL RR12,RR14	Initialize RR		PROC1	PUSH BP	;SAVE	BP	10 + V
	SUB R15,6 + 16	Setup Local			MOV BP,SP		ALIZE BP	2
			7 + 2W		SUB SP,6	,SETU	JP LOCAL STO	
	LDM RR14↑,R0,8 DURE BODY	,Save R0-7	35 + 10W		PUSH AX	S AV/F	GENERAL	4 10 + V
,I NOOLI	LD R0,12(RR12)	,Get PARAM	1		PUSHBX		STERS	10 + V
		,	14 + 3W		PUSH CX			10 + V
	LD R1,10(RR12)	,Add PARAN			PUSH DX			10 + \
			14 + 3W 4 + W		PUSH SI PUSH DI			10 + V 10 + V
	ADD R0,R1 LD R1,8(RR12)	Add PARAN			FUSHDI			10 + 1
	2011,0(1112)	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	14 + 3W	PROCE	DURE BODY			
	ADD R0,R1	,	4 + W	,				
	LD -2(RR12),R0	,Store in LOC			MOV AX,(BP+8)		PARAM1	17 + V
PROCE	OURE RETURN		14 + 3W		ADD AX,(BP+6) ADC AX,(BP+4)		PARAM2 PARAM3	18 + V 18 + V
,I NOOLL	LDM R0,8,RR14↑	;Restore R0-	7		MOV (BP-2),AX	,	RE IN LOCAL1	18 + V
			35 + 10W					
	ADD R15,6+16	,Restore SP		; PROCE	DURE RETURN			
		RR12	7 + 2W			DECT		
	POPL RR12,RR14↑	,Restore RR*	12 + 3W		POP DI POP SI		FORE GENERA ISTERS	NL 8+V 8+V
	RET		10 + W		POPDX	,		8 + V
Total clocks (	(Short segmentation) <sup>,</sup> 243	3 + 60W			POPCX			8 + V
	Long segmentation) 247				POP BX			8 + V
68000		# of C	lock Cycles		POP AX MOV SPBP	BEG	FORE SP	8 + V 2
	MOVEW -(SP),D0	.DO=PARA			POP BP		FORE BP	2 8 + V
		,00-1 ANA	9+ 2W		RET 6			20 + V
	MOVEW -(SP),PARAM2	2 ,Push PARA	M2	Total numbe	r of clock cycles $= 3$	10 + 3	5W	
	MOVEW -(SP),PARAM3	3 ,Push PARA	17 + 3W					

and a second second second second

-



SPECIAL REPORT ON FUTURE DIRECTION IN SYSTEMS DESIGN

**MICROPROCESSORS/MICROCOMPUTERS** 

# **OPERATING SYSTEM SUPPORT-THE Z8000 WAY**

All processor architectures are not created equal when it comes to providing designers with the tools they need for effective system resource management

### by Richard Mateosian

**D** perating systems are responsible for allocation, deallocation, and protection of processing and storage elements, external interfaces, programs, and program status. They manage communication and sharing, and define, facilitate, and enforce protocols, conventions, and policy. Several kinds of architectural support facilitate the operating system's task in a wide range of applications: restriction of central processing unit and memory use, memory mapping, sharing of programs and data, program relocation, stacks, context switching, input/output system and interrupts, distributed control, and support for conventions.

Operating system support is an important feature of Z8000<sup>\*</sup> architecture. Special consideration was given to that function during design of the Z8000 central processing unit (CPU), the Z-BUS<sup>\*</sup> component interconnect, and their support chips. In this discussion, "operating system" will comprise the portion of the computer application—both hardware and software—that is devoted to managing hardware and software resources.




Fig 1 Hardware block diagram of arcade game system. Essential elements include CPU, memory, input and display devices, and clock circuits.

To show how the Z8000 provides operating system support, an application of the hardware and software similar to that used in a popular arcade game will be described. Fig 1 shows the game's hardware configuration; the system elements are pieces of hardware including CPU, memory, realtime clock, input and display units, and integrated circuits for interface to the CPU. Arrows represent electrical connections through which data and control signals are passed among the elements. Configuration of the hardware elements alone, however, provides little insight into the game's operation.

In the game's software architecture (Fig 2), system elements are pieces of software "in action" on the data defining the state of play at any time. Connecting

\*Z8000 and Z-BUS are registered trademarks of Zilog, Inc

Richard Mateosian, 28000 specialist at Zilog, Inc, 1315 Dell Ave, Campbell, CA 95008, is the author of Programming the 28000 (Sybex 1980) and Inside BASIC Games (Sybex 1981). Formerly employed in the development of minicomputer based turnkey systems, he has a BS in mathematics from Rensselaer Polytechnic Institute and a PhD from the University of California at Berkeley.




Fig 2 Software block diagram of arcade game application. Essential elements are processes, or tasks, that provide for graphics generation, horizontal and vertical synchronization, and realtime scorekeeping.

arrows represent the paths and directions of interprocess communications (messages). The software configuration gives a good idea of how the game works. Fig 3 lists system elements supporting the hardware and software function outlined in Fig 1 and Fig 2. These software components allow manipulation of hardware and applications software, and represent system services that all operating systems must supply.




Fig 3 Underlying operating system elements required by arcade game application. All elements support software functions. Hardware support is provided by interrupt/trap handler, clock manager, and utility elements.

### **Restriction of CPU access**

The operating system must allocate the CPU to a process while protecting itself and other processes. In other words, the operating system must be able to turn the CPU over to a process that will not perform potentially destructive actions. To this end, the Z8000 incorporates a system/normal (S/N) bit in its flag/ control word (FCW) register, which corresponds to the program status word (PSW) in other machines. (See Fig 4.) The S/N bit determines whether the CPU executes in system or normal mode. In normal mode, the portion of the FCW containing S/N is inaccessible; the only way to enter system mode is through execution of a system call (SC) instruction.

The refresh and program status area pointer (PSAP) control registers and the system mode stack register are all inaccessible from normal mode. The normal mode stack register is accessible from system mode under the alias normal stack pointer (NSP), so that normal mode programs can pass arguments to system mode programs on the normal mode stack. When the S/N bit is

in the normal state, privileged instructions—ie, I/O, interrupt return, nonmemory synchronization, control register manipulation, and halt—cannot be executed; operating system tasks are executed in the system mode.

Another protective feature is associated with the S/N bit. There are two copies of the implied stack register, one for interrupt and one for subroutine returns. One is used when the CPU is executing in system mode, the other when it is in normal mode. Programs executing in normal mode have no access to the system mode stack register.

Passing between system and normal modes requires a change to the FCW, which is accomplished through a privileged instruction or automatically in response to an interrupt or trap. Privileged instructions are load from control register (LDCTL), interrupt return (IRET), and load program status (LDPS). A system call trap, which is a 1-word instruction with eight programmable bits, allows a normal mode program to call one of 256 system mode programs.

The arcade game illustrates how system and normal modes can be used. All of the application software processes seen in Fig 2 can run in normal mode, while the operating system elements in Fig 3 can run in system mode. Calls to the operating system elements from the applications software processes are made using the 256 system calls. For example, the defender guns process can execute the instruction SC #createprocess, is a number from 0 to 255 encoding one of the system functions namely, the one that creates processes. Programs and data that constitute the initial state of the new process can be passed to the process creation program in registers or on a stack.




Fig 4 Z8000 system/normal operation. S/N bit of flag/control word determines execution mode, system or normal, of CPU.

### Memory management

Existence of a user mode and privileged instructions does not solve the entire protection problem; the other half of the solution involves restriction of memory use. Most CPU designs call for a comprehensive memory management facility to unify the approach to restriction of memory use, memory mapping, program relocation, sharing of programs and data, and stack use.

The Z8000 uses an external memory management unit (MMU) that is integrated with a segmented addressing scheme in the CPU. The MMU translates addresses. checks attributes, and interrupts the CPU if an invalid access occurs. Sets of attributes are checked against access rights implicitly or explicitly associated with each process. Then, for example, if a program in user mode attempts to access a memory address whose attributes do not match the program's access rights, the CPU will trap to a system routine designed to deal with such invalid accesses. CPU addressing scheme and the MMU determine which sets of attributes can be associated with portions of the memory address range. Typically, attributes are associated with a segment in a machine that uses 2-dimensional, or segmented, addressing. In a machine with linear addressing, attributes are usually associated with fixed size blocks of addresses called pages.

The arcade game probably does not need memory mapping or virtual memory, since the total memory space of such an application is small. Access restriction, relocation, and sharing of programs and data can be useful in any application, however. On the other hand, UNIX and UNIX-like operating systems, in which there are many small processes, are well suited to the 28000's segmented addressing and memory management.

### Use of stacks

Stacks are important tools for meeting the operating system's responsibilities. A stack is a last in, first out memory associated with two operations: pushing (adding

an item) and popping (removing an item). Stacks are explicitly or implicitly used by the operating system to allocate memory in a flexible way, which, in connection with based addressing, allows programs needing nonregister storage to be reentrant and position independent. A special case of this is storage of return addresses for subroutine calls and machine state for interrupt processing. In the arcade game, the use of stacks to allow reentry of programs plays an important role. Rocket processes, for example, can all share a common processing routine while each uses a different set of data.

Z8000 architecture calls for the placement of stacks as arrays in memory with an address register marking the top of the stack and providing, through based addressing, access to items at locations relative to the top of the stack. The stack register is a dedicated (special purpose) register in some architectures. In the Z8000, any of the registers R1 to R15 can be used as a stack register, although the architecture determines which stack register is to be used for saving returns from a subroutine or the machine state on interrupts.

The implementation of stacks as arrays in memory and the use of general purpose address registers for stack registers make provision for overflow and underflow protection difficult. The Z8000 provides stack limit protection through use of the attribute specification associated with memory protection. Other architectural features are desirable for the support of stacks, including the ability to designate one or more stacks for program use, single- and multiple-argument push and pop instructions, and automatic warning (traps) of impending stack overflow or underflow.

### **Context switching**

One difficulty that arises when several processes run concurrently is the overhead associated with context switching. The context of a process is that portion of its state which occupies shared resources. For example, since all processes must share the program counter (PC), each process's PC value is part of its context. The Z8000 has a single set of general purpose registers, control registers, CPU status registers, and so forth. Thus, when the same processing element (CPU) is allocated to more than one process, the process contexts must include the contents of any register that is used. Context switching saves the context of one process and recalls the stored context of another process.

Automatic context switching is provided for interrupts and traps. When an interrupt occurs, the current CPU status (FCW and PC) is saved on the system mode stack, along with a "reason" read from the address data lines AD15 to AD0 during the interrupt acknowledge cycle. Then new values for the FCW and PC are taken from the program status area (PSA). The IRET instruction restores PC and FCW to the preinterrupt state and discards the reason, leaving the stack as it was before the interrupt. Architectural features that expedite context switching include automatic saving of CPU state on interrupts, single-instruction block register saving and restoring, and access to all necessary control registers.

The Z8000 interrupt and trap handling facility provides an automatic, rapid context switch from the executing program to the interrupt processing routine using interrupt vectors stored in a memory table (the PSA). The FCW, PC values, and a reason are saved on the system mode stack, and new FCW and PC values are set from the PSA entry (vector) corresponding to the interrupt type. The IRET instruction restores the CPU to the preinterrupt state, while at the same time removing the saved information from the stack.

Context switching involving general purpose registers is facilitated in the architecture by block register saving and restoring instructions. These can be used to simulate pushing or popping a block of registers to or from any stack. For example, the eight registers R0 to R7 can be saved on the stack controlled by register RR14 by executing

DEC R15,#16	!Make room on stack!
LDM @RR14,R0,#8	Save the registers!

These two instructions require 39 clock cycles of execution time, or less than  $4 \mu s$  at 10 MHz.

## Stacks are an important tool for meeting the operating system's responsibilities.

In some cases, the values of control registers are essential to the context of a process; the normal mode stack register and the flags register, which contains the bits that define condition codes such as "less than or equal to," are obvious examples. A load control register instruction allows the transfer of any of these registers to or from a general purpose register, permitting them to be saved and restored.

### I/O system and interrupts

Operating system responsibilities in the I/O system and interrupts vary greatly with the type of application. Architecture of a general purpose CPU must provide the flexibility necessary to accommodate the I/O requirements of a wide range of applications.

One of the operating system's most difficult tasks is control of access to I/O resources. Unlike memory, which can be divided into large, relatively homogeneous blocks, the elements of the I/O space require special purpose management, protection, and access techniques. In addition, device timing requirements and externally set policies for conflict resolution make hardware support of I/O mechanisms mandatory.

Architectural features that support the I/O system and interrupts are a vectored interrupt scheme; specification under program control of the CPU state to be established for each type of interrupt; and a rapid, automatic context switching mechanism in response to interrupts. Also desirable are a means of defining conflict resolution policies and interruptibility of interrupt processing; a coherently designed family of components, compatible interconnection bus, and established set of bus protocols to allow future family growth; block I/O instructions and direct memory access; and restricted access to I/O facilities.

A vectored interrupt scheme allows the CPU state to be switched immediately to an appropriate processing routine without the need for software to ascertain the interrupt type and call the appropriate routine. This is done on the basis of either the port of connection or the contents of a vector supplied by the interrupting device. The PSA block of memory stores interrupt vectors (ie, the new CPU status) for each type of interrupt and trap. In addition to separate lines for nonvectored and vectored interrupts, as well as a nonmaskable interrupt for situations that cannot wait, there is a table of PC values to be indexed by an 8-bit vector placed on the AD bus by the interrupting device. The block of memory used for the PSA is not fixed, as it is in some CPUs; it can be anywhere in memory, and a pointer to it (the PSAP register) can be set using the privileged LDCTL instruction.

Conflict resolution is achieved through a simple scheme. The three levels of interrupt-nonmaskable, nonvectored, and vectored-are assigned three levels of priority by the CPU. Using the privileged disable/enable interrupt (DI/EI) instruction, the vectored and nonvectored interrupt lines can be masked so that interrupts wait until the unmasking of the associated line. When interrupts arrive simultaneously on more than one line, priority determines which will be processed first. The processing routine for one interrupt type can be interrupted by the routine for another if the corresponding line has not been masked. Whether other lines are to be masked or not can be determined automatically by specifying the appropriate mask bit in the FCW portion of the PSA entry. Otherwise, the determination can be made by the program, which can bracket interrupt sensitive code between DI and EI instructions.

A priority scheme is daisy chained through devices attached to the CPU on the same interrupt line. In this way devices closer to the CPU can interrupt the processing of more remote device interrupts unless the given line is masked during all or part of the processing. This approach allows any priority resolution scheme to be implemented externally.

Block I/O instructions and direct memory access are important and straightforward performance improvement features. Block I/O instructions require careful implementation; they must use general purpose registers continuously to save their current state so that they can be interrupted. Direct memory access functions require the development of bus control protocols and a means of protecting partially loaded or saved memory blocks from access by concurrently executing programs. A key aspect of the Z8000 I/O system is the protection privileged instructions provide, allowing an operating system to manage the I/O interfaces without interference from normal mode programs.

### **Distributed** control

When processes to which separate processing units may have been allocated share a common memory, guarded commands and semaphores are used. Basic architectural support for these techniques is atomic test and set (TSET), a CPU instruction that tests a memory location for the value "available" and simultaneously sets the value to "not available." "Atomic" refers to the fact that there can be no other access to the given memory location between the test and set portions of the instruction. This prevents two concurrently running processes from finding the location set to "available" simultaneously.

Architecture provides synchronizing procedures, both for processes that share memory and for those that do not. In the case of shared memory, the TSET instruction provides the basis for synchronization. In the case of nonmemory synchronization, the Z-BUS specification includes a set of lines and a protocol for resolving simultaneous requests for shared resources while the CPU provides instructions to support the bus connection and protocol.

### Support for conventions

In the design of a CPU, consideration must be given to whether architecture should support all conventions equally or encourage specific conventions through special features. For instance, should a CPU be designed with general support for high level languages, or should it be designed to optimize Pascal at the expense of FORTRAN programming efficiency? Should it provide special features that make a subroutine argument passing convention using the stack especially efficient at the expense of the efficiency of other argument passing conventions? Z8000 design supports many conventions, including a segmented addressing scheme, message passing for interprocess communication, component and backplane bus protocols, and interrupt protocols for all components.

A message is a set of characters (or words) emitted by one process and received, asynchronously, by another. The processes do not need to know whether they have been allocated the same or different processing elements. Message passing support includes block 1/0 instructions in the Z8000 CPU; asynchronous interprocessor connection in the Z-FIO (first in, first out) buffer chip; acceptance of commands from and delivery of messages to the master CPU in designated message registers by the universal peripheral controller (Z-UPC); and allowance for high speed direct access to memory from external devices (eg, a Z-FIO chip) through the direct memory access chip.

### Summary

Several kinds of architectural support are available to system designers for meeting the requirements of the modern operating system. Restriction of access to CPU facilities, restriction of memory use, memory mapping, sharing of programs and data, program relocation, stacks, context switching, an I/O system and interrupts, and distributed control and support for conventions are all tools that can expedite effective system resource management.

The performance of two addressing mechanisms on three different microprocessors is examined. One of the mechanisms—and one of the micros—provided superior performance.

### A Performance Comparison of Three Contemporary 16-bit Microprocessors

Martin De Prycker\* University of Ghent

The choice of a new computer system is influenced by considerations of various importance; compatibility with the former system, software availability, cost, maintenance, and system performance.1 To a great extent, the system's performance depends on the central processor's architecture. To study the performance of a particular architecture, two methods are frequently used. One is that which was used in the CFA project,<sup>2-4</sup> in which three architectural parameters were defined and compared for a set of machine language routines. The other method consists of measuring the execution times of assembly language benchmarks on different processors, as was done at Carnegie-Mellon<sup>5</sup> and by Nelson and Nagle.<sup>6</sup> Other contributions to architecture evaluation have been made by Shustek,7 who compared instruction execution times, and by Lunde,8 who evaluated an ISP description of the processors. However, in order to obtain performance figures with any of these methods, the actual processor, or a simulator, has to be available.

The above-mentioned methods involve comparisons of performance made at a low level; here, I compared the performances of processors executing high-levellanguage programs. In block-structured high-level languages, a major part of execution time is spent on procedure and block entry/exit. (This has been noted by Batson, Brundage, and Kearns,<sup>9</sup> Tanenbaum,<sup>10</sup> and Blake.<sup>11</sup>) When we also include the execution time of variable addressing, it is clear that a large amount of the execution time of block-structured high-level-language programs is spent on procedure and block entry/exit and variable addressing. The overall system performance is thus strongly influenced by the implementation of the addressing mechanism. Therefore, several variable addressing mechanisms have been proposed, e.g., the display mechanism introduced by Dijkstra<sup>12</sup> and the addressing mechanism presented by Tanenbaum.<sup>10</sup>

In a recent paper,<sup>13</sup> I analyzed a method for describing variable addressing implementation performance, one that employs three independent parameter sets: a set of program statistics determined by high-level-language benchmarks, a set of architectural parameters based on the processor architecture and the variable addressing mechanism, and a set of technology-dependent parameters. The usefulness of this model lies in the independence of the three sets, and in the fact that the processor is available in neither physical nor virtual (i.e., simulated) form. Hence, a complete performance analysis can be done analytically. In addition, in order to evaluate the program statistics, the high-level-language benchmarks can be run on any computer system.

Using this analytical model, I compared the addressing mechanisms implemented on a number of processors. I chose three comparable 16-bit micros—the Intel i8086,<sup>14</sup> the Zilog Z8000,<sup>15</sup> and the Motorola MC68000.<sup>16</sup>

In the next section I will explain the performance model, as adapted to processors with an instruction prefetch pipeline.<sup>17</sup> I describe a set of Algol and Pascal benchmarks in the third section of this article and

\*Now with Bell Telephone Manufacturing Company, Antwerp, Belgium


### Addressing mechanisms that implement the block structure in high-level languages

In block-structured high-level languages, program statements can be recursively grouped into composite statements by means of two block delimiters (begin-end and procedure-return). The recursive program structure so generated can be represented by a *program tree* (Figure 1). Each composite statement or block can thus be given a number, its *static lexical level*, which is the depth at which the block definition is located in the program tree.

Hence, the lexical level of a block is always determined by the level of the (static) surrounding block: A *begin* generates a lexical level which is one level higher than the surrounding block; a corresponding *end* returns the level of the block to the surrounding level. A *procedure call* generates a lexical level which is one higher than the level at which the procedure is declared; a *return* puts the level back to the calling level.

Variables may be accessed only when they are declared within the same block or in *static* surrounding blocks, that is, when they reside at a lexical parent level. With respect to the program tree, this means that we can access all variables declared in path nodes from the root to the actual active node. This also means that *scope rules* are fully determined by the static program structure known at compile time. Within a block, each variable gets a *sequence number*, and a *lexical address* is formed by the pair (lexical level, sequence number). When a block ends (by an end or return), all variables within that block are no longer visible.

For the implementation of the scope rules of a block-structured language, one needs two stacks: a stack with static information (known at compile time), and a stack with dynamic information (known only at run time). Generally, one combines these stacks with the evaluation/allocation stack on which the defined variables and the temporary results are stored. The three stacks are merged into one stack via a linked-list technique. The stack of static and dynamic environments is implemented through *marker words* that are linked. Among other information, each marker contains two pointers: a static link, pointing to the previous dynamic environment. The top-most stack marker serves as the base address of



the allocation/evaluation stack of the current environment. For the sake of efficiency, the latter stack is implemented contiguously.

It is clear that, with the above simple structure, accessing variables in parent static environments necessitates tracing down the static pointer chain, possibly to a depth of several levels. In order to lessen or avoid this run-time overhead, two mechanisms have been proposed, namely the display mechanism and Tanenbaum's proposal

The display mechanism. In order to provide fast access to any iexical level, this scheme uses an extra stack (display) Each display location contains a pointer to the base of a visible environment. When a variable at lexical level *i* is accessed, DISPLAY[*i*] is used as base for level *i*. Thus, only one level of indirection is needed to access a variable at any static level. The main benefit of the display mechanism is that the address of any variable can be determined very easily: address = DISPLAY[*i*] + sequence number. Thus, the variable access time is independent of the lexical level.

During the execution of statement Q in our example, the display and data stack appear as shown in Figure 2. Variables are accessible through the display: All variables in the three levels can be reached.

Tanenbaum's mechanism. In order to reduce the overhead associated with display rebuilding—which must be done after every procedure return—Tanenbaum reduced the display to two pointers: a local pointer LP and a global pointer GP. Local and global variables can be reached through these pointers, and intermediate variables must be accessed by tracing the static pointer chain through indirections. The rationale behind this approach is that the addressing of variables at levels between the current level and the global level (i.e., intermediate variables) is a relatively rare event.

In our example the data stack during the execution of statement Q will appear as shown in Figure 3. Local (e,f) and global (a,b) variables can be addressed directly; intermediate variables (c,d) can be reached only by tracing the static pointer chain.




Figure 3. Pointers and stack during statement Q.

discuss their statistical parameters. In the fourth section Dijkstra's and Tanenbaum's addressing mechanisms, as implemented on the three microprocessors, are compared. It is shown that Tanenbaum's mechanism always performs better than Dijkstra's display mechanism. In the last section, I compare the relative performance of the three microprocessors, as a function of memory speed. I conclude by ranking the processors according to their performance. The correspondence with low-level performance analyses performed elsewhere is striking, not only qualitatively but also quantitatively. I also discuss a cost/performance model.

### Variable addressing implementation model

In an earlier work,<sup>13</sup> I expressed overall system performance as a function of three independent factors: the high-level-language programs (benchmarks); the processor architecture, i.e., the instruction set and register organization; and the technology. Here, I will examine this model as it has been adapted to processors with instruction prefetch buffers of different lengths.<sup>17</sup>

The overall system execution cost K, induced by procedure and block entry/exit and variable addressing, can be written as a product of three independent arrays: one composed of high-level-language program statistics S, one determined by the processor's architecture M, and one influenced by the technology  $K_T$ . That is,

$$\mathbf{K} = K_{\mathrm{T}} \cdot \boldsymbol{M} \cdot \boldsymbol{S}^{\mathrm{T}},\tag{1}$$

where the superscript T denotes array transposition.

This model was obtained in a very straightforward way: The execution cost of any high-level-language program can be determined as a weighted sum of the execution costs of the individual high-level-language instructions, with the frequency of these instructions in the test program as the weight factor. Thus, we can write

$$\mathbf{K} = T \cdot S^{\mathsf{T}}.$$
 (2)

The array S contains high-level-language program statistics concerning variable addressing, and thus is independent of either architecture or technology. The statistics which make up the S array comprise the following:

- The number of block entry/exits  $(n_b)$ .
- The number of procedure call/returns  $(n_p)$ .
- The number of variables accessed in the program  $(n_t)$ .
- The number of local variables accessed (*n<sub>l</sub>*). Local variables are variables which are accessed at the same level at which they are declared.
- The number of global variables accessed  $(n_g)$ . Global variables are variables which are declared at the outermost level.
- The number of intermediate variables accessed (n<sub>i</sub>). Intermediate variables are nonglobal variables

which are accessed at an higher lexical level than that at which they are declared.

- The total lexical-level difference of intermediate variables (*di*<sub>t</sub>), that is, the sum of the lexical-level differences between declaration and access.
- The total lexical-level difference between declaration and access of procedures (*dp<sub>i</sub>*)

The operations described here can be viewed as "generic instructions," and each high-level-language program can thus be written as a sequence of these generic instructions.

In Equation 2, T denotes an array of execution costs  $T_t$  of the generic instructions *i*, or

$$T = (\mathbf{T}_1 \dots \mathbf{T}_l \dots \mathbf{T}_n). \tag{3}$$

One possible description of the execution cost K is the execution time of the test program. Since my study involves only microprocessors, this execution time can be expressed in terms of the number of clock cycles, because of the indivisibility of the clock cycle time  $t_c$  (in nanoseconds).

The number of clock cycles T, needed to execute each generic instruction *i* depends on various parameters:

- The number of clock cycles TC<sub>i</sub> needed to execute each generic instruction *i*. It is assumed that the memory is fast enough (no wait states) and the instruction pipeline is always full.
- The number of extra clock cycles needed to perform a memory read (TMR<sub>i</sub>) and a memory write (TMW<sub>i</sub>) and used by slower memory.
- The number of extra clock cycles in the delay TPC<sub>i</sub>. This delay is caused by an empty pipeline resulting from the execution of a sequence of instructions when not enough memory is free.
- The number of clock cycles in the delay TPS<sub>i</sub>. This delay is caused by a memory that is slower than specified in the user's manual; hence, extra wait states are introduced in order to have a full pipeline.

The total number of cycles  $T_i$  can thus be written as a sum of clock cycles:

$$T_{l} = TC_{l} + TMR_{l} + TMW_{l} + TPC_{l} + TPS_{l}.$$
 (4)

The value of each of these parameters is determined by the processor's architecture and technology. If we express each parameter as a product of a technologydependent part and an architecture-dependent part, then Equation 1 will be satisfied, since the technological parameters are independent of *i*:

$TC_{l} = C_{l} \cdot K_{C}$	(5a)
$TMR_{I} = MR_{I} \cdot K_{MR}$	(5b)
$TMW_{i} = MW_{i} \cdot K_{MW}$	(5c)
$TPC_{l} = PC_{l} \cdot K_{PC}$	(5d)
$TPS_{i} = PS_{i} \cdot K_{PS}$	(5e)

**IEEE MICRO** 

If we define a technological array  $K_T$  and an architectural array  $M_t$  as

$$K_{\rm T} = (K_{\rm C} \ K_{\rm MR} \ K_{\rm MW} \ K_{\rm PC} \ K_{\rm PS}) \tag{6}$$

and

$$M_{i} = (C_{i} MR_{i} MW_{i} PC_{i} PS_{i})^{\mathrm{T}}, \qquad (7)$$

then we can rewrite Equation 4:

$$\Gamma_i = K_{\rm T} \cdot M_i \tag{8a}$$

or

$$T = K_{\rm T} \cdot M \tag{8b}$$

١f

$$M = (M_1 \ldots M_i \ldots M_n). \tag{9}$$

Applying Equation 8b to Equation 2 finally leads to the basic model of Equation 1.

For each of the five parameters of Equation 5, the question of whether to separate them into technology-dependent and architecture-dependent parts must be individually determined.

**Execution time in the optimal case.** When the memory is fast enough (no wait states) and the instruction pipeline is full, the total number of clock cycles needed for each generic instruction *i* is the sum of the number of clock cycles  $C_{ij}$  needed for the machine instructions *j* which compose the generic instruction *i*. These numbers  $C_{ij}$  can be easily found in the microprocessor user's manual.

Influence of slower memory on data memory operations. The read/write timing diagrams of the typical user's manual give the minimum number of clock cycles needed by the processor to execute a memory read or write. We call these values  $m_r$  and  $m_w$ . Let us denote the memory access time as x (in nanoseconds). The memory is fast enough if  $x/t_c \le m_r$  for a data read—no wait states have to be introduced. The number of clock cycles to be inserted depends on the memory speed, e.g., when  $m_t < x/t_c \le m_r + 1$ , only one cycle has to be introduced. The number of clock cycles to be inserted can thus be written as

$$D_r = \max\{0, [x/t_c - m_r]\},$$
 (10)

where [z] denotes the smallest integer greater than or equal to z. A similar expression  $D_w$  exists for data write operations.

This delay occurs for each data memory operation. The total number of memory operations required for each generic instruction *i* is the sum of the number of memory operations required for the individual machine instructions *j* ( $\mathbf{R}_{ij}$  read operations,  $\mathbf{W}_{ij}$  write operations). **Pipeline influence.** The number of clock cycles required for each machine instruction, as described in the user's manual of a microprocessor with an instruction pipeline, is only the number of clock cycles needed to "really" execute the instruction. It is assumed that the instruction word is already prefetched and available in the pipeline buffer. However, since the memory bus is not always free to fill the pipeline, sometimes the pipeline buffer is empty. This causes a delay so that the buffer can be filled before the instruction is executed. Microprocessor manufacturers give a typical value of 5 to 10 percent for this delay, but note that the value can be much higher, depending on the instruction sequence.

To determine this delay  $TPC_i$  exactly, the internal microcode of each processor would have to be available. However, since no information on this microcode was available, I used a best/worst-case analysis to determine an upper and lower bound for  $TPC_i$ .

In the *best case* I assumed that all free clock cycles in one machine instruction were grouped consecutively. For instance, when an instruction needed eight clock cycles and two memory operations of three cycles each, I supposed that the two free clock cycles were contiguous, as shown in Figure 1. Only one cycle needed to be inserted to do the prefetch.

The number of cycles to be inserted for each machine instruction can be determined by using the values of  $R_{ij}$ ,  $W_{ij}$ , and  $I_{ij}$  (the number of clock cycles for that instruction), and a table. One such relation for the Z8000, which has a pipeline length of one word, is shown in Table 1.

In the *worst case* I assumed that the free bus cycles were *not* grouped, as shown in Figure 2. In this example, two clock cycles have to be inserted. The number of cycles to be inserted can again be determined using a table, as shown for the Z8000 in Table 2.




Figure 1. Memory operation in the best-case model.

Table 1. Number of clock cycles to be inserted in the Z8000 for the best-case model.

		l <sub>11</sub>									
	1	2	3	4	5	6	7	8	9	10	11
$R_{ij} + W_{ij}$ 0 1 2 3	2 - -	1 - -	0 3 -	0 2 -	0 1 -	0 0 3	0 0 2	0 0 1	0 0 0 3	0 0 0 2	0 0 0 1

April 1983

Influence of slower memory on the use of a pipeline. When the memory is slower than specified, problems can arise in filling the pipeline buffer during instruction execution. These problems cause a delay TPS, that is dependent on the memory speed v. Again, information on the microcode would be needed to determine this delay exactly, and again 1 used a best/worst-case analysis to find bounds for this delay.

In the *best case* I took into account only the instructions Q which have just enough free clock cycles to do the prefetch without delay when fast memory is used. This is a lower bound, since I eliminated the instructions which operate without delay even when the memory is slower, i.e., instructions which have at least one free




Figure 2. Memory operation in the worst-case model.

Table 2. Number of clock cycles to be inserted in the Z8000 for the worst-case model.

					l <sub>11</sub>						
	1	2	3	4	5	6	7	8	9	10	11
R <sub>ij</sub> + W <sub>ij</sub> 0 1 2 3	2 - -	1 - -	0 3 - -	0 2 -	0 2 -	0 2 3 -	0 2 2	0 2 2	0 2 2 3	0 2 2 2	0 2 2 2

Table 3a. M for the display mechanism, implemented on the Z8000 for the best and worst cases.

M <sub>BEST</sub> =	85 3 4 0 3	194 11 7 0 6	24 2 1 0 0	48	<b>M</b> <sub>WORST</sub> =	85 3 4 12 13	194 11 7 30 31	24 2 1 3 4	1 8	
---------------------	------------------------	--------------------------	------------------------	----	-----------------------------	--------------------------	----------------------------	------------------------	--------	--

clock cycle available. The number of cycles to be inserted for these instructions Q depends on the memory speed and is equal to D, (Equation 10).

In the worst case I assumed that every instruction causes a delay of D, clock cycles, except the instructions which use the memory data bus very little and thus have enough free cycles. However, since in principle infinitely slow memory can be used, no instruction will have enough free cycles. Therefore I reduced the minimum memory speed to a practical value. This minimum is obtained for a maximum access time  $v_M$ . Thus an instruction which causes no delay in doing a prefetch must have at least Z free cycles, with

$$Z = \max\{m_r, [x_M/t_c]\} - m_t.$$
 (11)

This value is maximum (an upper bound) for a minimum value of  $t_c$ . This minimum value  $t_{cm}$  means a maximum processor clock frequency.

Given these descriptions, it is easy to determine the M array for both addressing mechanisms in both the best and worst cases; Tables 3a and 3b show M for the Z8000. It is obvious that only the fourth rows of the M arrays differ in the best and worst cases.

The  $K_T$ , M, and S values can be applied to Equation 1 to obtain a lower bound  $K_L$  for the total number of clock cycles in the best case, and an upper bound  $K_U$  for the total number of clock cycles in the worst case. The total execution time of a test program's block-structured and variable addressing instructions, running on a processor with clock cycle time  $t_c$ , will always lie in the range  $[K_L \cdot t_c, K_U \cdot t_c]$ . This range can be used to compare addressing mechanisms and processors, as described in the following sections.

### Benchmarks and program statistics

Processors and addressing mechanisms are usually more suited to some languages and applications than to others. In a statistical analysis, one hopes to eliminate this bias by considering different languages and applications. In this study, I was limited to two languages, and I considered only a few applications. However, even with applications belonging to totally different domains, the results were almost language- and application-independent, as is shown in the next two sections. In my system, I used HP Algol,<sup>18</sup> a slightly changed version of Algol 60, and Swedish Pascal,<sup>19</sup> a version of Jensen and Wirth's Pascal,<sup>20</sup>

Table 3b. M for Tanenbaum's proposal, implemented on the Z8000 for the best and worst cases.

M <sub>BEST</sub> =	$ \begin{bmatrix} 64 \\ 3 \\ 0 \\ 3 \end{bmatrix} $	139 8 6 0 5	14 1 1 0 0	14 1 1 0 0	22 1 1 0 1	18 1 0 0 0	$\boldsymbol{M}_{\text{WORST}} = \begin{bmatrix} 64\\ 3\\ 12\\ 11 \end{bmatrix}$	139 8 6 24 23	14 1 2 2	14 1 1 2 2	22 1 1 4 4	18 1 0 2 2
---------------------	---	-------------------------	------------------------	------------------------	------------------------	------------------------	--	---------------------------	-------------------	------------------------	------------------------	------------------------

The programs tested concern nonhomogeneous applications such as numerical problems, compiler construction, and data manipulation. They were written by graduate and postgraduate students. Let us call the graduate students programmers A and B, and the postgraduate students programmers C and D. DIGFD, DIGFP, and DIGFK are numerical programs used for digital filtering and speech recognition, and BUBBLE is a bubblesort; all were written in Algol. The Pascal programs are TREE, a program that generates the syntax tree of a program, and SPLIT, which generates the LR(0)-items and adds the look-aheads in a syntaxanalyzer generator.<sup>21</sup> The numerical programs were written by programmer C, TREE and BUBBLE by D, and SPLIT by A and B. Dynamic program statistics obviously depend on their input data. Therefore each program was run several times with different input data.

In order to measure the program statistics as described in the preceding section, I developed a measurement system that can analyze any block-structured high-levellanguage program and measure any high-level-language program statistic.<sup>22</sup> In the same work, I identified a set of useful statistics. For a comparative study of variable addressing mechanisms on microprocessors, I needed only a few of these statistics, namely those defined in the section above. These statistics, measured for the programs described above, are shown in Table 4.

### A comparison of two variable addressing mechanisms

In order to compare the display mechanism with Tanenbaum's proposal, I applied the *M* array of each to Equation 1. By doing so, I obtained a measurement proportional to the execution time of programs which implement Tanenbaum's mechanism, and one proportional to the execution time of programs which implement the display mechanism. As stated in the second section of this article, I was also able to analyze the influence of memory speed on these measurements, for the three microprocessors under both the best- and worst-case models.

To compare the two addressing mechanisms, I calculated R, which is the ratio of the execution time of Tannenbaum's proposal to that of the display mechanism:

$$\mathbf{R} = \mathbf{K}_{\mathrm{TA}} \cdot t_c / \mathbf{K}_{\mathrm{DI}} \cdot t_c. \tag{12}$$

Figures 3a and 3b show this ratio, under both the bestand worst-case models, for an i8086 with a memory fast enough to eliminate wait states. This ratio lies in the range [0.73, 0.86] for Algol programs and in the range [0.57, 0.59] for Pascal programs and is almost independent of program and input data. Both figures show that Tanenbaum's mechanism really performs better than the display mechanism. The better behavior of Tanenbaum's mechanism in the Pascal programs is due to the low use of intermediate variables in Pascal, which is a consequence of the ability to compile Pascal programs separately. Figures and results for the Z8000 and MC-68000 are very similar.

### A measurement system for high-levellanguage program statistics

The measurement system we developed has two important features: It is independent of language and it can be adapted to any program statistic. Such a system needs three types of input:

- (1) a description of the language to be analyzed;
- (2) some indications of the statistics that must be measured; and
- (3) a program in the language to be analyzed.

In contrast, language-dependent measurement systems lack Input 1—i.e., the language description is built-in.

Since both the description of the language and the description of the statistics are intimately connected with the syntactic structure of the language, a formal means of describing this structure can be used to describe both the language and the statistics. In our system we used the BNF notation developed by Backus and Naur.<sup>1</sup>

Our measurement system uses the abovementioned connections between the program syntax and the statistics. The way in which this is done can best be explained by considering the compilation process. A compiler first creates the syntax tree of the program (i.e., by means of a syntax analyzer). Then, this tree is converted to machine code via *semantic* routines, which generate specific pieces of code for each BNF rule. In a high-level-language interpreter system, the semantic routines *directly* execute the semantic functions associated with the syntactic construct.

In our measurement system, things are similar: We first construct the syntax tree of the program, using an automatic-construction parser. Rather than defining a semantic routine for each syntax rule, we append one or more *software probes* to some or all syntax rules. These software probes perform one of the following functions:

- (1) measurement of static statistics,
- (2) insertion of *write* statements in particular places in the test program, or
- (3) insertion of block delimiters (begin-end) to keep the test program syntactically correct and semantically unchanged.

When the converted test program is compiled and executed, the inserted *write* statements generate trace files, which will later be analyzed to collect dynamic high-level statistics.

1. P. Naur, "Revised Report on the Algorithmic Language Algol 60," Comm. ACM, Vol. 6, No. 1, Jan. 1963, pp. 1-17.




Figure 3. Execution time of Tanenbaum's proposal relative to that of the display mechanism: for Algol programs on the i8086 (a) and for Pascal programs on the i8086 (b).

Analyzing the influence of processor and memory speed on R, I again drew similar conclusions: R is almost independent of processor and memory speed. Figures 4a and 4b show R for the three microprocessors (each with memory that is fast enough) and for an "average" program, i.e., a program exhibiting the average of the statistics shown in Table 4. We see that the ratio is indeed very similar for the three microprocessors. The influence of the memory speed x (in nanoseconds) on a 12-MHz MC68000 is very small (Figure 5). Similar figures can be drawn for the i8086 and the Z8000. Notice also that the influence of memory on slower processors' R is still smaller.

Given these results, I concluded that under both the best- and worst-case models, and for all three microprocessors, both languages, all programs and input data, and any memory speed, Tanenbaum's mechanism




Figure 4.  $K_{TA}/K_{DI}$  for Algol programs on the three processors (a);  $K_{TA}/K_{DI}$  for Pascal programs on the three processors (b).

results in considerably better performance than that provided by the classical display mechanism. The gain in performance reaches a value of at least 14 percent for Algol programs and 39 percent for Pascal programs.

### Comparison of the three microprocessors

To compare the execution ties of procedure and block entry/exit and variable addressing in high-level-language programs running on the three microprocessor systems, I used the model described in the second section of this article. Applying the M arrays for the three processors to Equation 1, I obtained sets of performance figures, one for each processor and one for each addressing mechanism in the best and worst cases, and one for the individual programs. With such figures, one can compare two processors for the different cases mentioned above by examining the ratio of their respective performance values.

In the course of my analysis, I arrived at an important conclusion: The relationships among the performances of the microprocessors are almost independent of program and input data. This conclusion can be deduced from Figures 6a and 6b, which describe the performance of each processor relative to the 8086 worst case (assuming that the memory is fast enough), for Algol programs implementing the display mechanism on the Z8000, and for Pascal programs implementing Tanenbaum's proposal on the MC68000. The figures for different programs and input data differ by only a few percent. Notice also that best- and worst-case results lie within a reasonable range. Because of this program and data independence, only the results of "average" Algol or Pascal programs need to be discussed below. Average Algol or Pascal programs are as defined in the preceding section.

 Table 4.

 Program statistics concerning variable addressing.

1         951         963         71583 6         19331 4         24690 6         27561 6         27561 6         27561 6         27561 6         27561 6         27561 6         27561 6         21253 7         2153 7         2155 7         2155 7         2155 7         21552 8         21552 8         21552 8			nb	n <sub>p</sub>	n <sub>t</sub>	n <sub>i</sub>	ng	n,	di <sub>t</sub>	dpt
3         651         663         32061 6         7884 0         13140 0         11037 6         11037 6           DICFK         2         2102         2115         78014 5         19819 9         28675 6         29519 0         29519 0           DICFK         2         2102         2115         78014 5         19819 9         28675 6         29519 0         29519 0           3         1402         1414         53785 6         13235 2         20556 8         19712.0         19712 0           DIGFP         2         2752         2765         115857 0         38067 3         45239 4         32550 3         32550 3           3         1852         1864         79150.0         85640 4         31957 6         21552.8         21552 8           1         2         1         4620 0         2127 0         1572 0         921.0         921.0           2         2         1         267 0         117 0         96.0         54 0         54.0           BUBBLE         3         2         1         420 0         188 0         144 0         114 0         114.0           4         2         1         291.0         129.0         105 0		1	951	963	71583 6	19331 4	24690 6	27561 6	27561 6	1637 1
3         651         663         32061 6         7884 0         13140 0         11037 6         11037 6           DICFK         2         2102         2115         78014 5         19819 9         28675 6         29519 0         29519 0           DICFK         2         2102         2115         78014 5         19819 9         28675 6         29519 0         29519 0           3         1402         1414         53785 6         13235 2         20556 8         19712.0         19712 0           DIGFP         2         2752         2765         115857 0         38067 3         45239.4         32550 3         32550 3           3         1852         1864         79150.0         85640 4         31957 6         21552.8         21552 8           1         2         1         4620 0         2127 0         1572 0         921.0         921.0           2         2         1         267 0         117 0         96.0         54 0         54.0           BUBBLE         3         2         1         420 0         188 0         144 0         114 0         114.0           4         2         1         291.0         129.0         105 0	DIGFD	2	851	863	56390 6	15083 2	20225 2	21253 6	21253 6	1467 1
DIGFK         2         2102         2115         78014 5         19819 9         28675 6         29519 0         29519 0         19712 0           1         2752         2765         115857 0         38067 3         45239 4         32550 3         32550 3         32550 3           DIGFP         2         2752         2765         115857 0         38067 3         45239 4         32550 3         32550 3           3         1852         1864         79150.0         85640 4         31957 6         21552.8         21552 8           1         2         1         4620 0         2127 0         1572 0         921.0         921.0           2         2         1         267 0         117 0         96.0         54 0         54.0           BUBBLE         3         2         1         420 0         188 0         144 0         114 0         114.0           4         2         1         291.0         129.0         105 0         57 0         57.0           5         2         1         228 0         96 0         90 0         42 0         42 0           SPLIT         1         1         0         12000 0         13310.0			651	663	32061 6	7884 0	13140 0	11037 6	11037-6	1060 8
3         1402         1414         53785 6         13235 2         20556 8         19712.0         19712 0           DIGFP         1         2752         2765         115857 0         38067 3         45239.4         32550 3         32550.3           3         1852         2765         115857 0         38067 3         45239.4         32550 3         32550.3           3         1852         1864         79150.0         85640 4         31957 6         21552.8         21552 8           1         2         1         4620 0         2127 0         1572 0         921.0         921.0           2         2         1         267 0         117 0         96.0         54 0         54.0           BUBBLE         3         2         1         420 0         188 0         144 0         114 0         114.0           4         2         1         291.0         129.0         105 0         57 0         57.0           5         2         1         228 0         96 0         90 0         42 0         42 0           SPLIT         1         1         0         220000 0         21120 0         198880 0         0 0         0 0 <t< td=""><td></td><td>1</td><td>2102</td><td>2115</td><td>78014 5</td><td>19819 9</td><td>28675 6</td><td>29519.0</td><td>29519 0</td><td>4230 0</td></t<>		1	2102	2115	78014 5	19819 9	28675 6	29519.0	29519 0	4230 0
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	DIGFK	2	2102	2115	78014 5	19819 9	28675 6	29519 0	29519 0	4230 0
DIGFP         2         2752         2765         115857         38067         3         45239         4         32550         3         32550			1402	1414	53785 6	13235 2	20556 8	19712.0	19712 0	2828 0
3         1852         1864         79150.0         85640 4         31957 6         21552.8         21552 8           1         2         1         4620 0         2127 0         1572 0         921.0         921.0           2         2         1         267 0         117 0         96.0         54 0         54.0           BUBBLE         3         2         1         420 0         189 0         144 0         114 0         114.0           4         2         1         291.0         129.0         105 0         57 0         57.0           5         2         1         228 0         96 0         90 0         42 0         42 0           SPLIT         2         1         10         220000 0         21120 0         198880 0         0 0         0 0           SPLIT         2         1         10         110000 0         13310.0         96690.0         0.0         0.0		1	2752	2765	115857 0	38067 3	45239.4	32550 3	32550.3	5530 0
3         1852         1864         79150.0         85640 4         31957 6         21552.8         21552 8           1         2         1         4620 0         2127 0         1572 0         921.0         921.0           2         2         1         267 0         117 0         96.0         54 0         54.0           BUBBLE         3         2         1         420 0         189 0         144 0         114 0         114.0           4         2         1         228 0         96 0         90 0         42 0         42 0           SPLIT         2         1         10         220000 0         21120 0         198880 0         0 0         0 0           SPLIT         2         1         10         110000 0         13310.0         96690.0         0.0         0.0	DIGFP	2	2752	2765	115857 0	38067 3	45239 4	32550 3	32550 3	5530 0
2         2         1         267 0         117 0         96.0         54 0         54.0           BUBBLE         3         2         1         420 0         189 0         144 0         114 0         114.0           4         2         1         291.0         129.0         105 0         57 0         57.0           5         2         1         228 0         96 0         90 0         42 0         42 0           SPLIT         1         10         220000 0         21120 0         198880 0         0 0         0 0           3         1         10         110000 0         13310.0         96690.0         0.0         0.0			1852	1864	79150.0	85640 4	31957 6	21552.8	21552 8	3728 0
BUBBLE         3         2         1         420 0         189 0         144 0         114 0         114.0           4         2         1         291.0         129.0         105 0         57 0         57.0           5         2         1         228 0         96 0         90 0         42 0         42 0           1         1         10         220000 0         21120 0         198880 0         0 0         0 0         0 0           SPLIT         2         1         10         11000 0         13310.0         96690.0         0.0         0 0            3         1         10         11000 0         13310.0         96690 0         0.0         0.0		1	2	1	4620 0	2127 0	1572 0	921.0	921.0	0 0
4         2         1         291.0         129.0         105.0         57.0         57.0           5         2         1         228.0         96.0         90.0         42.0         42.0           1         1         10         220000.0         21120.0         198880.0         0.0         0.0           SPLIT         2         1         10         110000.0         13310.0         96690.0         0.0         0.0		2	2	1	267 0	117 0	96.0	54 0	54.0	0 0
5         2         1         228 0         96 0         90 0         42 0         42 0           I         1         10         220000 0         21120 0         198880 0         0 0         0 0         0 0           SPLIT         2         1         10         110000 0         13310.0         96690.0         0.0         0 0           3         1         10         110000 0         13310.0         96690 0         0 0         0.0	BUBBLE	3	2	1	420 0	189 0	144 0	114 0	114.0	0 0
1         1         10         220000         21120         198880         0		4	2	1	291.0	129.0	105 0	57 0	57.0	0 0
SPLIT         2         1         10         110000 0         13310.0         96690.0         0.0         0 0           3         1         10         110000 0         13310.0         96690 0         0 0         0.0		5	2	1	228 0	96 0	90 0	42 0	42 0	0 0
3 1 10 110000 0 13310.0 96690 0 0 0 0.0		1	1	10	220000 0	21120 0	198880 0	0 0	0 0	2 0
3 1 10 110000 0 13310.0 96690 0 0 0 0.0	SPLIT	2	1	10	110000 0	13310.0	96690.0	0.0	0 0	20
TREE         1         1         380         20802 6         10782 3         10020 3         0 0         0 0           TREE         2         1         7501         408859 0         210806.2         198052 8         0.0         0 0		3	1	10	110000 0	13310.0	96690 0	0 0	0.0	2 0
INEE 2 1 7501 408859.0 210806.2 198052.8 0.0 0.0		1	1	380	20802 6	10782 3	10020 3	0.0	0 0	266 0
	REE	2	1	7501	408859.0	210806.2	198052 8	0.0	0 0	5250.7

 $n_b$  = NUMBER OF BLOCK ENTRY/EXITS  $n_p$  = NUMBER OF PROCEDURE CALL/RETURNS  $n_t$  = NUMBER OF VARIABLES ACCESSED  $n_g$  = NUMBER OF GLOBAL VARIABLES ACCESSED

 $n_i^g$  = NUMBER OF INTERMEDIATE VARIABLES ACCESSED

 $d_{t}$  = TOTAL LEXICAL-LEVEL DIFFERENCE OF INTERMEDIATE VARIABLES

 $n_1 =$  NUMBER OF LOCAL VARIABLES ACCESSED

 $dp_t =$  TOTAL LEXICAL-LEVEL DIFFERENCE BETWEEN DECLARATION AND ACCESS OF PROCEDURES

 $\mathbf{u}_{i}$ 

Figure 7a shows the influence of memory speed on the execution-time ratio K<sub>Z8000</sub>/K<sub>MC68000</sub> for an average Algol program, with the display mechanism, implemented on 4, 8, 10, and 12-MHz processors. The same ratio is shown in Figure 7b for Tanenbaum's proposal. Both addressing mechanisms have a better performance when implemented on the Z8000 than when implemented on the MC68000, provided that the memory is fast enough for the processor's clock frequency. With slow memories and high processor clock frequencies, however, the MC68000 performance degrades more slowly than that of the Z8000. Indeed, an MC68000 with a slow memory actually performs better than a Z8000 with a slow memory. This behavior can be easily explained. The Z8000 needs only three clock cycles for a memory operation  $(m_r = m_w = 3)$ , whereas the MC68000 needs four or five cycles ( $m_r = 4$ ,  $m_w = 5$ ). When fast memories are used, the Z8000 can operate at maximum speed and thus execute a memory operation in only three clock cycles. A better Z8000 performance is thus obtained. When slower memories are used, Z8000 performance begins to degrade as soon as a memory operation requires more than three clock cycles. This is in contrast to the MC68000, the performance of which does not begin to degrade until a memory operation requires more than four clock cycles. Thus, MC68000 performance degrades more slowly than Z8000 performance for memory speeds of at least  $3 \cdot t_c$ , e.g., 250 nanoseconds for a 12-MHz processor and 300 nanoseconds for a 10-MHz processor (see again Figures 7a and 7b).

Comparing Figures 7a and 7b, we see that the Z8000 is better suited to the display mechanism than to Tanenbaum's proposal, compared to the MC68000. The main reason for this lies in the method of computation of the base address of the lexical level, which is slower in the MC68000. In the display mechanism, this operation is performed at each variable access and thus requires more operations in the MC68000. Again note that the




Figure 5. Influence of memory speed x on  $K_{\text{TA}}/K_{\text{DI}}$  for a 12-MHz MC68000.

best- and worst-case ratios do not differ much: The exact performance ratio lies between tight limits. Similar figures can be derived for an average Pascal program.

Similar conclusions can be reached in comparing the Z8000 to the i8086 (Figures 8a and 8b). One major difference is striking: The performance of the i8086 is much poorer than that of the MC68000.

Since the 18086 and the MC68000 both need an equal number of clock cycles for a data read ( $m_r = 4$ ), and since only the number of memory write cycles is different ( $m_u = 4$  for the i8086,  $m_w = 5$  for the MC68000), the influence of memory speed on the execution-time ratio  $K_{MC68000}/K_{18086}$  is very small, as is shown in Figures 9a and 9b. Note also that both processors are equally suited to both addressing mechanisms.

Using the results shown in Figures 7, 8, and 9, 1 made a global performance analysis and compared my results with those from other studies. To obtain one performance value for each processor, 1 averaged the performances of all the programs in both languages with both variable addressing mechanisms. I also used average performance values from the studies by other researchers; these values were obtained by averaging the performances of all programs, normalized to equal processor clock frequencies. Figures 10a and 10b show the mean performance ratio of programs analyzed by Nelson and Nagle,<sup>6</sup> by Grappel and Hemenway<sup>5</sup> and adjusted by Patstone,<sup>23</sup> by Hunter and Ready, Inc.,<sup>24</sup> and by Hansen et al.<sup>25</sup> They also show an upper and lower bound for my results. The upper bound is obtained by dividing




Figure 6. Relative performance of the Z8000 compared to the I8086 worst case, with the display mechanism implemented for Algol programs (a); relative performance of the MC68000 compared to the i8086 worst case, with Tanenbaum's mechanism implemented for Pascal programs (b).




Figure 7. K<sub>Z8000</sub>/K<sub>MC68000</sub> as a function of the memory speed x for the display mechanism on 4, 8, 10, and 12-MHz processors (a) and for Tanenbaum's proposal on 4, 8, 10, and 12-MHz processors (b).




Figure 8.  $K_{Z8000}/K_{i8086}$  as a function of the memory speed x for the display mechanism on 4, 8, 10, and 12-MHz processors (a) and for Tanenbaum's proposal on 4, 8, 10, and 12-MHz processors (b).




Figure 9. K<sub>MC68000</sub>/K<sub>i8086</sub> as a function of the memory speed x for the display mechanism on 4, 8, 10, and 12·MHz processors (a) and for Tanenbaum's proposal on 4, 8, 10, and 12·MHz processors (b).




Figure 10. Relative performance of the MC68000 to the i8086 as determined in five studies (a); relative performance of the Z8000 to the i8086 as determined in four studies (b).

the best-case results for one processor by the worst-case results for the other. The lower bound is similarly obtained by dividing the worst-case results for the first processor by the best-case results for the second processor. The real performance ratio will always lie in the range defined by these bounds. Note that there is a great resemblance among the studies, even when my performance figures include only the times to execute procedure and block entry/exit and perform variable addressing in high-level-language programs. This proves that the results from an *analytical* model provide great accuracy.

The results can also be combined to provide a cost/performance analysis. Figure 11 shows a global comparison of the three processors with a set of possible clock frequencies. (We assume that each processor is or




Figure 11. Relative performance of the three 16-bit micros as a function of the memory speed x.

will be available with a 4, 8, 10, or 12-MHz clock.) The results depicted are for an average Pascal program having the display mechanism, but similar results will be obtained for an average Algol program and/or Tanenbaum's proposal. Even when programs producing different statistics are used, the results will be similar. Thus, various microprocessor system configurations will yield a relative performance of, say, 3.5: a 12-MHz Z8000 with 395-nanosecond memory, a 10-MHz Z8000 with 415-nanosecond memory, or a 10-MHz Z8000 with 415-nanosecond memory. These solutions are for the worst-case model.

By taking a set of processors  $T_k$  with a memory speed  $xw_k$ , we can find the lowest-cost configuration, depending on the cost of the processor  $P_k$ , the cost of the memory  $M_k$ , and the size of the memory S. The processor cost  $P_k$  is a function of the processor type  $T_k$ , which is characterized by the manufacturer  $m_k$  and the clock frequency  $f_k$ —thus,  $P_k = P(m_k, f_k)$ . The memory cost  $M_k$  is a function of the memory speed  $xw_k$ , i.e.,  $M_k = M(xw_k)$ . Thus, for each possible configuration k we obtain a cost figure  $C_k$ :

$$\mathbf{C}_k = \mathbf{P}(m_k, f_k) + \mathbf{S} \cdot \mathbf{M}(xw_k). \tag{13}$$

The lowest-cost processor/memory configuration will have the smallest  $C_k$ .

Since we used the worst-case model to obtain the memory speed  $xw_k$ , we can be sure that the relative performance will be at least minimally acceptable, since the real performance value will always lie in the range [worst case, best case]. Systems using memories with a speed  $xb_k$  obtained under the best-case model can also have the same performance figure, even with a slower memory, since  $xb_k > xw_k$ . For instance, a relative performance of 3.5 can be provided by a 10-MHz MC68000 and a memory with access time of 540 nanoseconds (>415 nanoseconds), if the best-case results are taken. Since the memory is slower, the cost will be lower. However, given a memory speed  $xb_k$ , it cannot be guaranteed that the performance will actually have the value in mind, since the figures are obtained under bestcase models and the real performance value can thus be smaller. The choice of memory speed depends on whether the application is time-sensitive. If it is, the worst-case speed  $xw_k$  must be used to ensure that the desired performance will be obtained. If the application is costsensitive rather than time-sensitive, the best-case speed  $xb_k$  must be used, since it always results in a cheaper configuration than if the worst-case speed is used. Of course, this approach cannot ensure that the desired performance will be obtained.

We have analyzed the performance of addressing mechanism implementations for block-structured highlevel languages. The performance measure defined here can be written as a (scalar) product of three arrays, each array depending on one parameter set. These three sets are completely independent—that is, they comprise technological, architectural, and program-statistical sets. This model provided a basis for comparing, in three contemporary 16-bit microprocessors, the implementation of the traditional display mechanism to the implementation of the mechanism proposed by Tanenbaum. A best/worst-case analysis overcame the lack of information about the microcode and its relationship to instruction prefetch behavior.

The performance figures presented here were consistent with one another and with those derived in other studies. They showed that Tanenbaum's proposal provided a uniformly better performance than the display mechanism. The figures also indicated the relative performance of the three microprocessors—the Z8000 did the best, the MC68000 the second-best, and the i8086 the worst. These results agreed well with earlier data. The methods presented here also showed how to determine the influence of memory speed on performance, and how the results could be used to obtain a cost/performance figure. ■

### Acknowledgment

The author wishes to thank Dr. J. Van Campenhout for his many helpful comments and for his thorough proofreading.

### References

- 1. D. Feriari, Computer Systems Performance Evaluation, Prentice-Hall, Englewood Cliffs, NJ, 1978.
- W. E. Burr and R. Gordon, "Selecting a Military Computer Architecture," *Computer*, Vol. 10, No. 10, Oct. 1977, pp. 16-23.
- S. H. Fuller and W. E. Burr, "Measurement and Evaluation of Alternative Computer Architectures," *Computer*, Vol. 10, No. 10, Oct. 1977, pp. 24-35.
- W. B. Dietz and L. Szewerenko, "Architectural Efficiency Measures: An Overview of Three Studies," *Computer*, Vol. 12, No. 4, Apr. 1979, pp. 26-32.
- R. D. Grappel and J. E. Hemenway, "A Tale of Four Micros: Benchmarks Quantify Performance," *EDN*, Apr. 1, 1981, pp. 179-265.
- V. P. Nelson and H. T. Nagle, "Digital Filtering Performance Comparison of 16-bit Microcomputers," *IEEE Micro*, Vol. 1, No. 1, Feb. 1981, pp. 32-41.
- L. J. Shustek, "Analysis and Performance of Computer Instruction Sets," PhD thesis, Stanford University, Stanford, CA, 1978.
- A. Lunde, "Empirical Evaluation of Some Features of Instruction Set Processor Architectures," Comm. ACM, Vol. 20, No. 3, Mar. 1977, pp. 143-153.
- A. P. Batson, R. E. Brundage, and J. P. Kearns, "Design Data for Algol 60 Machines," Proc. 3rd Ann. Symp. Computer Architecture, 1976, pp. 151-154.
- A. S. Tanenbaum, "Implications of Structured Program ming for Machine Architecture," *Comm. ACM*, Vol. 21, No. 3, Mar. 1978, pp. 237-245.
- 11. R. P. Blake, "Exploring a Stack Architecture," Computer, Vol. 10, No. 5, May 1977, pp. 30-38.
- 12. E. W. Dijkstra, "Recursive Programming," Numerische Math, Vol. 2, 1960, pp. 312-318.
- 13. M. L. De Prycker, "A Performance Analysis of the Implementation of Addressing Methods in Block-structured

Languages," IEEE Trans Computers, Vol. C-31, No 2, Feb 1982, pp 155-163.

- 14 The 8086 Family User's Manual, Intel Corp., Santa Clara, CA, 1979
- 15 Z8000 CPU Technical Manual, Zilog Corp., Cupertino, CA, 1980
- MC68000 Microprocessor User's Manual, Motorola Semiconductor Products, Inc., Phoenix, AZ, 1979
- 17 M L De Prycker, "Representing the Effects of Instruction Prefetch in a Microprocessor Performance Model," to appear in *IEEE Trans Computers*
- 18. IIP Algol, Hewlen-Packard Co., Cuperino, CA, 1971.
- Pascal for PDP-11 Under RSX/14S, Tech. Report S-126 25, L.M. Ericsson Co., Stockholm, Sweden, 1979
- K. Jensen and N. Wirth, Pascal User Manual and Report, Springer Verlag, Berlin, 1976.
- A. V. Aho and J. D. Ullman, *Principles of Compiler Design*, Addison-Wesley, Reading, MA, 1977
- M. L. De Prycker, "On the Development of a Measurement System for High-Level Language Program Statistics," *IEEE Trans. Computers*, Vol. C-31, No 9, Sept. 1982, pp. 883-891
- W. Patstone, "16-bit Micro Benchmarks: An Update With Explanations," EDN, Sept 16, 1981, pp. 169-203.
- 24. Hunter and Ready, Inc., "Executive in ROM Fits 8086, 68000," *Electronics*, Jan. 27, 1982, pp. 134-136.
- P. M. Hansen et al., "A Performance Evaluation of the Intel iAPX 432," Computer Architecture News (ACM Sigarch newsletter), Vol. 10, No. 4, June 1982, pp. 17-26.



Martin De Prycker is a systems engineer with Bell Telephone Manufacturing Company, Antwerp, Belgium, where he is involved in long-range development A member of the ACM and the IEEE, he received the MS in electrical engineering in 1978 from the University of Ghent, Belgium, and the BS and PhD in computer science from the same university in 1979 and 1982.

De Prycker's address is Bell Telephone Manufacturing Company, EA5, Fr. Wellesplein 1, B2000 Antwerpen, Belgium. A paged-memory management chip brings virtual memory to two 16-bit CPUs. Additionally, a coordinated bus structure makes possible distributed-processing or multitasking, multi-user systems.

### 16-bit μPs get a boost from demand-paged MMU

Faced with applications that demand large programs and extensive data manipulation, microcomputer manufacturers are turning to virtual memory management, an approach originally developed for minicomputers. A single chip uses demand-paged virtual memory to expand the already large memory-addressing capabilities of two new 16-bit microprocessors.

Running the software being developed for those processors—the 8-Mbyte Z8003 and the 64-kbyte Z8004—means using the latest techniques for effective memory management. The technique known as demand-paged virtual memory, chosen for the Z8015 paged-memory management unit (PMMU), keeps the most frequently used codes in fixedlength blocks in RAM, swapping them in and out of disk storage to extend the range of addresses. Such a scheme naturally leads to multitasking and multiuser systems, since the time spent accessing a disk can be used for other tasks. With the Z8015, for example, the Z8003's 8-Mbyte logical address space translates into a 16-Mbyte physical address space.

The Z8015 has the same address translation and

access protection features as the Z8010 but is based on 2-kbyte pages rather than the variable-length segments used in the earlier chip. Together, the Z8015 and the Z8003 (or Z8004) bring multitasking and multiuser capabilities to the microcomputer.


In addition, the Z8015's access validation feature protects memory from unauthorized or unintentional access. The memory management unit

Richard Mateosian,\* Marketing Manager Zilog Inc. 1315 Dell Ave. Campbell, Calif. 95008 \*Now with National Semiconductor Corp. also generates an Instruction Abort signal during page faults and at the same time saves sufficient status and information to restart or resume any instruction after the fault is corrected.

One important application of virtual memory is in disk-based multitasking systems. A system of this type can be implemented easily with the Z8003 and the Z8015.

Virtual memory enables a system to execute programs that do not fit into its primary memory. In order to accomplish this, a secondary storage device—usually a disk—is required. When a disk access is required, however, the program in progress must be interrupted. This interruption can cause large and unpredictable delays known as paging overhead, which may become excessive because of the slow access time and transfer rates of floppy disks. For a typical personal computer or a small business computer, these delays might slow a system sufficiently to make virtual memory management impractical.

Hard-disk systems, on the other hand, are faster; therefore, the paging overhead will be shorter and



4-39

### Computer System Design: MMU for 16-bit $\mu$ Ps

therefore acceptable. When a CPU must access a rigid disk fairly often—a condition called thrashing—even the comparatively fast disk can produce too much delay.

Fortunately, the paging overhead of a virtual memory can be minimized with multitasking operating systems that allow one task to run while another waits for access to the disk. Such multitasking operating systems can be single-user systems, like MP/M, or multi-user systems, like Unix.

### Virtual memory and multiprocessors

A distributed processing system—such as a localarea network or an intelligent terminal—places computing power and data where they are used, rather than at a central host computer. Supplying each processor in such a system with its own semiconductor or magnetic memory would be prohibitively expensive. Virtual memory management, however, permits resources to be shared among all the devices in a system.

The entire Z8000 family, which uses extensively programmable VLSI components, is geared to distributed processing strategies. Furthermore, a variety of features built into the Z-Bus—the interconnection protocol that all Z8000 family components are designed to use—reduces the chances of bus conflicts and data collisions while multiple processors are being employed.


One such feature is the Bus Lock Status signal that accompanies a Test and Set instruction in the Z8003 or the Z8004. That instruction prevents access to a shared memory by another CPU or DMA controller. In that way, two CPUs, using a flag (semaphore) stored in shared memory, keep track of which processor currently has access to a resource. The Bus Lock Status lets other potential bus masters know that a resource is about to be requested.

The Test and Set instruction consists of two separate bus cycles: a memory read, followed by a memory write (Fig. 1a). When asserted, the Bus Lock status replaces Data Read during both cycles (Fig. 1b).

Given the general picture of how the Bus Lock Status is used to implement semaphores, the question of what applications can benefit from the distributed processing approach still remains. One answer is peripheral controllers.

### Software and memory management

Most complex peripheral devices are governed by microprocessor-based controllers, and it is natural for a controller CPU and the main CPU to communicate through a shared memory. In such a configuration, semaphore locations can be used to manage access to message buffers, with the Bus Lock Status being used to generate these semaphores.



1. To share any resource, multiple processors must first test a location in memory, called a semaphore, during a Test and Set instruction (a). Access then depends on the semaphore's contents. In addition, a Bus Lock Status signal is issued (b). This signal keeps other potential bus masters from accessing the resource while it is being tested by the controller.


In addition to controlling access to shared resources, another aspect of virtual memory management is handling faults: CPU requests to those memory locations which are not in the physical memory space.

Every memory management scheme involves translating logical addresses into physical addresses. Additionally, most schemes involve both access checking—to prevent invalid accesses—and usage recording to assist in implementing memory allocation algorithms.

For example, consider the flow of control in a simple virtual memory system. During the execution of the main program, if the CPU issues an address that does not correspond to a physical memory, the memory management unit attempts a logical-to-physical memory address translation. At this point, the microprocessor's Wait input is asserted and the memory management circuitry performs the necessary actions, including all disk accesses. Afterward, execution of the interrupted instruction resumes.

There are, however, drawbacks to this approach. First, the CPU is idle while the fault is processed and must therefore be isolated from the bus if direct memory access is used for memory management. Second, the entire fault-processing action is carried out by the memory management circuitry, without help from the CPU.

In an alternative approach that is employed by the Z8003 and Z8004, page faults are processed by the CPU's ordinary interrupt-handling mechanism



2. To use virtual memory efficiently, a CPU should take part in page-fault processing. In most cases, however, it is much easier to simply disable the CPU and leave the job to a memory management unit. In the 78000 family, the CPU and MMU share the burden by running fault-processing software (block B) with the CPU's normal interrupt routine (blocks A and C).

### Computer System Design: MMU for 16-bit $\mu$ Ps

(Fig. 2), which generates an Instruction Abort signal. The signal terminates the instruction that has produced the fault before the contents of any registers are changed. After the fault is corrected, the instruction can simply be restarted.

Because certain instructions perform multiple memory transfers, a fault may occur that requires more than a simple restart. For this reason, the Z8015 is designed to monitor the execution of instructions and to provide accurate restart information to the fault-processing routine. Thus, the faultprocessing software restricts itself to correcting the fault and resuming execution. Here again, a benefit of multitasking is in switching tasks when a page fault is being processed—allowing another task to run while the necessary disk accesses are in the process of being carried out.


### **Multiprocessor systems**

Not all multiprocessor or multitasking systems are as complex as the one just described, nor are they all shared-resource designs. Some coprocessor systems, for example, have been designed to run Z80 software in systems based on microprocessors like a 6502, 8088, 68000, or Z8000. Taking that approach one step further is a system that uses a Z8003 with a Z80 and Z8015, plus dualported memory, to run under both Unix and CP/M (Fig. 3).

Since no memory management is used for the Z80, only 64 kbytes of the memory must be dual-ported. The remainder needs to be accessible only to the CPU. However, with memory management there is no difficulty in extending the design to accommodate a multitasking version of CP/M. In that case, as much memory as is needed in a particular application must be dual-ported.

The system forms the nucleus of a high-end personal computer that runs Unix on the Z8003 and CP/M on the Z80. In operation, a CP/M task is initiated through Unix, and a Unix task accepts an I/O request from the CP/M program running on the microprocessor, carries it out, and signals its completion to the system.

The dual-ported memory is a shared resource and is controlled using semaphore locations in memory. As described above, a Bus Lock Status issued during the read cycle of the Z8003 Test and Set instructions protects semaphore locations from access by the associated Z80 microprocessor.



3. Using multiprocessor features and a shared 64-kbyte dual-ported memory, a Z8003 and a Z80 can form the heart of a CP/M- and Unix-based microcomputer. Such a system would use a Share semaphore and a Message flag in a shared-memory to carry out a handshake.


### Computer System Design: MMU for 16-bit $\mu$ Ps

The 64-kbytes of dual-ported memory can run on the Z8003 under Unix. It is controlled by the Share semaphore—a mechanism that can be easily modified to cover multiple blocks of dual-ported memory. The Share semaphore is used only for Z8003 tasks to control access to the CP/M facility (Fig. 4). In addition, a Start semaphore initiates I/O requests, utility calls, and the Done signal that are passed from the Z80 to the Z8003 by means of a message buffer register.

A Message flag is used for handshaking with this buffer. That flag is set by the Z80, which then waits for it to be cleared before proceeding. The Z8003 clears Message before setting the Start semaphore. Thereafter, its principal loop consists of waiting for message to be set, performing the requested task, and clearing Message.

The Start semaphore indicates that the Z80 is executing programs in the shared memory and is set by the Z80 only during its power-on initialization. Following that, the Z80 microprocessor only clears the Start flag. Subsequent setting is done by the Z8003 whenever a Z80 program has been loaded into the dual-ported memory of the system and is ready to run the program's instructions. After executing the program, the Z80 clears the Start flag.□

How useful?	Circle
Immediate design application	553
Within the next year	554
Not applicable	555



4. Tasks running on the Z8003 (a) and the Z80 (b) communicate and synchronize their activities through the message buffer, the message flag, and the Start semaphore. The Share semaphore is used only in the Z8003 to allow its tasks to share access to the Z80 and the dual-ported memory.

.....

8

As memory spaces for microcomputers grow, linear addressing gets cumbersome and error-prone. Segmented addressing solves these problems efficiently, while anticipating 32-bit addresses.


# Segmentation advances $\mu$ C memory addressing

As a memory model, linear addressing has always presented problems for microcomputers. In addition to invalid accesses, traditional micros have faced four major difficulties: accommodating objects whose sizes vary (e.g., stacks or lists); creating and deleting objects dynamically, causing memory fragmentation; relocating objects after the loader has established linkages among them; and sharing objects among otherwise independent processes. All five major problems—which have increased exponentially as systems have grown—can be avoided by using the abstract addressing model provided by segmentation and implemented in the Z8000 CPU and its memory-management unit.

Segmentation organizes the address space into a collection of independent objects corresponding to the largely separate but interrelated objects found in a typical programming situation. This method works for addressing somewhat like a high-level language: The programmer need not worry about the computer memory's physical implementation. Linear addressing, on the other hand, corresponds to a machine language: The model used for the computer's memory is very close to its actual hardware implementation. Examining some memoryaddressing tasks that confront programmers will illustrate the trouble with this "machine language"

In general, a programmer deals with a variety of objects and their interactions. Depending on how "fine-grained" the picture is to be, a programmer could be said to deal with just two objects, the program and the data. Or, at the other end of the scale, he could be said to deal with a multitude of objects—listing separately each instruction and datum. Between these extremes lies the typical programming situation dealing with largely separate

Richard Mateosian, Senior Microprocessor Specialist Zilog Components Div. 10460 Bubb Rd., Cupertino, CA 95014



1. A traditional relocating loader puts the objects that make up a program sequentially into memory space.

### Segmentation

but interrelated objects. A chess-playing program, for example, might include:

- Chessboard display program
- Representation of the current position
- Program to generate legal moves
- Routine to evaluate moves
- File of previously evaluated positions
- Handling routines for the previous-position file
- Program to study published games.

This software might run under the control of an operating system, which can also be divided into objects:


- Task scheduler
- Memory allocator
- Secondary-storage interface routines
- Terminal interaction routines
- Process status table
- System stack
- User-process status tables.

Usually, portions of the computer's memory are allocated to each of these objects. A relocating loader might pack the programs together end to end and then allocate fixed areas for data, also end to end, in memory not occupied by the programs (Fig. 1). In the earliest computers, each object received an address directly related to—in fact, usually the same as—the actual memory address at which it was stored. These addresses were all numbers in the range 0 to N-1, where N was the total number of memory locations available. Every program that wanted to access any of these objects had to use these addresses. As a result, one problem that has always affected linear addressing is invalid accesses.


This hassle occurs even in the smallest systems and on the smallest computer—a program erroneously uses an address as if it belonged to a certain object. For example, if an array is 1024 bytes long and a program erroneously refers to its 1025th byte, then the reference will actually be to the first byte of the object stored in memory immediately following the 1024-byte array. If the erroneous access is a store operation, then the object following the array will have been damaged (Fig. 2).

### **Problems stack up**

Trouble also crops up with the use of stacks. A common approach in a single-user system is to allocate the lowest memory values to programs and data and the highest ones to a stack, since the push and pop instructions on most computers are designed to make stacks grow "backwards" in memory. The first item placed on the stack is at the highestnumbered address, and the "top" of the stack is at the lowest-numbered address. If program changes cause the program and data areas to expand, less and less remains for the stack. Sooner or later, a



The program executes a store-into-array, using an out-of-range index. The result is an invalid access that wipes out part of the program.



3. Program and stack usually grow into memory space from opposite ends. Eventually, they may collide.

stack push will cause the stack to overflow its allotted area and destroy programs or data (Fig. 3).

Such problems are often attacked by creating an "envelope" around the accesses in question. For example, instead of using the computer's indexing capability to access arrays directly, the program might call a subroutine that accepts the index and the identity of the array as arguments and returns a validated memory address for fetching or storing. (The routine might handle the actual fetching or storing as well.) In either case, the routine would validate an access by using the array identity as a key to a set of array attributes, including the array's length and location in memory. In the case of a stack, a similar envelope would be placed around pushes and pops. Rather than use the machine's push and pop instructions, the program would call subroutines for these operations, generating a large software overhead.

### Handling invalid accesses

Another type of invalid access occurs when several programs or sets of data—not necessarily related to one another—share memory locations. As a result, a program's accesses might be restricted either to its own subroutines and data, or to portions of memory containing data or subroutines that it shares with another program and to which it is only allowed certain kinds/of access (such as "read only" or "execute only").


All the discussed software envelopes can be extended to shared-data access, but it is difficult to place such envelopes around program accesses. Furthermore, these envelopes are voluntary; that is, a programmer who wishes to avoid them can usually obtain the information needed to make the accesses directly. To guard against such conflicts, hardware solutions such as limit registers have been introduced.

For example, the operating system might set registers defining the limits of a program ready to run at locations 10000 through 19999. In that case, the program is free to make references of any sort, so long as the address used lies within the given range. An attempt to call a subroutine at any higher address, say at location 20000 would result in a "trap," and control would be returned to the operating system.

An envelope around push and pop instructions could detect invalid accesses before they occurred. and provide an alarm-but this is not a solution. Figure 3 shows only one stack that doesn't run out of memory until the entire memory is exhausted. However, if many stacks must be managed, it might be best to assign a small amount of memory to each stack and then expand those that were about to overflow (Fig. 4). If all accesses to stacks go through the envelopes that surround the push and pop instruction, the stack can be "continued" elsewhere in memory. Through this operation, the gap in the actual memory addresses between the last location of the original stack and the first location of the extension will be completely concealed from the program using the stack.

Unfortunately, the way in which stacks are ordinarily used is not well suited to this approach. Frequently, a program is allocated a block of stack space, which it then accesses via "based" addressing —i.e., the actual memory address of the first location of a block of stack space is kept in a register, and accesses into the block are made by adding an "index" (obtained, for example, from an instruction) to the "base" address in the register. This common practice is incompatible with the existence of gaps in the set of addresses assigned to the stack.

The traditional solution is to allocate a larger contiguous block of memory to the enlarged stack —either by moving the stack to another part of memory or by moving something else out of its way so that it can be expanded where it is. This approach




4. A PUSH/POP envelope conceals the allocation of the stack into different segments. Lack of such an envelope for based addressing invalidates this scheme.

has two inherent problems. For one thing, moving objects around in memory and keeping the unused memory all in one place increase the processing overhead. For another, all those base addresses for blocks of stack space that the program has in registers or in storage must be exchanged. Save for the most elementary cases, this obstacle is almost insurmountable.

When no memory-management facility is available, the programmer is limited to the static relocation provided by a relocating loader.

Accommodating objects whose sizes vary leads to yet another problem: creating and deleting objects dynamically. It arises even in the simplest singleuser systems—for example, "initialization" code might be abandoned after its first execution and the space given to a large data array. Here, too, the difficulties mount rapidly as the system becomes more complex. Because of the difficulty in relocating addresses, objects that should be moved to keep unused memory together often are not. The unused



 Memory gets fragmented when some original objects are abandoned. Although there are enough memory locations left for object 8, not enough are contiguous to accommodate that object.

memory soon becomes fragmented, which makes it increasingly difficult to find contiguous blocks big enough to accommodate newly created or expanded objects—even when the total amount of unused memory suffices (Fig. 5).

Up to now, the only "solution" has been to leave management of the assigned memory to the user program. The user is provided with tools like chaining commands and overlay structures in some systems but, by and large, the creation and deletion of objects are simply treated as part of the algorithm implemented by the program.

### Relocation is no easy task

After the loader has established links among program parts, it becomes almost impossible to move any of these parts. A hardware solution has been provided at several levels.

Dynamic relocation, which occurs after initial program loading, requires a mechanism that allows actual addresses to be determined at run time. One solution is provided by various kinds of based addressing, usually in the form of relative addressing: Calls, jumps, and loads of program constants are specified by an offset that is added to the actual program-counter value. Data references, too, are made via offsets that are to be added to a stack pointer or other address register. Relocation by based addressing is called "user-controlled" relocation, since the running program controls setting of the stack pointer or of another address register.

From the standpoint of reliability, "system-controlled" relocation is usually a better solution. Its simplest form, memory mapping, is a translation mechanism that converts the addresses used by the running program (logical addresses) into the actual memory addresses (now called *physical* addresses). With memory mapping, the program always uses a fixed set of addresses, and relocation is achieved by a change to the translation mechanism. For example. a translation mechanism for a value set into a base register automatically adds that value to any address used in the program. This approach is similar to based addressing, which, however, uses an explicit reference to the base register in the instruction. In memory mapping, the base register is used to translate addresses completely independently of the program that generates them (Fig. 6).

One natural outgrowth of memory mapping is a mechanism for sharing objects among otherwise independent processes, even though the mapping mechanism must be more sophisticated than a simple base register. If different blocks of logical addresses are mapped independently of one another, a program or data area in physical memory can correspond to different logical addresses for different processes. Thus, the shared program or data can reside at a convenient location in the logical address space of each process. And the mapping mechanism will cause references from each process to be mapped by that process's mapping scheme into the given physical locations.

### Segmentation offers better solutions


Memory mapping, which provides the means for dealing with two major problems plaguing linear addressing, ironically must be part of any segmented-addressing scheme, since physical memories are not usually organized in segments. Moreover, all five major problems stemming from a linearaddressing model can be avoided.

The segmented addressing model assigns to each object in the address space a "name" that is really a binary number. Calling it a name emphasizes that there is no relation between objects regardless of any numerical relationship between their "names."


In the chess-playing example, the chessboard dis-

play program could be assigned the name "1," the current-position representation could be "2," the legal-move generation program could be "3," and so forth. The address of any location within the chessboard display program would then consist of the name, 1, and an address within object 1's linear address space. If this program occupied 2048 bytes, then the addresses within object 1 would range from (1, 0) to (1, 2047). The length of 2048 bytes would be an attribute of object 1 and the mechanism responsible for the interpretation of segmented addresses would cause an appropriate error indication if an address like (1, 2049) or higher were ever used (Fig. 7).

Consider the case of the current-position program —object 2 in Fig. 7. Suppose that this representation takes the form of an array of 256 bytes. The addresses of these bytes would be (2, 0), (2, 1)... (2, 255). One way to refer to items of this array is indexed addressing. The address of the desired item would be specified by giving the array base address of



6. Memory mapping becomes simple with a base register: Its "value" is automatically added to the logical addresses.




 With segmented addressing, the attributes of all objects are known, and error messages prevent an illegal access before it can do any harm.

(2, 0) in one place—say, in the instruction or in a register—and an index (also called an offset) in a register. The index is simply a number to be added to the second component of the segmented address. If the index were 17, then the item address would be (2, 17); the address manipulation cannot affect the object-name portion of the address, only the linear address within the object.

In object 1 of Fig. 7—the display program—the mechanism responsible for address interpretation performs a similar computation for addressing relative to the program counter. If the program contains a branch to "current location + 1264," for example, then the offset given in the instruction is applied to the second part of the address. If the call were made from location (1, 562), then adding 1264 to 562 would yield (1, 1826).

### Preventing invalid accesses

Suppose that a programming error causes the current-position representation array to be addressed with an index value of 257. In a linear addressing scheme, the result would be a reference to the second byte of whatever object follows the



 The Z8000's memory-management unit (MMU) speeds up address translation by forwarding the low-offset byte directly, while adding the high byte to the segment value in hardware.

current-position representation array in memory. If the legal-move generation program happened to follow the array in memory, half of its first word would be overwritten. With segmented addressing, the mechanism that interprets addresses would discover that (2, 257) is incompatible with the declared length of the array (256 bytes); an appropriate error indication would be generated.

Once the mechanism to check accesses against declared object size has been established, it takes but a small step to add the checking of other object attributes. Problems like protecting one process's data or program from accesses by another process or allowing "read only" or "execute only" accesses to a section of data or program can be solved by checking attributes associated with the objects in question. A write into a "read-only" object, a user access to a "system-only" object, and other such invalid accesses can be identified and prevented.

This capability is available in the segmentedaddressing model built into the Z8001. Its 32-bit addresses contain two fields, the segment-name field and the "offset"; the latter is added to the physical memory address of the segment "base" to obtain the physical address of the element in question (Fig. 8). For example, if segment 5 has a base address in physical memory of 1024, then the physical memory location addressed by the segmented address (5, 26) is 1050, because 1024 + 26 = 1050.

### Enter the memory manager

The Z8001 is designed to work with an external circuit called a memory-management unit (MMU), which keeps track of the base addresses corresponding to the various segments, and computes the actual physical addresses. This MMU can also associate a variety of attributes with each segment, so it can perform the corresponding access checking and generate an error interrupt (called a "segmentation trap") in the event of an invalid access.

Another feature of this implementation is that seven bits have been assigned to the segment-name field and 16 bits to the offset. The result is up to 128 segments, each of them presenting a linear address space of 64 kbytes. Furthermore, the external MMU circuit is designed only to translate the uppermost eight bits of the offset; the eight low-order bits are passed directly to the physical memory. Consequently, all segment-base addresses in physical memory must be a multiple of 256 (since the eight low-order bits are zeroes), and the size of a segment —one of the attributes that the MMU checks—must be a multiple of 256 bytes.

One problem with the Z8001's segmentation scheme is that no object can exceed 64 kbytes in size unless it consists of more than one segment. Fortunately, this rather infrequent problem can be solved by software with very little overhead. For example, to access the byte with an index kept in R3 of the array whose base is in RR2, one must replace the instruction


### LD RL1, RR2 (R4)

with the sequence

EXB R4	Imove high-order index to
	segment field!
ADD R3, R5	ladd low-order index to
	offset field!
ADCB RH2, RH4	ladd (w. carry) high-order
	index to segment field!
LD RL1, @RR2	_

where RR4 takes the place of R3. These instructions place several segments "end-to-end" and treat the segment name like a number.

However, the MMU implementation has a twofold



9. When data begin to fill the top 256 bytes of assigned stack space, a nonfatal warning is generated to prevent possibly destructive overflow.

speed advantage:

1. Since the segment-name field is not involved in the address computations of indexed, based, or relative addressing, this field can be output to the MMU one cycle earlier than the offset portion of the address, thus giving the MMU a one-cycle head start on the address translation.

2. The eight low-order bits of the offset, which go directly to the memory untranslated, are the bits needed first by the memory, which enables the memory to get a small head start on the transaction.

As a result, an external MMU circuit entails very little time penalty in memory addresses. The true independence of the segment-name field from the offset in all address computations means that offchip memory mapping can be achieved with very little overhead.

The architectural advantage of the Z8000 family becomes clear by comparing its economical implementation with the method by which a nonsegmented CPU might achieve memory management. Undoubtedly, the approach will take the form of paging.

In a paged system, the uppermost bits of the linear address are treated like a segment-name field *after* the address computation is complete. Until the computation is complete, these bits are treated like part of a monolithic linear address-they can be changed in the course of the computation. Thus, while a paging scheme permits memory mapping and attribute checking, it suffers from many of the problems of linear addressing. In addition, it cannot achieve the overlap of MMU and CPU computational time that is available via the Z8000's segmentation scheme. The only antidote to the computation overhead of an off-chip MMU for a linear-addressed machine is to design an on-chip MMU; but with the current technology, this approach is likely to require the sacrifice of other features.

One more noteworthy point to be made about the way the Z8001/MMU combination implements segmented addressing concerns the use of stacks. The most difficult problem associated with dynamically expanding stacks involves the correction of pointers into the stack when a stack is moved to another location. Naturally, this problem goes away with memory mapping, since the logical addresses of the locations already used on the stack don't change when the stack is physically relocated in memory. Furthermore, the MMU accepts as one of the attributes of a segment that it is to be used for a stack.

Consequently, as Fig. 9 shows, a nonfatal stackwarning interrupt occurs when the stack is nearly full—i.e., when an access is made into the last 256 words allocated to the stack. Moreover, the employed method for memory-address computation and size

### Segmentation

specification takes into account that stacks grow downward in memory, from the highest addresses toward the lowest.

### Segmented vs linear

Just as there are some who argue that higher-level languages are "inefficient" and deny the programmer the total control of assembly-language programming, a few designers adamantly reject segmentation and cling to linear addressing. In fact, their argument has some merit. Just as high-level languages may be inappropriate for very small systems, segmentation may represent overkill in a small memory space. The Z8000's answer to this problem is to provide segments large enough to accommodate a small application completely in one segment. One of the Z8000's addressing modes consists only of offsets, so that no references occur outside the 64kbyte linear address space of one segment. In fact, for such applications, a smaller package is available that lacks the eight pins dedicated to segment-name output and segment-error interrupt input; this smaller version cannot enter the segmented mode of operation at all.

### Drawing the line

Where does one draw the line between systems that are too small for segmentation, systems in which segmentation is desirable but inessential, and systems that are so large that segmentation is mandatory? It is a matter of judgment. The Z8000 architecture provides a 16-bit linear address space; in its 23-bit address space, clever, well disciplined programmers can handle unrestricted linear addressing; in its ultimate 32-bit address space, segmentation is undoubtedly the only viable approach.

This concern for the future expansion to 32-bit address spaces greatly influenced the decision to use segmented addressing in the 23-bit version. The Z8000 represents a break from the architecture of the Z80; it seemed shortsighted to ask designers moving from 8-bit to 16-bit or 23-bit systems to face one architectural break today and another in a few years (not to mention the huge investment in already-developed software). By developing his system around a Z8000, a designer will not have to face another architectural upheaval when segmentation is introduced—which, if the address space increases to 32 bits, seems inevitable.  $\Box$ 

# Initializing the Z8001 CPU for Segmented Operation with the Z8010 MMU

# Zilog

# Application Note

## September 1981

INTRODUCTION

This application note explains how a Z8001 CPU, to which at least one Z8010 MMU is attached, is initialized for segmented operation. Described are the specification of the initial CPU status to be established in response to RESET, execution of the first program out of unmapped memory, and initialization of the first, and possibly the only, MMU.

While an attempt has been made to make this application note self-contained, a general familiarity with the Z8001 CPU and the Z8010 MMU is assumed. For further details, the reader is referred to the technical manuals describing these components (Z8000 CPU Technical Manual, document #00-2010-C, and Z8010 MMU Technical Manual, document #00-2015-A).

#### INITIALIZING SEGMENTED PROGRAMMING

In response to a RESET signal, the Z8001 CPU establishes the CPU status specified in locations 2 through 6 of segment 0 (see Figure 1). Meanwhile, the Z8010 MMU, which is assumed to be connected to the CPU as shown in Figure 2, enters a state in which it passes the  $SN_6-SN_0$  and  $AD_{15}-AD_8$  lines directly through to its  $A_{22}-A_8$  address output lines and asserts a 0 on  $A_{23}$ . The practical effect of this is that the first initialization instructions to be executed are taken from specific addresses in physical (unmapped) memory.

Operation of the Z8001 CPU in segmented mode depends on the setting of the SEG bit (bit 15) in the Flag/Control Word (FCW) control register. The initial FCW setting is taken from location 2 of segment 0, so the contents of location 2 must have bit 15 set to direct the CPU to enter segmented operating mode. The example shown in Figure 1 also has bit 14 set. Bit 14 is the S/N bit, which controls the CPU's choice of system or normal mode operation. The setting of S/N bit directs the CPU to enter system mode. The CPU must begin operation in system mode, since the first order of business is to establish an initial setting for the System mode stack register and to initialize the MMU, which requires the execution of privileged I/O instructions.

The initial setting of the EPU bit (bit 13) in the example shown in Figure 1 is 0; if an EPU is present, this bit can be set initially, but it is also possible for the CPU to determine the appropriate setting of the bit as part of its initialization.

The interrupt enable bits (bits 12 and 11) are initially set to 0 by the FCW specified in Figure 1. This is mandatory during the initialization process, because there is no automatic initialization of the System mode stack register; the System mode stack is used in the processing of all traps and interrupts.

The initial PC value of segment 0, offset 8 given in the example in Figure 1 is a convenient one, since it means that the initialization programs can follow the initial CPU status in memory. Also, the CPU status and the initialization program are in the same area of memory, so only a small part of the <u>physical</u> memory address space needs to be committed to a specific use.

• The addresses of the initial CPU status and the initialization program are logical addresses, but at the time of execution of a reset or power-on sequence, there is no assurance that the MMUs have been initialized to perform address translation. The Z8010 MMU, however, has been designed to enter

a mode after a reset or power-on sequence in which it passes addresses directly to physical memory untranslated. (More precisely, it performs a simple, well-defined translation: segment N offset K is translated to physical address  $K + N \times 2^{16}$ .) Thus, the initial CPU status is taken from physical addresses 2 through 6, and in the example shown in Figure 1, the initialization program begins at physical address 8. One of the tasks that the initialization program must perform is to initialize MMU mapping tables. Ultimately the initial CPU status and initialization code can be removed entirely from the logical address space, remaining in physical memory, that can be left inaccessible until another reset or power-on sequence occurs.

Figure 3 shows an initialization program that continues the example begun in Figure 1. The program carries out three steps:

(1) Initialize the Stack register (RR14) and Program Status Area Pointer (PSAP) to point at a small temporary stack and a skeleton Program Status Area, both in known locations in physical (unmapped) memory. (The permanent PSA and stack will be established in mapped memory after initialization of memory mapping.)

- (2) Call the SETMMU routine (Figure 5) to initialize memory mapping, leaving the locations in segment 0 used by the initialization sequence still mapped to the same physical locations they were using before MMU initialization.
- (3) Initialize the Stack register and PSAP to address the "real" stack and Program Status Area in mapped memory.

After carrying out these steps, the program transfers to the SYSTART routine (not in segment 0) to continue initialization of the specific application. The routine at SYSTART is free to establish a new mapping for segment zero, rendering the initialization code inaccessible; another reset makes it available again.

The routine at STARTUP, the skeleton Program Status Area at INITPSA (Figure 4), and the SETMMU routine and its associated table at MMTAB (Figure

CPU Status for RESET Instruction Memory, Segment 0, Offsets 2-6						
Offset	Contents (hexadecimal)	Meaning				
0	Irrelevant					
2	C000	Initial FCW: SEG (bit 15) and S/N (bit 14) set; all others O				
4	0000	Initial PC: segment O (bits 14-8); all other bits must be zero				
6	0008	Initial PC: offset 8 (16 bits)				

8 (Start of startup program)

The values shown are a possible setting for the initial CPU status to be established when a RESET signal is received. The FCW setting is taken from segment 0, offset 2. The value COOD shown here results in the setting of segmented operating mode (bit 15) and System mode (bit 14). Bit 13 is 0, indicating that no EPU is present, and bits 12 and 11 are 0, indicating that neither vectored nor nonvectored interrupts are enabled. The settings of the FLAGS bits (bits 7-2) and the unused bits (bits 1-0) are irrelevant in this example.

The PC segment number and offset are taken from segment 0, offsets 4 and 6, in the standard two-word segmented address format. Any address can be specified. The value of segment 0, offset 8 shown here allows the startup program to begin at the next location of segment 0.


If MMUs are part of the system, they must handle the initial instruction fetches properly, even though the CPU has not yet initialized the MMU translation tables.

Figure 1. Locations 2-6 of Segment O Determine Initial CPU Status

4) all reside in ROM, whereas the temporary stack (which need not exceed 10 words in length as the present program is written) must reside in RAM, preferably in "physical segment O", i.e., in the first 65,536 bytes of physical memory. In fact, using the MMTAB entry for segment 0 shown in Figure 4, the temporary stack should reside in the first 784 bytes of physical memory. Since all of the instructions and tables shown in Figures 1 through 5 occupy less than 512 bytes, a physical memory whose first 784 addresses refer to 512 bytes of ROM and 256 bytes of RAM (usable later for other purposes) will suffice.

The skeleton PSA shown in Figure 4 needs little explanation. Only the segmentation trap and the nonmaskable interrupt must be provided for, since no other interrupts or traps can occur in the course of executing the programs shown in Figures 1 through 5. (Of course, a memory error could lead to an unimplemented instruction or system call trap, and a faulty CPU could do practically anything.) Both of the interrupt routines provided do nothing but halt. The segmentation trap routine could do something more intelligent if it had access to a means of communicating error information to the "outside world."

The MMU initialization program shown in Figure 5 is easily understood by anyone familiar with the contents of the <u>Z8010 MMU Technical Manual</u>. It begins by transmitting a set of segment descriptors to the MMU; then it enables address translation by the MMU. Two "programming tricks" and a convention must be understood.



This diagram shows the convention adopted in this application note for the connection of the first (possibly only) MMU. This MMU will translate references to segments 0 through 63 ( $SN_6 = 0$ ). Its Chip Select ( $\overline{CS}$ ) signal is activated by a 0 on  $AD_1$ , which means that any special I/O transaction whose I/O address has a lower byte in which bit 1 is zero will be recognized as a command by this MMU. The reason for using the complement of the given A/D line to select the chip is an artifact of the behavior of 3-state logic. The "floating" value shows up as a High on  $\overline{CS}$  during a reset. Allowing the Reset line to be input to  $\overline{CS}$  causes this MMU to pass addresses to the memory untranslated after a reset.

In multiple-MMU configurations, the Reset line needs to be tied to  $\overline{CS}$  for only one of the MMUs. MSEN is set and TRNS is cleared in that MMU, allowing it to pass the initial memory accesses untranslated. All other MMUs will 3-state their outputs. The form of connection shown here is the same as for MMU #1 in the examples in the <u>Z8010 MMU Technical Manual</u> (doc #00-2015-A).

Figure 2. MMU is Connected as MMU #1

The first programming trick is the use of a computation to determine the number of bytes to be transferred to the MMU by the SOTIRB instruction. The required number is the difference between the offset portions of two addresses: the first descriptor byte and the first byte past the descriptors.

The second programming trick is the inclusion of the initial SAR and mode register values in the table of descriptor values. This programming trick is useful because the two best instructions to perform the one-byte transfers are SOUTB and SOUTIB. The only alternative to the last two instructions before the RET, for example, is

## LDB RHO,#%C2 SOUTB %OOOD,RHO

That alternative is perfectly acceptable in this case, but in cases where the identity of the MMU to be addressed is not known in advance, the alternative shown in Figure 5 is preferable.

The convention that must be understood concerns the way in which the special I/O instructions are used to select MMU operations. The MMU opcode or internal register address is represented in the high-order byte of the special I/O space address, while an MMU selection code (decoded by special

1

circuitry) is contained in the lower byte. In the example in Figure 4, the register R4 contains the special I/O address. The low-order byte (RL4) contains the complement of the value 3 (bit 1 clear, all other bits except bit 0 set), which is the selection code for MMU #1. The upper byte (RH4) first contains 1 (the "address" of the MMU's internal SAR register), then 2 (the opcode for "transmit descriptor and increment SAR"); then 0 (the "address" of the MMU's internal mode register).

The table at MMTAB (Figure 5) can be easily understood. The first entry, a single byte of 0, is used to initialize the SAR (segment address register), an internal MMU register used to determine which of the 64 segment descriptor registers is being addressed by the command to the MMU.

The next  $4 \cdot (n+1)$  bytes are the values used to initialize the descriptors for segments 0 through n. This is done using a block I/O transfer to the MMU "address" that loads a descriptor register (four bytes) and then increments the SAR to address the next descriptor register.

The final byte is used to set the MMU mode register ID field to 0 and the bits MSEN and TRNS to 1; this is a change from the values

! This is the initialization program transferred to after a reset of the Z8001 CPU, assuming the settings shown in Figure 1 for locations 2-6 of segment 0. The FCW shown in Figure 1 results in entry to this routine in segmented system mode.

•				
\$ABS <0>8	!Program begins at seg	gment O, offset 8!		
STARTUP:	LDA RR14,INITSTACK	!Initialize	system s	tack register!
	LDA RRO,INITPSA	!Initialize	PSAP!	
	LDCTL PSAPSEG,RO			
	LDCTL PSAPOFF,R1			
	CALR SETMMU	!Initialize	memory m	apping!
	LDA RR14, REALSTACK	!Initialize	system s	tack!
	LDA RRO, REALPSA	!Initialize	PSAP!	
	LDCTL PSAPSEG,RO			
	LDCTL PSAPOFF,R1			
	JP SYSTART			

This start-up program conducts a "bootstrap" operation. It first sets the Stack register (RR14) and the Program Status Address Pointer (PSAP) to values in the unmapped physical memory area used by the initialization routine. It then calls the SETMMU program to initialize memory mapping. Finally, it sets RR14 and the PSAP to their correct values in the mapped memory and jumps to the address SYSTART in mapped memory to continue the initialization process. At this point, the space in physical memory used by STARTUP and the temporary PSA and stack, which was not remapped by the SETMMU routine, can be released.

Figure 3. Startup Code Initializes Interrupt Vectors and Memory Mapping

established by the RESET: MSEN set. TRNS zero. MSEN (master enable) must be set to enable the MMU to emit addresses (otherwise its address output lines remain 3-stated). If MSEN is set, the TRNS bit determines whether address translation is performed (IRNS = 1) or addresses are passed through as 23-bit patterns (TRNS = 0). The other settable bits of the mode register, which are left clear by the value shown in Figure 4, are URS, MST and NMS. URS (upper range select) allows the MMU to respond to segment numbers 64-127 rather than 0-63 on the CPU output lines SN<sub>6</sub>-SN<sub>0</sub>. MST (multiple segment tables) allows selective enabling of address translation by the given MMU  $(\overline{CS}$  is used to enable command recognition by the MMU but has no effect on address translation). If MST is set, then matching the NMS (normal mode select) value with the MMU's N/S input line serves as an enabling criterion for address translation.

Setting the ID field of the MMU's mode register to O directs the MMU to respond to the segment trap

acknowledge status output of the CPU by asserting AD<sub>8</sub> (8 + value of the ID field) and leaving AD<sub>15</sub>-AD<sub>9</sub> 3-stated. Using the conventions given in the Z8010 MMU Technical Manual, this identifies the MMU as MMU #1 in the "reason" placed on the stack when a segment trap occurs.

The number and values of the descriptor settings in the table at MMTAB depend on the details of the specific application and are not discussed further here. The additional initialization code at SYSTART also depends on the specific application. Typically, this code initializes peripheral device handling, enables interrupts, and starts user processes. The details are not discussed here.

This concludes the discussion of the specific details common to the initialization of any Z8001 CPU/Z8010 MMU system. Variations are possible, but, in most cases, the general form of initialization shown here is followed.

!	ving the STARIL		
INITPSA:	word	0,0,0,0	!Unused entry!
	word	0,0,0,0	!Unimplemented instruction trap!
	word	0,0,0,0	<pre>!Privileged instruction trap!</pre>
	word	0,0,0,0	!System Call trap!
	word	0 <b>,</b> %COOO	!Segmentation trap!
	address	SEGTRAP	
	word	0,%COOO	!Nonmaskable interrupt!
	address	NMISTOP	
! No mo locat: ! NMISTOP:		is required.	Processing routines can reside in immediately followin

Figure 4. Initial PSA Has Few Real Entries

an actual system if appropriate routines exist at known locations in physical memory.

!	This is the MMU initialization routine called from the STARTUP program; it assumes a
	single-MMU system. First, up to 64 of the MMU's segment descriptor registers are loaded
	from a table in memory. Then address translation is enabled. The only restriction on the
	address translation set up this way is that the addresses of STARTUP must continue to be
	mapped to the same physical locations.
1	

SETMMU	LDB RL4,#3	!Select MMU #1 and assure Bit 0 = 1!
	COMB RL4	!Use complement to activate CS!
	LDA RR2,MMTAB	Address of information for MMU!
	IDB RH4,#1	!Address of SAR in MMU!
	SOUTIB @R4,@RR2,R1	!Initialize SAR!
	LDA RRO,MMTABX	!Next byte past descriptor table!
	SUB R1,R3	Number of bytes in descriptor table!
	LDB RH4,#%F	!Opcode for descriptor transfer!
	SOTIRB @R4,@RR2,R1	!Transmit descriptor table to MMU!
	LDB RH4,#0	!Opcode for "set mode reg"!
	SOUTIB @R4,@RR2,R1	!Enable address translation!
	RET	
MMTAB:	byte O	!Initial value (segment number) of SAR!
	word O	!Segment 0: starts at physical address 0!
	byte 2	! 784 bytes long !
	byte %A	! Execute only !
	•	
	•	
	•	
	word BASEn	!Segment n (<63): starts at 256*BASEn!
	byte SIZEn	! 256 (SIZEn + 1) bytes long !
	byte ATTRIBUTESn	! attributes as specified !
MMTABX :	byte %CO	!MMU mode register value: MSEN, TRNS; ID = 0!

This MMU initialization routine transmits the table of segment descriptors at MMTAB to the MMU addressed by special I/O instructions with a lower byte in which the value of bit 1 is 0 (MMU #1 using the conventions suggested in the <u>Z8010 MMU Technical Manual</u>). Finally, it transmits a mode register value in which the MSEN and TRNS bits are set and all others are 0.

Figure 5. A Few Instructions Initialize the MMU

# Non-Segmented Z8001 CPU Programming

# Zilog

# **Application Note**

## September 1981

## INTRODUCTION

The Z8001 CPU, which is designed to operate with 8M byte segmented memory address spaces, can also be operated in a nonsegmented mode. Thus the user gets the best of two worlds: the flexibility and power of 8M byte segmented memory address spaces, and the economy of 16-bit addresses. Furthermore, the Z8000 CPU Family has been designed in such a way that operation of the Z8001 CPU in nonsegmented mode is compatible, to the extent possible, with operation of the Z8002 CPU, which is designed to be used exclusively in nonsegmented mode.

This application note first describes in detail the differences in memory and register space requirements and in instruction execution times between segmented and nonsegmented Z8001 CPU operation. It then enumerates and discusses the few points of incompatibility between Z8002 CPU operation and nonsegmented Z8001 CPU operation. The Z8003 CPU is identical to the Z8001 CPU for the purposes of this note.

One of the trickier points in dealing with nonsegmented Z8001 CPU operation is the mixing of nonsegmented and segmented programs within an application. Several ways to handle such mixing are discussed. Finally, to make parts of the discussion completely specific, a means of handling the system call (SC) trap is shown with actual Z8001 CPU programs, and several utility routines designed to be invoked through the SC mechanism are presented. This application note deals very specifically with "esoteric" details of Z8001 CPU operation. The reader is assumed to have read the <u>Z8000 CPU</u> <u>Technical Manual</u> (00-2010-C) and to be familiar with the general ideas of segmented memory addressing on the Z8001 CPU and with interrupt and trap handling in the Z8001 CPU Family.

## ECONOMIES OF NONSEGMENTED Z8001 CPU OPERATION

All Z8001 CPU memory addresses are 23 bits long. In the segmented mode of operation, each address is specified completely, using 32-bit representations in instructions and registers. In nonsegmented mode, all address representations assume implicitly the 7-bit segment number field of the Program Counter (PC), so that only 16 bits are required to represent any address.

The ability to use 16-bit address representations when operating the Z8001 CPU in nonsegmented mode results in economies of both space and time. The economies of space derive from the smaller memory and fewer registers used for 16-bit address representations. The economies of time, generally speaking, derive from the fact that there is no need to fetch or store a second word of address representations in instructions, in registers, or on a stack. Thus, for example, a RET instruction requires an additional three clock cycles of execution time in segmented mode, because an extra word must be popped from the stack. The space and time economies of nonsegmented mode Z8001 operation are summarized in Table 1.

## Table 1. Economies of Z8001 Nonsegmented Operation

Function	Space Economy	Time Economy (clock cycles)
Instructions using direct addressing (compared with full segmented address)	1 word of instruction memory	3 cycles
Instructions using direct addressing (compared with short segmented address)		1 cycle
Instructions using indexed addressing (compared with full segmented addresses)	1 word of instruction memory	3 cycles
Storage of an address in a register	1 word register	
Moving an address		Difference in timing between word and long word version of LD, PUSH, POP, etc.
CALL or CALR	1 word of stack	5 cycles
RET		3 cycles
LDPS	2 words of data memory	3-4 cycles
Loading to or from PSAP or NSP control register	1 word register	7 cycles
JP using indirect register mode (@) if jump is taken	1 word register	5 cycles
Use of indexed addressing to simulate based addressing	Fewer instructions for many operations	2-4 cycles for Load instruction; added savings when shorter programs result.

Table 1 can also be regarded as summarizing the "segmentation penalty" if nonsegmented operation is taken as the standard. It is clear from the table that among common operations the only difference in size between segmented and nonsegmented mode instructions is the extra word required by direct or indexed addressing using full (as opposed to short segmented) addresses in the instructions. Most large programs avoid direct addressing, except for CALL instructions and references to global variables, both of which can use short segmented addressing in a large proportion of cases.

The table also shows that among common operations not involving direct or indexed addressing, the only difference in instruction execution time between the segmented and nonsegmented Z8001 CPU operating modes is in subroutine calling and returning. This difference is due to the saving and restoring of 32-bit return address representations.

A major savings that is difficult to measure quantitatively results from the use of indexed addressing in nonsegmented mode to simulate based addressing. Thus, for example, it is possible to write

#### ADD R0,4(R15)

to add the third word of the stack to the contents of RO. In this construction, the offset (4) plays the role of the address, and the address (the contents of R15) plays the role of the offset. Since each is 16 bits long, there is no difference; they are added together to obtain the 16-bit offset portion of the argument address; the segment number portion is derived from the PC. Thus, based addressing, which is essential for the handling of stack-based data, is available with most instructions.

There is one pitfall to watch for when using indexed addressing to simulate based addressing. Indexed references never result in "stack reference" status on  $ST_3-ST_0$ , since this status only occurs when the Stack register (R15) is used as an address register. In indexed addressing, the address comes from the instruction, and the register contains an offset. Thus, if data and stack memories are distinguished by the ST3-ST0 status outputs, then indexed addressing cannot be used to access stack elements

#### Z8002 Compatibility

The road between the Z8002 CPU and nonsegmented Z8001 CPU operation is a two-way street: programs can migrate in either direction. For example, a Z8001-based development system can be used to develop and check programs whose target system is Z8002-based. Conversely, a Z8002-based application can be easily evolved into a Z8001-based application by using a nonsegmented Z8001 operation as a first step. Furthermore, utility routines or other parts of a program developed for one of these CPUs could be integrated with programs developed for the other. All of these possibilities illustrate the importance of writing nonsegmented code for the Z8001 CPU.

There are very few differences between Z8002 code and nonsegmented Z8001 code; all of them are associated with interrupt processing (see Table 2).

Z8002 Operation	Z8001 Operation
Interrupts and traps, including	Interrupts and traps, including
SC, cause a 3-word CPU status to	SC, cause a 4-word CPU status
be saved on the stack in the	to be saved on the stack in the
format:	format:
SP> reason FCW 16-bit PC	SP> reason FCW PC - segment number PC - offset
The 256 possible interrupt	The 128 even-numbered interrupt
vector byte values correspond	vector byte values correspond
to legal vectored interrupts.	to legal vectored interrupts.
The Z8002 CPU uses a Program	The Z8001 CPU, regardless of
Status Area (PSA) format in	the mode in which it is
which one word is dedicated to	operating, uses a PSA format
each FCW and each PC. No entry	in which two words are
is required for the "segmenta-	dedicated to each FCW and each
tion trap" vector.	PC.
The Z8002 CPU must be placed in system mode before the IRET instruction is executed.	The Z8001 CPU must be placed into segmented system mode before the IRET instruction is executed.

The practical effect of these differences is very small in many applications. The PSA differs between the Z8002 and Z8001 versions, but the differences are only in the sizes of the vector entries--four words for the Z8001, two words for the Z8002. The Z8001 restriction to even-numbered vectored interrupt devices limits the number of devices to 128, which is ample for most applications. The interrupt and trap routines can be almost identical for the two versions, unless they access the saved PC value or anything "deeper" in the stack. Since the "reason" and the saved FCW are the top two words of the stack in either case. the instructions that access these items can be the same in both versions. The Z8001 versions of the interrupt routines can be written in nonsegmented The SEG bit must be set to zero in the form. corresponding PSA entry's FCW value, and the CPU must be placed into segmented mode before execution of the IRET instruction. A good approach to this is to dedicate one of the SC instructions (e.g., SC #0) to the performance of this kind of segmented IRET. The details of this will be explained in a later section; the advantage of the approach is that it provides a one-word replacement for the IRETs of a Z8002-based program.

When the Z8001 CPU is operating in nonsegmented mode, R14 refers to the same register in both System and Normal modes, just as in Z8002 CPU operation. This is not anomalous or surprising, but many new Z8000 programmers have been confused by the requirement that interrupts be processed in segmented mode. If an interrupt occurs when the Z8001 CPU is operating in nonsegmented System mode, the CPU immediately enters the segmented System At that time, R14 begins to mode of operation. refer to the segment portion of the stack register, and the register previously referred to as R14 is accessible now only by using the LDCTL instruction with the NSPSEG operand. This situation remains in effect until the CPU returns to nonsegmented operation, which could happen before the execution of the first instruction of the interrupt-processing routine if the FCW loaded from the PSA does not have the SEG bit set.

# COMBINING SEGMENTED AND NONSEGMENTED CODE FOR THE Z8001

Segmented and nonsegmented programs can be mixed to any extent desired, since any program running in System mode can carry out the required setting or clearing of the SEG bit in the FCW. If such switching of modes is to be done at many points, or if it is to be done by programs running in Normal mode, two of the 256 SC instructions can be dedicated to the FCW changes. Programs that access data or call programs in another segment must consist wholly or partially of segmented code. Programs that make no references outside of their own segments can consist entirely of nonsegmented code.

One point to consider when mixing segmented and nonsegmented code is that operation of the RET instruction depends on the mode in which the CPU is operating when the RET is executed, whereas the operating mode on entry to a subroutine is that of the calling program. Thus, special steps must be taken to assure that subroutines called by programs running in either mode behave properly. 0ne approach is to enter such routines through the SC mechanism. Another approach is to allocate two of the SC instructions to subroutine entry and exit functions. The first of these SC instructions is executed as the first instruction of a subroutine to save the caller's operating mode; the second replaces the RET instruction and causes the CPU to enter the proper mode before returning. Furthermore, there can be two versions of the first of these SC instructions: each can save the caller's operating mode, then place the CPU into the mode appropriate for the given subroutine.

## A Systems/Application Distinction

One separation of segmented and nonsegmented code is on the basis of the System/Normal operating mode. A set of general utility programs can be written to be executed in segmented System mode, and self-contained application programs can run in nonsegmented Normal mode, using the SC mechanism to make calls on the utility programs. An approach such as this, which centralizes control of the mixing of segmented and nonsegmented programs, avoids the complications of uncontrolled mixing of modes.

## THE SC MECHANISM

The preceding discussion includes several references to the use of SC instructions. To allow these examples to be understood at a more concrete level, one of the many possible ways to handle SC traps is elaborated here.

Figure 1 shows a program to be executed each time an SC trap occurs; that is, it is assumed that the address SCHAND will be stored in the PC field of the SC entry (vector) of the PSA. The program at SCHAND is assumed to be segmented, and it accesses the System mode stack, so the SEG and S/N bits must be set in the FCW field of the SC entry of the PSA. Furthermore, the VIE and NVIE bits of the FCW field of the SC entry in the PSA must be 0, for reasons to be discussed shortly.

SCHAND:	DEC R15,#14	<pre>!Room for new status &amp; 3 registers!</pre>
	LDM @RR14,R0,#3	!Use RO-R2 for working space!
	LD R1,RR14(#14)	<pre>!Get SC instruction (reason)!</pre>
	CLRB RH1	!Low byte is index to table!
	MULT RRO,#6	! of 6-byte entries !
	LD R2, TABLE(R1)	!Get FCW entry from TABLE!
	INC R1,#2	
	LDL RRO, TABLE(R1)	!Get PC entry from TABLE!
	LDL RR14(#10),RR0	!Put PC entry into new status!
	LD R1,RR14(#16)	!Get previous FCW entry!
	AND R1,#%1800	Save VIE,NVIE settings!
	AND R2,#%E7FF	!Zero VIE,NVIE in FCW from TABLE!
	OR R2,R1	Put saved bits into new FCW!
	LD RR14(#8),R2	<pre>!Put FCW into new status!</pre>
	LDM RO,@R14,#3	!Restore registers used!
	INC R15,#6	Bring new status to top of stack!
	IRET	·
	21121	

This SC-handling routine allows each of the 256 SC instructions to be written as if it had its own separate interrupt. An array of 3-word entries called TABLE contains the FCW and PC values to be established for each, except that the VIE and NVIE (interrupt enable) bits in the FCW are taken from the saved status of the program executing the SC instruction.

The Program shown here has not been optimized for speed. Multiplication of the low byte of the reason by 6, for example, can be accomplished in fewer clock cycles than are required for the CLRB and MULT instructions shown here.

Figure 1. A Flexible SC-handling Scheme

The program at SCHAND simulates a "vectored interrupt" facility for SC instructions, but the VIE and NVIE values are taken from the saved status of the program executing the SC instruction, not from the "vector" for that instruction. This assures that the routines invoked by SC instructions, which can be called from a variety of priority levels, won't have the side effect of enabling any previously disabled interrupts. For this reason, the FCW entry for SC must leave both VI and NVI disabled. Given this mechanism, several of the uses of the SC instructions suggested earlier can now be made concrete. Figure 2 shows possible assignments for the first three SC instructions; Figure 3 shows the corresponding TABLE entries and implementing programs. A reader who has difficulty understanding these programs or the program in Figure 1 should review the material on interrupt and trap handling in the Z8000 CPU Technical Manual.

SC Instruction	Function
SC #0	Perform segmented IRET
SC #1	Set SEG bit in FCW
SC #2	Clear SEG bit in FCW



TABLE:	word %COOO	!SC #0: SEG, S/N set!				
[	long SEGIRET					
	word %CO80	!SC #1: SEG, S/N, C set!				
1	long SEGSET					
	word %COOO	<pre>!SC #2: SEG, S/N set!</pre>				
1	long SEGSET					
1	•					
	•					
	•					
SEGIRET:	INC R15, #8	<pre>!Remove SC-related stack items!</pre>				
	IRET					
SEGSET:	LD @RR14,R0	!Save RO, use reason as scratch!				
	LD R0,RR14(#2)	!Get saved FCW from the stack!				
JR C.\$1		!C distinguishes SC #1 from SC #2!				
RES R0,#15		!C = 0 for clearing SEG!				
	JR \$2					
\$1:	SET RO,#15	<pre>!C = 1 for setting SEG!</pre>				
\$2:	LD RR14(#2),R0	Replace altered FCW on stack!				
	LD RO ,@RR14	!Restore RO!				
	IRET					
		e associated programs implement the In Figure 2. The program at SEGIRET				
	is operating in segmented mode because of its entry in TABLE, so					
	all it needs to do is return the stack register to its value					
berore ex	before execution of the SC #0 and to perform the IRET.					
The progr	am at SEGSET impleme	ents both the setting and the				
clearing	of SEG. The C bit s	etting in TABLE distinguishes the				
two funct	ions. The change to	SEG is made in the saved FCW on the				
		the status that will be established				
by the IR	ET instruction.					
Í						

Figure 3. Implementation of Three SC Instructions

# Zilog

# Calling Conventions For The Z8000<sup>TM</sup> Microprocessor

## Software Interface Specification

## February 1982

## 1.0 INTRODUCTION

The Z8000 Calling Conventions allow programs written in various languages for the Z8000 microprocessor to communicate with each other and to share common libraries. The conventions include argument passing, Stack Pointer status, and register assignments on entry to and exit from a routine. The conventions described here apply to all programming languages supported by the Z8000 microprocessor.

Calling conventions were developed that:

- Satisfy the requirements of languages such as C. PLZ/SYS, FORTRAN, and PASCAL.
- Do not introduce undue call and return overhead in code generated by one language processor at the expense of another.
- Minimize the complexity of the code generators.
- Allow passing of structured parameters by value.
- Encourage efficiency by allowing local variables to be kept in registers and parameters to be passed in registers.

The calling convention has three parts which are described in the following sections. These three parts describe:

 How registers may be used by procedures and what happens to the register contents when calling or returning.

- How the stack must be organized when entering, executing in, and returning from a procedure.
- Where parameters must be when entering or returning from a procedure.

## 2.0 REGISTER USAGE

As shown in Figure 1, the Z8000's general-purpose register set is divided into three groups for the purposes of this calling convention.




Figure 1. Z8000 Register Usage

The first group is called the scratch registers and consists of RO-R7. These registers will contain value or reference parameters when entering a procedure and result parameters when returning from a procedure. While executing, the procedure may use these registers in any way and does not need to restore them to their original values when it returns.

The second group is called the safe registers and consists of R8-R14 for nonsegmented programs and R8-R13 for segmented programs. The values in these registers must be the same when a procedure returns as they were when the procedure was entered. This means a safe register can hold the value of a local variable, because procedure calls will not alter its value. If a procedure changes the value of a safe register, it must save the value of that register when it is entered, and restore it when it returns.

The third group consists of the stack pointer (SP), which is R15 for nonsegmented programs and R14 and R15 for segmented programs. The stack pointer always points to the top of the stack.

The calling convention also allows for, but does not require, the use of a frame pointer to point to the current stack frame (described in the next section). When a frame pointer is used, it is always the highest safe register, R14 for a nonsegmented program, RR12 for a segmented program.

The Z8000 Floating-Point Registers (either simulated in software by the Z8070 emulation package or provided in hardware by the Z8070 arithmetic processing unit) are similarly divided into two groups as shown in Figure 2.




Figure 2. Z8000 Floating-Point Register Usage

The first group is the floating scratch registers, FRO-FR3. These registers will contain floatingpoint value parameters upon entering a procedure and floating-point result parameters when returning from a procedure. While executing, the procedure may use these registers in any way and does not need to restore them to their original values.

The second group is the floating safe registers, FR4-FR7. These registers are used in the same way as the general-purpose safe registers and thus the values in these registers must be the same when a procedure returns as they were when the procedure was entered.

## 3.0 STACK ORGANIZATION

Figure 3 shows how the top of the stack must look when a procedure is entered. The return address must be on the top of the stack (pointed to by the stack pointer), followed by any parameters that must be passed in on the stack. This figure also shows the stack after the same procedure has returned. The only difference is that the return address has been popped off the stack.




Figure 3. The Stack Upon Entry To and After Return From a Procedure

During the execution of a procedure, the stack will contain a data area called the stack frame (also known as the activation record) for that procedure. The stack frame is allocated on the stack by the procedure and contains saved values, local variables, and temporary locations for the procedure. Figure 4 shows the stack while a procedure is executing.




Figure 4. The Stack During Procedure Execution

The called procedure may or may not use the frame pointer as shown. If no frame pointer is used, the size of the stack frame must not change while the procedure is executing. Thus parameters passed in storage by calls from this procedure must be accommodated in temporary locations at the bottom of the stack frame, and not pushed onto the stack. This organization of the stack substantially shortens the subroutine entry and exit sequence.

If a frame pointer is used, then the calling procedures's frame pointer must be saved on the stack by the called routine as shown in Figure 4. If a frame pointer is used, the size of the stack frame can vary, and thus parameters can be pushed onto the stack if desired.

The calling convention allows procedures with and without a frame pointer to be mixed on the stack From this point of view, the frame pointer is just a safe register that is used in an agreed upon way by certain procedures.

If a procedure modifies the contents of any of the safe registers or floating safe registers while it executes, then it must save the values of these registers in its stack frame when it is entered so that it can restore them when it returns. The highest safe register not used as a frame pointer should be saved at the top of the activation record (nearest the return address) with lower number registers saved at lower addresses. This is the same order used by the LDM instruction. Only those safe registers actually modified by the procedure need to be saved.

Any floating safe registers that are modified by the procedure are saved in the activation record just below the last general purpose safe register. Higher numbered floating registers are saved toward the top of the activation record.

## 4.0 PARAMETERS

Parameters provide a substitution mechanism that permits a procedure's activity to be repeated, varying its arguments. Parameters are referred to as either formal or actual. Formal parameters are the names that appear in the definition of a procedure. Actual parameters are the values that are substituted for the corresponding formal parameters when the procedure is called.

The Z8000 parameter-passing conventions cover three kinds of parameters: value, reference, and result. Value and reference parameters are passed from the calling routine to the called routine. For value parameters, the value of the actual parameter is passed. For reference parameters, the address of the actual parameter is passed. For result parameters, the value of the formal parameter in the called routine is passed to the corresponding actual parameter of the calling routine when the called routine returns.

Each kind of parameter has a length given in bytes (denoted as length(p) for a parameter p). For value and result parameters, this is the length of the declared formal parameter as determined by its type. For languages that do not declare formal parameters or when the procedure declaration is not accessible when the call is being compiled, the length is the same as the length of the actual parameter. For reference parameters, the length is the length of an address, in other words, two bytes in nonsegmented mode and four bytes in segmented mode. In addition to a parameter's length, the calling convention distinguishes between parameters of floating-point type and parameters of all other types.

The kind, type and length of a parameter are determined by the conventions of the language in which the calling and the called procedures are written. The user must ensure that these conventions match when making interlanguage calls.

## 4.1 THE PARAMETER REGISTER ASSIGNMENT ALGORITHM

This section describes an algorithm that assigns every parameter in a parameter list to either a general-purpose register, floating point register, or storage offset. The parameter assigned to a register is passed in that register during a call. A parameter assigned to storage offset is passed in a storage location whose address is the given offset from the Stack Pointer on entry to the called routine. The algorithm assigns as many parameters to general-purpose registers r2-r7 and floating-point registers fr0-fr3 as possible.


## The algorithm makes the following assumptions:

There are four kinds of general-purpose registers:

- Byte (denoted as rln, rhn, n = 0...15)
- Word (denoted as rn, n = 0...15)
- Long Word (denoted as rrn, n = 0, 2, 4, 6, 8, 10, 12, 14)
- Quad Word (denoted as rqn, n = 0, 4, 8, 12)
- The length of a general-purpose register r [(denoted length(r)] is 1 for a byte register, 2 for a word register, 4 for a long word register, and 8 for a quad word register.
- Each general-purpose register has a set of underlying byte registers as follows:
- The underlying register of byte register is the register itself.
- The underlying registers of a word register (rn) are the byte registers rln and rhn.
- The underlying registers of a long word register (rrn) are rln, rhn, rln+1, and rhn+1.

• The <u>underlying</u> registers of a quad word register (rqn) are rln rhn, rln+1, rhn+1, rln+2, rhn+2, rln+3. and rhn+3.

This is illustrated in Figure 5:





- If n > m, general-purpose register rxn or rn is <u>higher than</u> a general-purpose register rxm or rm. A byte register rln is <u>higher than</u> a byte register rhn.
- There are eight floating-point registers, frofr7, each capable of holding one floating point value of any precision.
- A floating register frn is higher than a floating register frm if n > m.

The algorithm starts by processing each value or reference parameter in left-to-right order. If there are unused registers of the same size and type as the parameter, the parameter is assigned to the highest of these registers; otherwise, it is assigned to the next available storage locat ion. Once a parameter is assigned to storage, all the parameters in the parameter list that follow it are also assigned to storage. The same thing is then done for the result parameters, except they are assigned to the lowest available registers in sequence r2, r3, r4, ..., r7 (or fr0, fr1, fr2, fr3), whereas the other parameters are assigned to the registers in sequence r7, r6, r5, ..., r2 (or fr3, fr2, fr1, fr0). The result parameters can overlap value or reference parameters in registers, but not in storage.

The algorithm marks byte registers and floatingpoint registers as available or unavailable to keep track of which registers have been assigned to parameters, and it uses a variable, current offset, to indicate which storage offsets have been assigned parameters.

## 4.2 THE ALGORITHM

This algorithm assigns parameters to registers and storage. The phrases in bold are defined in detail in Table A.

- Mark all byte registers underlying r2-r7 as available, and mark all other byte registers as unavailable. Mark floating-point registers fr0-fr3 as available and mark all other floating-point registers unavailable.
- Initialize current offset to 4 if in segmented mode or to 2 if in nonsegmented mode (this allows for the return address to which the stack pointer points).
- 3. For every value or reference parameter in left-to-right order in the parameter list, do the following:
  - a. Determine whether p will fit into a register.

- b. If p will fit into a register, assign p to a value/reference register.
- c. If p will not fit into a register, assign p to storage and mark all available byte and floating-point registers as unavailable.
- 4. Mark all byte registers underlying r2-r7 as available and all other byte registers as unavailable. Mark floating-point registers fr0-fr3 as available and all other floatingpoint registers as unavailable.
- 5. For every result parameter in left-to-right order in the parameter list, do the following:
  - a. Determine whether p will fit into a register.
  - b. If p will fit into a register, assign p to a result register.
  - c. If p will not fit into a register, assign p to storage and mark all available byte and floating-point registers as unavailable.

#### Table A. Definition of Algorithm Elements

### 1. Determine whether p will fit into a register:

If p is a floating-point value or result parameter, then p will fit into a register if there is a floating-point register which is available. Otherwise, p will fit into a register if there is a register r such that length(p) = length(r) and all byte registers underlying r are available.

## 2. Assign p to a value/reference register:

If parameter p is a floating-point value parameter then:

- Assign p to the highest available floating-point register r.
- b. Mark floating-point register r as unavailable.

#### Otherwise:

- Find the highest general-purpose register r such that length(p) = length(r) and all byte registers underlying r are available.
- b. Assign parameter p to register r.
- c. Mark all byte registers underying r as unavailable, and mark any higher available byte registers as unavailable.

#### 3. Assign p to a result register:

If parameter p is a floating-point result parameter then:

- a. Assign p to the lowest available floating-point register r.
- Mark floating-point register r as unavailable.

## Otherwise:

- a. Find the lowest general-purpose register r such that length(p) = length(r) and all byte registers underlying r are available.
- b. Assign parameter p to register r.
- c. Mark all byte registers underlying r as unavailable, and mark any lower available byte registers as unavailable.


#### 4. Assign p to storage:

- a. If length(p) > 1 and current offset is odd, then add 1 to current offset.
- Assign parameter p to storage at offset current offset.
- c. Add length(p) to current offset.

## APPENDIX A

This appendix gives an example of using the Z8000 calling conventions for a C language routine, "caller", which calls another routine, "called".

Figure 6 shows the C code, and Figure 9 shows the corresponding assembly language code. Figure 7 shows the registers upon entry to "called" (just after executing line 25 in Figure 9) and after returning from routine "called" (just after executing line 13 in Figure 9). Figure 8 shows how the stack looks during execution of "called" (line 11 in Figure 9).






Figure 7. Registers Upon Entry To and Return From Routine Called




Figure 8. The Stack Frame When the Routine Called (From the Sample C Program) is Executing.

```
modul MODULE
 1
 2
       $SEGMENTED
 3
      CONSTANT
 4
          fp
                  :=r15;
 5
     EXTERNAL
 6
         stkseg LABEL
                                    !stack segment!
                              - code for routine called -
 7
    GLOBAL
 8
        called PROCEDURE
9
          ENTRY
10
        dec
                fp,#4
                                    !Allocate called's stack frame!
11
        1d1
                rr2, stkseg (fp)
                                    !Assign local variable y to return register!
12
        inc
                fp,#4
                                    !Deallocate stackframe!
13
        ret
14
        END
                called
```

```
- code for routine caller -
     caller PROCEDURE
15
     ENTRY
16
17
     sub
           fp,#22
                                       !Allocate caller's stackframe!
18
     ld
           r2|stkseg+4+14|(fp)
           stkseg (fp),r2
19
     ld
                                       !Move a4 to overflow parameter area!
           r2|stkseg+4+16|(fp)
20
     ld
           stkseg+2 (fp),r2
21
     ld
                                       !Move a5 to overflow parameter area!
            r7, stkseg+4+12 (fp)
22
     ld
                                       !Move a1 to r7!
23
     ldl
            rr4, stkseg+4 (fp)
                                       !Move a2 to rr4!
            rr2, stkseg+4+4 (fp)
24
     1d1
                                       !Move a3 to rr2!
25
     call
           called
26
     1d1
            stkseg+4+8 (fp),rr2
                                       !Assign returned value to x!
27
     add
           fp,#22
                                       !Deallocate caller's stackframe!
28
     ret
     END
29
           caller
```

30 END modul

## Figure 9. Actual Z8001 Code for Program of Figure 4

## SPECIAL TREATMENT OF FLOATING POINT PARAMETERS

For programs which will run on a Z8000 without a Z8070 arithmetic processing unit or Z8070 software emulator, floating-point value and result parameters should be treated just like non-floating-point parameters.

Until September 1982, all Zilog compilers will pass floating-point parameters in the same way as non-floating-point parameters. Thereafter, the full standard given here will be used.

# Fast Block Moves with the **Z8000<sup>TM</sup>CPU**

# Zilog

# **Application Brief**

September 1981

The Z8000 CPUs are equipped with instructions that allow memory-to-memory transfers to proceed at speeds usually associated with DMA equipment. This application brief shows how to use the two different mechanisms available in Z8000 CPUs for block moves; then it compares their performance for long and short blocks.

The two block-moving facilities in the Z8000 CPUs are the LDIR instruction (and its alter ego, the LDDR instruction) and the LDM instruction. With LDIR, words are moved from one memory area to another at a basic rate of 9 clock cycles per word, using two address registers and a 16-bit counter register. With LDM, words are moved from memory into registers, then from registers into the new memory area. The basic rate for this kind of transfer is 6 clock cycles per word. In either case, there is overhead associated with setup and looping. The differences in overhead make LDM more effective with small blocks and LDIR more effective with large blocks. In either case, only blocks of words, aligned on word boundaries, are considered. For blocks of bytes, there is a byte version of the LDIR instruction but no byte version of LDM.

Figure 1 shows a comparison of the two methods in moving a block of eight words. The method using LDIR requires 88 clock cycles, while the method using LDM requires only 70 clock cycles. At clock rates of 10 MHz, these result in transfer rates of 1.82M bytes per second for the LDIR method and 2.29M bytes per second for the LDM method.

!Assume that RR12 contains the address THERE and RR10 contains the address HERE. The following sections of Z8001 instruction move a block of 8 words from HERE to THERE. t. !LDIR version: ! LDK R9.#8 5 cycles LDIR @RR12,@RR10,R9 83 cycles 88 cycles = 8.8 us @10 MHz or 1.82 M bytes/sec !LDM version: ! LDM RO,@RR10,#8 35 cycles LDM @RR12, RO, #8 35 cycles 70 cycles = 7.0 us @10 MHz, or 2.29 M bytes/sec In this case, the LDM version is faster--taking 80% of the execution time of the LDIR version. Other differences are: (1) The LDIR version uses R9 for a counter and modifies RR10 and RR12. (2) The LDM version modifies RO-R7 but leaves all other registers unchanged. In some applications, the modification of RR10 and RR12 may be desirable, in others it may not.

Figure 1: LDM outperforms LDIR in an 8-word transfer.

Figure 2 shows a comparison of the methods in moving a block of 128 words. In this case the LDIR method is faster, requiring only 1170 cycles as opposed to the 1415 cycles required for the LDM method. At clock rates of 10 MHz, the LDIR method gives a transfer rate of 2.19M bytes per second, while the LDM method achieves a rate of 1.81M bytes per second. In summary, for large or small blocks of data the Z8000 CPUs are capable of effecting memory-to-memory transfers at rates in excess of 2M bytes per second using CPU instructions, without the need for a DMA device.

Assume that RR12 contains the address THERE and RR10 contains the address HERE. Each of the two following sections of Z8001 instructions moves 128 words from HERE to THERE. 1 !LDIR version: ! LD R9,#128 7 cycles LDIR @RR12,@RR10,R9 1163 cycles 1170 cycles = 117 us @10 MHz, or 2.19 M bytes/sec !LDM version: ! 7 cycles LD R9,#16 35 cycles-LP: LDM RO,@RR10,#8 LDM @RR12,RO,#8 35 cycles INC R11.#16 4 cycles -x16 INC R13,#16 4 cycles DEC R9 4 cycles JR GT,LP 6 cycles-7 + 16 x 88 = 1415 cycles = 141.5 us @10 MHz, or 1.81 M bytes/sec In this case, the overhead of the loop associated with the LDM version outweighs the speed In fact, even if the LDM version consisted of 16 advantage of the LDM instruction. repetitions of the sequence LDM, LDM, INC, INC (without the INCs on the final sequence), the LDM version would still require 1240 cycles--70 more than the LDIR version.


Figure 2: LDIR outperforms LDM in a 128-word transfer



October 1982

# CHARACTER STRING TRANSLATION: Z8000 vs 68000 vs 8086

Task: Translate a string of 1000 characters from one code to another, e.g., EBCDIC TO ASCII.



# EXECUTION TIME ( $\mu$ SEC) (ALL CPUs AT 10 MHz)

4-77

## **PROGRAM LISTINGS**

Z8000*			68000		8086		
CASE 1:							
LD LD LD TRIRB	R3,#1000 R6,#STRING R8,#TABLE @ R6,@ R8,R3	LOOP	MOVE.L LEA.L CLR.L MOVE.B MOVE.B DBF	#1000,D3 STRING,A1 TABLE,A2 D0 (A1),D0 0(A2,D0),(A1) + D3,LOOP	LOOP	CLD MOV MOV MOV LODSB XLAT STOSB	CX,1000 SI,STRING DI, SI BX, TABLE
						LOOPNZ	LOOP
CASE 2:							
LDB LD LD LD LD CPIRB SUB TRIRB	RL0,#EOS R1,#1000 R2,R1 R3,#STRING R4,R3 R5,#TABLE RL0,@R3,R1,EQ R2,R1 @R4,@R5,R2	LOOP ENTER	MOVE.L MOVE.L LEA.L CLR.L BRA MOVE.B MOVE.B CMP.B DBEQ	#EOS,D4 #1000,D3 STRING,A1 TABLE,A2 D0 ENTER 0(A2,D0),(A1) + (A1),D0 D4,D0 D3,LOOP	LOOP ENTER	CLD LES MOV LDS MOV MOV JMP XLAT STOSB LODSB	DI,STRING BX,TABLE SI,STRING CX,1001 AH,EOS ENTER
				,		CMP LOOPNE	AH,AL LOOP

\*Code and timing applies to Z8001, Z8002, Z8003, and Z8004. For Z8001 and Z8003 in Segmented mode, add five  $\mu$ sec, and four bytes.

4-78

00-5298-01

# Z8002<sup>®</sup> CPU Small Single-Board Computer

# Zilog

# Application Note

## August 1982

INTRODUCTION

This application note describes the design of a system using a Z8002 CPU and Z-BUS peripherals. This system was designed to demonstrate that a Z8002 system is easy to design and build, and to provide a vehicle for the demonstration and evaluation of Z-BUS peripherals. The system includes:

- Z8002 CPU
- Z-SCC Serial Communications Controller
- Z-CIO Counter-Timer Parallel Input/Output Unit
- Z\_FIO FIFO Input/Output Unit
- Z6132 Memory
- 2732 EPROM

Basic goals of this system design were:

- It should be simple, with minimum parts count.
- It should use Z-BUS-compatible components wherever possible.
- It should be expandable

With these goals in mind, the next step in the system design was to select the major devices in the system.

The Z8002 CPU was selected because of its high performance and because its 64K byte addressing range capably handles this application. This allows a system that is hardware compatible with all Z-BUS peripherals and memories, and thus keeps the system cost down. The peripherals were chosen to demonstrate Z-BUS peripherals currently available (Z-SCC, Z-CIO, and Z-FIO) and because of their ability to support functions necessary for running this system. The Z-SCC provides two channels of serial communications, one for a terminal and one for a link to a host computer, such as the System 8000/Z-LAB. The Z-CIO and Z-FIO are included so that the user of this system will have one of each Z-BUS peripheral available on the board.

The Z6132 memories were chosen because they interface easily to the Z8002 and provide 4K bytes of storage per package. In a simple system such as this, large amounts of dynamic RAM would be overkill. The Z6132 provides all the storage needed in a convenient, easily interfaced device.

The 2732 EPROM was chosen because of its density and speed. The 2732 is twice as dense as a 2716 and is available in higher speeds than the 2716. The higher speed EPROMs would be necessary if this system were to operate at 6 MHz.

The system was designed to allow the use of a modified software monitor from the Z8002 Development Module. Modifying the Software Monitor is accomplished by simply rewriting the serial I/O drivers for connection to a Z-SCC rather than a Z80 SIO, and by rewriting the single-step code, which uses different hardware in the new sytem. Starting from an existing monitor considerably reduced the time necessary to complete the software.

## HARDWARE DESIGN

The Z8000 CPU architecture is based on the machine cycle as its fundamental unit of execution. All hardware interface logic must be aware of what kind of machine cycle is being executed so that, for example, operations intended for memory affect memory only, and not input/ouput devices. In order to differentiate between the different machine cycles, logic was included in this system to decode the four CPU status lines,  $ST_0-ST_3$ , and to produce status signals to be used in other parts of the system.

### STATUS DECODING

U37 (see the schematics attached to end of application note) is an octal decoder (74LS138) that decodes the first eight status codes (those codes for which  $ST_3 = 0$ ). Two sections of U15 (a 74LS00) are used to derive a signal called MREF which is valid for any memory access, regardless of the type of address space (code, data, or stack). MREF is represented by this logic equation:

$$\overline{\mathsf{MREF}} = \overline{\mathsf{SI}_3 * (\overline{\mathsf{SI}_1 * \mathsf{SI}_2})}$$

It would have been possible to include another 74LS138 to decode the upper eight status codes and to OR the three status codes for code, data, and stack memory accesses, but that would have added additional chips, and would have been contrary to the goal of minimum chip count. In addition to this status decoding, one section of U15 and three sections of U16 (a 74LS32) are used to generate a signal that is the combination of Data Strobe from the Z8002 and a status signal for stack references. This signal is used to drive the singlestep logic, which is discussed later.

#### MEMORY INTERFACE LOGIC

The memory interface logic is divided into two major parts, the RAM interface (for the Z6132s), and the EPROM interface (for the 2732s).

## RAM INTERFACE

The RAM interface logic consists of even/odd bank decoding, and chip select decoding. The even/odd bank selection is done by one half of a 74LS157 multiplexer (U12). It takes as its inputs the byte/word signal  $(B/\overline{W})$ , the read/write signal  $(R/\overline{W})$ , and Address/Data bit O  $(AD_0)$  from the Z8002 CPU. For any read operation, both outputs are active. For write operations, if the byte/word line indicates a word write, both outputs are active. For write operations in which the byte/word line indicates a byte write, only the even or odd output is active, depending on the state of

 $AD_0$ . In essence, for byte write operations, ENAEVEN is active if  $AD_0 = 0$  and ENAODD is active if  $AD_0 = 1$ . For any other operation, both outputs are active. This decoding is necessary because, for byte write operations, however, the data appears on both halves of the Address/Data bus, so there must be some way of allowing writes to only one bank of the memory.

The RAM chip select logic is composed of two 74LS138 decoders: one for the even byte (U4) and one for the odd byte (U3). The decoders have as inputs the uppermost three address bits ( $AD_{15}$ - $AD_{13}$ ), the MREF signal decoded from the status lines, and either ENAEVEN or ENAODD. Each Z6132 is connected to one of these chip select lines, depending on the address desired and whether it is the even or odd bank device for the address.

## EPROM INTERFACE

The EPROM interface logic is simpler, because the EPROMs have no requirement for even/odd bank select because they do not respond to write operations. The EPROM chip selection is done by U5, a 74LS138 decoder. This decoder is enabled by the  $\overline{\text{MREF}}$  signal and uses as select inputs  $\text{AD}_{15}-\text{AD}_{13}$  (the 2732s are 4K x 8 devices). This gives EPROM select signals that allow EPROMs to be placed anywhere within the 64K byte address space of the Z8002. Because there is no even/odd selection, both even and odd byte devices at a given address are wired to the same EPROM select signal.

## WAIT STATE GENERATION

To accomodate slower memory devices, which are often used for reasons of cost, separate wait state generators are included for the RAMs and for the EPROMs. Each generator takes the chip select signals used on the board and ORs them together. This ORed chip select is then gated with Address Strobe (active High). The resulting signal presets a 74LS74 flip-flop, causing the  $\overline{Q}$  output to go Low. This signal is used as the wait input to the CPU. The first falling edge of PCLK clocks the flip-flop with the "D" input Low, causing the Q output to go High again. This allows the generated wait signal to be recognized once, adding one wait state to that memory access. The outputs of both wait state generators go through DIP switches to two sections of a 74LS32, which

combines these wait signals with the BUSY outputs of the Z6132s into one WAIT output that is fed to the WAIT input of the Z8002. The BUSY outputs of the Z6132s must be included because they may need to generate one or more wait states in order to perform their internal refreshing. The DIP switches allow the user to select one wait state for RAM accesses, EPROM accesses, or both. More elegant wait-state generators are possible with selectable numbers of wait states, but the single wait state circuits were used because of their low parts count and simplicity.

## PERIPHERAL INTERFACE

Using Z-BUS-compatible peripherals eliminates all external interface logic except the chip select circuitry. This function is handled by U21 and U6. U21 is used to detect the case in which the upper-most five address bits are all 1s. Thie signal is fed into one of the enable inputs of U6. a 74LS138 decoder. This decoder is also enabled by the status line indicating an I/O machine cycle. This one decoder gives eight chip select signals derived from the upper eight bits of the Address bus. Because Z-BUS peripherals are bytewide devices on the low byte of the Address/Data bus, it is wise to perform the chip selection with the bits not used by the peripheral for addressing By selecting only on the internal registers. basis of the upper eight bits, the design avoids conflict with any peripheral, because one device may use the lower six bits while another may use the lower seven bits. To make these chip select signals compatible with other devices, the latched address lines LAg-LA15 are used to drive the decode logic. In this way the chip select outputs are valid throughout the machine cycle. 7-BUS peripherals latch the chip select input on the rising edge of Address Strobe, so a longer chip select signal is not necessary. However, because compatability with devices other than Z-BUS parts is desirable, and, because using the longer cycle does not add any additional logic (the latched addresses are already needed for addressing the EPROMS), the longer chip select signal was incorporated.

## INTERRUPTS

Proper interconnection of Z-BUS periperal interrupt signals is easily accomplished with the logic already in the system.

The Z-BUS interrupt structure is based on a priority daisy chain for resolving conflicts when several devices interrupt at the same time. In order to allow experimentation with different interrupt input to the CPU (in this case  $\overline{\text{VI}}$ , the vectored interrupt input, was used), and the interrupt acknowledge back to the peripherals ( $\overline{\text{VIACK}}$ ). The interrupt input is a wired-ORed signal, since all peripherals have open-drain outputs for this signal. The interrupt acknowledge output of the status decoder is used to feed all of the peripherals; the priority daisy chain resolves for which peripheral the acknowledge is intended.

## SINGLE-STEP LOGIC

The single-step logic is composed of three flipflops (U22 and U28). The single-step logic is enabled ("armed") by writing to an I/O port address (in this case F900). Writing to this port address sets the first flip-flop (which is connected as a set/reset latch). This then enables the chain of two flip-flops (U28) to count stack operations. Several gates are used to generate a signal valid for any stack reference; this signal is ANDed with Data Strobe.

The instruction sequence for single-stepping is to arm the chain with an I/O write to the single-step port and to follow this instruction immediately with an Interrupt Return Instruction (IREI). The stack has already been set up to return to the next instruction in the user program. The two stack operations in the IRET instruction are counted and a nonvectored interrupt is generated. This interrupt is not generated until the rising edge of Data Strobe during the last machine cycle of the IRET instruction, so it is not recognized during that instruction. It is recognized during the next instruction, which is the next instruction of the user program. This instruction executes to completion, and then the interrupt acknowledge sequence starts.

After one instruction of the user program is executed, control is returned to the monitor. This allows user instructions to be executed one at a time under software control. This method of single instruction execution was used instead of a method that uses hardware control of the CPU so that the monitor could be used to examine and alter memory and register contents between execution of user instructions.

## BUFFERING

In the hardware design of this system, an important question was whether or not to buffer

the Address/Data bus and the control signals. Several items were considered in order to answer this question.

When considering the dc loads on the CPU outputs, the only devices that present significant dc loads are the "LS" series devices. A Z8002 output drives at least four LS-series inputs. The memories and peripherals are all MOS devices, and as such have negligible dc loading.

The capacitance of inputs is another item that must be considered. The outputs of the Z8002 are specified at a capacitance of 100 pF, so that the sum of the input capacitances of the devices on the bus must be less than 100 pF. The memory devices have a 5-10 pF input capacitance and the peripherals are typically 10-15 pF. With the number of peripheral and memory devices in this system, there is no problem driving these inputs directly from the Z8002.

Considering the present loading, the status and control signals were buffered by a 74LS244, although Address Strobe, Data Strobe, and read/write also go directly to the peripherals. The status outputs are fed to a number of LS-series devices, so buffering helps the loading here. Status is not critical to timing, so the small delay the buffer introduces has no effect. The Address/Data bus was not buffered so that slower access time memories could be used, but if the system were expanded, it would be advisable to buffer the Address/Data lines with 74LS245 bidirectional buffers.

### SOFTWARE DESIGN

The monitor on the Z8002 Small Single Board Computer (SSBC) is a modified version of the monitor used on the Zilog Z8002 Development Module. The commands are the same, except that the TAPE and PUNCH commands have been deleted.

The syntax interpretation for Z8002 SSBC monitor commands is:

<address> := <number in 16 bit range>

The following notation is used in the command descriptions:

< Angle brackets are used to enclose descriptive names for the quantities to be entered, and are not actually to be entered.

- [ ] Square brackets are used to denote optional quantities, and are not actually to be entered.
- Bar is used to denote "OR." For example, W B means either of the characters W or B may be used.
- (CR) Carriage return.

All commands can be abbreviated to their first letter. Commands and options can be entered in either upper or lower case. All numbers are represented in hexadecimal notation and must begin with a numeric digit. The first character typed on a new line identifies the command being invoked. If the command is not understood, a "?" is printed on the terminal and a new command is requested.

## SUMMARY OF COMMANDS:

BREAK <address> [<n>] Set and clear breakpoint.

COMPARE <address1> <address2> <n> Compare memory blocks.

DISPLAY <address> [<# of long words/words/bytes>] [L|W|B] Display and alter memory.

FILL <address1> <address2> <word\_data>
Fill memory.

#### GO Baaaab ta 1

Branch to last PC.

IOPORT <port\_address> [W ]B] I/O port read/write.

JUMP <address> Branch to address.

LOAD <filename> Load file from host system.

MOVE <address1> <address2> <n> Move memory block.

NEXT [<n>] Step instruction.

QUIT Enter transparent (terminal) mode. REGISTER [<register\_name>] Display and alter registers.

SEND <filename> <start\_address> <ending\_address>
 [<entry\_address>]

Send file to host system

## NOTE

All outputs in monitor mode can be suspended with the XOFF character (CONTROL S), and resumed with the XON character (CONTROL Q).

## COMMAND DESCRIPTIONS:

#### BREAK

#### Syntax:

BREAK <address> [<n>]

#### Description

The BREAK command is used to set a breakpoint at the given even address.

If n is specified, the user program execution is not interrupted until the nth time the breakpoint instruction is encountered. The value for n should be in the range %0001 - %FFFF. If n is not given, 1 is assumed. If the BREAK command is issued with no parameters, it clears any previously set breakpoint. This action should be performed before setting the current breakpoints.

When user program execution is suspended by the BREAK command, the monitor prints a message informing the user of the break and the address at which it occurred.

#### COMPARE

Syntax: COMPARE <address1> <address2> <n>

#### Description:

The COMPARE command is used to compare the contents of two blocks of memory.

Locations <address1> and <address2> specify the starting addresses of the two blocks of memory;

<n> specifies the number of bytes to be compared. If any locations of the two blocks differ, the addresses and contents of those locations are displayed on the terminal.

## DISPLAY

## Syntax:

```
DISPLAY <address> [<# of long
words/words/bytes>]
[L|W|B]
```

#### Description:

Displays the contents of specified memory locations on the terminal, starting at the given address, for the given number of bytes.

If the number (#) of long words/words/bytes parameter is specified, the contents of the desired locations are displayed, both in hexa-decimal notation and as ASCII characters.

If the number of long words/words/bytes is not specified, the memory locations are displayed one at a time, with an opportunity to change the contents of each location. For each location, the address is displayed, followed by the contents, followed by a space. If the contents at that location must be changed, the new contents are entered at this time. A carriage return, either alone or after the new contents, causes the next sequential location to be displayed.

If the [L|W|B] parameter is not specified, data is displayed in word format.

A "Q" followed by a carriage return terminates the command.

## FILL

#### Syntax:

FILL <address1> <address2> <word data>

## Description:

The FILL command is used to store the given data word into sequential memory locations starting at <address1> up to and including <address2>. The command addresses must be even hexadecimal numbers.

#### GO

## Syntax:

GO

## Description:

This command is used to branch to the current PC, thus continuing program execution from where it was last interrupted.

All registers and the FCW are restored before branching. Before executing a GO command, ensure that the FCW is set to the appropriate value.

## IOPORT

#### Syntax:

IOPORT <port address> [W B]

## Description:

This command is used to read data from the given port address, display the data on the terminal, and write new data to that port address.

After the current port data is displayed, the user can either enter a "Q" followed by a carriage return to terminate the command, or enter a series of bytes or words (maximum 128 characters per line). Bytes or words should be blank delimited with a carriage return at the end. This allows multiple writes to a port without scrolling the terminal screen excessively. If the [W B] parameter is not specified, byte data is read and written to the I/O port. If a carriage return alone is entered, a zero value is written to the port.

## JUMP

## Syntax:

JUMP <address>

### Description:

The JUMP command is used to branch unconditionally to the given even address.

All registers and the FCW are restored before branching. Before executing a JUMP, ensure

that the FCW is set to an appropriate value.

## LOAD DATA FROM HOST

#### Syntax:

LOAD <filename>

#### Description:

This command is used to download a Z8000 program from a host system into the SSBC memory.

The monitor program transmits the command line to the host system exactly as entered. The monitor assumes the host system recognizes this command line. When the SSBC is connected to either a PDS-8000 or a System-8000, this command causes the file  $\langle$ filename $\rangle$  to be opened, the data is converted to Tektronix hex format and transmitted to the SSBC.

The monitor program verifies the two checksum values in each record and stores the data in RAM memory at the address specified in the record. An acknowledgement from the SSBC causes the host to send the next record.

A non-acknowledge from the SSBC causes the host to retransmit the current record up to 10 times, after which a record with an error message is sent and the command aborted.

After successful completion of the loading process, the entry point received in the last record is printed on the terminal. An ESCAPE key is used to abort the LOAD command. Any set breakpoints from a previous program must be cleared before loading a new program.

#### MOVE

## Syntax: MOVE <address1> <address2> <n>

#### Description:

This command is used to move the contents of a block of memory from the source address specified by <address1> to the destination address specified by <address2>. The value <n> is the number of bytes to be moved.

#### NEXT

#### Syntax:

NEXT [<n>]

## Description:

The NEXT command causes the execution of the next n user instructions, starting at the current PC, and displays the contents of all registers after each instruction is executed.

The value  $\langle n \rangle$  should be in the range %001 - %FFFF. If  $\langle n \rangle$  is not specified, 1 is assumed.

## QUIT

#### Syntax:

QUIT

## Description:

The QUIT command is used to enter the Transparant mode (terminal mode) from Monitor mode.

In Transparant mode, all keyboard input is passed to the host serial port, and all input from the host serial port is passed to the terminal. The baud rate of the host serial port is controlled by three switches of the eight position DIP switch (U11).

The NMI switch on the SSBC is used to return to Monitor mode.

## REGISTER

Syntax: REGISTER [<register name>]

#### Description:

The REGISTER command is used to examine and alter registers.

The following are valid register names:

- Any of the sixteen 16-bit registers named R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>...R<sub>15</sub>
- Any of the sixteen 8-bit registers named RH<sub>0</sub>, RL<sub>0</sub>, RH<sub>1</sub>, RL<sub>1</sub>...RH<sub>7</sub>, RL<sub>7</sub>
- Any of the eight 32-bit registers named RR<sub>0</sub>, RR<sub>2</sub>, RR<sub>4</sub>...RR<sub>14</sub>

- Program counter register named RPC
- Flag and control word register named RFC

If no register name is given, the contents of all registers are displayed. If a register name is given, the specified register name is displayed, followed by its contents, followed by a space.

If the contents of that register are to be changed, the new contents can be entered at this time. A carriage return, either alone or after the new data, causes the next register.

A "Q" followed by a carriage return terminates the command.

## SEND DATA TO HOST

#### Syntax:

## Description:

The SEND command is used to transfer the contents of memory of the SSBC to a file on the host system.

The monitor sends the command line to the host system exactly as received. The SEND command on PDS-8000 or a System-8000 opens a file name <filename> and sends an acknowledge (ASCII 0) to the SSBC to start transmission.

If the file cannot be opened, an abortacknowledge (ASCII 9) is sent to the monitor and the SEND command is aborted.

The monitor formats the contents of memory specified by <start\_address, and <ending address> into Tektronix hex format and transmits this data to the host system. The monitor then waits for an acknowledge before sending the next record.

A nonacknowledge (ASCII 7) received by the monitor causes the same record to be resent up to ten times. If this record is still not sent successfully, a record with double slash characters (//), followed by a carriage return, is sent to the host system to abort the SEND program in the host. The two slash characters are also sent if the ESCAPE key is pressed by the user to abort the SEND process.

SEND <filename> <start\_address> <ending\_address>
 [<entry address>]

The address specified by <entry\_address> is sent in the last record as the entry address for that file. If no entry address is specified, an address of %0000 is assumed.

## RECORD FORMAT FOR LOAD/SEND COMMANDS:

The record format for the LOAD and SEND commands is Tektronix hex format, which uses ASCII characters only. Each record contains two checksum bytes, a starting address, and a maximum of 30 bytes of data. The format of the record is shown below:

For Records 1 to n:

/<address(4)><count(2)><checksum1(2)><data(2)...
<data(2)><checksum2(2)><(CRC)>

- <address(4)> The address of the 1st byte of data in the record (address is represented as 4 ASCII characters).
- <count(2)> The number of data elements
   (<data(2)> is one data element)
   in the current record (2 ASCII
   characters).
- <checksum1(2)> The checksum for the address and count field (2 ASCII characters).
- <data(2)> Data element. This is a byte
   of data represented in two
   ASCII characters.
- <checksum2(2)> The checksum for the data portion of the record (2 ASCII characters).

## For the last record:

This record has a 00 in the count field and indicates the end of the load data.

/<entry address(4)>00<checksum(4)><(CR>

<entry\_address> The starting address for the
program (4 ASCII characters).
<checksum> The checksum for the entry
address (4 ASCII characters).

#### For records with error messages:

If either the host system or the SSBC aborts a LOAD or SEND process, it may send a record of the form:

//<error message in ASCII text><(CR)>

## ACKNOWLEDGE

After each record is received from the host system while loading, an acknowledge (ASCII 0) is sent if the checksum values are verified.

A non-acknowledge (ASCII 7) causes the host system to load the same data record up to 10 times. After the tenth try, the monitor program returns to Monitor mode for the next command, and the host system aborts the LOAD command.

An abort-acknowledge (ASCII 9) is sent to the host system if the user decides to abort the LOAD or SEND process by pressing the ESCAPE key. This action also causes the host system to abort its program. The monitor returns to Monitor mode for the next command.

The address used in the data record during the loading process is specified when the object file is originally created on the host system. This address must be greater than %4500 (%4000 - %44FF is used by the monitor program).

For the SEND command, data is formatted and sent to the host system in Tektronix hex format. An ASCII O response from the host causes the next data record to be sent.

The same data record is sent again if ASCII 7 is received. The SEND command resends the same record up to ten times before it aborts the sending process.

An ASCII 9 response from the host system indicates that the input file already exists, or that an error occurred during a disk access.

## MONITOR I/O PROCEDURES

The SSBC monitor contains subroutines to do character I/O to and from the terminal. These subroutines can be called by a user program in order to do terminal I/O. A description of each

subroutine follows, along with details of which registers, if any, are affected by calling the routines. The hex address in parenthesis next to the subroutine name is address to which the user should do a CALL instruction to use that routine. For example, to output a carriage return and line feed to the terminal, a user should execute the following instruction:

CALL %OFD4 !output CR/LF. RO is lost !

## TYIN (%OFAO)

Get a character from the keyboard buffer. If the buffer is empty, this procedure waits for a character to appear. The character is stored in RLO, and the contents of RHO are destroyed.

## TYWR (%OFC8)

Display a character in RLO on the terminal. The character is not displayed if the XOFF character is received before this procedure is executed. This procedure waits until an XON character is received to display the character in RLO. If the display character is a carriage return, the zero flag is set and RHO is destroyed.

## PUTMSG (%OFCO)

Send a character string to the terminal. Register R2 should contain the address of the character string buffer, and the first byte in the buffer should be the number of characters to be displayed. If there is no carriage return in the string, the entire string specified is displayed, otherwise the string is displayed up to and including the first carriage return. Registers R0, R1, and R2 are destroyed.

## TTY (%OFDC)

Receive and echo at the terminal a line of characters up to the first carriage return. The string is stored in a buffer pointed to by R2. R1 contains the size of the buffer. If the size of the string received exceeds the size of the buffer, the zero flag is set. All lower case alpha characters are converted to upper case before being stored in the buffer. R1 returns the actual number of characters received from the terminal. The contents of RO and R2 are destroyed.

#### CRLF (%OFD4)

Output a carriage return followed by a line feed to the terminal. RO is destroyed.

## EXPANSION

Chip decoding for extra EPROM and RAM and I/O devices exists. To connect additional Z-BUS peripherals, for example, the device is wired to the Z-BUS signals required and an unused chip select line is connected to the chip select input of the peripheral. Other peripheral devices can be connected, but they may require additional circuitry in order to interface to the Z-BUS.

Additional Z6132 RAM devices can be connected directly to the Z-BUS in parallel with the existing RAMs; the only difference being the chip select lines, which should be selected from currently unused outputs. Extra EPROMs can be added in a similar manner. There is enough EPROM decoding to fill the entire 64K byte address space with 2732 EPROMs, and enough RAM decoding to do the same with Z6832 RAMs. The user can select either RAM or EPROM.

Any expansion beyond two additional peripheral chips should be accompanied by the addition of 74LS245 buffers on the Address/Data lines. Buffering is already present on  $\overline{AS}$ ,  $\overline{DS}$ ,  $R/\overline{W}$ ,  $B/\overline{W}$  and  $ST_0-ST_3$ . If 74LS245 buffers are added, their direction should be controlled so that they drive from the CPU to the outside world except during the time that Data Strobe is active during a read operation.





Figure 1a. SSBC Schematic

2264-001









Figure 1c. SSBC Schematic



## Interfacing the Z8500 Peripherals to the 68000

## Zilog

#### INTRODUCTION

This application note discusses interfacing Zilog's Z8500 family of peripherals to the 68000 microprocessor. The Z8500 peripheral family includes the Z8536 Counter/Timer and Parallel I/O Unit (CIO), the Z8038 FIFO Input/Output Interface Unit (FIO), and the Z8530 Serial Communications Controller (SCC). This document discusses the Z8500/68000 interfaces and presents hardware examples and verification techniques. One of the three hardware examples given in this application note shows how to implement the Z8500/68000 interface using a single-chip programmable logic array (PAL).

This application note about interfacing supplements the following documents, which discuss the individual components of the interface.

- Z8036 Z-CI0/Z8536 CI0 Technical Manual (document number 00-2091-01)
- <u>Z8038 Z-FIO Technical Manual</u> (document number 00-2051-01)
- <u>Z8030/Z8530 SCC Technical Manual</u> (document number 00-2057-01)
- <u>Motorola 16-Bit Microprocessor User's Manual</u> 3rd ed. Englewood Cliffs, N.J., Prentice-Hall, Inc. 1979.
- Monolithic Memories Bipolar LSI 1982 Databook

This application note is divided into four sections. The first section gives a general description of the Z8500 family and discusses pin functions, interrupt structures, and the programming of operating modes. The second section discusses

### Application Note

#### October 1982

the Z8500 interface itself. It shows how the different Z8500 control signals are generated from the 68000 signals and summarizes the critical timings for the three types of bus cycle. The third section shows three examples of implementing the 68000-to-Zilog-peripheral interface. The fourth section suggests methods of verifying the interface design by checking the three different types of bus cycle: Read, Write, and Interrupt Acknowledge.

#### GENERAL Z8500 FAMILY DESCRIPTION

The Z8500 family is made up of programmable peripherals that can interface easily to the bus of any nonmultiplexed CPU microprocessor, such as the 68000. The three members of this family, the CIO, SCC, and FIO, can solve many design problems. The peripherals' operating modes can be programmed simply by writing to their internal registers.

#### Programming the Operating Modes

The CPU can access two types of register: Control and Data. Depending on the peripheral, registers are selected with either the  $A_0$ ,  $A_1$ ,  $A/\overline{B}$ , or  $D/\overline{C}$  function pins.

Peripheral operating modes are initialized by programming internal registers. Since these registers are not directly addressable by the CPU, a two-step procedure using the Control register is required: first, the address of the internal register is written to the Control register, then the data is written to the Control register. A state machine determines whether an address or data is being written to the Control register. Reading an internal register follows a similar two-step procedure: first, the address is written, then the data is read.

The Data registers that are most frequently accessed, for example, the SCC's transmit and receive buffer, can be addressed directly by the CPU with a single read or write operation. This reduces overhead in data transfers between the peripheral and CPU.

#### GENERATING Z8500 CONTROL SIGNALS

This section shows how to generate the Z8500 control signals. To simplify the discussion, the section is divided into two parts. The first part takes each individual Z8500 signal and shows how it is generated from the 68000 signals. The second part discusses the Z8500 timing that must be met when generating the control signals.

#### Z8500 Signal Generation

The right-hand side of Table 1 lists the Z8500 signals that must be generated. Each of these signals is discussed in a separate paragraph.

A<sub>0</sub>, A<sub>1</sub>, A/B, D/C. These pins are used to select the peripheral's Control and Data registers that program the different operating modes. They can be connected to the 68000  $\rm A_1$  and  $\rm A_2$  Address bus lines.

 $\overline{CE}$ . Each peripheral has an active Low Chip Enable that can be derived by ANDing the selected address decode and the 68000's Address Strobe ( $\overline{AS}$ ). The active Low  $\overline{AS}$  guarantees that the 68000 addresses are valid.

 $D_{0}\text{-}D_{7}\text{-}$  The Z8500 Data bus can be directly connected to the lowest byte ( $D_{0}\text{-}D_{7}\text{)}$  of the 68000 Data bus.

IEI and IEO. The peripherals use these pins to decide the interrupt priority. The highest priority device should have its IEI tied High. Its IEO should be connected to the IEI pin of the next highest priority device. This pattern highest continues with the next priority peripheral. until the peripherals are all connected, as shown in Figure 1.

 $\overline{\rm INT}$ . The interrupt request pins for each peripheral in the daisy chain can be wire-ORed and connected to the 68000's  $\rm ILP_{n}$  pins. The 68000 has seven interrupt levels that can be encoded into the  $\rm ILP_{0},~\rm ILP_{1},~\rm and~\rm ILP_{2}$  pins. Multiple 68000 interrupt levels can be implemented by using a multiplexer like the 74LS148.

6800	10 Signals	Z8500 Signals		
Mnemonic Function		Mnemonic	Function	
A1-A23	Address bus	A <sub>0</sub> ,A <sub>1</sub> ,A∕B,D∕C* CE	Register select	
A <sub>1</sub> -A <sub>23</sub> AS	Address Strobe	CE	Chip Enable	
CLK	68000 clock (8 MHz)	Dn-D7	Data bus	
D <sub>O</sub> -D <sub>15</sub> DTACK	Data bus Data Transfer Acknowledge	IEI,IEO	Interrupt daisy chain control	
FC <sub>O</sub> -FC <sub>2</sub>	Processor status	INT	Interrupt Request	
ILP0-ILP2	Interrupt request	INTACK	Interrupt Acknowledge	
R∕₩ <sup>~</sup>	Read/Write	PCLK	Peripheral Clock	
VMA	Valid Memory Address	RD	Read strobe	
VPA	Valid Peripheral Address	WR	Write strobe	

Table 1. Z8500 and 68000 Pin Functions

\* The register select pins on each peripheral have different names.

**INTACK.** The INTACK pin signals the peripheral that an Interrupt Acknowledge cycle is occurring. The following equation describes how INTACK is generated:

$$\overline{\text{INTACK}} = (\overline{\text{FC}_{0}}) \cdot (\overline{\text{FC}_{1}}) \cdot (\overline{\text{FC}_{2}}) \cdot (AS)$$

The 68000  $FC_0$ - $FC_2$  are status pins that indicate an Interrupt Acknowledge when they are all High. They should be ANDed with inverted  $\overline{AS}$  to guarantee their validity. The  $\overline{INTACK}$  signal must be synchronized with PCLK to guarantee set-up and hold times. This can be accomplished by changing the state of  $\overline{INTACK}$  on the falling edge of PCLK. If the  $\overline{INTACK}$  pin is not used, it must be tied High.

**PCLK.** The SCC and CIO require a clock for internal synchronization. The clock can be generated by dividing down the 68000 CLK.

 $\overline{RD}$ . The Read strobe goes active Low under three conditions: hardware reset, normal Read cycle, and an Interrupt Acknowledge cycle. The following equation describes how  $\overline{RD}$  is generated:

$$\overline{RD} = [(R/\overline{W}) \cdot (AS) + RESET]$$

The Read strobe timing must meet both the Read timing and Interrupt Acknowledge timing discussed in the following section. In addition to enabling the Data bus drivers, the falling edge of  $\overline{\text{RD}}$  sets the Interrupt Under Service (IUS) bits during an Interrupt Acknowledge cycle.


 $\overline{WR}$ . This signal strobes data into the peripheral. A data-to-write setup time requires that data be valid before  $\overline{WR}$  goes active Low. The equation for generating the  $\overline{WR}$  strobe is made up of two components: an active reset and a normal Write cycle, as shown in the following equation:

$$\overline{WR} = [(\overline{R/W}) \cdot (AS) + RESET]$$

Forcing  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  simultaneously Low resets the peripherals.

#### Z8500 Timing Cycles

This section discusses the timing parameters that must be met when generating the control signals. The Z8500 family uses the control signals to communicate with the CPU via three types of bus cycle: Read, Write, and Interrupt Acknowledge.



	tsettle (NS)				
ERIPHERAL					
(4MHz)	FIRST	MIDDLE	LAST		
CIO	350	150	100		
FIO	350	150	100		
SCC	250	120	120		

Figure 1. Peripheral Interrupt Daisy Chain

The discussion that follows pertains to the 4 MHz peripherals, but the 6 MHz devices have similar timing considerations.

Although the peripherals have a standard CPU interface, some of their particular timing requirements vary. The worst-case parameters are shown below; the timing can be optimized if only one or two of the Z8500 family devices are used.

#### Read Cycle

The Read cycle transfers data from the peripheral to the CPU. It begins by selecting the peripheral and appropriate register (Data or Control). The data is gated onto the bus with the RD line. Α setup time of 80 ns from the time the register select inputs (A/B, C/D,  $A_0$ ,  $A_1$ ) are stable to the falling edge of RD guarantees that the proper register is accessed. The access time specification is usually measured from the falling edge of  $\overline{RD}$  to valid data and varies between peripherals. The SCC specifies an additional register select to valid data time. The Read cycle timing is shown in Figure 2.

#### Write Cycle

The Write cycle transfers data from the CPU to the peripheral. It begins by selecting the peripheral and addressing the desired register. A setup time of 80 ns from register select stable to the falling edge of  $\overline{WR}$  is required. The data must be valid prior to the falling edge of  $\overline{WR}$ . The  $\overline{WR}$  pulse width is specified at 400 ns. Write cycle timing is shown in Figure 2.

#### Interrupt Acknowledge Cycle

The Z8500 peripheral interrupt structure offers the designer many options. In the simplest case, the Z8500 peripherals can be polled with interrupts disabled. If using interrupts, the timing shown in Figure 2 should be observed. (Detailed discussions of the interrupt processing can be found in the <u>Zilog Data Book</u>, document number 00-2034-02.) An interrupt sequence begins with an INT going active because of an interrupt condition. The CPU acknowledges the interrupt with an INTACK signal.




Figure 2. Z8500 Interface Timing (4 MHz)

A daisy-chain settle time (dependent upon the number of devices in the chain) ensures that the interrupts are prioritized. The falling edge of  $\overline{\text{RD}}$  causes the IUS bit to be set and enables a vector to go out on the bus.

The table given in Figure 1 can be used to calculate the amount of settling time required by a daisy chain. Even if there is only one peripheral in the chain, a minimum settling time is still required because of the internal daisy chain. The first column specifies the amount of settling time for only one peripheral. If there are two peripherals, the time is computed by adding together the times shown in the first and the last columns. For each additional peripheral in the chain, the time specified in the middle column is added.

#### Recovery Time

The read/write recovery time specifies a minimum amount of time between Read or Write cycles to the same peripheral. The recovery time differs among peripherals and is summarized in Figure 3. In most cases, this parameter is met because of the time required for instruction fetches. The recovery time specification does not have to be met if  $\overline{\text{CE}}$  is deselected when Read or Write occurs.

#### 68000 INTERFACE EXAMPLES

This section shows three examples, presented in increasing order of complexity, for interfacing

Zilog's 4 MHz Z8500 peripherals to an 8 MHz 68000. Faster CPUs or peripherals can be used by modifying some of the timing. These examples suggest possible ways of implementing the interface but may require some modifications to operate properly. They were chosen because they give the user a variety of interface design ideas. The first example uses a minimum amount of ITL logic to implement the interface because the Valid Peripheral Address (VPA) cycle meets the 78500 In this mode the 68000 timing requirements. accepts only nonvectored interrupts. The second example uses the Data Transfer Acknowledge (DTACK) This interface allows faster operation and nin. of Z8500's 8-bit makes use the vectored The third example also uses a DIACK interrupts. cycle and is similar to the second, except the external logic is integrated into a single chip, the PAL20X10 programmable array logic.

#### EXAMPLE 1: A TIL Interface Using a VPA Cycle

The 68000 has a special input pin, Valid Peripheral Address ( $\overline{VPA}$ ), that can be activated by the Z8500 chip select logic at the beginning of the cycle to indicate to the 68000 that a peripheral is being accessed. This generates a special Read/Write cycle that meets the peripheral timing requirements. This cycle allows the Z8500 control signals to be generated easily. The 68000 responds to interrupts using an autovector and the Z8500 can be programmed not to return a vector.




Figure 3. Recovery Time

Figure 4 shows how the hardware can be implemented. PCLK is generated by dividing down the 68000 CLK.  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , and  $\overline{\text{INTACK}}$  are simply ANDed 68000 signals. The worst-case daisy-chain settle time is 450 ns. Connecting  $\overline{\text{INT}}$  to  $\text{IPL}_{D}$  generates

a level 1 interrupt. The internal registers are accessed by  $A_0$ ,  $A_1$ , D/C, and A/B, which can be the 68000 lowest order addresses. The timing is shown in Figure 5.




Figure 4. Interface Using the  $\overline{VPA}$  Cycle




Figure 5. VPA Cycle Timing

#### Functional Description

 $\overline{VPA}$  is pulled Low at the beginning of the cycle and the CPU automatically inserts Wait states until E is synchronized.

 $VPA = [(AS) \cdot (CE)]$ 

 $RD = [(CE) \cdot (VMA) \cdot (R/\overline{W})]$ 

WR =  $[(CE) \cdot (VMA) \cdot (\overline{R/W})]$ 

INTACK = [(FCO) • (FC1) • (FC2) • (AS)]

#### EXAMPLE 2: A TTL Interface Using DTACK Cycles

Using the 68000 Data Transfer Acknowledge ( $\overline{\text{DTACK}}$ ) cycle is a second way of interfacing to the Z8500 peripherals. The 68000 inserts Wait states until the  $\overline{\text{DTACK}}$  input is strobed Low to complete the transfer. In addition to generating the control signals, the interface logic must also generate  $\overline{\text{DTACK}}$ .

The timing shown in Figure 6 can be generated by the hardware shown in Figure 7. The 8-bit Shift

register (74LS164) is used to generate the proper timing. At the beginning of each cycle,  $Q_A$ (Figure 7) is set High for one PCLK cycle and then reset. This pulse is shifted through the  $Q_A-Q_H$  outputs and is used to generate  $\overline{RD}$ ,  $\overline{WR}$ , and  $\overline{DTACK}$  signals. Some of the extra Wait states can be eliminated by tapping the Shift register sooner (e.g.,  $Q_C$ ).

#### EXAMPLE 3: Single-Chip Pal Interface

This example illustrates how to interface the 4 MHz Z8500 peripherals to the 8 MHz 68000 using a PAL20X10 device to generate all the required control signals. The PAL reduces the required interface logic to a single chip, thus minimizing board space. This interface offers flexibility because the internal logic can be reprogrammed without changing the pin functions. The PAL uses 68000 signals to generate Read, Write, and Interrupt Acknowledge cycles. In addition to generating the Z8500 control signals, the PAL also generates a DTACK to inform the 68000 of a completed data transfer cycle. This allows the 68000 to use the peripheral's vectored interrupts.




Figure 6. Timing for DTACK Interface




Figure 7. Hardware Diagram for DTACK Interface

#### Functional Description

Figure 8 shows the PAL's pin functions. The PAL generates five control signals, of which four ( $\overline{WR}$ ,  $\overline{RD}$ ,  $C_0$ , and  $\overline{INTACK}$ ) go to the Z8500 and one ( $\overline{DTACK}$ ) goes to the 68000. The remaining signals are used internally to generate these outputs.

Timing diagrams for the Read, Write, and Interrupt Acknowledge cycles are shown in Figure 9.


The PAL uses a 4-bit downcounter to generate the proper placement of the control signals where  $C_0$  is the least-significant bit and  $C_3$  is the



Figure 8. PAL Pinout

most-significant bit. All of the PAL is clocked with the rising edge of the 68000's CLK. The counter toggles between counts 14 and 15 and starts counting down when  $\overline{\text{AS}}$  goes active. The counter goes back to toggling when  $\overline{\text{AS}}$  goes

inactive. CYC goes active Low at the same time the counter starts counting down. The equations in Figure 10 can be entered into a development board to program the PAL.





MMI, SUNN CLK /CS I FC2 FC1 FC /OE /C3 /C	J ZILOG PERIPHERAL INTERFACE	PAL	DESIGN	SPECIFICATION
CO :=	/C0*/TEST		;	COUNT/HOLD (LSB)
C1 := :+:	/RESET*AS*C1 /RESET*AS*C0		,	Hold Decrement
C2 := :+:	/RESET*AS*C2 /RESET*AS*C0*C1		,	Hold Decrement
C3 := :+:	/RESET*AS*C3 /RESET*AS*C0*C1*C2			HOLD DECREMENT
DTK := +	/RESET*/ACK*CYC*C3*/C2*/C1* CO*CS /RESET* ACK*CYC*C3*/C2* C1*/CO		;	DTACK FOR RD/WR CYCLE DTACK FOR INTERRUPT OPERATION
CYC := + :+:	/RESET*AS*/CYC*CD /RESET*AS* CYC /RESET*CYC*DTK		;	NEW CYCLE STARTED PROCESSING OF CYCLE END OF CYCLE
RD := + :+: +	/RESET*CYC*/ACK*RW* C3*/C2*CS /RESET*CYC*/ACK*RW*/C3*C2*C1*CO*CS /RESET*CYC* ACK*RW* C3 RESET		;	NORMAL READ OPERATION NORMAL READ OPERATION READ DURING OPERATION
WR := + :+:	/RESET*CYC*/ACK*/RW* C3*/C2*CS /RESET*CYC*/ACK*/RW*/C3* C2*C1*C0*C9 RESET	5	,	WRITE WRITE
ACK := +	/RESET*FCO*FC1*FC2*AS* CYC*/CO /RESET*FCO*FC1*FC2*CYC		,	INTERRUPT ACKNOWLEDGE INTERRUPT ACKNOWLEDGE

Figure 10. PAL Equations

#### Hardware Diagram

The hardware diagram of the PAL interface is shown in Figure 11. The 68000 signals CLK,  $\overline{CS}$ ,  $\overline{AS}$ , R/W, FC<sub>0</sub>, FC<sub>1</sub>, and FC<sub>2</sub> are used to generate the Z8500 control signals. The control signals are synchronous with the rising edge of the 68000's CLK. TEST and  $\overline{OE}$  must be grounded.  $\overline{CS}$  is used to enable DTACK, RD, and WR as shown in the equations. The Z8500  $\overline{\rm INT}$  is connected to  $\overline{\rm ILP}_0$ , which generates a 68000 level 1 interrupt. The peripherals are memory-mapped into the highest 64K byte block of memory, where A<sub>17</sub>-A<sub>23</sub> equals "FF<sub>H</sub>". Addresses A<sub>4</sub>-A<sub>6</sub> are used to select the peripheral; A<sub>1</sub>-A<sub>3</sub> select the internal registers. Table 2 shows the peripheral's memory map.






Figure 11. PAL Hardware Diagram

	Table	2.	Peripheral	Memory	Map
--	-------	----	------------	--------	-----

Peripheral	Register	Hex Address		
SCC (Z8530)				
	Channel B Control	FF0020		
	Channel B Data	FF0022		
	Channel A Control	FF0024		
	Channel B Data	FF0026		
CIO (Z8536)				
	Port C's Data Register	FF0010		
	Port B's Data Register	FF0012		
	Port A's Data Register	FF0014		
	Control Register	FF0016		
FIO (Z8038)				
	Data Registers	FF0000		
	Control Registers	FF0002		

#### INTERFACE VERIFICATION TECHNIQUES

This section suggests possible ways of verifying the Read, Write, and Interrupt Acknowledge cycles.

#### Read Cycle Verification

The Read cycle should be checked first because it is the simplest operation. The Z8500 should be hardware reset by simultaneously pulling  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  Low. When the peripheral is in the reset state, the Control register containing the reset bit can be read without writing the pointer. Reading back the FIO or CIO Control register should yield a  $O1_{\text{H}}$ .

The SCC's Read cycle can be verified by reading the bits in RRO. Bits  $D_2$  and  $D_6$  are set to 1 and bits  $D_0$ ,  $D_1$ , and  $D_7$  are 0. Bits  $D_3$ - $D_5$  reflect the input pins DCD, SYNC, and CTS, respectively.

#### Write Cycle Verification

The Write cycle can be checked by writing to a register and reading back the results. Both the CIO and FIO must have their reset bits cleared by writing  $00_H$  to their Control registers and reading back the result. The SCC can be checked by writing and reading to an arbitrary read/write register, for example, the Time Constant register (WR12 or WR13).

#### Interrupt Acknowledge Cycle Verification

Verifying an Interrupt Acknowledge ( $\overline{\text{INTACK}}$ ) cycle consists of several steps. First, the peripheral makes an Interrupt Request ( $\overline{\text{INT}}$ ) to the CPU. When the processor is ready to service the interrupt, it initiates an Interrupt Acknowledge ( $\overline{\text{INTACK}}$ ) cycle. The peripheral then puts an 8-bit vector on the bus, and the 68000 uses that vector to get to the correct service routine. This test checks the simplest case.

First, load the Interrupt Vector register with a vector, disable the Vector Includes Status (VIS), and enable interrupts (IE = 1, MIE = 1, IEI = 1). Disabling VIS guarantees that only one vector is put on the bus. The address of the service routine corresponding to the 8-bit vector number must be loaded into the 68000's vector table.

Initiating an interrupt sequence in the FIO and CIO can be accomplished by setting one of the interrupt pending (IP) bits and seeing if the 68000 jumps to the service routine (setting a breakpoint at the beginning of the service routine is an easy way to check if this has happened).

Initiating an interrupt sequence in the SCC is not quite as simple because the IP bits are not as accessible to the user. An interrupt can be generated indirectly via the CTS pin by enabling the following: CTS IE (WR15 20), EXT INT EN (WR1 01), and MIE (WR9 08). Any transition on the CTS pin can initiate the interrupt sequence. The interrupt can be re-enabled by RESET EXT/STATUS INT (WR0 10) and RESET HIGHEST IUS (WR0 38).

#### CONCLUSION

Z8500 family of nonmultiplexed Ziloa's Address/Data bus peripherals can interface easily with the 68000 and provide all the support required in a high-performance microprocessor system. The many features offered by the SCC, FIO, and CIO solve many system design problems by making interfacing to the external world easy. These intelligent peripherals also greatly enhance the system performance by relieving the CPU of many burdensome overhead tasks. Additionally, the powerful interrupt structure allows the 68000 to use vectors and reduce interrupt response time.

## Interfacing the Z-BUS<sup>®</sup> Peripherals to the 8086/8088

# Zilog

## **Application** Note


#### July 1982

#### INTRODUCTION

Microcomputer systems based on Intel's 8086 and 8088 CPUs can take advantage of the advanced features of Zilog's Z8000 series of microprocessor peripherals with a minimal amount of external logic. These devices are easily integrated and can satisfy many of the peripheral support requirements in a typical 8086/8088-based system. This Application Note discusses a general design that enables the 8086/8088 to interface with Zilog's Serial Communications Controller (28030 Z-SCC), Counter/Timer - Parallel I/O Unit (Z8036 Z-CIO), and FIFO I/O Controller (Z8038 Z-FIO). Discussions of the Z8500 peripherals (non-multiplexed address and data bus versions) can be found in other Zilog documents.

#### **BUS INTERFACE**

The Z8000 peripherals (also called Z-BUS peripherals) lend themselves conveniently to 8086/8088 - based designs because of the multiplexed address/data bus architecture. There is no need for an external address latch because the 28000 peripherals latch addresses internally at the beginning of each bus cycle. Furthermore, the peripherals allow the CPU direct access to all of their data and control registers. Figure 1 shows the interface logic that translates the signals generated by the 8086/8088 into the necessary Z-BUS signals, and Table 1 gives a description of each signal.



Note.

1. The source of PCLK can, but need not, be derived from the System CLK.

2. Does not apply to Z-FIO

AD<sub>0</sub>-AD<sub>7</sub> and A<sub>8</sub>-A<sub>15</sub> on 8088.
 IO/M on 8088.

Figure 1. Interface Logic

#### Table 1. Signal Descriptions

#### 8086/8088 Signals

- MN/MX Minimum/Maximum. This input is pulled high so that the CPU will operate in the "Minimum Mode."
- DT/R Data Transmit/Receive. DT/R is high on write operations and low on read operations.
- ALE Address Latch Enable. ALE is used to latch addresses during the first T state of each bus cycle so that the bus can then be free to transfer data.
- RD Read. RD strobes data into the CPU on read operations.
- WR Write. WR strobes data out of the CPU on write operations.
- $AD_0-AD_{15}$  This is the 16-bit, multiplexed address/data bus on the 8086. The 8088 has a low order address/data bus,  $AD_0-AD_7$ , and a high order address bus,  $A_{2-A_{15}}$ .
- M/IO Memory/Input-Output. This output distinguishes between memory and I/O accesses. On the 8086 it is high on memory accesses and low on I/O accesses. On the 8088, the polarity is reversed (10/M).

#### Z-BUS Signals


- $R/\overline{W}$  Read/Write. This input tells the peripheral whether the present access is a read or write. It is generated by inverting DT/ $\overline{R}$  of the 8086/8088.
- AS\* Address Strobe. AS is the main clock signal for the Z-BUS peripherals. It is used to initiate bus cycles by latching the address along with  $\overline{\text{CS}}_0$  and  $\overline{\text{INTACK}}$ . It is generated by inverting ALE of the 8086/8088.
- **DS\*** Data Strobe. When the Z-BUS peripheral is selected, DS gates data onto or from the bus, depending on the state of R/W. It is generated from the 8086/8088 signals RD and WR as shown in Figure 1.
- INTACK Interrupt Acknowledge. When low, this signal tells the peripheral that the present cycle is an Interrupt Acknowledge cycle.
- AD<sub>0</sub>-AD<sub>7</sub> Address/Data Bus. This bus is connected directly to AD<sub>0</sub>-AD<sub>7</sub> of the 8086/8088. It is possible to connect it to AD<sub>8</sub>-AD<sub>15</sub> of the 8086 as long as the 8086 doesn't expect to read an interrupt vector from the peripheral during interrupt acknowledge transactions.
- $\overline{CS}_0, CS_1$  Chip selects.  $\overline{CS}_0$  is active low and is latched with the rising edge of  $\overline{AS}$ .  $CS_1$  is active high and is unlatched. In this interface,  $CS_1$  is pulled high while  $\overline{CS}_0$  is generated from the address decode logic.
- PCLK Peripheral Clock. This signal does not apply to the Z-FIO. It can also be omitted from the Z-CIO interface if the chip is not used as a timer, its REQUEST/WAIT logic is disabled, and it does not employ deskew timers in its handshake operations. The maximum frequency of PCLK is 4 or 6 MHz, depending on the grade of the component, and it can be asynchronous to the system clock.

\*A hardware reset of a Z-BUS peripheral is performed by driving AS and DS low simultaneously.

#### BUS TIMING

Each 8086/8088 bus cycle begins with an ALE pulse, which is inverted to become Address Strobe (AS). The trailing edge of this strobe latches the register address, as well as the states of  $CS_0$  and INTACK within the peripheral. DS is then used to gate data into (write) or from (read) the selected register, provided that an active CSn has been To assure proper timing, the AC latched. Characteristics of both the 8086/8088 and the Z-BUS peripherals, must be examined. The paragraphs that follow discuss all of the significant timing considerations that pertain to Read/Write operations in this interface.

ADDRESS AND CHIP SELECT (CSn) SETUP TIMES. The 4 MHz Z-BUS peripherals require that the stable address setup time prior to AS be at least 30 ns. Since the 5 MHz 8086/8088 is guaranteed to provide valid addresses at least 60 ns before Address Latch Enable (ALE) goes low, this requirement is easily satisfied. The  $CS_{\Pi}$  setup time is of no concern because the Z8000 peripherals require no CSn setup time prior to AS.



Note.

1. All timing in ns.


A<sub>15</sub>-A<sub>8</sub> and AD<sub>7</sub>-AD<sub>0</sub> on 8088
 6 PCLK cycles + 200 ns for Z-SCC. This parameter only

applies to consecutive accesses to the same device



ADDRESS AND CHIP SELECT (CSn) HOLD TIMES. The Z-BUS specifications require that the address and  $\overline{CS}_{\Omega}$  remain valid a certain period of time after the rising edge of  $\overline{AS}$ . These minimum values are 50 and 60 ns respectively for the 4 MHz devices. At 5 MHz, the 8086/8088 will hold its addresses at least 60 ns after ALE goes inactive. Although this is equal to the minimum  $\overline{\text{CS}}_{\mathsf{O}}$  hold time, a safe margin will be maintained if the propogation delay between the address going invalid to  $\overline{CS}_{n}$  rising, exceeds the propogation delay between ALE falling and AS rising.

ADDRESS STROBE (AS) TO DATA STROBE (DS) DELAY. The 4 MHz peripherals need a 60 ns delay between AS rising and DS falling. This parameter is of no concern on write cycles because the D-flop will delay  $\overline{\text{DS}}$  until the beginning of I<sub>3</sub> (See Figure 2). On read cycles, DS follows RD, so the delay between  $\overline{AS}$  and  $\overline{DS}$  is approximately equal to the delay between ALE and RD. If ALE falls at its latest possible point in time and  $\overline{RD}$  falls at its earliest point, the time between these two edges would be about 60 ns. This result is unrealistic, however, because a delay in the termination of ALE



Note:

1. All timing in ns

 A<sub>15</sub>-A<sub>8</sub> and AD<sub>7</sub>-AD<sub>0</sub> on 8088.
 6 PCLK cycles + 200 ns for Z-SCC This parameter only applies to consecutive accesses to the same device.



will always lead to a delay in the activation of  $\overline{\text{RD}}$ . The actual time between the two edges is well over 100 ns.

ADDRESS SETUP TIME TO DATA STROBE ( $\overline{DS}$ ). The 4 MHz Z-CIO and Z-FIO require that the stable address setup time to  $\overline{DS}$  be at least 130 ns. Since the delay between  $\overline{AS}$  rising and  $\overline{DS}$  falling is well over 100 ns, and since the address setup time to  $\overline{AS}$  is at least 60 ns, this requirement is easily satisfied.

DATA STROBE ( $\overline{DS}$ ) LOW WIDTH. The minimum Data Strobe Low Width of the 4 MHz Z-BUS peripherals is 390 ns. On read cycles,  $\overline{DS}$  will have the same width as  $\overline{RD}$ , which is at least 325 + 200N<sub>W</sub> ns, where N<sub>W</sub> is the number of wait states in the bus cycle. On write cycles, the D-flop will shorten this minimum width to 210 + N<sub>W</sub> 200 ns. One wait state (T<sub>W</sub>) in the bus cycle will ensure a sufficiently wide Data Strobe for both types of bus cycles. A discussion of wait state generation is presented in the next section.

WRITE DATA SETUP AND HOLD TIMES. On write cycles, the Z-BUS peripherals require the CPU to put valid data on the bus at least 30 ns before  $\overline{\text{DS}}$  goes active, and to hold it there at least 30 ns after  $\overline{\text{DS}}$  terminates. D-flip-flop in Figure 2 guarantees the setup time by delaying the falling edge of  $\overline{\text{WR}}$ until the next falling edge of SYS CLK (Figure 2.). The Hold Time is also guaranteed because the 8086/8088 will hold valid data at least 90 ns after the termination of  $\overline{\text{WR}}$ .

**READ DATA SETUP AND HOLD TIMES.** When the 8086/ 8088 reads from memory or peripherals, it requires them to put valid data on the bus at least 30 ns before the falling edge of SYS CLK at the beginning of  $I_4$ . It also requires them to hold the valid data at least 10 ns after this edge. Since the Z-BUS peripherals will provide valid data early in  $I_w$  and will hold it until after DS terminates, these parameters are well within the specifications.

**VALID ACCESS RECOVERY TIME.** This parameter refers to the time between consecutive accesses to a given peripheral. If the 4 MHz Z-SCC is accessed twice, then the time between  $\overline{\text{DS}}$  rising in the first access and  $\overline{\text{DS}}$  falling in the second access, must be at least 6 PCLK cycles plus 200 ns (i.e. 1700 ns for a 4 MHz PCLK). The Valid Access Recovery Time for the 4 MHz Z-CIO and Z-FIO is 1000 ns, and this can't possibly be violated with a 5 MHz 8086/8088 since there will always be at least one instruction fetch cycle in between I/O accesses, and 1000 ns translates into only 5 clock cycles at 5 MHz.

#### WAIT STATE GENERATION

The previous section explained why the 4 MHz Z8000 peripherals need to place a wait state in I/O bus cycles when interfaced to the 5 MHz 8086/8088. The following two examples illustrate how wait state generation can be implemented. Since 8086/8088 - based systems typically use an 8284 Clock Chip, which synchronizes the CPU's READY input with the system clock, the task reduces to designing a circuit that will control the RDY1 input of the 8284 (RDY2 is assumed to be grounded).

SINGLE WAIT STATE GENERATION. For the processor to enter a wait state after T<sub>3</sub>, the RDY1 input must be low during the falling edge of SYS CLK at the end of T<sub>2</sub>. Then, for the processor to enter T<sub>4</sub> after the wait state, RDY1 must be high during the next falling edge of SYS CLK. To make sure that these levels are well-established during their sampling windows, the single wait state generator should toggle RDY1, using the clock edges that precede the sampling edges (Figure 4). The circuit in Figure 5 performs this function and generates a single wait state when one of the  $\overline{\text{CS}}_0$ inputs is active.




Figure 4. RDY1 Timing for Single Wait State




Figure 5. Single Wait State Generator

MULTIPLE WAIT STATE GENERATION. Though Read/Write operations require only one wait state, Interrupt Acknowledge transactions need multiple wait states to allow for daisy-chain settling, which is explained in the next section. The following discussion introduces a multiple wait state generator and serves as a basis for understanding the subsequent Interrupt Acknowledge Circuit.

In the preceeding discussion of the single wait state generator, we established that RDY1 must be high at the end of  $I_3$  for the processor to enter  $I_4$  after the wait state. In general, the 8086/8088 will continue to insert wait states until RDY1 is driven high. In fact, the number of wait states will be equal to the number of clock cycles that RDY1 is held low after the rising clock edge in  $I_2$ .

A convenient way to implement a multiple wait state generator is to use a serial shift register such as a 74LS164. Figure 6 shows a wait state generator that requests one wait state on Read/Write cycles, and up to seven wait states on Interrupt Acknowledge cycles. When RD, WR, or INTA goes active, the 74LS164 is taken out of the clear state and logic "ones" are allowed to shift sequentially from  $Q_A$  to  $Q_H$ . On Read/Write cycles, RDY1 is held low until the leading "one"




Figure 6. Multiple Wait State Generator

appears at  ${\rm Q}_{\rm B},$  and on Interrupt Acknowledge cycles, RDY1 is held low until the leading "one" appears at  ${\rm Q}_{\rm H}.$  The next section shows how INTACK can be generated and discusses the complete interrupt interface.

#### INTERRUPTS

In Figure 1 the INTACK input to the Z-BUS peripherals is pulled high. This does not mean that the peripheral can't interrupt the CPU; it just means that it won't respond to the CPU's interrupt acknowledge. The designer can, however, implement a circuit that will drive INTACK, and allow the 8086/8088 to properly acknowledge the interrupts of the Z-BUS peripherals. This section examines the interrupt acknowledge protocols of the Z-BUS peripherals and the 8086/8088, then proceeds to show how they can be made compatible.

Z-BUS INTERRUPT ACKNOMLEDGE PROTOCOL. The Z-BUS peripherals typically use the daisy-chain technique of priority interrupt control. In this scheme the peripherals are connected together via an interrupt daisy chain formed with their IEI (Interrupt Enable Input) and IEO (Interrupt Enable Output) pins (Figure 7). The interrupt sources within a device are similarly chained together, with the overall effect being a daisy chain connecting all of the interrupt sources. The daisy chain allows higher priority interrupt sources to preempt lower priority sources and, in the case of simultaneous interrupt requests, determines which request will be acknowledged.

In each bus cycle the Z-BUS peripherals use the rising edge of  $\overline{\text{AS}}$  to latch the state of  $\overline{\text{INTACK}}$ . If a low  $\overline{\text{INTACK}}$  is latched, then the present cycle is an Interrupt Acknowledge cycle and the daisy chain determines which interrupt source is being acknowledged in the following way. Any interrupt source that has an interrupt pending and is not masked from the chain will hold its IEO low.




Figure 7. A Z-BUS Interrupt Daisy Chain

Similarly, sources that are currently under service (i.e. have their IUS bit set) will also hold their IEO lines low. All other interrupt sources make IEO follow IEI. The result is that only the highest priority, unmasked source with an interrupt pending will have a high IEI input; only this peripheral will be allowed to transfer its vector to the system bus when the Data Strobe is issued during the Interrupt Acknowledge cycle.

To make sure that the daisy chain has settled by the time  $\overline{\text{DS}}$  gates the vector onto the bus, the Z-BUS peripherals require a sufficient delay between the rising edge of  $\overline{\text{AS}}$  and the falling edge of  $\overline{\text{DS}}$  in INTACK cycles. The amount of delay required can be calculated using Table 2. For a particular daisy chain, the minimum delay is: Thigh for the highest priority device, plus T<sub>low</sub> for the lowest priority device, plus T<sub>mid</sub> for each device in between.

Table 2. Daisy Chain Settling Times for the Z-BUS Peripherals (in ns)

	T <sub>high</sub>		T <sub>mi</sub>	id	T <sub>low</sub>	
	4MHz	6MHz	4MHz	6MHz	4MHz	6MHz
Z-SCC	250	250	120	100	120	100
Z-CI0	350	250	150	100	100	70
Z-FIO	350	250	150	100	100	70

8086/8088 INTERRUPT ACKNOWLEDGE PROTOCOL. If the 8086/8088 receives an interrupt request (via its INTR pin) while its Interrupt Flag is set, then it will execute an Interrupt Acknowledge sequence. The sequence consists of two identical INTA bus cycles with two idle clock cycles in between (Figure 8). In both bus cycles, RD and WR remain inactive while an INTA strobe is issued with the same timing as a WR strobe. The 8086/8088 requires an interrupt vector to appear on  $AD_{\Omega}$  -AD<sub>7</sub> at least 30 ns before the beginning of  $T_{\Delta}$  in the second INTA cycle. This protocol is normally used to read vectors from the 8259A Interrupt Controller but it can easily be adapted to the Acknowledge Protocol. 7-BUS Interrupt 88 illustrated in the following paragraphs.

INTERRUPT ACKNOMLEDGE COMPATIBILITY. The first function of the Interrupt Acknowledge circuit, shown in figure 9, is to generate the Z-BUS INTACK signal using INTA from the 8086/8088. Since INTA goes active after ALE has terminated, the peripherals will not latch an active INTACK during the first INTA cycle. However, if the rising edge of INTA is used to toggle INTACK, then an active INTACK latches with the rising edge of AS in the second INTA cycle. Thus a rising-edge triggered toggle flip-flop, as configured in Figure 9, can be used to generate INTACK. Figure 10 shows the timing relationship between INTA and INTACK.

The next function of the Interrupt Acknowledge circuit can be broken down into three operations: first, it must cause the CPU to enter a series of wait states after  $T_3$  in the second INTA cycle; then, it must activate  $\overline{\text{DS}}$  after a sufficient daisy chain settling time; lastly, it must bring the CPU out of the wait state condition when the vector is available on the bus.




Figure 9 shows how the multiple wait state generator, discussed in the previous section, can be used to perform each of these operations.





Figure 9. Interrupt Acknowledge Circuit

While INTACK is high the circuit operates normally; the number of wait states it requests is determined by the positioning of the jumper on the Q outputs. When INTACK goes low, it operates as follows: the next activation of INTA brings the shift register out of the clear state, and logic "ones" shift into  $Q_A$  until they fill the entire register. When the leading "one" appears at  $Q_G$ ,  $\overline{\text{DS}}$  is driven low; when it appears at  $Q_H$ , the CPU is taken out of the wait state condition.

This arrangement takes advantage of the full length of the shift register and provides a daisy-chain settling time of more than 1300 ns, which allows the implementation of a chain with as many as seven Z-BUS devices. Figure 10 shows the timing of the important signals in the Interrupt Acknowledge transaction.

#### HARDWARE RESET

The designer may want to incorporate a hardware reset in the interface design. This can be accomplished with two NOR gates as shown in Figure 11. The NOR gates allow the system RESET signal to pull  $\overline{\text{AS}}$  and  $\overline{\text{DS}}$  low simultaneously, and hence put the peripheral in a reset state. A hardware reset is not necessary, however, because all of the peripherals are equipped with software reset commands.



#### Note

\* This assumes that Qg is the selected output






Figure 11. Hardware Reset

#### SUMMARY

The Z-SCC, Z-CIO, and Z-FIO can easily be designed into 8086/8088 - based systems. Their data and control registers can be mapped directly into the I/O address space, and the Z-BUS control signals can be generated with a minimal amount of external logic. The user can also take advantage of the devices' interrupt control capabilities because a simple interface circuit makes their interrupt structure compatible with that of the 8086/8088.

## Z8016 Z8000™ DTC DMA Transfer Controller

## Zilog

### Application Note

#### February 1983

#### INTRODUCTION

Direct Memory Access (DMA) is a data transfer method that uses special hardware to transfer data between system memory and the outside world (e.g., a peripheral I/O device) without the intervention of a Central Processing Unit (CPU).

A transfer controller usually handles all aspects of a data transfer: it provides read or write control signals and addresses to the system, updates the addresses, counts the number of words or bytes in the transfer, and signals the end of an operation. The advantage of DMA is speed. Transfers can proceed at the memory's maximum speed rather than waiting for the CPU to fetch and decode the instructions, move the data, update the addresses, and count the words or bytes. The DMA controller performs these tasks at hardware speed and reduces CPU overhead costs.

The Z8016 DMA Transfer Controller (DTC) is a highperformance 16-bit peripheral interface device designed for Z8000 processor systems. Each of the DIC's two channels can perform the following kinds of transfer: memory-to-peripheral, memory-tomemory, peripheral-to-memory, and peripheral-to-For all DMA operations (i.e., peripheral. Transfer, Search, and Transfer-and-Search), the DIC operates with either word or byte data sizes and provides a packing/unpacking capability. To eliminate the overhead needed to load the internal registers, the DIC provides an auto-chaining operation to load and reload the 13 channel registers (Figure 1b). The CPU need only load the address of the control parameter table into the




Figure 1a. Z8016 DTC Block Diagram

Chain Address register and issue a Start Chain command to load the control parameters from memory into the channel's control registers.

The DTC is Z-BUS compatible and operates within the Z8000 daisy-chain, vectored-priority interrupt scheme. Additionally, a demand interleave operation is supported, which allows the DTC to surrender the system bus to the external system or to alternate between internal channels. This capability allows for parallel operations between the two channels or between a DTC channel and the CPU.

#### INTERFACING

A block diagram of the Z8016 DTC (Figure 1) shows the internal configuration. The internal registers are defined in Figures 2 and 3 and listed in Table 1. Figure 4 shows the interface signals. All of the input and output signals (except the clock input) are directly TTL compatible. All outputs source at least 250  $\mu$ A at 2.4 V and sink up to 3.2 mA at 0.4 V.




Figure 1b. Z8016 DTC Block Diagram, Channel Registers





Figure 2. Z8016 DTC Internal Registers

#### DATA OPERATION FIELD

Code/Operation	Operand ARA	Operand Size Transa ARA ARB Type		
Transfer				
0001	Byte	Byte	Flowthrough	
100X	Byte	Word	Flowthrough	
0000	Word	Word	Flowthrough	
0011	Byte	Byte	Flyby	
0010	Word	Word	F] yby	
Transfer-and-Search				
0101	Byte	Byte	Flowthrough	
110X	Byte	Word	Flowthrough	
0100	Word	Word	Flowthrough	
0111	Byte	Byte	Flyby	
0110	Word	Word	Flyby	
Search				
1111	Byte	Byte	N/A	
1110	Word	Word	N/A	
101X	Illegal	L		

#### TRANSFER TYPE FIELD AND MATCH CONTROL FIELD

Code	Transfer Type	Match Control
00	Single Transfer	Stop on No Match
01	Demand Dedicated/Bus Hold	Stop on No Match
10	Demand Dedicated/Bus Release	Stop on Word Match
11	Demand Interleave	Stop on Byte Match



#### Figure 3. Z8016 DTC Channel Mode Register

Register	Chain Control Bit	Channe		Address(He	k) Channel	2
DEVICE REGISTERS						****
Master Mode register				38		
Command register				2C		
Chain Control register						
lemporary register						
CHANNEL REGISTERS						
Address registers, chainable	•					
		Segment/Tag	Offset	Segm	ent/Tag	Offset
Current Address - A	9	1A	OA		18	08
Current Address - B	8	12	02		10	00
Base Address - A	6	1E	OE		С	0C
Base Address - B	5	16	06		14	04
Chain Address	0	26	22		24	20
Control registers, chainable	•					
Current Op-Count	7	32			30	
Base Op-Count	4	36			30	
Channel Mode* - High	1	56			54	
Channel Mode* – Low	1	52			50	
Pattern*	3	4A			48	
Mask*	3	4E			4C	
Interrupt Vector*	2	5A			58	
Status/Save registers, Non-c	chainable					
Status register		2E			2C	
Interrupt Save register		2A			28	

Table 1. Z8016 DTC Internal Registers

\*Slow-readable registers.




Figure 4. Z8016 DTC Pin Functions

The interface signals and pin assignments are Some of the signals are listed in Table 2. three-state, i.e., they are high-impedance when not under bus control. The open-drain pins require a pullup resistor of 3.3K ohms or more. The DTC decodes the status lines  $(ST_0-ST_3)$  for the Interrupt Acknowledge signal and generates status for data transactions. The multiplexed input  $\overline{CS}/WAIT$  serves as an active Low Chip Select ( $\overline{CS}$ ) signal when the DTC is a bus slave, and serves as an active Low Wait (WAIT) signal when the DTC is bus master and the control bit in the Master Mode register is enabled. The multiplexed output SN7/MMUSYNC is driven Low when the DTC is not in control of the system bus and the MM1 bit of the Master Mode register is set. SN<sub>7</sub>/MMUSYNC floats to a high-impedance state when the DTC is not in control of the system bus and the MM1 bit is cleared. When the DTC is in control of the system bus and is operating in logical address space, this line outputs an active High MMUSYNC pulse prior to each memory transaction cycle. In physical address space, this line outputs SN7,

which is the 24th address bit in the linear address space.

If a peripheral device requires DMA service, it issues a request to the DIC by asserting DREQ. If the channel receiving the request is enabled and the BUSREQ and BAI lines are High, the DTC issues a bus request to the CPU by driving the BUSREQ line Low. When the CPU relinguishes bus control. a Bus Acknowledge signal is output to the DTC by driving the BAI line Low, indicating that the request for bus control has been granted. Upon receipt of the Bus Acknowledge signal, the DTC issues a DMA Acknowledge signal to the peripheral by lowering the DACK output; it then issues the control signals and addresses necessary to effect the transfer. When the transfer is completed or terminated, DACK is driven High and the DTC begins the termination procedure. The DACK output can be programmed as level or pulsed for Flyby transactions and as level or inactive for Flowthrough transactions via the CM18 bit of the Channel Mode register.

Interface Signal	Pin Number	Input/Output	Th <b>ree-</b> State	Open-Drain
AD <sub>0</sub> -AD <sub>15</sub>	5-20	In/Out	Yes	No
ĀŠ	44	In/Out	Yes	No
BAI	1	In	No	No
BAO	3	Out	No	No
BUSREQ	2	In/Out	No	Yes
B∕₩	35	Out	Yes	No
CS/WAIT	42	In	No	No
DACK1, DACK2	39,40	Out	No	No
DREQ1, DREQ2	36,37	In	No	No
DS	43	In/Out	Yes	No
EOP	38	In/Out	No	Yes
IEI	46	In	No	No
IEO	48	Out	No	No
INT	47	Out	No	Yes
N/S	30	Out	Yes	No
R∕₩	41	In/Out	Yes	No
SNn-SN6	21-25,28,29	Out	Yes	No
SN7/MMUSYNC	27	Out	Yes	No
ST0-ST3	31-34	In/Out	No	No
CLK	45			
GND	26			
+5V	4			

Table	2.	78016	DIC	Interface	Signals
10010	<b>~</b> •	20010		THEFTIGEC	JIUNAIS

To establish DMA operation, the internal registers can be loaded under software by the CPU. The registers are addressed via the low byte of the Address/Data bus  $(AD_7-AD_0)$ . The high byte of the Address/Data bus  $(AD_{15}-AD_{8})$  is decoded with the user's chip select logic. Chip Select  $(\overline{CS})$  must be valid prior to the rising edge of  $\overline{AS}$  to allow the CPU to write to, or read from, the DIC's registers. During a DMA transfer, the DIC generates control signals  $(R/\overline{W}, B/\overline{W}, N/\overline{S}, and$  $ST_0-ST_3$ ) to indicate the transfer direction, the data size, and the type of space and transaction. It also generates AS, DS, DACK, and MMUSYNC signals to synchronize timing and to demultiplex the Address/Data lines. Additionally, it generates addresses  $(SN_7-SN_0)$  and  $AD_{15}-AD_0$  for physical addressing space or SN6-SN0 and AD15-AD0 for logical addressing space) of the source and destination of the transfer; samples the DREQ, WAIT, and EOP lines; stores the data for the Flowthrough transaction; and issues an EOP Low signal when the transfer is terminated. Upon termination, the DTC performs either an interrupt, base-to-current reloading, chaining, or does nothing, under the control of Channel Mode register (i.e., bits CM7-CM15).

To relinquish bus control, the DTC drives its  $\overline{\text{BUSREQ}}$  line High and allows  $\overline{\text{BAO}}$  to follow  $\overline{\text{BAI}}$ .

The CPU regains bus control upon sampling its  $\overline{\text{BUSREQ}}$  input; if inactive, the CPU drives its  $\overline{\text{BUSACK}}$  output inactive. Whenever both  $\overline{\text{BAI}}$  and  $\overline{\text{BUSREQ}}$  are High and no DMA requests are pending, the DIC passes the High signal through  $\overline{\text{BAO}}$  to the lower-priority device, enabling it to request bus control. This procedure allows the CPU to regain bus control whenever an interrupting device releases bus control. See the Zilog <u>1982/83 Data Book</u>\* for more details on the Zilog Z-BUS.

#### INITIALIZATION

After a hardware reset (i.e.,  $\overline{AS}$  and  $\overline{DS}$  are simultaneously Low) or a software reset (i.e., a reset command is issued to the Command register), take the following steps to initialize the system:

- Clear the Master Mode (MM) register to disable the DTC.
- Set the Chain Abort (CA) and Non-Auto Chaining (NAC) bits in each channel's Status register.
- Load each channel's Chain Address register.
- Issue Start Chain command.
- \*(document number 00-2034-02)

to minimize interaction with the host CPU, the DTC loads its own control parameters from memory into each channel (i.e., performs chaining). The CPU need to only program the Master Mode register and each channel's Chain Address register (Figure 5). All other registers are loaded by the channels themselves from a reload table located in system memory and pointed to by the Chain Address register. During chaining, the N/ $\overline{S}$  and B/ $\overline{W}$  lines are driven Low and the ST<sub>3</sub>-ST<sub>0</sub> outputs are set to 1000 (i.e., Memory Transaction for Data).

The first word in the reload table, the reload word, specifies which registers in the channel are to be reloaded. Bits 0 through 9 in the reload word relate to either one or two registers in the channel (Table 3). When a reload word bit is 1, the register or registers corresponding to that bit are reloaded. The data loaded into the selected registers follow the reload word in memory at successively larger addresses.

The reload table is of variable length. For example, when the contents of the segment and offset fields of Channel 1's Chain Address register are  $0000_{\rm H}$  and  $1020_{\rm H}$ , the reload table is started at location  $1020_{\rm H}$ . Thus, the data stored at location  $1020_{\rm H}$  is the reload word. If the reload word is  $03FF_{\rm H}$ , all of Channel 1's registers are loaded with the data in locations  $1022_{\rm H}$  through  $1042_{\rm H}$  (a total of 17 words). If

the reload word is  $0203_{\rm H}$ , only Current Address register A (Current ARA), Channel Mode register, and Chain Address register are reloaded with the data in locations  $1022_{\rm H}$  through  $102C_{\rm H}$  (a total of six words), and the remaining registers are not changed. When loading the address registers, the segment and tag word must precede the offset word (e.g., the segment and tag word of Current Address register A is located at  $1022_{\rm H}$ , while the offset word is located at  $1024_{\rm H}$ ).

After the Master Mode bit  $MM_0$  is set, a Start Chain command causes the selected channel to clear the NAC bit in its Status register and to start chaining. The control parameters of the channel are reloaded and the channel is ready to perform the DMA operation. DMA operation can be initiated in one of the following three ways:

- By software request--issue a Set Software Request command.
- By hardware request--apply a Low signal on the channel's DREQ input; the Hardware Request Mask bit (CM<sub>19</sub>) in the Channel Mode register must be cleared.
- By chaining--load a Software Request bit (CM<sub>20</sub> = 1) into the Channel Mode register during chaining.

2101	0000	LD	R1,#0000	;RESET
3B16	002C	OUT	%002C,R1	
8D07		NOP		
2101	0000	LD	R1,#0000	;LOAD SEGMENT/TAG OF CHANNEL 1'S
3B16	0026	OUT	%0026,R1	;CHAIN ADDRESS REGISTER
8D07		NOP		
2101	1020	LD	R1,#1020	;LOAD OFFSET OF CHANNEL 1'S
3B16	0022	OUT	%0022,R1	;CHAIN ADDRESS REGISTER
8D07		NOP		
2101	0001	LD	R1,#0001	;LOAD MASTER MODE REGISTER TO
3B16	0038	OUT	%0038,R1	;ENABLE DTC
8D07		NOP		
2101	00A0	LD	R1,%00A0	;LOAD START CHAIN COMMAND
3B16	002C	OUT	%002C,R1	;
8D07		NOP		
	3B16 8D07 2101 3B16 8D07 2101 3B16 8D07 2101 3B16 8D07 2101 3B16	3B16         002C           8D07         2101         0000           3B16         0026         8D07           2101         1020         3B16         0022           3B007         2101         0001         3B16         0038           8D07         2101         0001         3B16         0038           8D07         2101         00A0         3B16         002C	3B16         002C         0UT           8D07         NOP           2101         0000         LD           3B16         0026         0UT           8D07         NOP           2101         0026         0UT           8D07         NOP           2101         1020         LD           3B16         0022         0UT           8D07         NOP           2101         0001         LD           3B16         0038         0UT           8D07         NOP           2101         00A0         LD           3B16         002C         0UT           3B16         002C         0UT	3B16         002C         0UT         %002C,R1           8D07         NOP           2101         0000         LD         R1,#0000           3B16         0026         0UT         %0026,R1           8D07         NOP         2101         1020         LD         R1,#1020           3B16         0022         0UT         %0022,R1         8007         NOP           2101         1020         LD         R1,#1020         3B16         0022,R1           3B007         NOP         2101         0001         LD         R1,#0001           3B16         0038         0UT         %0038,R1         8D07           8D07         NOP         2101         00A0         LD         R1,%00A0           3B16         002C         0UT         %0022,R1         %00A0

Figure 5.	Initialization	of	the	Z8016	DTC
-----------	----------------	----	-----	-------	-----

#### Table 3. Example of Chain Control Tables


Mennory	Data	Register	Remarks
1020	03FF	Chain Control register	Chaining all registers
1022	0000	Segment/Tag of Current Address Register A	System data mem, increment, O waits
1024	1F00	Offset of Current Address Register A	Starting address
1026	0074	Segment/Tag of Current Address Register B	I/O, hold, 2 waits
1028	FF01	Offset of Current Address Register B	Peripheral address
102A	00A0	Current Op-Count	160 transfers
102C	0000	Segment/Tag of Base Address Register A	System data, increment, O waits
102E	2F00	Offset of Base Address Register A	Starting address
1030	0074	Segment/Tag of Base Address Register B	I/O, hold, 2 waits
1032	FF01	Offset of Base Address Register B	Peripheral address
1034	0100	Base Op-Count Register	256 transfers
1036	1234	Pattern register	0001001000110100 as pattern
1038	F000	Mask register	111100000000000 as mask
103A	0002	Interrupt Vector register	Vector = 02
103C	0004	Channel Mode High	Pulsed DACK
10 <i>3</i> E	3042	Channel Mode Low	Chain at EOP, Base to Current at
			TC, Address Register A to Address
			Register B Demand/Bus release,
			word-to-word flyby
1040	0000	Segment/Tag of Chain Address	
1042	1080	Offset of Chain Address	Address of next chain control word
•	•		
•	•		
1080	0182	Chain Control register	Chaining three registers
1082	0076	Segment/Tag of Current Address Register B	I/O, hold, 4 waits
1084	FF02	Offset of Current Address Register B	Peripheral address
1086	0050	Current Op-Count	80 transfers
1088	0010	Channel Mode High	Software request during chaining
108A	0240	Channel Mode Low	Interrupt at TC, Address Register A to Address Register B, word flow- through

When DMA operation is initiated by either software or hardware request, the DTC drives the  $\overline{\text{BUSREQ}}$ line Low and performs the DMA operation after it receives an active Low  $\overline{\text{BAI}}$  signal. When DMA operation is initiated by chaining, the DTC performs the DMA operation as soon as chaining ends if the MM<sub>2</sub> bit (CPU Interleave Enable bit) is clear. If the MM<sub>2</sub> bit is set, the channel gives up bus control after chaining and before DMA operation.

#### DMA OPERATIONS

There are three types of DMA operation: transfer, transfer-and-search, and search, each of which can occur in either a Flowthrough or Flyby transaction. They are controlled by programming bits 0 through 3 of the Channel Mode register. The Flip bit  $(CM_4)$  is used to control the transfer direction. Figure 6 shows state diagrams for the various types of operations. Table 4 lists the operation codes.

Flowthrough Transfer and Flowthrough Transferand-Search operations consist of both read and write transactions. When bit  $CM_4$  is clear, the DIC reads data from the location specified by The Current Address Register A (ARA) (i.e., the source), stores the data in the Temporary register, compares the data with the unmasked pattern, and then writes the data into the location specified by the Current Address Register B (ARB) (i.e., the destination). When bit  $CM_4$  is set, the source location is specified by the










Figure 6b. Flyby Transfer and Flyby Transfer-and-Search Operations

Current ARB, and the destination is specified by the Current ARA.

Flyby Transfer and Transfer-And-Search operations consist of a single Read cycle or a single Write cycle. When  $CM_4$  is clear, the DTC reads the data

from the location specified by the Current ARA and the  $\overline{\text{DACK}}$  signal strobes the data to the flyby peripheral. In Transfer-and-Search operations, the data is also stored in the Temporary register and compared with the unmasked pattern.





тз

Figure 6c. Search Operation

<b>Operation</b>	Operation Co CN3-CM0*	de Size	Suggestions		
Flowthrough Transfer	0 1	W - W B - B	If $CM_4 = 0$ then ARA to ARB; if $CM_4 = 1$ then ARB to ARA If $CM_{18} = 0$ then level DACK; if $CM_{18} = 1$ then DACK inactive		
Flyby Transfer	2 3	W - W B - B	If $CM_4 = 0$ then ARA to ARB; if $CM_4 = 1$ then ARB to ARA If $CM_{18} = 0$ then level DACK; if $CM_{18} = 1$ then pulsed DACK		
Flowthrough Transfer & Search	4 5	W – W B – B	CM <sub>4</sub> , CM <sub>18</sub> same as flowthrough transfer If CM <sub>17</sub> = 0 then stop on no match; if CM <sub>17</sub> = 1 then stop on match		
Flyby Transfer & Search	6 7	W W B B	CM <sub>4</sub> , CM <sub>18</sub> same as flyby transfer If CM <sub>17</sub> = 0 then stop on no match; if CM <sub>17</sub> = 1 then stop on match		
Flowthrough Funneling	-		5 7 7 7		If $CM_4 = 0$ then byte-to-word; if $CM_4 = 1$ then word-to-byte If $CM_{18}$ same as transfer
Flyby Funneling	C D	B – W			
Search	E F	W – W B – B	If $CM_4 = 0$ then source at ARA; if $CM_4 = 1$ then at ARB If $CM_{17} = 0$ then stop on no match; if $CM_{17} = 1$ then stop on match		
Operation	Operation Co CM <sub>6</sub> CM <sub>5</sub>		Suggestions		
Single Operation	0 0		Each Software Rec. command causes one operation; Each DREQ falling edge causes one operation**		
Demand with Bus Hold	0 1		Each Software Req. command causes block operation***; Operating when DREQ Low; Hold bus when DREQ High		
Demand with Bus Release	1 0		Each software Req. command causes block operation***; Operating when DREQ Low; Release bus when High		
Demand Interleave	1 1		Each Software Req. command causes block operation***; Operating when DREQ Low; Release bus to other channel or CPU after each operation		

Table 4. Operation Codes And Programming Suggestions

\*CM (Channel Mode) register's bit.

\*\*The  $\overline{\text{DREQ}}$  falling edge must meet the timing requirement.

\*\*\*If MM2 (Master Mode) bit is set (CPU interleave is enabled), the DTC releases the bus after each operation when the channel is not in Bus Hold mode.

When Flip bit  $CM_4$  is set, the DTC activates  $\overline{DACK}$  to the flyby peripheral, which enables the data onto the A/D bus, writes the data into the location specified by the Current ARB, stores it in the Temporary register, and compares it with the unmasked pattern.

The Search operation consists of a Read cycle only. The DTC reads data from the source location (specified by the Current ARA when  $CM_4 = 0$  and by Current ARB when  $CM_4 = 1$ ), stores the data in the Temporary register, and compares it with the unmasked pattern. No data is written into any location or peripheral. Channel Mode register bits  $CM_{17}$ - $CM_{16}$  are the match control field for programming the Stop condition.

Channel Mode bits  $CM_6-CM_5$  select the channel's response to the request to start a DMA operation. There are four types of response: single operation, demand dedicated with bus hold, demand dedicated with bus release, and demand interleave. These responses are detailed below. Figure 7 shows flow charts for each of these responses. Interleave operations between the CPU and the DTC, and between DTC channels, are shown in Figure 8.

The setting of bits  $CM_6$  and  $CM_5$  are described as follows:

- a) Single operation (CM<sub>6</sub> = 0, CM<sub>5</sub> = 0). In response to a software request or active DREQ High-to-Low transition, the channel performs a single DMA iteration. The DTC relinquishes bus control after each transaction unless a second High-to-Low DREQ transition meets the timing requirement.
- b) Demand Dedicated with Bus Hold ( $CM_6 = 0$ ,  $CM_5 = 1$ ). In response to a software request, the channel acquires bus control, performs a DMA operation until termination occurs (i.e., IC, MC or EOP occurs), and then relinquishes bus control.

In response to an active Low  $\overline{\text{DREQ}}$ , the channel acquires bus control, performs DMA operations while  $\overline{\text{DREQ}}$  is active Low, retains bus control when  $\overline{\text{DREQ}}$  is High but does nothing, resumes DMA operation when  $\overline{\text{DREQ}}$  is Low again and only relinquishes bus control when the operation terminates (i.e., TC, MC, or  $\overline{\text{EOP}}$  occurs). If the  $\overline{\text{DACK}}$  signal is programmed as level (CM<sub>18</sub> = 0), it will be active Low from the time the channel acquires bus control to when it relinquishes control.

- c) Demand Dedicated with Bus Release (CM<sub>6</sub> = 1, CM<sub>5</sub> = 0). In response to a software request the channel performs DMA iterations until TC, MC, or  $\overline{EOP}$  occurs. In response to a hardware request, the channel performs DMA iterations until  $\overline{DREQ}$  goes inactive. The contents of the Current Address registers and the Current Operation Count register will not be reloaded until TC, MC, or  $\overline{EOP}$  occurs.
- d) Demand Interleave (CM<sub>6</sub> = 1, CM<sub>5</sub> = 1). Demand Interleave varies, depending on the setting of Master Mode register bit MM2. If MM2 is set (CPU interleave is enabled). the DTC relinguishes bus control after each DMA iteration and then re-requests it. This permits the CPU and other devices to gain bus control during DMA operations. If MM2 is clear (CPU interleave is disabled), control can pass from one channel to the other without releasing bus control. If only one channel is programmed in Demand Interleave mode, the other channel will retain control until termination or until DREQ goes inactive, at which time control is returned to the other channel.

Channel Mode register bit  $CM_{18}$  selects the waveform of DACK. The pulsed  $\overline{DACK}$  ( $CM_{18}$  = 1) is used only in Flyby transactions. It is inactive during Non-Flyby transactions when  $CM_{18}$  is set.

Byte-word funneling allows packing and unpacking of byte data to facilitate high-speed transfers between byte-oriented peripherals and wordorganized memory. The funneling option can be used only in Flowthrough transactions. For transfers from a byte source to a word destination, two consecutive byte reads are performed to move data from the source location. These bytes are assembled in the Temporary register. The Temporary register data is then written into the destination location as a word. For word-to-byte funneling, word data is read from the source location into the Temporary register. This word is then written to the destination in two consecutive byte writes. The byte address must be programmed in the Current ARA and the word address must be in the Current ARB. Bit CMA in the Channel Mode register is used to specify the transfer direction. It is set to O to specify byte-to-word funneling and to 1 for word-to-byte funneling. To access the high byte of the word first, bit IG3 of the Current ARB must be cleared. Bit TG3 of the Current ARB is set when accessing the low byte of the word first, after which the ARB address increments. Figure 9 shows two examples of data funneling.




Figure 7. Flow Charts of DMA Operations




Figure 8. Flow Charts of Interleave Operations

A) Byte-to-Word Funneling: Data is moved from the byte source addressed at FA70 to the word destination addressed from 1600.

Current ARA: 0010-FA70	(Segment = 00, Offset = FA70, Address hold)
Current ARB: 00xx-1604	(Segment = 00, Offset = 1604, Address hold/change)
Current Op-Count: 0003	(Three words)
Flip bit (CM <sub>4</sub> ): O	(Data from "ARA" to "ARB")

ADDRESS	τς <sub>4</sub> ,τς <sub>3</sub> 5	00	01	10	11
00-1600	)	*	FFEE	*	*
00-1602	2	*	DDCC	*	*
00-1604	l l	AABB	BBAA	EEFF	FFEE
00-1606	00–1606		*	*	*
00-1608	00-1608		*	*	*
00-160/	N	*	*	*	*
	ARB	INC.	DEC.	HOLD	HOLD
NOTES	WRITE FIRST	HIGH	LOW	HIGH	LOW

## Destination Data Distribution

B) Word-to-Byte Funneling: Data is moved from the word source addressed from 1800 to the byte destination addressed from 1A00.

Current ARA: 0000-1A00 Current ARB: 00xx-1800 Current Op-Count: 003 Flip bit (CM<sub>4</sub>): 1

Source Data String AA BB CC DD EE FF

(Segment = 00, Offset = 1A00, Address increment)
(Segment = 00, Offset = 1800, Address hold/change)
(three words)
(Data from "ARB" to "ARA")

## Destination Data Distribution

ADDRESS	TG <sub>4</sub> ,TG <sub>3</sub> S	00	01	10	11
00-1A00	)	AA	BB	AA	BB
00–1A01	1	BB	AA	BB	AA
00-1A02	2	CC	99	AA	BB
00-1A0	3	DD	88	BB	AA
00-1A04	4	EE	77	AA	BB
00-1A05		FF	66	BB	AA
00-1A06	6	*	*	×	*
00-1A07	7	*	*	*	*
00–1A08		*	*	*	*
	ARB	INC.	DEC.	HOLD	HOLD
NOTES	READ FIRST	HIGH	LOW	HIGH	LOW

Source	Data	Distribution

Word Data

6677 8899

AABB

CCDD

EEFF

Address

00–17FA 00–17FC

00-17FE 00-1800

00-1802

00-1804

00-1806

*Data	unchanged

#### Figure 9. Examples of Byte/Word Funneling

#### Z8016 DTC-TO-Z8000 CPU INTERFACE

## CPU and DTC On Same Board

The Address/Data bus and control signals of the Z8000 CPU and those of the Z8016 DTC are directly connected. The  $\overline{AS}$ ,  $\overline{DS}$ , and  $\overline{BUSACK}$  signals of the CPU are connected through the reset logic to the  $\overline{AS}$ ,  $\overline{DS}$ , and  $\overline{BAI}$  signals of the DTC.  $\overline{CS}/\overline{WAIT}$  demultiplexing logic is required for the  $\overline{CS}/\overline{WAIT}$  input of the DTC if hardware waits are necessary. The  $\overline{DREQ}$  lines are connected to the request outputs of peripheral devices. The  $\overline{DACK}$  lines are connected to the peripheral devices.

When programming for Flyby transactions, the  $R/\overline{W}$  input of the flyby peripheral should be inverted internally by the peripheral or externally by special logic.  $R/\overline{W}$  High indicates that the flyby peripheral should accept data, and  $R/\overline{W}$  Low indicates that the flyby peripheral should drive data onto the bus. The memory or non-flyby peripheral uses the  $R/\overline{W}$  High signal to indicate that it should drive data onto the A/D bus, and it uses the  $R/\overline{W}$  Low signal to indicate that it should accept the data from A/D bus.

When reading a slow-readable register (e.g., the Channel Mode register), external logic for inserting hardware Wait states is required. The worst-case  $\overline{DS}$  low width for the slow-readable registers is approximately 2000 ns for a 4 MHz Z8016 DIC. The interrupt vector is supplied by the Interrupt Save register (a fast-readable register), therefore, the  $\overline{DS}$  Low width for Interrupt Acknowledge does not require hardware Wait states. Figure 10 shows the interface of the Z8000 CPU and the Z8016 DIC when located on the same board. No buffer is required for  $\overline{\text{BUSREQ}}$ . The pins of  $\overline{\text{BUSREQ}}$ ,  $\overline{\text{EOP}}$  and  $\overline{\text{INT}}$  require 3.3k or larger pullup resistors. When more than one DIC or other peripherals are used, the  $\overline{\text{BAI}}$ - $\overline{\text{BAO}}$  and  $\overline{\text{IEI}}$ - $\overline{\text{IEO}}$ daisy chains are used to determine priorities for bus control and the interrupt service.


#### CPU and DTC on Different Boards

When the DTC and CPU are located on different boards, the address/data and control signals pass through the system bus. The system bus must provide:

- Multiplexed Address/Data lines (AD0-AD15)
- Bus timing lines [Address Strobe (AS), Data Strobe (DS)]
- Read/Write (R/W) status signal
- Bus control lines [Bus Request (BUSREQ) and Bus Acknowledge (BUSACK)]
- Interrupt Request lines
- Status lines (ST<sub>0</sub>-ST<sub>3</sub>)
- Ready (RDY) line

The BUSREQ pin of the DTC requires special bidirectional buffer logic to prevent competition between buses. The other connections are the same as those made when the CPU and DTC are located on the same board.

Figure 11 shows the interface configuration for a Z-BUS system used with the Z8016 DTC.





2271-014




Figure 11. DTC-to-Z-BUS System Interface Configuration

4-132

#### Z8016 DTC-TO-8086 CPU INTERFACE

To control data transactions the 8086 CPU provides  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  signals and the Z8016 DIC provides  $\overline{\text{DS}}$ and  $R/\overline{W}$  signals. The  $R/\overline{W}$  signal is valid and stable at the T1 state, whereas  $\overline{RD}$  and  $\overline{WR}$  are valid at the T2 state. Therefore, the use of  $\overline{RD}$ or  $\overline{WR}$  to generate a  $R/\overline{W}$  signal violates the R/W-valid-to-DS falling edae setup time requirement. To avoid this, the  $DT/\overline{R}$  signal of the 8086 CPU can be used to generate the  $R/\overline{W}$ signal for programming the DTC. This interface configuration between the Z8016 DTC and the 8086 CPU is shown in Figure 12.

External logic provides and controls the status signals  $ST_0-ST_3$ . See the Interface Support Logic section of this application note for details.

## Z8016 DTC-TO-Z8030 Z-SCC INTERFACE

The Z8030 Serial Communications Controller (Z-SCC) functions as a serial-to-parallel, parallel-to-serial converter/controller. Address and data transactions through the Z-SCC are activated by controlling the  $\overline{\text{CS}}_0$  and  $\text{CS}_1$  inputs. The  $\text{CS}_1$  must remain active High throughout the data transaction. The  $\overline{\text{CS}}_0$  Low allows the address of the internal register to be accessed. Figure 13 shows the DTC-to-Z-SCC interface configuration.

When interfacing with the Z-SCC, the DTC should be programmed for:

- Single operation or Demand operation
- Byte-to-byte flowthrough transfer, transferand-search, or search. An FIO is necessary in Flyby mode due to recovery time parameters.
- One wait state insertion for accessing the Z-SCC and three wait states for the memory cycle. This is to meet the SCC recovery time.

For example, to transfer data from the Z-SCC (addressed as 00-FFBx) to memory (e.g., 00-2000 to 00-20FE), the ARA, ARB, Op-Count and Channel Mode registers are:


ARA:	0000 - 2000
ARB:	0072 – FFBO
Op-Count:	0100
Channel Mode:	0000 - 1001


Because of the write to  $\overline{\text{DS}}$  falling edge setup time requirement, Flyby transactions are not recommended unless the memory access time is fast enough to meet this requirement. The Z-SCC requests a DMA transfer by pulling the  $\overline{\text{DTR}}/\overline{\text{REQ}}$ output Low.

#### Z8016 DTC-TO-Z8038 Z-FIO INTERFACE


The Z8038 FIFO I/O Port (Z-FIO) provides an asynchronous, 128-byte FIFO buffer. This buffer is expandable in both width and depth. The data transfer logic of the Z-FIO is especially designed to work with DMA controllers in high-speed transfers. Figure 14 shows the DTC-to-Z-FIO interface configuration. The DACK output of the DTC is connected to the DMASTB input of the Z-FIO. When DACK is active Low, it masks the CS for Flyby DMA operations. The following rules apply when programming the DTC to transfer data between the A/D bus and the Z-FIO.


- (1) The time between the rising edge of  $\overline{\text{DS}}$  and the next falling edge of  $\overline{\text{DS}}$  in the DIC must meet the valid access recovery time of the Z-FIO. In Demand Block transfer operations, the delay of two  $\overline{\text{DS}}$  signals equals approximately two DMA clock cycles. Therefore, Demand Interleave transfer or Single transfer operations are suggested.
- (2) The pulsed  $\overline{\text{DACK}}$  bit (CM<sub>18</sub>) of the Channel Mode register must be set.
- (3) For Flowthrough operations, CS of the Z-FIO must be activated.
- (4) For word-to-word transfers, two FIOs must be used.





4-134








Figure 14. DTC-to-Z-FIO Interface Configuration

# Z8016 DTC-TO-Z8010 MMU INTERFACE

The Z8010 Memory Management Unit (MMU) contains a table of access attributes that are individually programmable for each segment. The attributes provided are read-only, System-mode-only, DMA-only, execute-only, and CPU-only. If the MMU detects a memory access that violates one of the attributes of a segment, the MMU interrupts the CPU or DMA to inhibit an illegal memory access.

Figure 15 shows the DTC-to-MMU interface configuration. The MMUSYNC output of the DTC ORed with the  $\overline{\text{BUSACK}}$  signal of the CPU is connected to the DMASYNC input of the MMU. The MMUSYNC pin of the DTC is multiplexed with SN<sub>7</sub>. If bit  $MM_1$  of the Master Mode register is set (Logical Addressing mode), this pin outputs an MMUSYNC active High pulse prior to each DMA cycle when the DTC is in control of the system bus; when the DTC is not in control of the system bus it outputs a Low level. If the  $MM_1$  is clear (Physical Addressing mode), this pin outputs the SN<sub>7</sub> when the DTC is a bus master and is driven with high-impedance off when the DTC is not in control of the control of the system bus.

The  $\overline{\text{SUP}}$  output of the MMU is connected to the  $\overline{\text{EOP}}$  pin of the DTC so that DMA operation will be terminated whenever a violation is detected.





Figure 15. DTC-to-MMU Interface Configuration

2271-018


#### INTERFACE SUPPORT LOGIC

Figure 16 shows the external logic for multiplexing  $\overline{\text{CS}}$  and  $\overline{\text{WAIT}}$  (or RDY) signals for the  $\overline{\text{CS}}/\overline{\text{WAIT}}$  input of the Z8016 DIC. The slow circuit

shown assumes a timeout feature such as on the AMZ8127 clock chip. Figure 17 shows the logic for decoding the status lines to generate the  $\overline{\text{MREQ}}$ ,  $\overline{\text{IORQ}}$ , and  $\overline{\text{M/IO}}$  signals.



(B) RDY, CS Multiplexing Logic






Figure 17. Status Lines Decoding Logic

# Initializing The CIO

# Zilog

#### INTRODUCTION

Zilog's Z8536 Counter/Timer and Parallel I/O Unit (CIO) and Z8036 (Z-CIO) can provide convenient many microprocessor-based design solutions to problems. Their handshake control, bit manipulation, pattern recognition, and interrupt control capabilities extend the range of applications far beyond that of traditional counter/timer and parallel I/O circuits. This application note gives a generalized procedure for initializing the CIO, as well as an initialization example for one particular application. All comments in this document referring to "the CIO" apply to both the Z8036 and Z8536. References to the Z-CIO refer only to the Z8036.

#### ACCESSING THE REGISTERS

From the programmer's point of view, the only difference between the Z8036 and the Z8536 is the way the registers are accessed. In the Z8036, they are mapped directly into the CPU's I/O address space, and the Right Justified Address (RJA) bit in the Master Interrupt Control register determines which address bits are used to select them. When RJA = 0, bits  $AD_6-AD_1$  are decoded, and when RJA = 1, bits  $AD_5-AD_0$  are decoded.

The Z8536 uses only  $A_0$  and  $A_1$  to select the registers and thus occupies only four bytes of I/Oaddress space. The Data registers for each port are accessed directly using  $A_0$  and  $A_1$ . The Control registers (as well as the Data registers) can be accessed using the following two-step sequence with  $A_0 = A_1 = 1$ : first, write the address of the target register to an internal 6-bit pointer register; then read from or write to the target register. An internal state machine determines

# Application Note

# October 1982

whether a given access refers to the pointer or the target register.

#### SOFTWARE RESET

A software reset is performed by writing a 1 to the Reset bit in the Master Interrupt Control register. This causes all control bits to be reset to 0, all port I/O lines to be at high impedance, the Interrupt pin to be inactive, and the Interrupt Enable Output (IEO) pin to follow the Interrupt Enable Input (IEO) pin. A reset disables all functions except a read or write to the Reset bit; therefore the Reset bit must be cleared before any other control bits can be programmed.

#### INITIALIZATION

Once the CIO has been reset and, in the Z-CIO, the RJA bit has been programmed, it can easily be initialized for a given application by using the procedures outlined in the flowcharts of Figures 1 through 7. These flowcharts are intended to serve more as a logical guide than as a sequential algorithm. The actual sequence of initialization is unimportant, except that a few basic rules must be observed:

- The ports and counter/timers should be enabled only after their functions have been completely specified.
- When Ports A and B are linked, Port B should be enabled before, or simultaneously with, the enabling of Port A. Also, the Port Link Control (PLC) bit in the Master Configuration Control register should be set before either port is enabled.

- The counter/timers should be triggered only after they have been enabled.
- When Counter/Timers 1 and 2 are linked, the functions of both must be specified and the Counter/Timer Link Control (LC) bits (in the Master Configuration Control register) must be programmed before either counter/timer is enabled.
- The Master Interrupt Enable (MIE) bit in the Master Interrupt Control register should be set only after the functions of the CIO's interrupt sources have been completely specified.




Figure 1. Port A or B Initialization

Internal Address (Binary)	Read/Write	Register Name
A5A0	Main Cont:	rol Registers
000000	R/W	Master Interrupt Control
000001	R/W	Master Configuration Control
000010	R/W	Port A Interrupt Vector
000011	R/W	Port B Interrupt Vector
000100	R/W	Counter/Timer Interrupt Vector
000101	R/W	Port C Data Path Polarity
000110	R/W	Port C Data Direction
000111	R/W	Port C Special I/O Control
	Most Ofte	n Accessed Registers
001000	*	Port A Command and Status
001001	*	Port B Command and Status
001010	*	Counter/Timer 1 Command and Status
001011	*	Counter/Timer 2 Command and Status
001100	*	Counter/Timer 3 Command and Status
001101	R/W	Port A Data**
001110	R/W	Port B Data**
001111	R/W	Port C Data**
	Counter/Ti	mer Related Registers
010000	R	Counter/Timer 1 Current Count (MS Byte
010001	R	Counter/Timer 1 Current Count (LS Byte
010010	R	Counter/Timer 2 Current Count (MS Byte

Table 1. Z8036/Z8536 CIO Register Summary

\* All bits can be read and some bits can be written.

\*\* Also directly addressable in Z8536 using pins  $A_{\mbox{\scriptsize II}}$  and  $A_{\mbox{\scriptsize I}}.$ 

Internal Address (Binary)	Read/Write	Register Name
	Counter/Timer Re	lated Registers (continued)
010011	R	Counter/Timer 2 Current Count (LS Byte)
010100	R	Counter/Timer 3 Current Count (MS Byte)
010101	R	Counter/Timer 3 Current Count (LS Byte)
010110	R/W	Counter/Timer 1 Time Constant (MS Byte)
010111	R/W	Counter/Timer 1 Time Constant (LS Byte)
011000	R/W	Counter/Timer 2 Time Constant (MS Byte)
011001	R/W	Counter/Timer 2 Time Constant (LS Byte)
011010	R/W	Counter/Timer 3 Time Constant (MS Byte)
011011	R/W	Counter/Timer 3 Time Constant (LS Byte)
011100	R/W	Counter/Timer 1 Mode Specification
011101	R/W	Counter/Timer 2 Mode Specification
011110	R/W	Counter/Timer 3 Mode Specification
011111	R	Current Vector
	Port A Spe	cification Registers
100000	R/W	Port A Mode Specification
100001	R/W	Port A Handshake Specification
100010	R/W	Port A Data Path Polarity
100011	R/W	Port A Data Direction
100100	R/W	Port A Special I/O Control
100101	R/W	Port A Pattern Polarity
100110	R/W	Port A Pattern Transition
100111	R/W	Port A Pattern Mask
	Port B Spe	cification Registers
101000	R/W	Port B Mode Specification
101001	R/W	Port B Handshake Specification
101010	R/W	Port B Data Path Polarity
101011	R/W	Port B Data Direction
101100	R/W	Port B Special I/O Control
101101	R/W	Port B Pattern Polarity
101110	R/W	Port B Pattern Transition
101111	R/W	Port B Pattern Mask

Table 1. Z8036/Z8536 CIO Register Summary--Continued






Figure 2. Bit Port Initialization



\*Deskew Timers Are Used Only For Output Ports

Figure 3. Handshake Port Initialization






Figure 4. Port C Initialization

Figure 3. Handshake Port Initialization (continued)





Figure 5. Counter/Timer Initialization








Figure 7. Pattern Recognition Initialization

#### APPLICATION EXAMPLE

Figure 8 shows the Z8036 configured to function as:

- An input handshake port
- A priority interrupt controller
- A squarewave generator
- A watchdog timer
- A general-purpose timer

In addition, there are two bits left over to function as bit-addressable output lines. The following sections discuss the specific initialization procedures used to program each of the functions.




Figure 8. Z-CIO Application Example

#### Port A as an Input Handshake Port

In Figure 8, Port A is an input port with 2-Wire Interlocked Handshake. (The CIO also supports Strobed Handshake, Pulsed Handshake, and IEEE 3-Wire Handshake.) Port C provides the handshake control signals, with  $PC_2$  as  $\overline{ACKIN}$  (Acknowledge Input) and  $PC_3$  as the RFD (Ready For Data) output.

Port A is specified as an input handshake port by writing a 0 to bit  $D_7$  and a 1 to bit  $D_6$  of the Port A Mode Specification register. Writing a 1 to bit  $D_5$  and a 0 to bit  $D_4$  of the same register specifies the double-buffered mode and allows the port to interrupt the CPU when both the Buffer register and Input Data register are full. Since the ports reset to Interlocked Handshake, the Port A Handshake Specification register need not be programmed in this example.

If Port A is to place an interrupt vector on the system bus during Interrupt Acknowledge transactions, then the Port A Interrupt Vector register should be programmed with the appropriate value. The Port A interrupt logic is enabled by writing 1s to bits  $D_7$  and  $D_6$ , and a 0 to bit  $D_5$  of the Port A Command and Status register. This encoded command sets the Port A Interrupt Enable (IE) bit.

The programmer should specify the correct data direction for the handshake bits, as well as the initial state of RFD. Writing F4 (hexidecimal) to the Port C Data Direction register programs PC<sub>3</sub> (RFD) as an output bit, PC<sub>2</sub> ( $\overline{ACKIN}$ ) as an input bit, and allows PC<sub>1</sub> and PC<sub>0</sub> to function as bit-addressable output lines. PC<sub>0</sub>, PC<sub>1</sub>, and PC<sub>3</sub> can be programmed with their initial values by writing to the Port C Data register. In this example, PC<sub>3</sub> (RFD) is initially High, signaling that Port A is ready for data.

#### Port B as a Priority Interrupt Controller

The priority interrupt controller is implemented using the OR-Priority Encoded Vector (OR-PEV) mode When any of the six of pattern recognition. inputs (PB1-PB5 and PB77) are High, Port B's Pattern Match Flag and Interrupt Pending (IP) bits are set. If no higher priority interrupt sources (e.q., Port A) are under service, and if Port B's interrupts are enabled, the CIO interrupts the CPU. If no higher priority interrupts are pending at the time of the next Interrupt Acknowledge cycle, then Port B places its interrupt vector on the bus. Encoded within this vector is the value of the highest priority interrupt request at Port B (with PB7 as the highest priority input). The CPU can then automatically branch to the appropriate service routine.

To function as a priority interrupt controller, Port B must be specified as a bit port with OR-PEV pattern match; hence a  $06_H$  must be loaded into the Port B Mode Specification register. PB<sub>1</sub>-PB<sub>5</sub> and PB<sub>7</sub> must be programmed as input bits by writing 1s to bits D<sub>1</sub>-D<sub>5</sub> and D<sub>7</sub> of the Port B Data Direction register. The polarity of the interrupt request signals can be specified independently in the Port B Pattern Polarity register and the sources can be individually masked using the Port B Pattern Mask register. In this example, all of the interrupts are active High and bits PB<sub>0</sub> and  $\mathsf{PB}_6$  are masked off;  $\mathsf{FF}_\mathsf{H}$  is therefore loaded into the Port B Pattern Polarity register, and  $\mathsf{BE}_\mathsf{H}$  is loaded into the Port B Pattern Mask register. Transition pattern specifications should not be used in the OR-PEV pattern match mode, so the Port B Pattern Transition register should not be programmed.

The base interrupt vector should be loaded into the Port B Interrupt Vector register, and the Port B interrupt logic is enabled by writing 1s to bits  $D_7$  and  $D_6$ , and a 0 to bit  $D_5$  of the Port B Command and Status register. Also, the Port B Vector Includes Status (VIS) bit should be set so that unique vectors can be generated for each of the interrupt sources (this can be done at the same time the MIE bit is set).

#### Counter/Timer 1 as a Watchdog Timer

In this example, Counter/Timer 1 acts as a watchdog timer, interrupting the CPU whenever a 10 ms interval elapses without the occurrence of a rising edge on its trigger input (PB<sub>6</sub>). Each time the timer is triggered (i.e., with each rising edge on PB<sub>6</sub>), it reloads its time constant and begins counting down toward the terminal count. Since the Counter/Timer 1 Time Constant is programmed to provide a timeout interval of 10 ms, a terminal count condition always indicates that at least 10 ms has elapsed since the last rising edge on PB<sub>6</sub>.

The programmer must set bits  $D_2$  and  $D_4$  of the Counter/Timer 1 Mode Specification register. Bit  $D_2$  is the Retrigger Enable (REB) bit, and  $D_4$  is the External Trigger Enable (ETE) bit. All other bits in this register can remain reset to 0. Since PB<sub>6</sub> is the designated external trigger input whenever Counter/Timer 1's ETE bit is set, Port B must be programmed as a bit port and PB<sub>6</sub> must be programmed as an input bit.

Since Counter/Timer 1 is in the Timer mode (i.e., it does not have an external count input), it counts the pulses of the internal clock signal (PCLK/2). Assuming a 4 MHz PCLK, the Time Constant should be  $20,000_{10}$  for a 10 ms timeout interval. This can be achieved by loading 4E<sub>H</sub> to the most-significant byte of Counter/Timer 1's Time Constant, and  $20_{\rm H}$  to the least-significant byte of Counter/Timer 1's Time Constant. The base interrupt vector should be loaded into the Counter/Timer Interrupt Vector register, and the Counter/Timer 1 interrupt logic is enabled by writing 1s to bits  $D_7$  and  $D_6$ , and a 0 to bit  $D_5$  of the Counter/Timer 1 Command and Status register. Also, the Counter/Timer VIS bit should be set so that Counter/Timers 1 and 2 can generate unique vectors. (This can be done at the same time the MIE bit is set.)

## Counter/Timer 2 as a Squarewave Generator

While Counter/Timer 1 uses  $PB_6$  as its trigger input, Counter/Timer 2 can use  $PB_0$  as its output. The squarewave duty cycle is selected by writing a 1 to bit  $D_1$  and a 0 to bit  $D_0$  of the Counter/Timer 2 Mode Specification register. Setting bits  $D_7$ and  $D_6$  of the same register specifies the Continuous mode with an external output. Since  $PB_0$ is the designated Counter/Timer 2 output whenever Counter/Timer 2's External Output Enable (EOE) bit is set, Port B must be programmed as a bit port and  $PB_0$  must be programmed as an output bit.

In the Squarewave mode, the timeout interval should be equal to half the period of the desired squarewave (see the <u>CIO Technical Manual</u>, section 4.2.5, document number 00-2091-01). A frequency of 100 KHz corresponds to a period of 10  $\mu$ s and, therefore, a timeout interval of 5  $\mu$ s. With a 4MHz PCLK, the period of the input clock signal (PCLK/2) is 0.5  $\mu$ s, and therefore the necessary Time Constant is 10<sub>10</sub> or 000A<sub>H</sub>. This value should be loaded into the Counter/Timer 2 Time Constant registers. Since the squarewave generator does not interrupt the CPU, there is no need to enable Counter/Timer 2's interrupt logic.

#### Counter Timer 3 as a General-Purpose Timer

For Counter/Timer 3 to interrupt the CPU periodically, the user must specify the Continuous mode by setting bit  $D_7$  of the Counter/Timer 3 Mode Specification register. All other bits in this register can remain reset to 0. Loading 4E20<sub>H</sub> to the Counter/Timer 3 Time Constant registers specifies a 10 ms timeout interval. Writing 1s to bits  $D_7$  and  $D_6$ , and a 0 to bit  $D_5$  of the Counter/ Timer 3 Command and Status register enables the Counter/Timer 3 interrupt logic. When all of their functions have been completely specified, the ports and counter/timers can be enabled simultaneously by writing  $F4_H$  to the Master Configuration Control register. At this point, the counter/timers can be started by setting the Gate Command (GCB) and Trigger Command

(ICB) bits in each of their Command and Status registers. Finally, setting the MIE bit, along with the appropriate VIS bits, completes the initialization. Table 2 summarizes the initialization sequence for this application example.

Step	Register Programmed	Address AD <sub>7</sub> -AD <sub>0</sub>	Hex Value Loaded	Comments
1.	Master Interrupt Control	X0000000*	01	Reset Z-CIO.
2.	Master Interrupt Control	X000000X	00	Clear Reset.
3.	Port A Mode Spec- ification	X100000X	60	Double-buffered input port, interrupt on two bytes.
4.	Port A Interrupt Vector	X000010X	vv	Interrupt vector depends on user's system.
5.	Port A Command and Status	X001000X	CO	Port A Interrupt Enable.
6.	Port C Data Direction	X000110X	F4	PC <sub>2</sub> is input PC <sub>0</sub> , PC <sub>1</sub> and PC <sub>3</sub> are output.
7.	Port C Data	X001111X	48	RFD is initially High. PC <sub>O</sub> and PC <sub>1</sub> are initially Low.
8.	Port B Mode Specification	X101000X	06	Bit port, OR-PEV pattern match.
9.	Port B Data Direction	X101011X	FE	PB <sub>O</sub> is output. PB <sub>1</sub> -PB <sub>7</sub> are input.
10.	Port B Pattern Polarity	X101101X	FF	Interrupt inputs are active High.
11.	Port B Pattern Mask	X101111X	BE	$PB_{O}$ and $PB_{6}$ are masked off.
12.	Port B Interrupt Vector	X000011X	vv	Interrupt vector depends on user's system.
13.	Port B Command and Status	X001001X	CO	Port B Interrupt Enable.
14.	Counter/Timer 1 Mode Specification	X011100X	14	Single cycle, External Trigger Enable, Retrigger Enable.
15.	Counter/Timer 1's Time Constant-MSBs	X010110X	4E	Time Constant = (20,000) <sub>10</sub> for a 10 ms timeout.
16.	Counter/Timer 1's Time Constant-LSBs	X010111X	20	

Table 2.	Initialization	Sequence f	for	Application	Example
Table L.	INTETATIVACION	Sequence i		Apprecación	CYOWDIC

\* If the initial state of the RJA bit is unknown, then the first access to the Master Interrupt Control register must be performed with  $AD_0 = 0$ .

Step	Register Programmed	Address AD <sub>7</sub> -AD <sub>0</sub>	Hex Value Loaded	Comments
17.	Counter/Timer Interrupt Vector	X000100X	۷۷	Interrupt vector depends on user's system.
18.	Counter/Timer 1 Command and Status	X001010X	CO	Counter/Timer 1 Interrupt Enable.
19.	Counter/Timer 2's Mode Specification	X011101X	C2	Continuous, External Output Enable, Squarewave duty cycle.
20.	Counter/Timer 2's Time Constant MSBs	X011000X	00	
21.	Counter/Timer 2's Time Constant LSBs	X011001X	OA	Time Constant = (10) <sub>10</sub> for 5 μs timeout.
22.	Counter/Timer 3 Mode Specification	X011110X	80	Continuous, no external enable.
23.	Counter/Timer 3 Time Constant MSBs	X011010X	4E	Time Constant = (20,000) <sub>10</sub> for a 10 ms timeout.
24.	Counter/Timer 3's Time Constant LSBs	X011011X	20	
25.	Counter/Timer 3 Command and Status	X001100X	CO	Counter/Timer 3 Interrupt Enable.
26.	Master Configuration Control	X000001X	F4	Enable all ports and counter/ timers.
27.	Counter/Timer 1 Command and Status	X001010X	06	Trigger and Gate commands.
28.	Counter/Timer 2 Command and Status	X001011X	06	Trigger and Gate commands.
29.	Counter/Timer 3 Command and Status	X001100X	06	Trigger and Gate commands.
30.	Master Interrupt Control	X000000X	80	Master Interrupt Enable, Port B Vector Includes Status, Counter/Timer Vector Includes Status.

# Table 2. Initialization Sequence for Application Example--Continued

# Using SCC With Z8000 In SDLC Protocol

# Zilog

# Application Note

This application note describes the use of the Z8030 Serial Communications Controller (Z-SCC) with the Z8000<sup>TM</sup> CPU to implement a communications controller in a Synchronous Data Link Control (SDLC) mode of operation. In this application, the Z8002 CPU acts as a controller for the Z-SCC. This application note also applies to the non-multiplexed Z8530.

One channel of the Z-SCC communicates with the remote station in Half Duplex mode at 9600 bits/second. To test this application, two Z8000 Development Modules are used. Both are loaded with the same software routines for initialization and for transmitting and receiving messages. The main program of one module requests the transmit routine to send a message of the length indicated by the 'COUNT' parameter. The other system receives the incoming data stream, storing the message in its resident memory.

#### DATA TRANSFER MODES

The Z-SCC system interface supports the following data transfer modes:

- Polled Mode. The CPU periodically polls the Z-SCC status registers to determine if a received character is available, if a character is needed for transmission, and if any errors have been detected.
- Interrupt Mode. The Z-SCC interrupts the CPU when certain previously defined conditions are met.
- Block/DMA Mode. Using the Wait/Request (W/REQ)

signal, the Z-SCC introduces extra wait cycles in order to synchronize the data transfer between a controller or DMA and the Z-SCC.

The example given here uses the block mode of data transfer in its transmit and receive routines.

#### SDLC PROTOCOL

October 1982

Data communications today require a communications protocol that can transfer data quickly and reliably. One such protocol, Synchronous Data Link Control (SDLC), is the link control used by the IBM Systems Network Architecture (SNA) communications package. SDLC is a subset of the International Standards Organization (ISO) link control called High-Level Data Link Control (HDLC), which is used for international data communications.

SDLC is a bit-oriented protocol (BOP). It differs from byte-control protocols (BCPs), such as Bisync, in that it uses only a few bit patterns for control functions instead of several special character sequences. The attributes of the SDLC protocol are position dependent rather than character dependent, so the data link control is determined by the position of the byte as well as by the bit pattern.

A character in SDLC is sent as an octet, a group of eight bits. Several octets combine to form a message frame, in which each octet belongs to a particular field. Each message contains: opening flag, address, control, information, Frame Check Sequence (FCS), and closing flag (figure 1).




Figure 1. Fields of the SDLC Transmission Frame

Both flag fields contain a unique binary pattern, 01111110, which indicates the beginning or the end of the message frame. This pattern simplifies the hardware interface in receiving devices so that multiple devices connected to a common link do not conflict with one another. The receiving devices respond only after a valid flag character has been detected. Once communication is established with a particular device, the other devices ignore the message until the next flag character is detected.

The address field contains one or more octets, which are used to select a particular station on the data link. An address of eight 1s is a global address code that selects all the devices on the data link. When a primary station sends a frame, the address field is used to select one of several secondary stations. When a secondary station sends a message to the primary station, the address field contains the secondary station address, i.e., the source of the message.

The control field follows the address field and contains information about the type of frame being sent. The control field consists of one octet that is always present.

The information field contains actual anv transferred data. This field may be empty or it may contain an unlimited number of octets. However, because of the limitations of the error-checking algorithm used in the frame-check sequence, however, the maximum recommended block size is approximately 4096 octets.

The frame check sequence field follows the information or control field. The FCS is a 16-bit Cyclic Redundancy Check (CRC) of the bits in the address, control, and information fields. The FCS is based on the CRC-CCIII code, which uses the polynomial  $(x^{16} + x^{12} + x^5 + 1)$ . The Z8030 Z-SCC contains the circuitry necessary to generate and check the FCS field.

Zero insertion and deletion is a feature of SDLC that allows any data pattern to be sent. Zero insertion occurs when five consecutive 1s in the data pattern are transmitted. After the fifth 1, a 0 is inserted before the next bit is sent. The extra 0 does not affect the data in any way and is deleted by the receiver, thus restoring the original data pattern.

Zero insertion and deletion insures that the data stream will not contain a flag character or abort sequence. Six 1s preceded and followed by Os indicate a flag sequence character. Seven to fourteen 1s signify an abort; 15 or more 1s indicate an idle (inactive) line. Under these three conditions, zero insertion and deletion are inhibited. Figure 2 illustrates the various line conditions.




Figure 2. Bit Patterns for Various Line Conditions

The SDLC protocol differs from other synchronous protocols with respect to frame timing. In Bisync for example, a host computer mode. miaht temporarily interrupt transmission by sending sync characters instead of data. This suspended condition continues as long as the receiver does not time out. With SDLC, however, it is invalid to send flags in the middle of a frame to idle the Such action causes an error condition and line. disrupts orderly operation. Thus, the transmitting device must send a complete frame without interruption. If a message cannot be transmitted completely, the primary station sends an abort sequence and restarts the message transmission at a later time.

## SYSTEM INTERFACE

The Z8002 Development Module consists of a Z8002 CPU, 16k words of dynamic RAM, 2k words of EPROM monitor, a Z80A SIO providing dual serial ports, a Z801 CTC peripheral device providing four counter/timer channels, two Z80A PIO devices providing 32 programmable I/O lines, and wire wrap area for prototyping. The block diagram is depicted in Figure 3. Each of the peripherals in the development module is connected in a prioritized daisy chain configuration. The Z-SCC is included in this configuration by tying its IEI line to the IEO line of another device, thus making it one step lower in interrupt priority compared to the other device.




Figure 3. Block Diagram of Z8000 DM

Two Z8000 Development Modules containing Z-SCCs are connected as shown in Figure 4 and Figure 5. The Transmit Data pin of one is connected to the Receive Data pin of the other and vice versa. The Z8002 is used as a host CPU for loading the modules' memories with software routines.




Figure 4. Block Diagram of Two Z8000 CPUs

The Z8002 CPU can address either of the two bytes contained in 16-bit words. The CPU uses an even address (16 bits) to access the most significant byte of a word and an odd address for the least significant byte of a word.

When the Z8002 CPU uses the lower half of the Address/Data bus (ADn-AD7 the least significant byte) for byte read and write transactions during I/O operations, these transactions are performed between the CPU and I/O ports located at odd I/O addresses. Since the Z-SCC is attached to the CPU on the lower half of the A/D bus, its registers must appear to the CPU at odd I/O addresses. To achieve this, the Z-SCC can be programmed to its internal select registers using lines AD1-AD5. This is done either automatically with the Force Hardware Reset command in WR9 or by sending a Select Shift Left Mode command to WROB in channel B of the Z-SCC. For this application, the Z-SCC registers are located at I/O port address 'FExx'. The Chip Select signal ( $\overline{CSO}$ ) is derived by decoding I/O address 'FE' hex from lines  $AD_8-AD_{15}$  of the controller.

To select the read/write registers automatically, the Z-SCC decodes lines  $AD_1-AD_5$  in Shift Left mode. The register map for the Z-SCC is depicted in Table 1.

	_	-
Address		
(hex)	Write Register	Read Register
FE01	WROB	RROB
FE03	WR1B	RR1B
FE05	WR2	RR2B
FE07	WR3B	RR3B
FE09	WR4B	
FEOB	WR5B	
FEOD	WR6B	
FEOF	WR7B	
FE11	B DATA	B DATA
FE13	WR9	
FE15	WR10B	RR10B
FE17	WR1 1B	
FE19	WR12B	RR12B
FE1B	WR1 3B	RR13B
FE1D	WR14B	
FE1F	WR15B	RR15B
FE21	WROA	RROA
FE23	WR1A	RR1A
FE25	WR2	RR2A
FE27	WR3A	RR3A
FE29	WR4A	
FE2B	WR5A	
FE2D	WR6A	
FE2F	WR7A	
FE31	A DATA	A DATA
FE33	WR9	
FE35	WR10A	RR10A
FE37	WR11A	
FE39	WR12A	RR12A
FE3B	WR13A	RR13A
FE3D	WR14A	
FE <i>3</i> F	WR15A	RR15A

Table 1. Register Map

#### INITIALIZATION

The Z-SCC can be initialized for use in different modes by setting various bits in its write registers. First, a hardware reset must be




Figure 5. Z8002 With SCC

4-157

performed by setting bits 7 and 6 of WR9 to one; the rest of the bits are disabled by writing a logic zero.

SDLC protocol is established by selecting a SDLC mode, sync mode enable, and a x1 clock in WR4. A data rate of 9600 baud, NRZ encoding, and a character length of eight bits are among the other options that are selected in this example (Table 2).

Note that WR9 is accessed twice, first to perform a hardware reset and again at the end of the initialization sequence to enable interrupts. The programming sequence depicted in Table 2 establishes the necessary parameters for the receiver and transmitter so that they are ready to perform communication tasks when enabled.

## Table 2. Programming Sequence for Initialization

Register	Value (hex)	Effect
WR9	CO	Hardware reset
WR4	20	x1 clock, SDLC mode, sync mode enable
WR10	80	NRZ, CRC preset to one
WR6	AB	Any station address e.g. "AB"
WR7	7E	SDLC flag (01111110) = "7E"
WR2	20	Interrupt vector "20"
WR11	16	Tx clock from BRG output, TRxC pin = BRG out
WR12	CE	Lower byte of time constant = "CE" for 9600 baud
WR13	0	Upper byte = O
WR14	03	BRG source bit = 1 for PCLK as input, BRG enable
WR15	00	External Interrupt Disable
WR5	60	Transmit 8 bits/character SDLC CRC
WR3	C1	Rx 8 bits/character, Rx enable (Automatic Hunt mode)
WR1	08	RxInt on 1st char & sp. cond., ext int. disable
WR9	09	MIE, VIS, status Low

The Z8002 CPU must be operated in System mode to execute privileged I/O instructions. So the Flag and Control Word (FCW) should be loaded with system normal (S/ $\overline{N}$ ), and the Vectored Interrupt

Enable (VIE) bits set. The Program Status Area Pointer (PSAP) is loaded with the address %4400 using the Load Control instruction (LDCTL). If the 28000 Development Module is intended to be used, the PSAP need not be loaded by the programmer because the development module's monitor loads it automatically after the NMI button is pressed.

Since VIS and Status Low are selected in WR9, the vectors listed in Table 3 will be returned during the Interrupt Acknowledge cycle. Of the four interrupts listed, only two, Ch A Receive Character Available and Ch A Special Receive Condition, are used in the example given here.

Vector (hex)	PS Address* (hex)	Interrupt
28	446E	Ch A Transmit Buffer Empty
2A	4472	Ch A External Status Change
2C	4476	Ch A Receive Char. Available
2E	447A	Ch A Special Receive Condition

\*Assuming that PSAP has been set to 4400 hex, "PS Address" refers to the location in the Program Status Area where the service routine address is stored for that particular interrupt.

#### TRANSMIT OPERATION

To transmit a block of data, the main program calls up the transmit data routine. With this routine, each message block to be transmitted is stored in memory, beginning with location 'TBUF'. The number of characters contained in each block is determined by the value assigned to the 'COUNT' parameter in the main module.

To prepare for transmission, the routine enables the transmitter and selects the Wait On Transmit function; it then enables the wait function. The Wait On Transmit function indicates to the CPU whether or not the Z-SCC is ready to accept data from the CPU. If the CPU attempts to send data to the Z-SCC when the transmit buffer is full, the Z-SCC asserts its Wait line and keeps it Low until the buffer is empty. In response, the CPU extends its I/O cycles until the Wait line goes inactive, indicating that the Z-SCC is ready to receive data. The CRC generator is reset and the Transmit CRC bit is enabled before the first character is sent, thus including all the characters sent to the Z-SCC in the CRC calculation.

The Z-SCC's transmit underrun/EOM latch must be reset sometime after the first character is transmitted by writing a Reset Tx Underrun/EOM command to WRO. When this latch is reset, the Z-SCC automatically appends the CRC characters to the end of the message in the case of an underrun condition.

Finally, a three-character delay is introduced at the end of the transmission, which allows the Z-SCC sufficient time to transmit the last data byte and two CRC characters before disabling the transmitter.

#### RECEIVE OPERATION

Once the Z-SCC is initialized, it can be prepared to receive the message. First, the receiver is enabled, placing the Z-SCC in Hunt mode and thus setting the Sync/Hunt bit in status register RRO to 1. In Hunt mode, the receiver searches the incoming data stream for flag characters. Ordinarily, the receiver transfers all the data received between flags to the receive data FIFO. If the receiver is in Hunt mode, however, no data transfer takes place until an opening flag is received. If an abort sequence is received, the receiver automatically re-enters Hunt mode. The Hunt status of the receiver is reported by the Sync/Hunt bit in RRO.

The second byte of an SDLC frame is assumed by the Z-SCC to be the address of the secondary stations for which the frame is intended. The Z-SCC provides several options for handling this address. If the Address Search Mode bit D2 in WR3 is set to zero, the address recognition logic is disabled and all the received data bytes are transferred to the receive data FIFO. In this mode, software must perform any address recognition. If the Address Search Mode bit is set to one, only those frames with addresses that match the address programmed in WR6 or the global address (all 1s) will be transferred to the receive data FIFO. If the Sync Character Load Inhibit bit (D1) in WR3 is set to zero, the address comparison is made across all eight bits of WR6. The comparison can be modified so that only the four most significant bits of WR6 need match the received address. This alteration is made by setting the Sync Character Load Inhibit bit to one. In this mode, the address field is still eight bits wide and is transferred to the FIFO in the same manner as the data. In this application, the address search is performed.

When the address match is accomplished, the receiver leaves the Hunt mode and establishes the Receive Interrupt on First Character mode. Upon detection of the receive interrupt, the CPU generates an Interrupt Acknowledge Cycle. The Z-SCC returns the programmed vector %2C. This vector points to the location %4472 in the Program Status Area which contains the receive interrupt service routine address.

The receive data routine is called from within the receive interrupt service routine. While expecting a block of data, the Wait On Receive function is enabled. Receive read buffer RR8 is read and the characters are stored in memory location RBUF. The Z-SCC in SDLC mode automatically enables the CRC checker for all data between opening and closing flags and ignores the Receive CRC Enable bit (D3) in WR3. The result of the CRC calculation for the entire frame in RR1 becomes valid only when the End Of Frame bit is set in RR1. The processor does not use the CRC bytes, because the last two bits of the CRC are never transferred to the receive data FIFO and are not recoverable.

When the Z-SCC recognizes the closing flag, the contents of the Receive Shift register are transferred to the receive data FIFO, the Residue Code (not applicable in this application) is latched, the CRC error bit is latched in the status FIFO, and the End Of Frame bit is set in the receive status FIFO. When the End Of Frame bit reaches the top of the FIFO, a special receive condition interrupt occurs. The special receive condition register RR1 is read to determine the result of the CRC calculation. If the CRC error bit is zero, the frame received is assumed to be correct; if the bit is 1, an error in the transmission is indicated.

Before leaving the interrupt service routine, Reset Highest IUS (Interrupt Under Service), Enable Interrupt on Next Receive Character, and Enter Hunt Mode commands are issued to the Z-SCC. If receive overrun error is made, a special condition interrupt occurs. The Z-SCC presents vector %2E to the CPU, and the service routine located at address %447A is executed. Register RR1 is read to determine which error occurred. Appropriate action to correct the error should be taken by the user at this point. Error Reset and Reset Highest IUS commands are given to the Z-SCC before returning to the main program so that the other lower-priority interrupts can occur.

In addition to searching the data stream for flags, the receiver also scans for seven consecutive 1s, which indicates an abort condition. This condition is reported in the Break/Abort bit (D7) in RRO. This is one of many possible external status conditions. As a result transitions of this bit can be programmed to cause an external status interrupt. The abort condition is terminated when a zero is received, either by itself or as the leading zero of a flag. The receiver leaves Hunt mode only when a flag is found.

## SOFTWARE

Software routines are presented in the following pages. These routines can be modified to include various other options (e.g., SDLC Loop, Digital Phase Locked Loop etc.). By modifying the WR10 register, different encoding methods (e.g., NRZI, FMO, FM1) other than NRZ can be used.

# Appendix

Software Routines

plzasm 1.3 LOC OBJ CODE	STMT SOURCE STATEME	NT	
0000	RBUF := %5 PSAREA := %4	E21 E21 400 400 2	IBASE ADDRESS FOR WRO CHANNEL AI IBASE ADDRESS FOR RRO CHANNEL AI IBUFFER AREA FOR RECEIVE CHARACTERI ISTART ADDRESS FOR PROGRAM STAT AREAI INO. OF CHAR. FOR TRANSMIT ROUTINEI
0000 7601 0002 4400	LDA	R1, PSAREA	
0004 7D1D 0006 2100	LDCTL LD	PSAPOFF,R1 R0,#%5000	ILOAD PSAPI
0008 5000 000A 3310 000C 001C	LD	R1(#%1C),R0	IFCW VALUE(\$5000) AT \$441C FOR VECTOREDI
000E 7600	LDA	R0, REC	IINTERRUPTS I
0010 00D6' 0012 33±0 0014 0076	LD	Rl(#%76),RO	IEXT. STATUS SERVICE ADDR. AT %4476 INI
0016 7600	LDA	R0, SPCOND	IPSAI
0018 00FA' 001A 3310	LD	R1(#%7A),R0	ISP.COND.SERVICE ADDR AT %447A IN PSA!
001C 007A 001E 5F00 0020 0034'	CALL	INIT	
0022 5F00 0024 008C	CALL	TRANSMIT	
0026 E8FF	JR	\$	
0028 AB 0029 48 002A 45 002B 4C 002C 4C 002D 4F 002E 20 002F 54 0030 48 0031 45 0032 52 0033 45	TBUP: BVAL BVAL BVAL BVAL BVAL BVAL BVAL BVAL	%AB           'H'           'L'           'L'           'O'           'T'           'E'           'E'           'E'           'E'           'E'	ISTATION ADDRESS!
	END	LINT IN	

## 

0034		GLOBAL ENTRY	INIT PR	OCEDURE	
0034	2100		LD	R0,#15	INC.OF PORTS TO WRITE TO!
	000F			,	
	7602		LDA	R2, SCCTAB	IADDRESS OF DATA FOR PORTS!
	0046				
	2101	ALCOP:	LD	R1,#WROA	
	PE21				
	0029		ADDB	RL1,@R2	
	A920		INC	R2	
	3A22		OUTIB	@R1,@R2,R0	POINT TO WROA, WRIA ETC THRO LOOP!
0046	0018				
0048	8D04		TEST	RO	IEND OF LOOP?!
004A	EEF8		JR	NZ, ALOOP	INO, KEEP LOOPING!
004C	9E08		RET	•	•
004E	12	SCCTAB:	BVAL	2*9	
004F	C0		BVAL	%C0	IWR9=HARDWARE RESET!
0050	08		BVAL	2*4	
0051	20		BVAL	\$20	<pre>iWR4=X1 CLK,SDLC,SYNC MODE!</pre>
0052	14		BVAL	2*10	
0053			BVAL	<b>%80</b>	IWR10=CRC PRESET ONE,NRZ,FLAG ON IDLE,I IFLAG ON UNDERRUNI
0054			BVAL	2*6	
0055			BVAL	<b>%AB</b>	<pre>!WR6= ANY ADDRESS FOR SDLC STATION!</pre>
0056			BVAL	2*7	
0057			BVAL	%7E	IWR7=SDLC FLAG CHARI
0058			BVAL	2*2	
0059			BVAL	\$20	WR2=INT VECTOR \$201
005A			BVAL	2*11	
005B			BVAL	\$16	IWR11=Tx CLOCK & TRxC OUT=BRG OUT!
005C			BVAL	2*12	
005D			BVAL	\$CE	IWR12= LOWER TC=CEI
005E			BVAL	2*13	
005F			BVAL	0	IWR13= UPPER TC=01
0060			BVAL	2*14	
0061			BVAL	\$03	IWR14=BRG ON, BRG SRC=PCLKI
0062			BVAL	2*15	
0063			BVAL	800	IWR15=EXT INT. DISABLE!
0064			BVAL	2*5	
0065			BVAL	\$60	WR5=Tx 8 BITS/CHAR, SDLC CRC1
0066			BVAL	2*3	
0067			BVAL	%C5	IWR3=ADDR SRCH, REC ENABLE!
0068			BVAL	2*1	WDI-DY INM ON ISM & CD COND I
			BVAL	<b>%08</b>	IWR1=RX INT ON 1ST & SP COND,! IEXT INT DISABLE!
006A			BVAL	2*9	
006B	09	BND	BVAL	\$09	IWR9= MIE, VIS, STATUS LOWI
006C		END	INIT		

	1	REC	EIVE A BLOCK OF	MESSAGE I
006C	GLOI ENTI		PROCEDURE	
006C	C828	LDB	RL0,#%28	IWAIT ON RECV. !
006E	3A86	OUTB	WROA+2, RLO	
0070	PE23		-	
0072	6008	LDB	RL0,%A8	
0074	00A8			
0076		OUTB	WROA+2,RLO	IENABLE WAIT FNC. SP. COND. INT!
0078				
007A		LD	R1,#RR0A+16	
007C				
007E		LD	R2,#COUNT+2	ICOUNT+2 CHARACTERS TO READ!
0080				
0082		LD	R3,#RBUF	IRECEIVE BUFFER IN MEMORY!
0084				
0086		INDRB	@R3,@R1,R2	IREAD THE ENTIRE MESSAGE!
0088				
<b>A800</b>		RET		
008C	END	RECEIVE		

	1 ************** 1 1	SEN	D A BLOCK OF EIG	GHT DATA CHARACTERS I I LOCATION TBUF I
008C	GLOBAL ENTRY	TRANSM	IT PROCEDURE	
008C 2102		LD	R2,#TBUF	IPTR TO START OF BUFFERI
008E 0028'				
0090 C868		LDB	RL0,#%68	
0092 3A86		OUTB	WROA+10,RLO	IENABLE TRANSMITTER!
0094 FE2B				
0096 C800		LDB	RL0,#%00	IWAIT ON TRANSMIT!
0098 3A86		OUTB	WROA+2,RLO	
009A FE23				
009C C888		LDB	RL0,#%88	
009E 3A86		OUTB	WROA+2,RLO	IWAIT ENABLE!
00A0 FE23				
00A2 C880		LDB	RL0,#%80	
00A4 3A86		OUTB	WROA, RLO	IRESET TXCRC GENERATORI
00A6 FE21				
00A8 2101		LD	Rl,#WROA+16	IWR8A SELECTED!
00AA FE31				
00AC 2100		LD	R0,#1	
00AE 0001				
00B0 C869		LDB		
00B2 3A86		OUTB	WROA+10,RLO	IWR5A=TxCRC ENABLE1
00B4 FE2B				
00B6 3A22		OTIRB	@R1,@R2,R0	ISEND ADDRESSI
00B8 0010				
00BA C8C0		LDB	RL0,#%C0	
00BC 3A86		OUTB	WROA, RLO	IRESET TXUND/EOM LATCH!
OOBE FE21				
00C0 2100		LD	R0,#COUNT-1	
00C2 000B				
00C4 3A22		OTIRB	@R1,@R2,R0	ISEND MESSAGEI
00C6 0010				
00C8 2100		LD	R0,#926	ICREATE DELAY BEFORE DISABLING!
00CA 039E	227			
00CC F081	DEL :	DJNZ	KU, DEL	ITRANSMITTER SO THAT CRC CAN BEI ISENTI
00CE C800		LDB		
00D0 3A86		OUTB	WROA+10,RLO	IDISABLE TRANSMITTERI
00D2 FE2B				
00D4 9E08		RET		
00D6	END TRA	NSMIT		

00D6		GLOBAL ENTRY	REC P	ROCEDURE	
00D6	93F3		PUSH	@R15,R3	
0008			PUSH	@R15,R2	
OODA			PUSH	@R15,R1	
0 ODC			PUSH	@R15,R0	
OODE			INB	RL1, RROA	IREAD STATUS REG RROAL
00E0					
00E2		1	BITB	RL1,#0	ITEST IF Rx CHAR SET!
00E4			JR	Z, RESET	IYES CALL RECEIVE ROUTINE!
00E6			CALL	RECEIVE	
	0060'			ABCDIVE	
OOEA		RESET:	LDB	RL0,#%38	
OOEC			OUTB	WROA, RLO	IRESET HIGHEST IUS!
OOEE			0010	WROAT ADD	
	97F0		POP	R0,0R15	
00F2			POP	R1,0R15	
00F4			POP	R2,0R15	
	97F3		POP	R3,0R15	
00F8			IRET	NJ VENT J	
OOFA		END REC	TKCT		
OOLY		END REC			

	!************** SPECIAL	CONDITION INTERRU	PT SERVICE ROUTINE ***************
OOFA	GLOBAL SPCOND ENTRY	PROCEDURE	
00FA 93F0	PUSH	@R15,R0	
00FC 3A84	INB	RL0,RR0A+2	IREAD ERRORSI
OOFE FE23			
0100 A687	BITB	RL0,#7	IEND OF FRAME ?!
	IPROCESS OVER	RUN, FRAMING ERRORS	IF ANY!
0102 E603	JR	Z,RESE	
0104 C820	LDB	RL0,#%20	
0106 3A86	OUTB	WROA, RLO	I YES, ENABLE INT ON NEXT REC CHARI
0108 FE21			•
010A C830	RESE: LDB	RL0,#%30	
010C 3A86	OUTB	WROA, RLO	IERROR RESETI
010E FE21		•	
0110 C808	LDB	RL0,#%08	
0112 3A86	OUTB	WROA+2, RLO	WAIT DISABLE, RXINT ON 1ST OR SP COND. !
0114 FE23			
0116 C838	LDB	RL0,#%38	
0118 3A86	OUTB	WROA, RLO	IRESET HIGHEST IUSI
011A FE21			
011C 97F0	POP	R0,0R15	
011E 7B00	IRET	1070125	
	1.01		
0120	END SPCOND		
	END SDLC		

# SCC In Binary Synchronous Communication

# Zilog

# Application Note

Zilog's Z8030 Z-SCC Serial Communications Controller is one of a family of components that are Z-BUS<sup>m</sup> compatible with the Z8000<sup>m</sup> CPU. Combined with a Z8000 CPU (or other existing 8- or 16-bit CPUs with nonmultiplexed buses when using the Z8530 SCC), the Z-SCC forms an integrated data communications controller that is more cost effective and more compact than systems incorporating UARTs, baud rate generators, and phase-locked loops as separate entities.

The approach examined here implements a communications controller in a Binary Synchronous mode of operation, with a Z8002 CPU acting as controller for the Z-SCC.

One channel of the Z-SCC is used to communicate with the remote station in Half Duplex mode at 9600 bits/second. To test this application, two Z8000 Development Modules are used. Both are loaded with the same software routines for initialization and for transmitting and receiving messages. The main program of one module requests the transmit routine to send a message of the length indicated in the 'COUNT' parameter. The other system receives the incoming data stream, storing the message in its resident memory.

#### DATA TRANSFER MODES

The Z-SCC system interface supports the following data transfer modes:

- **Polled Mode.** The CPU periodically polls the Z-SCC status registers to determine the availability of a received character, if a character is needed for transmission, and if any errors have been detected.
- Interrupt Mode. The Z-SCC interrupts the CPU when certain previously defined conditions are met.


#### October 1982

 Block/DMA Mode. Using the Wait/Request (W/REQ) signal, the Z-SCC introduces extra wait cycles to synchronize data transfer between a CPU or DMA controller and the Z-SCC.

The example given here uses the block mode of data transfer in its transmit and receive routines.

#### SYNCHRONOUS MODES

Three variations of character-oriented synchronous communications are supported by the Z-SCC: Monosync, Bisync, and External Sync (Figure 1). In Monosync mode, a single sync character is transmitted, which is then compared to an identical sync character in the receiver. When the receiver recognizes this sync character, synchronization is complete; the receiver then transfers subsequent characters into the receiver FIFO in the Z-SCC.



#### Figure 1. Synchronous Modes of Communication

Bisync mode uses a 16-bit or 12-bit sync character in the same way to obtain synchronization. External Sync mode uses an external signal to mark the beginning of the data field; i.e., an external input pin (SYNC) indicates the start of the information field. In all synchronous modes, two Cyclic Redundancy Check (CRC) bytes can be concatenated to the message to detect data transmission errors. The CRC bytes inserted in the transmitted message are compared to the CRC bytes computed to the receiver. Any differences found are held in the receive error FIFO. Two Z8000 Development Modules containing Z-SCCs are connected as shown in Figure 3 and Figure 4. The Transmit Data pin of one is connected to the Receive Data pin of the other and vice versa. The Z8002 is used as a host CPU for loading the modules' memories with software routines.

The Z8000 CPU can address either of the two bytes contained in 16-bit words. The CPU uses an even address (16 bits) to access the most-significant byte of a word and an odd address for the leastsignificant byte of a word.

#### SYSTEM INTERFACE

The Z8002 Development Module consists of a Z8002 CPU, 16K words of dynamic RAM, 2K words of EPROM






Figure 2. Block Diagram of Z8000 DM

monitor, a Z80A SIO providing dual serial ports, a Z80A CTC peripheral device providing four counter/ timer channels, two Z80A PIO devices providing 32 programmable I/O lines, and wire wrap area for prototyping. The block diagram is depicted in Figure 2. Each of the peripherals in the development module is connected in a prioritized daisy-chain configuration. The Z-SCC is included in this configuration by tying its IEI line to the IEO line of another device, thus making it one step lower in interrupt priority compared to the other device.








Figure 4. Z8002 with SCC

4-167

2278-004

When the Z8002 CPU uses the lower half of the Address/Data bus (ADn-AD7 the least significant byte) for byte read and write transactions during I/O operations, these transactions are performed between the CPU and I/O ports located at odd I/O addresses. Since the Z-SCC is attached to the CPU on the lower half of the A/D bus, its registers must appear to the CPU at odd I/O addresses. Τo achieve this, the Z-SCC can be programmed to select its internal reaisters usina lines AD1-AD5. This is done either automatically with the Force Hardware Reset command in WR9 or by sending a Select Shift Left Mode command to WROB in channel B of the Z-SCC. For this application, the Z-SCC registers are located at I/O port address 'FExx'. The Chip Select signal (CSO) is derived by decoding I/O address 'FE' hex from lines AD<sub>8</sub>-AD<sub>15</sub> of the controller. The Read/Write registers are automatically selected by the Z-SCC when internally decoding lines AD<sub>1</sub>-AD<sub>5</sub> in Shift To select the Read/Write registers Left mode. automatically, the Z-SCC decodes lines AD1-AD5 in Shift Left mode. The register map for the Z-SCC is depicted in Table 1.

#### INITIALIZATION

The Z-SCC can be initialized for use in different modes by setting various bits in its Write registers. First, a hardware reset must be performed by setting bits 7 and 6 of WR9 to one; the rest of the bits are disabled by writing a logic zero.

Bisync mode is established by selecting a 16-bit sync character, Sync Mode Enable, and a X1 clock in WR4. A data rate of 9600 baud, NRZ encoding, and a data character length of eight bits are among the other options that are selected in this example (Table 2).

Note that WR9 is accessed twice, first to perform a hardware reset and again at the end of the initialization sequence to enable the interrupts. The programming sequence depicted in Table 2 establishes the necessary parameters for the receiver and the transmitter so that, when enabled, they are ready to perform communication tasks. To avoid internal race and false interrupt conditions, it is important to initialize the registers in the sequence depicted in this application note.

	Table	1.	Register	Мар
--	-------	----	----------	-----

Address (hex)	Write Register	Read Register
	write Negister	weau weyister
FE01	WROB	RROB
FE03	WR1B	RR1B
FE05	WR2	RR2B
FE07	WR3B	RR3B
FE09	WR4B	
FEOB	WR5B	
FEOD	WR6B	
FEOF	WR 7B	
FE11	B DATA	B DATA
FE13	WR9	
FE15	WR10B	RR10B
FE17	WR11B	
FE19	WR12B	RR12B
FE 1B	WR13B	RR13B
FE1D	WR14B	
FE1F	WR15B	RR15B
FE21	WROA	RROA
FE23	WR1A	RR1A
FE25	WR2	RR2A
FE27	WR3A	RR 3A
FE29	WR4A	
FE 2B	WR5A	
FE2D	WR6A	
FE2F	WR7A	
FE31	A DATA	A DATA
FE33	WR9	
FE 35	WR10A	RR10A
FE37	WR11A	
FE39	WR12A	RR12A
FE3B	WR13A	RR13A
FE 3D	WR14A	
FE3F	WR15A	RR15A

The Z8002 CPU must be operated in System mode in order to execute privileged I/O instructions, so the Flag Control Word (FCW) should be loaded with System/Normal (S/N), and the Vectored Interrupt Enable (VIE) bits set. The Program Status Area Pointer (PSAP) is loaded with address %4400 using the Load Control instruction (LDCTL). If the Z8000 Development Module is intended to be used, the PSAP need not be loaded by the programmer as the development modules monitor loads it automatically after the NMI button is pressed.

Register	Value (hex)	Effect
WR9	CO	Hardware reset
WR4	10	x1 clock, 16-bit sync, sync mode enable
WR10	0	NRZ, CRC preset to zero
WR6	AB	Any sync character "AB"
WR7	CD	Any sync character "CD"
WR2	20	Interrupt vector "20"
WR11	16	Tx clock from BRG output, TRxC pin = BRG out
WR12	CE	Lower byte of time constant = "CE" for 9600 baud
WR13	0	Upper byte = 0
WR14	03	BRG source bit = 1 for PCLK as input, BRG enable
WR15	00	External interrupt disable
WR5	64	Tx 8 bits/character, CRC-16
WR3	C1	Rx 8 bits/character, Rx enable (Automatic Hunt mode)
WR1	08	RxInt on 1st char & sp. cond., ext. int. disable)
WR9	09	MIE, VIS, Status Low

#### Table 2. Programming Sequence for Initialization

Since VIS and Status Low are selected in WR9, the vectors listed in Table 3 will be returned during the Interrupt Acknowledge cycle. Of the four interrupts listed, only two, Ch A Receive Character Available and Ch A Special Receive Condition, are used in the example given here.

Vector (hex)	PS Address* (hex)	Interrupt
28	446E	Ch A Transmit Buffer Empty
2A	4472	Ch A External Status Change
2C	4476	Ch A Receive Char. Available
<b>2</b> E	447A	Ch A Special Receive Condition

\* "PS Address" refers to the location in the Program Status Area where the service routine address is stored for that particular interrupt, assuming that PSAP has been set to 4400 hex.

#### TRANSMIT OPERATION

To transmit a block of data, the main program calls up the transmit data routine. With this routine, each message block to be transmitted is stored in memory, beginning with location 'TBUF'. The number of characters contained in each block is determined by the value assigned to the 'COUNT' parameter in the main module.

To prepare for transmission, the routine enables the transmitter and selects the Wait On Transmit function; it then enables the wait function. The Wait On Transmit function indicates to the CPU whether or not the Z-SCC is ready to accept data from the CPU. If the CPU attempts to send data to the Z-SCC when the transmit buffer is full, the Z-SCC asserts its Wait line and keeps it Low until the buffer is empty. In response, the CPU extends its I/O cycles until the Wait line goes inactive, indicating that the Z-SCC is ready to receive data.

The CRC generator is reset and the Transmit CRC bit is enabled before the first character is sent, thus including all the characters sent to the Z-SCC in the CRC calculation, until the Transmit CRC bit is disabled. CRC generation can be disabled for a particular character by resetting the TxCRC bit within the transmit routine. In this application, however, the Transmit CRC bit is not disabled, so that all characters sent to the Z-SCC are included in the CRC calculation.

The Z-SCC's transmit underrun/EOM latch must be reset sometime after the first character is transmitted by writing a Reset Tx Underrun/EOM command to WRO. When this latch is reset, the Z-SCC automatically appends the CRC characters to the end of the message in the case of an underrun condition.

Finally, a five-character delay is introduced at the end of the transmission, which allows the Z-SCC sufficient time to transmit the last data byte, two CRC characters, and two sync characters before disabling the transmitter.

#### RECEIVE OPERATION

Once the Z-SCC is initialized, it can be prepared to receive data. First, the receiver is enabled, placing the Z-SCC in Hunt mode and thus setting the Sync/Hunt bit in status register RRO to 1. In Hunt mode, the receiver 1s 1dle except that it searches the incoming data stream for a sync character match. When a match is discovered between the incoming data stream and the sync characters stored in WR6 and WR7, the receiver exits the Hunt mode, resetting the Sync/Hunt bit in status register RRO and establishing the Receive Interrupt On First Character mode. Upon detection of the receive interrupt, the CPU generates an Interrupt Acknowledge cycle. The Z-SCC sends to the CPU vector %2C, which points to the location in the Program Status Area from which the receive interrupt service routine is accessed.

The receive data routine is called from within the receive interrupt service routine. While expecting a block of data, the Wait On Receive function is enabled. Receive data buffer RR8 is read, and the characters are stored in memory locations starting at RBUF. The Start of Text (%02) character is discarded. After the End of Transmission character (%04) is received, the two CRC bytes are read. The result of the CRC check becomes valid two characters later, at which time, RR1 is read and the CRC error bit is checked. If the bit is zero, the message received can be assumed correct; if the bit is 1, an error in the transmission is indicated. Before leaving the interrupt service routine, Reset Highest IUS (Interrupt Under Service), Enable Interrupt on Next Recieve Character, and Enter Hunt Mode commands are issued to the Z-SCC.

If a receive overrun error is made, a special condition interrupt occurs. The Z-SCC presents the vector %2E to the CPU, and the service routine located at address %447A is executed. The Special Receive Condition register RR1 is read to determine which error occurred. Appropriate action to correct the error should be taken by the user at this point. Error Reset and Reset Highest IUS commands are given to the Z-SCC before returning to the main program so that the other lower priority interrupts can occur.

#### SOFTWARE

Software routines are presented in the following pages. These routines can be modified to include various versions of Bisync protocol, such as Transparent and Nontransparent modes. Encoding methods other than NRZ (e.g., NRZI, FMO, FM1) can also be used by modifying WR10.

# Appendix

Software Rout	ines		
plzasm 1.3 LOC OBJ CODE	STMT SOURCE STATE	EMENT	
0000 0000 7601	\$LISTON \$TTY CONSTANT	%FE21 %FE21 %5400 %4400 12	IBASE ADDRESS FOR WRO CHANNEL AI IBASE ADDRESS FOR RRO CHANNEL AI IBUFPER AREA FOR RECEIVE CHARACTERI ISTART ADDRESS FOR PROGRAM STAT AREAI INO. OF CHAR. FOR TRANSMIT ROUTINEI
0002 4400 0004 7D1D 0006 2100	LDCI LD		ILOAD PSAPI
0008 5000 000A 3310 000C 001C	LD	R1(#%1C),R0	IFCW VALUE(\$5000) AT \$441C FOR VECTORED!
000E 7600 0010 00 <b>F4'</b>	LDA	R0, REC	INTERRUPTS
0012 3310 0014 0076	LD	R1(#%76),R0	IEXT. STATUS SERVICE ADDR. AT %4476 INI
0016 7600 0018 011E'	LDA	R0, SPCOND	IPSAI
001A 3310 001C 007A	LD	R1(#%7A),R0	ISP.COND.SERVICE ADDR AT \$447A IN PSAI
001E 5F00 0020 0034'	CALI		
0022 5F00 0024 00A6'	CALI		
0026 E8FF 0028 02 0029 31 002A 32 002C 34 002D 35 002E 36 002F 37 0030 38 0031 39 0032 30 0033 31	JR TBUF: BVAI BVAI BVAI BVAI BVAI BVAI BVAI BVAI	1 '2' '4' '5' '6' '7' '8' '9' '0'	ISTART OF TEXTI IBVAL MEANS BYTE VALUE. MESSAGE CHAR.I

## 

	•				•
0034		INIT PRO	OCEDURE		
	ENTRY				
0034 2100 0036 000F		LD	R0,#15	INO.OF PORTS TO WRITE TO!	
0038 7602		LDA	R2, SCCTAB	ADDRESS OF DATA FOR PORTS!	
003A 004E'			1270001112		
003C 2101	ALOOP:	LD	R1,#WROA		
003E FE21					
0040 0029		ADDB	RL1, @R2		
0042 A920 0044 3A22		INC OUTIB	R2	IDOTIM NO WOOL WOLL FOR MUDO LOOP	
0044 3822		UUIIB	@R1,@R2,R0	IPOINT TO WROA, WRIA ETC THRO LOOD	F 1
0048 8D04		TEST	RO	IEND OF LOOP?!	
004A EEF8		JR	NZ, ALOOP	INO, KEEP LOOPING!	
004C 9E08		RET			
004E 12	SCCTAB:		2*9		
004F C0		BVAL	\$C0	IWR9=HARDWARE RESET!	
0050 08 0051 10		BVAL BVAL	2*4 %10	WR4=X1 CLK,16 BIT SYNC MODE!	
0052 14		BVAL	2*10	IWR4-AI CER,10 BIT SINC MODEL	
0053 00		BVAL	0	IWR10=CRC PRESET ZERO, NRZ, 16 BIT	SYNCI
0054 OC		BVAL	2*6	······································	
0055 AB		BVAL	\$AB	IWR6=ANY SYNC CHAR %ABI	
0056 OE		BVAL	2*7		
0057 CD		BVAL	%CD	IWR7=ANY SYNC CHARR &CD1	
0058 04 0059 20		BVAL BVAL	2*2 \$20	WR2=INT VECTOR \$201	
005A 16		BVAL	2*11	INAZ-INI VUCION VZVI	
005B 16		BVAL	\$16	IWR11=TxCLOCK & TRxC OUT=BRG OUT	t
005C 18		BVAL	2*12		
005D CE		BVAL	\$CE	<pre>!WR12= LOWER TC=%CE!</pre>	
005E 1A		BVAL	2*13		
005F 00 0060 1C		BVAL BVAL	0 2*14	IWR13= UPPER TC=01	
0061 03		BVAL	\$03	WR14=BRG ON, ITS SRC=PCLK1	
0062 1E		BVAL	2*15	11121-DAG ON/ 110 DAG-102A1	
0063 00		BVAL	800	IWR15=NO EXT INT EN.I	
0064 OA		BVAL	2*5		
0065 64		BVAL	864	IWR5= TX 8 BITS/CHAR, CRC-161	
0066 06 0067 Cl		BVAL	2*3	WR3=RX 8 BITS/CHAR, REC ENABLE!	
0068 02		BVAL BVAL	%Cl 2*1	IWRJ=RA 6 BITS/CHAR, REC EMADLEI	
0069 08		BVAL	\$08	WRI=RXINT ON 1ST OR SP COND!	
				I EXT INT DISABLE!	
006A 12		BVAL	2*9	I EXT INT DISABLEI	
006B 09		BVAL BVAL			
		BVAL BVAL	2*9	I EXT INT DISABLEI	
006B 09		BVAL BVAL	2*9	I EXT INT DISABLEI	
006B 09		BVAL BVAL	2*9	I EXT INT DISABLEI	
006B 09	END INIT	BVAL BVAL	2*9 \$09	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI	1
006B 09	END INIT	BVAL BVAL	2*9 \$09	I EXT INT DISABLEI	l
006B 09	END INIT	BVAL BVAL	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI MESSAGE	1
006B 09	END INIT	BVAL BVAL	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI MESSAGE	
006B 09 006C	END INIT !************************************	BVAL BVAL **** REC REC THE	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI MESSAGE	1
006B 09	END INIT	BVAL BVAL **** REC REC THE	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI MESSAGE	1
006B 09 006C 006C	END INIT !************************************	BVAL BVAL **** REC REC THE RECEIVE	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOW! ************************************	1
006B 09 006C 006C 006C 006C C828	END INIT	BVAL BVAL **** REC REC THE	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, #%28	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI MESSAGE	1
006B 09 006C 006C	END INIT	BVAL BVAL REC: REC: THE RECEIVE LDB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOW! ************************************	1
006B 09 006C 006C 006C C82B 006C C82B	END INIT	BVAL BVAL REC: REC: THE RECEIVE LDB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, #%28	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOW! ************************************	1
006B 09 006C 006C 006C C828 006E 3A86 0070 FE23 0072 6008 0074 00A8	END INIT	BVAL BVAL REC THE RECEIVE LDB UUTB LDB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, \$%28 WROA+2, RL0 RL0, %A8	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI ************************************	1
006B 09 006C 006C 006C 006C 0828 006E 3A86 0070 FE23 0072 6008 0074 00A8 0074 3A86	END INIT	BVAL BVAL REC THE RECEIVE LDB OUTB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0,4%28 WR0A+2,RL0	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOW! ************************************	1
006B 09 006C 006C 006C C82B 006E 3A86 0070 F823 0072 6008 0074 00A8 0076 3A86 0076 3A86	END INIT	BVAL BVAL REC REC THE RECEIVE LDB OUTB LDB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, **28 WROA+2, RL0 RL0, *&8 WROA+2, RL0	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI ************************************	1
006B 09 006C 006C 006C C828 006E 3A86 0070 FE23 0072 6008 0074 00A8 0076 3A86 0076 3A86 0078 FE23 0078 FE23	END INIT	BVAL BVAL REC THE RECEIVE LDB UUTB LDB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, \$%28 WROA+2, RL0 RL0, %A8	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI ************************************	1
006B 09 006C 006C 006C C828 006E 3A86 0070 F823 0072 6008 0076 3A86 0076 9E23 0078 9E23 0078 2101 007C F831	END INIT	BVAL BVAL REC THE RECEIVE LDB OUTB LDB LD	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0,*%28 WR0A+2,RL0 RL0,*&& WR0A+2,RL0 Rl,*RR0A+16	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI MESSAGE SHOULD BE EOT(%04) IWAIT ON RECV.I IENABLE WAIT 1ST CHAR,SP.COND. I	1
006B 09 006C 006C 006C C828 006E 3A86 0070 FE23 0072 6008 0074 00A8 0076 3A86 0078 FE23 007A 2101 0076 FE31 007C FE31 007C FE31	END INIT	BVAL BVAL REC REC THE RECEIVE LDB OUTB LDB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, **28 WROA+2, RL0 RL0, *&8 WROA+2, RL0	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI ************************************	1
006B 09 006C 006C 006C C828 006E 3A86 0070 F823 0072 6008 0074 00A8 0076 3A86 0078 F823 0078 F823 0078 F823 0078 F831 007C F831 007C F831 007C S18 0078 208 0078 208 00078 208 0000000000000000000000000000000000	END INIT	BUAL BUAL REC THE RECEIVE LDB OUTB LDB LD INB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, #%28 WR0A+2, RL0 RL0, %A8 WR0A+2, RL0 RL0, %R1	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI MESSAGE SHOULD BE EOT(%04) IWAIT ON RECV.I IENABLE WAIT 1ST CHAR,SP.COND. I	1
006B 09 006C 006C 006C C82B 006E 3A86 0070 FE23 0070 FE23 0072 6008 0074 00A8 0076 3A86 0078 FE23 007A 2101 007C FE31 007C FE31 007C FE31 007C SC18 0080 C8C9 0082 3A86 0084 FE27	END INIT	BUAL BUAL REC THE RECEIVE LDB OUTB LD LD LDB OUTB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, %%28 WR0A+2, RL0 RL0, %%8 WR0A+2, RL0 RL0, %%1 RL0, %%C9 WR0A+6, RL0	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI MESSAGE SHOULD BE EOT(%04) IWAIT ON RECV.I IENABLE WAIT 1ST CHAR,SP.COND. I IREAD STX CHARACTERI	1
006B 09 006C 006C 006C C82B 006E 3A86 0070 FE23 0072 6008 0074 00A8 0076 3A86 0078 FE23 0072 511 007C FE31 007C FE31 007C FE31 007C SC39 0082 3A86 0084 FE27 0086 2103	END INIT	BVAL BVAL REC THE RECEIVE LDB OUTB LDB LDB LDB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, **28 WR0A+2, RL0 RL0, ** WR0A+2, RL0 RL0, **C9	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI MESSAGE SHOULD BE EOT(%04) IWAIT ON RECV.I IENABLE WAIT 1ST CHAR,SP.COND. I IREAD STX CHARACTERI	1
006B 09 006C 006C 006C C82B 006E 3A86 0070 FE23 0072 6008 0074 00A8 0076 3A86 0078 2101 007C FE33 007A 2101 007C FE33 007A 2101 007C FE31 007C S12B 0080 C8C9 0082 3A86 0084 FE27 0086 2103 0088 5400	END INIT	BUAL BUAL REC THE RECEIVE LDB OUTB LDB LDB INB LDB OUTB LD LD LD LD	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, #%28 WROA+2, RL0 RL0, %%8 WROA+2, RL0 RL0, %%1 RL0, %%1 R	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI MESSAGE SHOULD BE EOT(%04) IWAIT ON RECV.1 IENABLE WAIT 1ST CHAR,SP.COND. I IREAD STX CHARACTERI IRX CRC ENABLEI	1
006B 09 006C 006C 006C C828 006E 3A86 0070 FE23 0072 6008 0074 00A8 0074 00A8 0076 FE23 007A 2101 007C FE31 007C FE33 0082 3A86 0084 FE27 0086 5400 0088 5400 0088 5400	END INIT	BUAL BUAL REC THE RECEIVE LDB OUTB LD INB LDB OUTB LD LD INB LD INB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, #%28 WR0A+2, RL0 RL0, %%38 WR0A+2, RL0 RL0, %%1 RL0, %%1 RL0, %%1 RL0, %%1	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI MESSAGE SHOULD BE EOT(%04) IWAIT ON RECV.I IENABLE WAIT 1ST CHAR,SP.COND. I IREAD STX CHARACTERI IRX CRC ENABLEI IREAD MESSAGEI	1
006B 09 006C 006C 006C C82B 006E 3A86 0070 FE23 0072 6008 0074 00A8 0076 3A86 0078 2101 007C FE33 007A 2101 007C FE33 007A 2101 007C FE31 007C S12B 0080 C8C9 0082 3A86 0084 FE27 0086 2103 0088 5400	END INIT	BUAL BUAL REC THE RECEIVE LDB OUTB LDB LDB INB LDB OUTB LD LD LD LD	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, #%28 WROA+2, RL0 RL0, %%8 WROA+2, RL0 RL0, %%1 RL0, %%1 R	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI MESSAGE SHOULD BE EOT(%04) IWAIT ON RECV.! IENABLE WAIT 1ST CHAR,SP.COND. I IREAD STX CHARACTERI IRX CRC ENABLEI IREAD MESSAGEI ISTORE CHARACTER IN RBUPI	1
006B 09 006C 006C 006C C82B 006E 3A86 0070 FE23 0072 6008 0074 00A8 0076 3A86 0078 FE23 0072 511 007C FE31 007C FE31 007C FE31 007C FE31 007C FE31 007C FE31 007C 523 0082 3A86 0084 FE27 0088 5400 0088 5400 0080 5400 0088 5400 0080 5400 0000 00000 0000000000000000000000	END INIT	BVAL BVAL REC THE RECEIVE LDB OUTB LDB OUTB LD LDB LDB LDB LDB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RLO, **28 WROA+2, RLO RLO, ** RLO, *R RLO, * RLO, * RLO	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI MESSAGE SHOULD BE EOT(%04) IWAIT ON RECV.I IENABLE WAIT 1ST CHAR,SP.COND. I IREAD STX CHARACTERI IRX CRC ENABLEI IREAD MESSAGEI	1
006B 09 006C 006C 006C C828 006E 3A86 0070 F823 0072 6008 0074 00A8 0074 00A8 0076 3A86 0078 F823 0074 2101 007C 7E31 007C 7E31 007C 3C18 0080 C8C9 0082 3A86 0084 F827 0086 2103 0088 5400 0084 5400 008A 3C18 0086 2838 0088 5400 008A 3C18 0086 2838 0088 5400	END INIT	BUAL BUAL REC THE RECEIVE LDB OUTB LDB OUTB LD INB LDB OUTB LD INB LDB DEC CPB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, \$%28 WROA+2, RL0 RL0, \$%28 WROA+2, RL0 RL0, \$%38 WROA+2, RL0 RL0, \$%10 RL0, \$%04 RL0, \$%04	I EXT INT DISABLEI IWR9= MIE,VIS,STATUS LOWI MESSAGE SHOULD BE EOT(%04) IWAIT ON RECV.! IENABLE WAIT 1ST CHAR,SP.COND. I IREAD STX CHARACTERI IRX CRC ENABLEI IREAD MESSAGEI ISTORE CHARACTER IN RBUPI	1
006B 09 006C 006C 006C C828 006E 3A86 0070 FE23 0072 6008 0074 00A8 0076 FE23 0074 2101 007C FE31 0077 J218 0078 FE23 007A 2101 007C FE31 0076 2103 0078 FE27 0086 2103 0082 3A86 0084 FE27 0086 2103 0088 5400 0088 5400 0098 5400 0099 0008 5400 0008 5400 0099 0008 5400 0008 54000000000000000000000000000000000	END INIT	BVAL BVAL REC THE RECEIVE LDB OUTB LDB OUTB LD LDB OUTB LDB OUTB LDB JDB CCPB JR	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, %%28 WROA+2, RL0 RL0, %%3 WROA+2, RL0 RL0, %%1 RL0, %%1 RL0, %%1 %ROA+16 RL0, %%1 %ROA+6, RL0 R3, #RBUF RL0, %%1 %R3, #1 RL0, %%1 %R3, #1 RL0, %%1 %R3, %10 R3, %10 R3	<pre>! EXT INT DISABLE! !WR9= MIE,VIS,STATUS LOW! MESSAGE SHOULD BE EOT(%04) !WAIT ON RECV.! !ENABLE WAIT 1ST CHAR,SP.COND. I !READ STX CHARACTER! !READ MESSAGE! !STORE CHARACTER IN RBUF! !IS IT END OF TRANSMISSION ?!</pre>	1
006B 09 006C 006C 006C C828 006E 3A86 0070 F823 0072 6008 0074 00A8 0076 3A86 0076 3A86 0078 P223 007A 2101 007C F831 007C 2101 007C F831 007C 3C18 0080 C8C9 0082 3A86 0084 F827 0086 2103 0088 5400 0088 5400 0090 0408 0092 0404 0094 EEPA	END INIT	BVAL BVAL REC THE RECEIVE LDB OUTB LDB OUTB LD LDB LDB OUTB LDB LDB LDB JB CCPB JR INB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, #%28 WR0A+2, RL0 RL0, %%3 WR0A+2, RL0 RL0, %%1 RL0, %%1 RL0, %%1 RL0, %%1 RL0, %%1 RL0, %%1 RL0, %%1 NZ, READ RL0, %%1	<pre>! EXT INT DISABLE! !WR9= MIE,VIS,STATUS LOW! MESSAGE SHOULD BE EOT(%04) !WAIT ON RECV.! !ENABLE WAIT 1ST CHAR,SP.COND. I !READ STX CHARACTER! !READ MESSAGE! !STORE CHARACTER IN RBUF! !IS IT END OF TRANSMISSION ?! !READ PAD1!</pre>	1
006B 09 006C 006C 006C C82B 006E 3A86 0070 FE23 0072 6008 0074 00A8 0076 3A86 0078 2101 007C FE31 007C FE31 007C FE31 007C FE31 007C FE31 007C FE31 007C FE31 007C 2108 0080 C8C9 0082 3A86 0084 FE27 0086 2103 0088 5400 008A 3C18 0092 0404 0094 EEFA 0096 3C18	END INIT	BUAL BUAL REC THE RECEIVE LDB OUTB LDB DUTB LD LDB LDB DEC CPB JR INB INB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, \$%28 WR0A+2, RL0 RL0, \$%38 WR0A+2, RL0 RL0, \$%1 RL0, \$%1 RL0, \$%1 RL0, \$%1 RL0, \$%1 RL0, \$%1 RL0, \$%1 RL0, \$%1	<pre>! EXT INT DISABLE! !WR9= MIE,VIS,STATUS LOW! MESSAGE SHOULD BE EOT(%04) !WAIT ON RECV.! !ENABLE WAIT 1ST CHAR,SP.COND. I !READ STX CHARACTER! !READ MESSAGE! !STORE CHARACTER IN RBUP! !IS IT END OF TRANSMISSION ?! !READ PAD1! !READ PAD1! !READ PAD1!</pre>	1
006B 09 006C 006C 006C C828 006E 3886 0070 FE23 0072 6008 0074 00A8 0076 3866 0077 PE23 0072 2008 0078 PE23 0078 2101 007C FE31 007C FE31 007C FE31 007C FE31 007C 2608 0082 3886 0084 FE27 0086 2103 0088 5400 0088 5400 0088 5400 0088 AB30 0080 ACL8 0086 AB30 0090 0A08 0092 0404 EFPA 0096 3C18 0098 3C18 0098 3C18 0098 3C18	END INIT	BVAL BVAL REC THE RECEIVE LDB OUTB LDB OUTB LD LDB LDB OUTB LDB LDB LDB JB CCPB JR INB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, #%28 WR0A+2, RL0 RL0, %%3 WR0A+2, RL0 RL0, %%1 RL0, %%1 RL0, %%1 RL0, %%1 RL0, %%1 RL0, %%1 RL0, %%1 NZ, READ RL0, %%1	<pre>! EXT INT DISABLE! !WR9= MIE,VIS,STATUS LOW! MESSAGE SHOULD BE EOT(%04) !WAIT ON RECV.! !ENABLE WAIT 1ST CHAR,SP.COND. I !READ STX CHARACTER! !READ MESSAGE! !STORE CHARACTER IN RBUF! !IS IT END OF TRANSMISSION ?! !READ PAD1!</pre>	1
006B 09 006C 006C 006C C82B 006E 3A86 0070 FE23 0072 6008 0074 00A8 0076 3A86 0078 2101 007C FE31 007C FE31 007C FE31 007C FE31 007C FE31 007C FE31 007C FE31 007C 2108 0080 C8C9 0082 3A86 0084 FE27 0086 2103 0088 5400 008A 3C18 0092 0404 0094 EEFA 0096 3C18	END INIT	BUAL BUAL REC THE RECEIVE LDB OUTB LDB OUTB LD INB LDB OUTB LD INB LDB DEC CPB JR INB INB INB INB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, \$%28 WROA+2, RL0 RL0, \$%28 WROA+2, RL0 RL0, \$%28 WROA+2, RL0 R1, \$RROA+16 RL0, \$%1 RL0, \$%	<pre>! EXT INT DISABLE! !WR9= MIE,VIS,STATUS LOW! MESSAGE SHOULD BE EOT(%04) !WAIT ON RECV.! !ENABLE WAIT 1ST CHAR,SP.COND. I !READ STX CHARACTER! !READ MESSAGE! !STORE CHARACTER IN RBUF! !IS IT END OF TRANSMISSION ?! !READ PAD1! !READ PAD1! !READ PAD2! !READ CRC STATUS!</pre>	i I
006B 09 006C 006C 006C C828 006E 3A86 0070 F223 0072 6008 0074 00A8 0076 3A86 0078 F223 007A 2101 007C F231 007C 3C18 0080 C8C9 0084 F227 0086 2103 0088 5400 0088 5400 0088 5400 0088 5400 0088 5400 0088 AB30 0088 AB30 0092 0404 0094 EEPA 0096 3C18 0098 3C18	END INIT	BUAL BUAL REC THE RECEIVE LDB OUTB LDB OUTB LD INB LDB OUTB LD INB LDB DEC CPB JR INB INB INB INB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, \$%28 WROA+2, RL0 RL0, \$%28 WROA+2, RL0 RL0, \$%28 WROA+2, RL0 R1, \$RROA+16 RL0, \$%1 RL0, \$%	<pre>! EXT INT DISABLE! !WR9= MIE,VIS,STATUS LOW! MESSAGE SHOULD BE EOT(%04) !WAIT ON RECV.! !ENABLE WAIT 1ST CHAR,SP.COND. I !READ STX CHARACTER! !READ MESSAGE! !STORE CHARACTER IN RBUP! !IS IT END OF TRANSMISSION ?! !READ PAD1! !READ PAD1! !READ PAD1!</pre>	i I
006B 09 006C 006C 006C C828 006E 3A86 0070 F823 0072 6008 0074 00A8 0074 00A8 0076 3A86 0078 F823 0077 2101 007C F831 007C F831 007C F831 0076 3C18 0080 C8C9 0082 3A86 0084 F827 0086 2103 0088 5400 0084 5400 0084 5400 0088 5400 0090 0A08 0092 0404 0094 E8FA 0096 3C18 0098 5400 0090 550 0090 550 0000 550 00000 550 00000000	END INIT	BUAL BUAL REC THE RECEIVE LDB OUTB LDB OUTB LD LD LD LD LD LD LD LD LD LD LD LD LD	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RLO, \$%28 WROA+2, RLO RLO, \$%28 WROA+2, RLO RLO, \$%1 RLO,	<pre>! EXT INT DISABLE! !WR9= MIE,VIS,STATUS LOW! MESSAGE SHOULD BE EOT(%04) !WAIT ON RECV.! !ENABLE WAIT 1ST CHAR,SP.COND. I !READ STX CHARACTER! !READ MESSAGE! !STORE CHARACTER IN RBUF! !IS IT END OF TRANSMISSION ?! !READ PAD1! !READ PAD1! !READ PAD2! !READ CRC STATUS!</pre>	i I
006B 09 006C 006C 006C C828 006E 3A86 0070 FE23 0072 6008 0074 00A8 0076 3A86 0078 FE23 0072 2018 0076 2103 0077 2018 0080 C8C9 0082 3A86 0084 FE27 0086 2103 0088 5400 0088 5400 0088 5400 0088 A3018 0080 2E38 0086 2E38 0086 AB30 0090 0A08 0092 0404 EFPA 0096 3C18 0096 3C18 0000 3C18 0000 3C18 00000 3C18 00000 3C18 000000000000000000000000000000000000	END INIT	BUAL BUAL REC THE RECEIVE LDB OUTB LDB OUTB LD LD LD LD LD LD LD LD LD LD LD LD LD	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, #%28 WR0A+2, RL0 RL0, #%28 WR0A+2, RL0 RL0, #%29 WR0A+6, RL0 R3, #RBUF RL0, @R1 @R3, #L0 R3, #1 RL0, @R1 NZ, READ RL0, @R1 RL0, @R1 RL0, @R1 CR3, #1 RL0, @R1 RL0, @R1 RL0	<pre>! EXT INT DISABLE! !WR9= MIE,VIS,STATUS LOW! MESSAGE SHOULD BE EOT(%04) !WAIT ON RECV.! !ENABLE WAIT 1ST CHAR,SP.COND. I !READ STX CHARACTER! !READ MESSAGE! !STORE CHARACTER IN RBUP! !IS IT END OF TRANSMISSION ?! !IS IT END OF TRANSMISSION ?! !READ PAD1! !READ PAD2! !READ CRC STATUS! SUVE ERROR RESET COMMAND IN WROA !</pre>	i I
006B 09 006C 006C 006C C828 006E 3A86 0070 F823 0072 6008 0074 00A8 0076 3A86 0077 P823 0072 2101 007C F831 0072 3C18 0080 C8C9 0082 3A86 0084 F827 0086 AB30 0088 5400 0088 5400 0088 AB30 0088 AB30 0090 0A08 0092 0404 0094 E8FA 0096 C18 0098 3C18 0098 3C18	END INIT	BYAL BYAL RECEIVE RECEIVE LDB OUTB LDB OUTB LDD UDB LDD UDB LDB DEC CPB JR INB INB INB INB INB INB INB INB INB INB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, #%28 WR0A+2, RL0 RL0, #%28 WR0A+2, RL0 RL0, #%29 WR0A+6, RL0 R3, #RBUF RL0, @R1 @R3, #L0 R3, #1 RL0, @R1 NZ, READ RL0, @R1 RL0, @R1 RL0, @R1 CR3, #1 RL0, @R1 RL0, @R1 RL0	<pre>! EXT INT DISABLE! !WR9= MIE,VIS,STATUS LOW! MESSAGE SHOULD BE EOT(%04) !WAIT ON RECV.! !ENABLE WAIT 1ST CHAR,SP.COND. I !READ STX CHARACTER! !READ MESSAGE! !STORE CHARACTER IN RBUP! !IS IT END OF TRANSMISSION ?! !IS IT END OF TRANSMISSION ?! !READ PAD1! !READ PAD2! !READ CRC STATUS! SUVE ERROR RESET COMMAND IN WROA !</pre>	i I
006B 09 006C 006C 006C C828 006E 3A86 0070 FE23 0072 6008 0074 00A8 0076 3A86 0078 FE23 0072 2018 0076 2103 0077 2018 0080 C8C9 0082 3A86 0084 FE27 0086 2103 0088 5400 0088 5400 0088 5400 0088 A3018 0080 2E38 0086 2E38 0086 AB30 0090 0A08 0092 0404 EFPA 0096 3C18 0096 3C18 0000 3C18 0000 3C18 00000 3C18 00000 3C18 000000000000000000000000000000000000	END INIT	BYAL BYAL RECEIVE RECEIVE LDB OUTB LDB OUTB LDD UDB LDD UDB LDB DEC CPB JR INB INB INB INB INB INB INB INB INB INB	2*9 %09 EIVE ROUTINE **** EIVE A BLOCK OF LAST CHARACTER PROCEDURE RL0, #%28 WR0A+2, RL0 RL0, #%28 WR0A+2, RL0 RL0, #%29 WR0A+6, RL0 R3, #RBUF RL0, @R1 @R3, #L0 R3, #1 RL0, @R1 NZ, READ RL0, @R1 RL0, @R1 RL0, @R1 CR3, #1 RL0, @R1 RL0, @R1 RL0	<pre>! EXT INT DISABLE! !WR9= MIE,VIS,STATUS LOW! MESSAGE SHOULD BE EOT(%04) !WAIT ON RECV.! !ENABLE WAIT 1ST CHAR,SP.COND. I !READ STX CHARACTER! !READ MESSAGE! !STORE CHARACTER IN RBUP! !IS IT END OF TRANSMISSION ?! !IS IT END OF TRANSMISSION ?! !READ PAD1! !READ PAD2! !READ CRC STATUS! SUVE ERROR RESET COMMAND IN WROA !</pre>	i I

	1***************	SEND	A BLOCK OF DATA	
	1	THE	BLOCK STARTS AT	LOCATION TBUF
00A6	GLOBAL ENTRY	TRANSMI	T PROCEDURE	
00A6 2102 00A8 0028'		LD	R2,#TBUF	IPTR TO START OF BUFFER!
00AA C86C 00AC 3A86		LDB OUTB	RL0,#%6C WR0A+10,RL0	IENABLE TRANSMITTER!
00AE FE2B 00B0 C800		LDB	RL0,#%00	IWAIT ON TRANSMIT!
00B2 3A86 00B4 FE23		OUTB	WROA+2,RLO	
00B6 C888 00B8 3A86 00BA FE23		LDB OUTB	RL0, <b>#</b> %88 WR0A+2,RL0	IWAIT ENABLE, INT ON 1ST & SP CONDI
00BA FE23 00BC C880 00BE 3A86		LDB OUTB	RL0,#%80 WROA,RL0	IRESET TXCRC GENERATOR!
00C0 FE21 00C2 2101		LD	R1,#WR0A+16	IWR8A SELECTEDI
00C4 FE31 00C6 C86D		LDB	RL0,#%6D	
00C8 3A86 00CA FE2B		OUTB	WROA+10,RLO	ITX CRC ENABLE!
00CC 2100 00CE 0001		LD	R0,#1	
00D0 3A22 00D2 0010		OTIRB	@R1,@R2,R0	ISEND START OF TEXT!
00D4 C8C0 00D6 3A86		LDB OUTB	RLO,#%CO WROA,RLO	IRESET TXUND/EOM LATCHI
00D8 FE21 00DA 2100		LD	R0,#COUNT-1	
00DC 000B 00DE 3A22 00E0 0010		OTIRB	@R1,@R2,R0	ISEND MESSAGEI
00E2 C804 00E4 3E18		LDB OUTB	RL0,#%04 @R1,RL0	ISEND END OF TRANSMISSION CHARACTER!
00E6 2100 00E8 0686		LD	R0,#1670	ICREATE DELAY BEFORE DISABLING!
00EA F081 00EC C800	DEL:	DJNZ LDB	R0,DEL RL0,#0	
00EE 3A86 00F0 FE2B		OUTB	WROA+10,RLO	IDISABLE TRANSMITTER!
00F2 9E08 00F4	END TRAI	RET NSMIT		
	.**********	PRCEIVE		JTINE *******
00F4		L REC PR		•••••••••••••••••••••••••••••••••••••••
00F4 93F0	ENTRY	PUSH	@R15,R0	
00F6 3A84 00F8 FE21		INB	RLO, RROA	IREAD STATUS FROM RROAL
00FA A684 00FC EE02		BITB JR	RLO,#4 NZ,RESET	ITEST IF SYNC HUNT RESET! IYES CALL RECEIVE ROUTINE!
00FE 5F00 0100 006C'		CALL	RECEIVE	
0102 C808 0104 3A86	RESET:	LDB OUTB	RL0, <b>#%</b> 08 WR0A+2,RL0	IWAIT DISABLEI
0106 FE23 0108 C8D1		LDB	RL0,#%D1	
010A 3A86 010C FE27 010E C820		OUTB LDB	WROA+6,RLO RLO, <b>#%</b> 20	IENTER HUNT MODE I
0110 3A86 0112 FE21		OUTB	WROA, RLO	IENABLE INT ON NEXT CHARI
0114 C838 0116 3A86		LDB OUTB	RLO,#%38 WROA,RLO	IRESET HIGHEST IUSI
0118 FE21 011A 97F0		POP	RO, @R15	
011C 7B00 011E	END REC	IRET	,	

LDB OUTB	RL0,#%D1 WR0A+6,RL0	1 enter	HUNT	MODE I	
TOP	DT 0 #920				

#### 

GLOBAL SPCOND PROCEDURE 011E 011E 93F0 0120 3A84 0122 FE23 PUSH @R15,R0 INB RLO, RROA+2 IREAD ERRORSI 0124 C830 0126 3A86 0128 FE21 012A C808 012C 3A86 012C 3A86 013C C8D1 0132 3A86 0134 FE27 0136 C838 0138 3A86 013A FE21 013C 97F0 013E 7B00 IPROCESS ERRORSI LDB OUTB RLO,#%30 WROA,RLO IERROR RESETI LDB OUTB RL0,#%08 WR0A+2,RL0 IWAIT DISABLE, RXINT ON 1ST OR SP COND. I LDB RLO,#%D1 WROA+6,RLO OUTB IHUNT MODE, REC. ENABLE! LDB RLO,#%38 WROA,RLO OUTB IRESET HIGHEST IUSI POP R0,0R15 IRET 0140 END SPCOND END BISYNC

0 errors Assembly complete

# Z8530 and Z8030 SCC Initialization: A Worksheet and an Example

# Zilog

#### INTRODUCTION

This application note describes the software initialization procedure for the Zilog Serial Communications Controller; the procedure applies to both the Z-SCC (Z8030) and the SCC (Z8530). Although the Z8030 and Z8530 have different bus interfaces, their registers are programmed in the same order.

A worksheet is provided in this application note to assist with the initialization process. A program example of how the Z8000 initializes the SCC for asynchronous operation is shown in Appendix A. Other operation modes are initialized in a similar manner and are described in the <u>SCC</u> <u>Technical Manual</u> (document number 00-2057-01).


#### REGISTER OVERVIEW

Each of the SCC's two channels has its own separate Write registers that are programmed to initialize the different operating modes. There are two types of bits in the Write registers: Mode bits and Command bits. Write Register 14,

# Application Note

#### September 1982

shown in Figure 1, is an example of a register that contains both types of bits.



#### Figure 1. Command and Mode Bits

Bits  $D_4-D_0$  are Mode bits that can be enabled or disabled by being set to 1 or reset to 0. Each bit has one function. For example, bit  $D_0$  enables and disables the BR generator.

Bits  $D_7-D_5$  are Command bits, which require the decoding of several bits to enable the function. (Command bits are usually denoted by having boxes drawn around them--see Figure 1.) Functions controlled by the Command bits can only be enabled; they cannot be toggled like the Mode bits. For example, the Search mode is entered by setting bits  $D_7-D_5$  to 001. Each command requires a separate write of the entire register. Care must be taken when issuing a command, so that the Mode bits are not changed accidentally.

#### INITIALIZATION PROCEDURE

The SCC initialization procedure is divided into three stages. The first stage consists of programming the operation modes (e.g., bits per character, parity) and loading the constants (e.g., interrupt vector, time constants). The second stage entails enabling the hardware functions (e.g., transmitter, receiver, baud rate generator). It is important that the operating modes are programmed before the hardware functions are enabled. The third stage, if required, consists of enabling the different interrupts.

Table 1 shows the order (from top to bottom) in which the SCC registers are to be programmed. Those registers that need not be programmed are listed as optional in the comments column. The bits in the registers that are marked with an "X" are to be programmed by the user. The bits marked with an "S" are to be set to their previously programmed value. For example, in stage 2, Write Register 3 bits  $D_1-D_7$  are shown with an "S" because they have been programmed in stage 1 and must remain set to the same value.

#### INITIALIZATION TABLE

Figure 2 provides a worksheet that can be used as an aid when initializing the SCC. The bits that must be programmed as either a 0 or a 1 are filled in; the remaining bits are left blank to be programmed by the user according to the desired mode of operation. The binary value can then be converted to a hexadecimal number and placed in the table after the Write register notation in the column labeled "HEX." When completed, the worksheet in Figure 2 can be used to produce a program initialization table.

#### RESET CONDITIONS

The SCC should be reset by either hardware or software before initialization. A hardware reset can be accomplished by simultaneously grounding  $\overline{RD}$  and  $\overline{WR}$  on the Z8530 or  $\overline{AS}$  and  $\overline{DS}$  on the Z8030. A software reset can be executed by writing a CO<sub>H</sub> to Write Register 9. The states of the SCC registers after reset are shown in Figure 3.

## Table 1. SCC Initialization Order

Register	Data	Comments
	*****	Stage 1. Modes and Constants
WR9	11000000	Hardware reset.
WRO	0 0 0 0 0 0 X X	Select Shift mode (Z8030 only).
WR4	x x x x x x x x x	Transmit/Receive control. Selects Async or Sync mode.
WR1	0 X X 0 0 X 0 0	Select W/REQ (optional).
WR2	x x x x x x x x x	Program interrupt vector (optional).
WR3	X X X X X X X O	Selects receiver control. Bit $D_{O}$ (Rx enable) must be set to O at this time.
WR5	x x x x o x x x	Selects transmit control. Bit $D_{\mathfrak{Z}}$ (Tx enable) must be set to 0 at this time.
WR6	X X X X X X X X	Program sync characters.
WR7	x x x x x x x x x	Program sync characters.
WR9	0 0 0 X 0 X X X	Select interrupt control. Bit D <sub>3</sub> (Master interrupt enable) must be set to O
WR10	* * * * * * * * *	Miscellaneous control (optional).
WR11	x x x x x x x x x	Clock control.
WR12	x x x x x x x x x	Time constant lower byte (optional).
WR13	* * * * * * * * *	Time constant upper byte (optional).
WR14	x x x x x x x o	Miscellaneous control. Bit D <sub>O</sub> (BR Generator enable) must be set to O at this time.
WR14	X X X S S S S S	This register may require multiple writes if more than one command is used.
		Stage 2. Enables
WR3	5 5 5 5 5 5 5 1	Set D <sub>N</sub> (Rx Enable).
WR5	5 5 5 5 1 5 5 5	Set D <sub>3</sub> (Tx Enable).
WRO	10000000	Reset TxCRC.
WR14	0 0 0 5 5 5 5 1	BR Generator enable. Set bit D <sub>O</sub> (BR Generator
		Enable). Enable DPLL.
WR1	X	Set D <sub>7</sub> , (DMA enable) if required.
		Stage 3. Interrupt Enables
WR15	x x x x x x x x x	Enable external interrupts.
WRO	00010000	Reset EXT/STATUS twice.
WRO	00010000	Reset EXT/STATUS twice.
WR1	s	Enable receive, transmit, and external interrupt master.
WR9	0 0 0 5 X S S S	Enable Master Interrupt bit D3.

1 (Set to one)

O (Set to zero)

X (User choice)

S (Same as previously programmed)

Label of SCC Table:	SCC Base Address:
Description:	

	Register	Hex	Binary	Comments
Modes			D <sub>7</sub> D <sub>0</sub>	
	WR9	<u> </u>		Software reset
	WRO	0	0 0 0 0 0 0	
	WR4			
	WR1		0 0 0 0 0	
	WR2			
	WR3		0	
	WR5		0	
	WR6			
	WR7			
	WR9		0 0 0 0	
	WR10			
	WR11			
	WR12			
	WR13			
	WR14		0	
	WR14		0	
Enables				
	WR3			
	WR5		1	
	WRO	8 0	1 0 0 0 0 0 0 0	Reset TxCRC
	WR14		0 0 0 1	
	WR1			
Interrupt				
	WR15			
	WRO	$\frac{1}{1}$	0 0 0 1 0 0 0 0	Reset Ext/Status
	WRO	<u>    1    0                            </u>	0 0 0 1 0 0 0 0	Reset Ext/Status
	WR1			
	WR9		0 0 0	

# Figure 2. SCC Initialization Worksheet

	н	AR	wa	RE	RES	ET				¢	сна	NNE	LR	ESE	т		
7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0	
0	0	0	0	0	0	1	0		0	0	0	0	0	0	0	0	WRO
0	0		0	0		0	0		0	0	•	0	0	·	0	0	WR1
Ŀ		·		·	·	•	•		·		<u>.</u>				•	·	WR2
ŀ		·		·	·	•	0		Ŀ	·		·		·		0	WR3
Ŀ			·		1	•	·		·	·	·	·	·	1	·	•	WR4
0		·	0	0	0	0	·		0	·	·	0	0	0	0		WR5
Ŀ	•				·	·	·		·	·	·			·	·	·	WR6
Ŀ	·	·	·	·			·		ŀ		·	•	•	•	•	•	WR7
1	1	0	0	Q	0	•			Ŀ	•	0	·	·	·	•		WR9
0	0	0	0	0	0	0	0		0			0	0	0	0	0	WR10
0	0	0	0	1	0	0	0		ŀ	·	•			·	•	·	WR11
Ŀ		<u>.</u>					·		·	•			•	•		·	WR12
											·						WR13
		1	0	0	0	0	0			•	1	0	0	0		·	WR14
1	1	1	1	1	0	0	0		1	1	1	1	1	0	0	0	WR15
0	1	÷			1	0	0		0	1	·			1	0	0	RRO
0	0	0	0	0	1	1	1		0	0	0	0	0	1	1	1	RR1
0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	RR3
0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	RR10


#### INITIALIZATION EXAMPLE

The program example in Appendix A shows how the Z8000 initializes the Z-SCC for asynchronous communication. The initialization sequence is stored in a table beginning with the program label SCCTABLE and is used by a subroutine called ZINIT. The same subroutine can use different initialization tables. The table in the program example requires two bytes for each register; the first byte is the register address and the second byte is the data. The ZINIT subroutine takes the data in this table and writes it to the SCC. Three arguments must be set before calling the subroutine:

- The peripheral base address (in R1).
- The address of the beginning of the initialization routine (in R2).
- The number of entries in the table (in R3).

For the Z8000 to use vectored interrupts, the peripherals must be connected to  ${\rm AD}_0{\rm -AD}_7$  of the CPU's Address/Data bus.

Dots (.) are indeterminate, and may be a 1 or a 0.



plzasm 1.3 LOC OBJ CODE STMT SOURCE STATEMENT 1 SCC INIT MODULE \$liston \$tty CONSTANT T. SCC BASE ADDRESS ļ 1 1 The SCC is I/O mapped at address location I ı !FE00. This is accomplished in hardware by decoding 1 !chip enable (CE) from addresses AD8-AD15 and the status! !lines STO-ST3. The SCC address is assigned to the 1 !label SCCBASE in the following equate statement. 1 SCCBASE := %FE00 !Z-SCC base address T SCC REGISTERS 1 ۲ ! 1 For clarity, the address of the internal registers ۲ 1 assigned a label as shown below in the equate 1 lis !statements. The peripheral's AD0-AD7 pins must be 1 !connected to the CPU's AD0-AD7 pins because the 1 !CPU reads the interrupt vector from the low-order byte 1 !(AD0-AD7) during an Interrupt Acknowledge cycle. 1 !To access the peripheral's internal registers, the 1 !least significant address bit (A0) in the register 1 !addresses must be set to 1, and the Shift Left mode 1 !must be selected. 1 801; WROB WROA 821 := • = WR1B := 803; WR1A • = 823 WR2B WR2A := 805; := 825 WR3B 807; WR3A 827 := := WR4A 829 WR4B 809; := := WR5B WR5A := %0B; := %2B := WR6B %0D; WR6A := %2D WR7B := %0F; WR7A %2F := WR8B := 811; WR8A := 831 := WR9A := WR9B %13; 833

%15;

817;

819;

%1B;

%1D;

%1F;

WR10A

WR11A

WR12A

WR13A

WR14A

WR15A

:=

:=

:=

:=

:=

:=

835

837

839

%3B

%3D

83F

WR10B

WR11B

WR12B

WR13B

WR14B

WR15B

:=

:=

:=

:=

:=

:=

-	-	-	-
^	n	n	Ω.
	v		U.

#### GLOBAL MAIN PROCEDURE

MAIN PROGRAM FLOW 1 1 1 To initialize the SCC, the following four instruct- ! !ions must be included in the main program. The first ! !three instructions load arguments into registers 1 !R1-R3 for use by the initialization subroutine 1 IZINIT. The fourth instruction calls the ZINIT ŧ !subroutine. 1 

#### ENTRY

0000 2101	LD	R1,#SCCBASE	!I/O address of Z-SCC !
0002 FE00			
0004 7602	LDA	R2,SCCTABLE	<pre>!Beginning of data table!</pre>
0006 001C'			
0008 6103	LD	R3, SCCCOUNT	!Size of data table !
000A 0046'			
000C 5F00	CALL	ZINIT	!Call subroutine !
000E 0010'			

```
0010 END MAIN
```

0010

#### GLOBAL ZINIT PROCEDURE

INITIALIZATION SUBROUTINE I I 1 1 This routine is called from the main program 1 1 !to initialize a Z-BUS peripheral in a Z8000 system. 1 !The following arguments must be set: 1 1 Rl = Base address of peripheral ţ R2 = Pointer to data table 1 

#### ENTRY

0010 2029	LDB	RL1,@R2	!Load register address ! !from table !	
0012 A920	INC	R2	Increment the table ! pointer !	
0014 3A22 0016 0318	OUTIB	@R1,@R2,R3	Write data to the SCC !	
0018 ECFB	JR	NOV,ZINIT	<pre>!Repeat if not at the ! !end of the table !</pre>	
001A 9E08	RET		Return to main program !	

00 Program Example	e (Continued)			
	!**********		******	: * j
	!	SCC IN	ITIALIZATION TABLE	1
	! This table !Asynchronous	operatio	to initialize the SCC for n, 8 bits/character, 2 stop bits, and 9600 baud.	! ! !
			and 9000 baua. ***********************************	:*!
	SCCTABLE:			
	MODES AND CON	ISTANTS!		
001C 33	BVAL	WR9A		
001D C0	BVAL	8C0	!Force hardware reset	ļ
001E 29	BVAL	WR4A	lul alash 2 star bits (share to	
001F 4C	BVAL	84C	<pre>!x16 clock,2 stop bits/characte !no parity</pre>	er i
0020 25	BVAL	WR2A	ino pulley	
0021 10	BVAL	%10	!Interrupt vector = %10	1
0022 27	BVAL	WR3A	-	
0023 C0	BVAL	%C0	!Rx 8 bits/char;Rx disabled	!
0024 2B	BVAL	WR5A		
0025 E2	BVAL	%E2	!Tx 8 bits/char;DTR;RTS;Tx off	!
0026 2D 0027 00	BVAL BVAL	WR6A %0	Inull (no gung ghar)	1
0027 00 0028 2F	BVAL	80 WR7A	!null (no sync char)	-
0029 00	BVAL	%N/A %0	!null (no sync char)	!
002A 33	BVAL	WR9A	.null (no Syne enul)	•
002B 01	BVAL	801	!VIS; Status low	1
002C 35	BVAL	WR10A		
002D 00	BVAL	80	!NRZ	!
)02E 37	BVAL	WR11A		
02F 56	BVAL	856	!Tx & Rx clk = BRG;TRxC=BRG out	: !
030 39	BVAL	WR12A		
031 06	BVAL	806	!Time const = 6 (default=9600)	!
032 3B 033 00	BVAL	WR13A	lmime genet (bish) - 0	
034 3D	BVAL BVAL	%0 WR14A	!Time const (high) = 0	!
035 02	BVAL	%02	<pre>!BRG source = PCLK;BRG off</pre>	1
0036 3D	! ENABLES ! BVAL			
037 03	BVAL	WR14A %03	!BRG enable	1
038 27	BVAL	WR3A	:DKG ellable	
039 C1	BVAL	%C1	!Rx enable	!
03A 2B	BVAL	WR5A		•
03B EA	BVAL	%EA	!Tx enable	1
	!ENABLE INTERF	UPTSI		
003C 3F	BVAL	WR15A		
003D 00	BVAL	80	!All ext/status rupts off	1
03E 21	BVAL	WROA	······································	
003F 10	BVAL	%10	<pre>!Reset Ext/Status interrupts</pre>	1
0040 21	BVAL	WROA		
0041 10	BVAL	%10	Reset Ext/Status interrupts!	1
042 33	BVAL	WR9A		
0043 09	BVAL	809	!MIE;VIS;Status low	
0044 23 0045 10	BVAL	WR1A	IDe dat en ell un cheur en	
J045 10	BVAL	810	<pre>!Rx int on all rx chars or !special condition</pre>	1
	00000100		-	
0046 0015	SCCCOUNT:	110 00	ר גר גר (מי במעשיי) – 1	
JU40 UUIS	WVAL	((\$-80	CTABLE)/2)-1	
0048	END ZINIT			
~~~~	END SCC_INIT			
	THE PCCTINII			

# The Z-FIO in a Data Acquisition Application

# Zilog

# Application Note

## March 1983

#### INTRODUCTION

The Z8038 Z-FIO is an intelligent 128x8 FIFO buffer that can link two CPUs or a CPU and a peripheral device. The Z-FIO manages data transfers by assuming Z-BUS, non-Z-BUS (a generalized microprocessor interface), 2-Wire Handshake, and 3-Wire Handshake operating modes. These modes facilitate interfacing dissimilar CPUs, or CPUs and peripherals running under differing speeds or protocols, allowing asynchronous communication and reducing I/O overhead. The width of the buffer can be expanded by connecting multiple Z-FIOs in parallel, and the depth can be expanded by using Z8060 FIFO buffers.

This application note illustrates the use of the Z-FIO in a simple data acquisition application, in which a peripheral device transfers data to a 28002-based system at a constant rate of one byte every 100  $\mu$ s. In this application, it is desirable for the system to record each byte in memory as well as dynamically keep track of the frequency of a certain data pattern. The Z-FIO facilitates this task by allowing the CPU to handle the data in blocks rather than requiring it to service an interrupt every 100  $\mu$ s.

For a more complete understanding, this application note should be read in conjunction with the Z-FIO Technical Manual (Document #00-2051-01).

#### HARDWARE CONFIGURATION

In this application, the Port 1 side of the Z-FIO is connected to the lower byte of the system bus. The Z-BUS Low Byte mode is programmed by connecting  $M_0$  and  $M_1$  to ground. The Port 2 side receives data from the peripheral device using the Interlocked 2-Wire Handshake mode. Figure 1 shows

the Z8038 hardware configuration, and Table 1 gives a description of each signal used in the application.

#### INITIALIZING THE Z-FIO

Before writing the initialization software, the user should keep in mind that the Z-FIO is connected to the lower byte of the system bus, so all of its registers have odd addresses. Since the least significant address bit,  $A_0$ , must always equal 1 when performing byte-oriented accesses to the Z-FIO, this bit cannot be used to select registers. It is for this reason that the Right Justified Address (RJA) bit in Control Register O (CRO) must be reset to 0, requiring the address to be left-shifted by one bit (i.e bits  $A_4 - A_1$  are used to select the registers).

The first step in initializing the Z-FIO is the software reset, performed by writing a 1 to the Reset bit in CRO. Since no hardware reset circuit is employed, it must be assumed that the RJA bit is in an unknown state upon power-up. The first access must be performed with  $A_4 - A_0 = 00000$  so that CRO is addressed regardless of the state of the RJA bit. A word-oriented output instruction (OUT) is executed, with the Z-FIO's even base address as the destination. This procedure is detailed in the program listing in the Appendix.

The ZINIT procedure completes initialization. It is called with the Z-FIO's base address in R1, and it uses the information in the table TAB to load the Z-FIO's registers. TAB is a string of byte value pairs, each pair consisting of a target register address offset and a value to be loaded into the corresponding target register. For example, the first two byte values are 01 and 00. ZINIT loads the value 00 to the target register with address offset 01.




Figure 1. Z8038 Hardware Configuration

## Table 1. Signal Descriptions

## Z-BUS Low Byte: Port 1 Side

AD <sub>O</sub> - AD <sub>7</sub> (Address/Data)	Multiplexed, bidirectional Address/Data lines, Z-BUS compatible.
DMASTB (Direct Memory Access Strobe)	Input, active Low, tied High in this example.
DS (Data Strobe)	Input, active Low; provides timing for data transfer to or from Z-FIO.
R∕₩ (Read/Write)	Input, active High signals CPU read from Z-FIO; active Low signals write to Z-FIO.
CS (Chip Select)	Input, active Low. Enables Z-FIO; latched on the rising edge of $\overline{\text{AS}}$ .
AS (Address Strobe)	Input, active Low. Addresses, $\overline{\text{CS}}$ and $\overline{\text{INTACK}}$ sampled while $\overline{\text{AS}}$ Low.
INTACK (Interrupt Acknowledge)	Input, active Low. Acknowledges an interrupt. Latched on the rising edge of $\overline{AS}$ .
IEO (Interrupt Enable Out)	Output, active High. Sends interrupt enable to lower priority device IEI pin.
IEI (Interrupt Enable In)	Input, active High. Receives interrupt enable from higher priority device IEO pin.
INT (Interrupt)	Output, open drain, active Low. Signals Z-FIO interrupt request to CPU.
	2-Wire Handshake: Port 2 Side
D <sub>0</sub> - D <sub>7</sub> (Data)	Bidirectional data bus. Input in this example.
RFD/DAV (Ready for Data/ Data Available)	Output, RFD active High. While port is input, signals that Z-FIO is ready to receive data.
ACKIN (Acknowledge Input)	Input, active Low. Signals that input data is valid. Pull-up resistor ensures that ACKIN is High when handshake is enabled.
FULL	Output, input, open drain, active High. Must be pulled High in this example since the conditions for setting the Full Interrupt Pending (IP) bit are: Buffer is full, and FULL input is High.
ЕМРТҮ	Output, input, open drain, active High. Must be pulled High in this example since the conditions for setting the Empty IP bit are: Buffer is empty, and EMPTY input is High.

#### INTERRUPT CONSIDERATIONS

Essential to this application are the powerful vectored interrupt capabilities inherent in Z-BUS architecture. When the Z8002  $\overline{\text{VI}}$  input is pulled Low, a vectored interrupt is requested. If the Vectored Interrupt Enable (VIE) bit in the Flag Control Word (FCW) is set to 1, the Z8002 executes an Interrupt Acknowledge cycle during which it reads a vector from the lower byte of the Address/Data bus. The Z8002 then loads the Program Status registers (which include the FCW and the PC) from the vector table in the Program Status Area.

The Z-FIO interrupts the CPU each time the buffer is full. In servicing the Buffer Full interrupt, the CPU performs the necessary overhead operations and then executes an Input Increment and Repeat Byte (INIRB) instruction to move the data from the Z-FIO to memory.

In order to dynamically count the occurrences of a certain data pattern, the Z-FIO must interrupt the INIRB instruction each time the pattern appears in the Data Buffer register. (INIRB is an iterative instruction and can be interrupted after each execution of the basic operation.) Finally, when the buffer is empty, the Z-FIO interrupts the INIRB instruction again so that a 1 can be loaded into the iteration counter (in this case RO) and the block move can be terminated. This method of inputting data until the Z-FIO is empty is more efficient than inputting a fixed number of bytes, because the block size varies according to the amount of time spent servicing Pattern Match interrupts.

## Initializing the Vector Table

The vector table in the Program Status Area consists of an FCW, which is used for all vectored interrupts, and up to 256 word values that can be loaded into the CPU's PC during a Vectored Interrupt Acknowledge cycle. These values correspond to the 256 possible values of the Interrupt Vector that is read on the lower byte of the Address/Data bus. The vector value 0 selects the first PC value, the vector value 1 selects the second PC value, and so on up to the vector value 255.

Though Port 1 has only one Interrupt Vector register, the three interrupt conditions used in this application (Buffer Empty, Buffer Full, and Pattern Match) can generate unique vectors via the Vector Includes Status feature. This feature encodes the interrupt status into bits  $D_1 - D_3$  of the vector according to the convention shown in

Figure 2. Assuming a base vector value of  $OO_H$ , Table 2 gives the vectors that the interrupt conditions generate, their corresponding PC values, and the byte offsets that address these values in the Program Status Area.




Figure 2. Interrupt Vector Register

Interrupt Condition	Interrupt Vector (hex)	PC Value	Byte Offset (decimal)
Buffer Empty	02	PC3	34
Buffer Full	04	PC5	38
Pattern Match	OA	PC11	50

The software routines show how these byte offsets (in conjunction with the PSAP) form indexed addresses to initialize the vector table.

#### Buffer Full Interrupt

Buffer Full is the only interrupt that interrupts the background task. Since one byte of data is moved to the buffer every 100  $\mu$ s, it takes 128 x 100 = 12.8  $\mu$ s from the time the buffer is empty until the Buffer Full condition requires service. The primary task of the FULL service is to execute the INIRB instruction, routine which moves the data from the Z-FIO to a memory buffer starting at location BUF  $(6000_{\rm H})$ . Before INIRB is executed, the Pattern Match interrupt is enabled, the Full interrupt is disabled, and the Disable Lower Chain command is issued so that no interrupt sources of lower priority than the Z-FIO can interrupt the FULL routine.

After execution of the INIRB instruction, the destination pointer (R1) is decremented to compensate for the extra iteration that takes place after the buffer goes empty. The Clear Full Interrupt Pending command is issued in case the Full IP bit has been set since the most recent Clear Full IP command (e.g. the peripheral device transferred a byte to the buffer just after the first iteration of the INIRB instruction, thus causing the buffer to go full and the Full IP bit to be set). The Full IE bit is then set so the Z-FIO can cause an interrupt the next time it is full, and the Pattern Match IE bit is cleared to prevent a Pattern Match condition from interrupting the background task. Finally, the lower daisy chain is enabled and control is returned to the background task.

#### Buffer Empty Interrupt

The Buffer Empty IP bit is set whenever the Z-FIO makes a transition from a "not-empty" state to an empty state. In this application, it is set when the INIRB instruction reads the last byte from the Z-FIO buffer. Since the Buffer Empty interrupt has lower priority than the Buffer Full interrupt. the Full Interrupt Under Service (IUS) bit must be cleared if the Buffer Empty condition is to preempt the FULL service routine. (Z-BUS interrupt sources hold their Interrupt Enable Output (IEO) line Low whenever their IUS bit is set.) The EMPTY service routine loads a 1 into the iteration counter (RO), causing the INIRB instruction to be terminated after the next iteration. The service routine then clears the Empty IP and IUS bits and returns control to the FULL routine.

#### Pattern Match Interrupt

The Pattern Match interrupt is a higher priority interrupt than the Buffer Full interrupt, and it can preempt the FULL routine if the Pattern Match IE bit is set. The Pattern Match IP bit is set whenever the Data Buffer register contains the pattern (specified as  $55_{H}$  by the initialization The PAT service routine simply sequence). increments the pattern counter (RL3), clears the Pattern Match IP and IUS bits, and returns control to the FULL routine. The IP and IUS bits are cleared in separate commands to prevent a spurious interrupt caused by IUS being cleared before IP is cleared. The background task can interpret the value in RL3 as the number of times the pattern 55<sub>H</sub> appears in the most recently transferred block of data.

#### APPENDIX

Following is a listing of the software used in this application. It is assumed that the PSAP has been initialized and that the Z8002 is in System mode when it enters the MAIN procedure. The background task is simulated by the "JR \$" instruction.

Under ZINIT, each address offset shown is keyed to the name of the corresponding register, and each loaded value is keyed to the effect of the load.

			CEIVE MO		_
				INIT PROCEDUR	E
		3 Ir 4	NTERNAL C		INCMODY DUCCED!
		4 5	BUF	:= %6000 := %FD00	!MEMORY BUFFER! !FIO BASE ADDR!
		6	FDATA	:= %FD1F	IFIO DATA REG!
		0	IDAIA	/01011	ITTO DATA NEG:
		7	CRO	:= %FD01	CONTROL REG 0!
		8	ISR1	:= %FD07	INTR STATUS REG 1!
		9	ISR3	:= %FD0B	INTR STATUS REG 3!
		0			
0000		11 GI	OBAL MAI	N PROCEDURE	
		12 EN	NTRY		
		13			
0000 7C01		14	DI	VI	INTR!
		15			
		16	!INITIAL	IZE FIO!	
0002 BD01		17	LDK	RO,#1	
0004 3806	FD00	18	OUT	FIOBASE,RO	!RESET FIO WITH EVEN ADDR!
0008 2101	FD00	19	LD	R1,#FIOBASE	
000C 5F00	0000*	20	CALL	ZINIT	
		21			
		22	!INITIA	LIZE VECTOR T	ABLE!
0010 7D15		23	LDCTL	R1,PSAP	ILOAD PROG STATUS AREA PTR!
0012 4D15	001C	24	LD	28(R1),#%400	O !LOAD FCW FOR VECTORED INTR!
0016 4000					
0018 7602	0038'	25	LDA	R2,FULL	!LOAD ADDR OF FULL PROCEDURE!
001C 6F12	0026	26	LD	38(R1),R2	<pre>!ENTER ADDR IN VECTOR TABLE!</pre>
0020 7602	0084'	27	LDA	R2,PAT	!ENTER ADDR OF PAT PROCEDURE!
0024 6F12	0032	28	LD	50(R1),R2	!ENTER ADDR IN
				_	VECTOR TABLE!
0028 7602	007A'	29	LDA	R2,EMPTY	<pre>!LOAD ADDR OF EMPTY PROCEDURE!</pre>
002C 6F12	0022	30	LD	34(R1),R2	!ENTER ADDR IN
		31			VECTOR TABLE!
0030 2101	6000	32	1 D	R1.#BUF	LIDAD ADDR OF MEMORY
0030 2101	6000		LD	R1,#BUF	!LOAD ADDR OF MEMORY BUFFER!
0030 2101 0034 7C05	6000	32	LD EI	R1,#BUF VI	!LOAD ADDR OF MEMORY BUFFER! !ENABLE VECTORED INTR!
	6000	32 33		·	BUFFER!
0034 7C05	6000	32 33 34	EI	·	BUFFER! !ENABLE VECTORED INTR!
0034 7C05	6000	32 33 34 35 36 EN	EI	·	BUFFER! !ENABLE VECTORED INTR!
0034 7C05 0036 E8FF 0038	6000	32 33 34 35 36 EN 37	EI JR \$ ND MAIN	٧I	BUFFER! !ENABLE VECTORED INTR!
0034 7C05 0036 E8FF	6000	32 33 34 35 36 EN 37 38 IN	EI JR \$ ND MAIN NTERNAL F	·	BUFFER! !ENABLE VECTORED INTR!
0034 7C05 0036 E8FF 0038	6000	32 33 34 35 36 EN 37	EI JR \$ ND MAIN NTERNAL F	VI	BUFFER! !ENABLE VECTORED INTR!

LOC	OBJ	CODE	STMT	Source st	ATEMENT	
0038	2100	OCDC	41	LD	RO,#%OCDC	
003C	3A06	FD07	42	OUTB	ISR1,RHO	SET PATTERN MATCH IE!
	3A86	FD01	43	OUTB	CRO,RLO	!DISABLE LOWER DAISY CHAIN!
0044	2100	20E0	44	LD	RO,#%20EO	
0048	3A06	FDOB	45	OUTB	ISR3,RHO	CLEAR FULL IP & IUS!
004C	3A86	FDOB	46	OUTB	ISR3,RLO	CLEAR FULL IE!
0050	8CB8		47	CLRB	RL3	INITIALIZE COUNT!
0052	2102	FD1F	48	LD	R2,#FDATA	
0056	7C05		49 50	EI	VI	!ENABLE VECTORED INTR!
0058	3A20	0010	51 52	INIRB	@R1,@R2,RO	READ DATA FROM FIO!
005C	7C01		53	DI	VI	IDISABLE VECTORED INTR!
005E	AB10		54	DEC	R1	
0060	2100	AOCO	55	LD	RO,#%AOCO	
0064	3A06	FDOB	56	OUTB	ISR3,RHO	ICLEAR FULL IP!
0068	3A86	FDOB	57	OUTB	ISR3,RLO	ISET FULL IE!
006C	2100	0E9C	58	LD	RO,#%OE9C	
0070	3A06	FD07	59	OUTB	ISR1,RHO	!CLEAR PATTERN MATCH IE!
0074	3A86	FD01	60	OUTB	CRO, RLO	!ENABLE LOWER DAISY CHAIN!
0078	7B00		61	1 RE T		
007A			62 63	END FULL		
007A				INTERNAL ENTRY	EMPTY PROCEDU	JRE
0074	BD01		66	LDK	RO, <b>#</b> 1	!TERMINATE BLOCK MOVE!
	C302		67	LDB	RH3,#%02	TENTINTE BEGGR HOTE.
	3A36	FDOB	68	OUTB	ISR3,RH3	CLEAR EMPTY IP AND IUS!
	7B00	1000	69	IRET	1000 9100	
0084	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			END EMPTY		
0084			72	INTERNAL ENTRY	PAT PROCEDURE	
0084	A8BO		74	INCB	RL3	!INCREMENT COUNT!
0086	2104	0A06	75	LD	R4,#%0A06	
008A	3A46	FD07	76	OUTB	ISR1,RH4	ICLEAR PATTERN MATCH IP!
	3AC6	FD07	77	OUTB	ISR1,RL4	CLEAR PATTERN MATCH IUS!
0092	7800		78	1RE T		
0094			79	END PAT		
			80	END RECIE	VE	
			1	7711 10011		
0000			2	ZIN MODU		_
0000			3	GLUBAL Z	INIT PROCEDURE	_
			4			
			5		IS A GENERAL	
			6			-BUS PERIPHERAL !
			7		HIS EXAMPLE II	
			8	! THE	Z-FI0.	!
			9	!		!

	JIM JOONCE J		
	10 ! R1 =	= PERIPHERAL B	ASE ADDR !
	11 ! R2 :	= ADDR OF TABL	E !
	12 ! R3 =	= NO. OF BYTES	TO BE OUTPUT !
	13		
	14 ENTRY		
0000 7602 0014'	15 I	LDA R2,TAB	3
0004 6103 0024'	16 I	LD R3,COU	INT
	17 I	L00P:	
0008 2029	18 l	LDB RL1,@R	2
000A A920	19	INC R2	
000C 3A22 0318	20 0	DUTIB @R1,@R	2,R3
	21		
0010 ECFB	22	JR NOV,LO	IOP
0012 9E08	23 F	re r	
	24		
	25 TAB:		
0014 01	26 E	BVAL %01	CONTROL REGISTER 0!
0015 00	27 8	BVAL %00	!CLEAR RESET!
0016 01		BVAL %01	CONTROL REGISTER O!
0017 OC		BVAL %OC	INTERLOCKED HS PORT!
0018 15		BVAL %15	CONTROL REGISTER 3!
0019 50		BVAL %50	INPUT TO CPU!
001A 13		BVAL %13	CONTROL REGISTER 2!
001B 03		BVAL %03	!ENABLE PORT 2!
001C 1B		BVAL %1B	<b>!PATIERN MATCH REGISTER!</b>
001D 55		BVAL %55	PATTERN IS 55!
001E OB		BVAL %OB	INTERRUPT STATUS REGISTER 3!
001F CC		BVAL %CC	SET FULL AND EMPTY IE!
0020 01		BVAL %01	CONTROL REGISTER O!
0021 9C		BVAL %9C	!SET MIE BIT!
	40		
	41 COUNT:		
0022 0008			AB)/2 -1)
0024	43 END ZI		
	44 END ZI	N	

LOC OBJ CODE STMT SOURCE STATEMENT

## Zilog Sales Offices and Technical Centers

#### West

Sales & Technical Center Zilog, Incorporated 1315 Dell Avenue Campbell, CA 95008 Phone: (408) 370-8120 TWX: 910-338-7621

Sales & Technical Center Zilog, Incorporated 18023 Sky Park Circle Suite J Irvine, CA 92714 Phone: (714) 549-2891 TWX: 910-595-2803

Sales & Technical Center Zilog, Incorporated 15643 Sherman Way Suite 430 Van Nuys, CA 91406 Phone: (213) 989-7485 TWX: 910-495-1765

Sales & Technical Center Zilog, Incorporated 1750 112th Ave. N.E. Suite D161 Bellevue, WA 98004 Phone: (206) 454-5597

## Midwest

Sales & Technical Center Zilog, Incorporated 951 North Plum Grove Road Suite F Schaumburg, IL 60195 Phone: (312) 885-8080 TWX: 910-291-1064

Sales & Technical Center Zilog, Incorporated 28349 Chagrin Blvd. Suite 109 Woodmere, OH 44122 Phone: (216) 831-7040 FAX: 216-831-2957

#### South

Sales & Technical Center Zilog, Incorporated 4851 Keller Springs Road, Suite 211 -Dallas, TX 75248 Phone: (214) 931-9090 TWX: 910-860-5850

Zilog, Incorporated 7113 Burnet Rd. Suite 207 Austin, TX 78757 Phone: (512) 453-3216

## East

Sales & Technical Center Zilog, Incorporated Corporate Place 99 South Bedford St. Burlington, MA 01803 Phone: (617) 273-4222 TWX: 710-332-1726

Sales & Technical Center Zilog, Incorporated 240 Cedar Knolls Rd. Cedar Knolls, NJ 07927 Phone: (201) 540-1671

Technical Center Zilog, Incorporated 3300 Buckeye Rd. Suite 401 Atlanta, GA 30341 Phone: (404) 451-8425

Sales & Technical Center Zilog, Incorporated 1442 U.S. Hwy 19 South Suite 135 Clearwater, FL 33516 Phone: (813) 535-5571

Zilog, Incorporated 613-B Pitt St. Cornwall, Ontario Canada K6J 3R8 Phone: (613) 938-1121

## **United Kingdom**

Zilog (U.K.) Limited Zilog House 43-53 Moorbridge Road Maidenhead Berkshire, SL6 8PL England Phone: 0628-39200 Telex: 848609

#### France

Zilog, Incorporated Cedex 31 92098 Paris La Defense France Phone: (1) 334-60-09 TWX: 611445F

#### West Germany

Zilog GmbH Eschenstrasse 8 D-8028 TAUFKIRCHEN Munich, West Germany Phone: 89-612-6046 Telex: 529110 Zilog d.

#### Japan

Zilog, Japan K.K. Konparu Bldg. 5F 2-8 Akasaka 4-Chome Minato-Ku, Tokyo 107 Japan Phone: (81) (03) 587-0528 Telex: 2422024 A/B: Zilog J