

TMS320C3x

User's Guide

Digital Signal Processing Products

ί_ω

. .

. .

.

.

· · ·

TMS320C3x User's Guide

2558539-9721 revision E June 1991



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Texas Instruments products are not intended for use in life-support appliances, devices, or systems. Use of a TI product in such applications without the written consent of the appropriate TI officer is prohibited.

WARNING

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

Copyright © 1991, Texas Instruments Incorporated

Introduction 1	
Architectural Overview 2	
CPU Registers, Memory, and Cache	
Data Formats and Floating-Point Operation 4	
Addressing 5	
Program Flow Control 6	
External Bus Operation 7	
Peripherals 8	Spillinger 2012 – Le
Pipeline Operation 9	16 1 - 18
Assembly Language Instructions 10)
Software Applications 11	
Hardware Applications 12	2
TMS320C3x Signal Description and Electrical Characteristics	8
Instruction Opcodes A	
Development Support/Part Order Information B	
Quality and Reliability C	
Calculation of TMS320C30 Power Dissipation D	
SMJ320C30 Digital Signal Processor Data Sheet	
Quick Reference Guide	التعر التكري

1	Introduction
2 Architect	ural Overview
3 CPU Registers, Memo	ry, and Cache
4 Data Formats and Floating-Po	oint Operation
5	Addressing
6 Program	Flow Control
7 External E	Bus Operation
8	Peripherals
9 Pipel	ine Operation
10 Assembly Languag	e Instructions
11 Software	Applications
12 Hardware	Applications
13 TMS320C3x Signal Description and Electrical C	haracteristics
A Instruc	tion Opcodes
B Development Support/Part Orde	er Information
C Quality a	and Reliability
D Calculation of TMS320C30 Pow	er Dissipation
E SMJ320C30 Digital Signal Process	or Data Sheet
Quick Re	ference Guide

Preface

Read This First

The purpose of this user's guide is to serve as a reference book for the TMS320C3x generation of digital signal processors that includes TMS320C30, TMS320C30-27, TMS320C30-40, TMS320C31, and TMS320C31-27. Throughout the book, all references to the TMS320C30 apply to the TMS320C30-27 and TMS320C30-40 as well, and TMS320C31 refers to TMS320C31 and TMS320C31-27, unless an exception is noted. This document provides information to assist managers and hardware/software engineers in application development.

How to Use This Manual

This document contains the following chapters:

Chapter 1	Introduction A general description of the TMS320C30 and TMS320C31, their key features (features differ), and typical applications.
Chapter 2	Architectural Overview Functional block diagram. TMS320C3x design description, hardware compo- nents, and device operation. Instruction set summary.
Chapter 3	CPU Registers, Memory, and Cache Description of the registers in the CPU register file. Memory maps provided and instruction cache architecture, algorithm, and control bits explained.
Chapter 4	Data Formats and Floating-Point Operation Description of signed and unsigned integer and floating-point formats. Discussion of floating-point multiplication, addition, subtraction, normalization, rounding, and conversions.
Chapter 5	Addressing Operation, encoding, and implementation of addressing modes. Format de- scriptions. System stack management.
Chapter 6	Program Flow Control

Software control of program flow with repeat modes and branching. Interlocked operations. Reset and interrupts.

Chapter 7	External Bus Operation Description of primary and expansion interfaces. External interface timing dia- grams. Programmable wait-states and bank switching.
Chapter 8	Peripherals Description of the DMA controller, timers, and serial ports.
Chapter 9	Pipeline Operation Discussion of the pipeline of operations on the TMS320C3x.
Chapter 10	Assembly Language Instructions Functional listing of instructions. Condition codes defined. Alphabetized indi- vidual instruction descriptions with examples.
Chapter 11	Software Applications Software application examples for the use of various TMS320C3x instruction set features.
Chapter 12	Hardware Applications Hardware design techniques and application examples for interfacing to me- mories, peripherals, or other microcomputers/microprocessors.
Chapter 13	TMS320C3x Signal Description and Electrical Characteristics Pin locations, pin descriptions, dimensions, electrical characteristics, signal timing diagrams and characteristics.
Appendix A	Instruction Opcodes List of the opcode fields for all the TMS320C3x instructions.
Appendix B	Development Support/Part Order Information Listings of the hardware and software available to support the TMS320C3x de- vice.
Appendix C	Quality and Reliability Discussion of Texas Instruments quality and reliability criteria for evaluating performance.
Appendix D	Calculation of TMS320C30 Power Dissipation Information used to determine the power dissipation and the thermal manage- ment requirements for the TMS320C30.
Appendix E	SMJ320C30 Digital Signal Processor Data Sheet Data sheet for the SMJ320C30 digital signal processor.
Appendix F	Quick Reference Guide Over 30 pages of the most referenced tables and figures.

References

The publications in the following reference list contain useful information regarding functions, operations, and applications of digital signal processing. These books also provide other references to many useful technical papers. The reference list is organized into categories of general DSP, speech, image processing, and digital control theory, and is alphabetized by author.

General Digital Signal Processing:

Antoniou, Andreas, *Digital Filters: Analysis and Design*. New York, NY: McGraw-Hill Company, Inc., 1979.

Bateman, A., and Yates, W., *Digital Signal Processing Design*. Salt Lake City, Utah: W. H. Freeman and Company, 1990.

Brigham, E. Oran, *The Fast Fourier Transform*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1974.

Burrus, C.S., and Parks, T.W., *DFT/FFT and Convolution Algorithms*. New York, NY: John Wiley and Sons, Inc., 1984.

Chassaing, R., and Horning, D., *Digital Signal Processing with the TMS320C25*. New York, NY: John Wiley and Sons, Inc., 1990.

Digital Signal Processing Applications with the TMS320 Family, Vol. I. Texas Instruments, 1986; Prentice-Hall, Inc., 1987.

Digital Signal Processing Applications with the TMS320 Family, Vol. II. Texas Instruments; Prentice-Hall, Inc., 1990.

Digital Signal Processing Applications with the TMS320 Family, Vol. III. Texas Instruments; Prentice-Hall, Inc., 1990.

Gold, Bernard, and Rader, C.M., *Digital Processing of Signals*. New York, NY: McGraw-Hill Company, Inc., 1969.

Hamming, R.W., *Digital Filters*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1977.

IEEE ASSP DSP Committee (Editor), *Programs for Digital Signal Processing*. New York, NY: IEEE Press, 1979.

Jackson, Leland B., *Digital Filters and Signal Processing.* Hingham, MA: Kluwer Academic Publishers, 1986.

Jones, D.L., and Parks, T.W., *A Digital Signal Processing Laboratory Using the TMS32010*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1987.

Hutchins, B., and Parks, T., *A Digital Signal Processing Laboratory Using the TMS320C25*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1990.

Lim, Jae, and Oppenheim, Alan V. (Editors), *Advanced Topics in Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1988.

Morris, L. Robert, *Digital Signal Processing Software*. Ottawa, Canada: Carleton University, 1983.

Oppenheim, Alan V. (Editor), *Applications of Digital Signal Processing.* Englewood Cliffs, NJ: Prentice-Hall, Inc., 1978.

Oppenheim, Alan V., and Schafer, R.W., *Digital Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.

Oppenheim, Alan V., and Willsky, A.N., with Young, I.T., *Signals and Systems*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1983.

Parks, T.W., and Burrus, C.S., *Digital Filter Design*. New York, NY: John Wiley and Sons, Inc., 1987.

Rabiner, Lawrence R., and Gold, Bernard, *Theory and Application of Digital Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.

Treichler, J.R., Johnson, Jr., C.R., and Larimore, M.G., *Theory and Design of Adaptive Filters*. New York, NY: John Wiley and Sons, Inc., 1987.

D Speech:

Gray, A.H., and Markel, J.D., *Linear Prediction of Speech*. New York, NY: Springer-Verlag, 1976.

Jayant, N.S., and Noll, Peter, *Digital Coding of Waveforms*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1984.

Papamichalis, Panos, *Practical Approaches to Speech Coding*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1987.

Rabiner, Lawrence R., and Schafer, R.W., *Digital Processing of Speech Signals*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1978.

Image Processing:

Andrews, H.C., and Hunt, B.R., *Digital Image Restoration*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1977.

Gonzales, Rafael C., and Wintz, Paul, *Digital Image Processing.* Reading, MA: Addison-Wesley Publishing Company, Inc., 1977.

Pratt, William K., *Digital Image Processing*. New York, NY: John Wiley and Sons, 1978.

Digital Control Theory:

Dote, Y., *Servo Motor and Motion Control Using Digital Signal Processors*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1990.

Jacquot, R., *Modern Digital Control Systems*. New York, NY: Marcel Dekker, Inc., 1981.

Katz, P., *Digital Control Using Microprocessors*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1981.

Kuo, B.C., *Digital Control Systems*. New York, NY: Holt, Reinholt and Winston, Inc., 1980.

Moroney, P., *Issues in the Implementation of Digital Feedback Compensators.* Cambridge, MA: The MIT Press, 1983.

Phillips, C., and Nagle, H., *Digital Control System Analysis and Design*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1984.

Style and Symbol Conventions

This document uses the following conventions:

Program listings, program examples, interactive displays, filenames, and symbol names are shown in a special font. Examples use a bold version of the special font for emphasis. Here is a sample program listing:

0011	0005	0001	.field 1,	2
0012	0005	0003	.field 3,	4
0013	0005	0006	.field 6,	3
0014	0006		.even	

In syntax descriptions, the instruction, command, or directive is in a **bold** face font and parameters are in *italics*. Portions of a syntax that are in **bold** face should be entered as shown; portions of a syntax that are in *italics* describe the type of information that should be entered. Here is an example of a directive syntax:

.asect "section name", address

.asect is the directive. This directive has two parameters, indicated by *section name* and *address*. When you use .asect, the first parameter must be an actual section name, enclosed in double quotes; the second parameter must be an address.

Square brackets ([and]) identify an optional parameter. If you use an optional parameter, you specify the information within the brackets; you don't enter the brackets themselves. Here's an example of an instruction that has an optional parameter:

LALK 16-bit constant [, shift]

The **LALK** instruction has two parameters. The first parameter, *16-bit constant*, is required. The second parameter, *shift*, is optional. As this syntax shows, if you use the optional second parameter, you must precede it with a comma.

Square brackets are also used as part of the pathname specification for VMS pathnames; in this case, the brackets are actually part of the pathname (they are not optional).

Braces ({and}) indicate a list. The symbol | (read as *or*) separates items within the list. Here's an example of a list:

{ * | * + | * - }

This provides three choices: *, *+, or *-.

Unless the list is enclosed in square brackets, you must choose one item from the list.

Some directives can have a varying number of parameters. For example, the .byte directive can have up to 100 parameters. The syntax for this directive is


.byte *value*₁ [, ... , *value*_n]

This syntax shows that .byte must have at least one value parameter, but you have the option of supplying additional value parameters separated by commas.

Information About Cautions and Warnings

This book may contain cautions and warnings.

A caution describes a situation that could potentially cause your system to behave unexpectedly.



The information in a caution is provided for your information. Please read each caution carefully.

Trademarks

CodeView, MS-Windows, MS, MS-DOS and Presentation Manager are trademarks of Microsoft Corp.

DEC, Digital DX, VAX, VMS, and *Ultrix* are trademarks of Digital Equipment Corp. *HPGL* is a registered trademark of Hewlett-Packard Co.

Macintosh and MPW are trademarks of Apple Computer Corp.

OS/2, PC-DOS, PGA, and Micro Channel are trademarks of IBM Corp.

Sun 3, Sun 4, Sun Workstation, SunView, SunWindows, and SPARC are trademarks of Sun Microsystems, Inc.

UNIX is a registered trademark of AT&T Bell Laboratories.

 $\mathcal{L}_{\mathcal{F}}^{(2)}$

Read This First

Contents

.....

1	Intro 1.1 1.2 1.3 1.4	duction 1-1 General Description 1-3 TMS320C30 Key Features 1-5 TMS320C31 Key Features 1-6 Typical Applications 1-7
2	Arch i 2.1	itectural Overview 2-1 Central Processing Unit (CPU) 2-3
	 . I	2.1.1 Multiplier 2-5
		2.1.2 Arithmetic Logic Unit (ALU) 2-5
		2.1.3 Auxiliary Register Arithmetic Units (ARAUs) 2-5
		2.1.4 CPU Register File
	2.2	Memory Organization
		2.2.1 RAM, ROM, and Cache 2-9
		2.2.2 Memory Maps 2-11
		2.2.3 Memory Addressing Modes 2-14
÷		2.2.4 Instruction Set Summary 2-14
	2.3	Internal Bus Operation
	2.4	External Bus Operation
		2-20
	2.5	2-20
	2.0	Peripherals 2-24 2.5.1 Timers 2-25
		2.5.2 Serial Ports 2-25
	2.6	Direct Memory Access (DMA)
	2.7	System Integration
3	CPU I	Registers, Memory, and Cache 3-1
	3.1	CPU Register File
		3.1.1 Extended-Precision Registers (R7 — R0) 3-4
		3.1.2 Auxiliary Registers (AR7 — AR0) 3-4
		3.1.3 Data-Page Pointer (DP) 3-5
		3.1.4 Index Registers (IR0, IR1) 3-5
		3.1.5 Block-Size Register (BK)
		3.1.6 System Stack Pointer (SP) 3-5
		3.1.7 Status Register (ST) 3-5

		3.1.8	CPU/DMA Interrupt Enable Register (IE)	
		3.1.9	CPU Interrupt Flag Register (IF)	
		3.1.10	I/O Flags Register (IOF)	
		3.1.11	Repeat-Count (RC) and Block-Repeat Registers (RS, RE)	
		3.1.12	Program Counter (PC)	
	0.0		Reserved Bits and Compatibility	
	3.2	3.2.1		
		3.2.1	TMS320C3x Memory Maps TMS320C31 Memory Maps	
		3.2.2 3.2.3	Reset/Interrupt/Trap Vector Map	
		3.2.3	Peripheral Bus Map	
	3.3		tion Cache	
	3.5	3.3.1	Cache Architecture	
		3.3.2	Cache Algorithm	
		3.3.3	Cache Control Bits	
	3.4		he TMS320C31 Boot Loader	
	0.4	3.4.1	Boot Loader Operations	
		3.4.2	Invoking the Boot Loader	
		3.4.3	Mode Selection	
		3.4.4	External Memory Loading	
		3.4.5	Examples of External Memory Loads	
		3.4.6	Serial Port Loading	
	÷	3.4.7	Interrupt and Trap Vector Mapping	
		_		
4		Formats	and Floating-Point Operation	4-1
	4.1		Formats	4-2
		4.1.1	Short Integer Format	
		4.1.2	Single-Precision Integer Format	
	4.2		ed-Integer Formats	
		4.2.1	Short Unsigned-Integer Format	
	4.0	4.2.2	Single-Precision Unsigned-Integer Format	
	4.3		g-Point Formats	
		4.3.1	Short Floating-Point Format	
		4.3.2	Single-Precision Floating-Point Format	
		4.3.3 4.3.4	Extended-Precision Floating-Point Format	
	4.4		Conversion Between Floating-Point Formats	
	4.4 4.5		g-Point Multiplication	
	4.5 4.6		g-Point Addition and Subtraction	
	4.0 4.7		lization Using the NORM Instruction	
	4.7 4.8		ing: The RND Instruction	
	4.0 4.9		g-Point to Integer Conversion	
	4.9	meger		4-24
5	Addre	essing .		5-1
	5.1	-	of Addressing	

		5.1.1	Register Addressing	5-3
		5.1.2	Direct Addressing	5-4
		5.1.3	Indirect Addressing	5-5
			Short-Immediate Addressing 5	
		5.1.5	Long-Immediate Addressing 5	5-17
			PC-Relative Addressing	
	5.2		of Addressing Modes	
			General Addressing Modes 5	
	•		Three-Operand Addressing Modes 5	
		5.2.3	Parallel Addressing Modes 5	5-21
			Long-Immediate Addressing Mode 5	
			Conditional-Branch Addressing Modes 5	
	5.3		Addressing	
	5.4		ersed Addressing	
	5.5		and User Stack Management 5	
			Stacks	
			Queues	
6	-		<i>r</i> Control	
	6.1		Modes	
			Repeat-Mode Initialization	
			RPTB Initialization	
			RPTS Initialization	
			Repeat-Mode Operation	
	6.2		Branches	
	6.3		raps, and Returns	
	6.4		ked Operations	
6.5 Reset Operation		Operation	6-16	
	6.6	Interrupt	ts 6	6-20
		6.6.1	Interrupt Control Bits 6	6-20
		6.6.2	TMS320C3x Interrupt Considerations	6-21
		6.6.3	TMS320C30 Interrupt Considerations	6-22
		6.6.4	Prioritization and Control	6-25
-				
7			Operation	
	7.1		I Interface Control Registers	
			Primary-Bus Control Register	
			Expansion-Bus Control Register	
	7.2		I Interface Timing	
			Primary-Bus Cycles	
	-		Expansion-Bus I/O Cycles	
	7.3	-	nmable Wait States	
	7.4	Program	nmable Bank Switching	′-29
8	Perin	herale		8-1
0	8.1			
	0.1	meis	•••••••••••••••••••••••••••••••••••••••	0-2

		8.1.1	Timer Global-Control Register
		8.1.2	Timer Period and Counter Registers
		8.1.3	Timer Pulse Generation
		8.1.4	Timer Operation Modes
		8.1.5	Timer Interrupts
		8.1.6	Timer Initialization/Reconfiguration
	8.2	Serial F	
		8.2.1	Serial-Port Global-Control Register 8-14
		8.2.2	FSX/DX/CLKX Port Control Register
		8.2.3	FSR/DR/CLKR Port Control Register 8-18
		8.2.4	Receive/Transmit Timer Control Register
		8.2.5	Receive/Transmit Timer Counter Register 8-21
		8.2.6	Receive/Transmit Timer Period Register 8-21
		8.2.7	Data-Transmit Register 8-21
		8.2.8	Data-Receive Register 8-22
		8.2.9	Serial-Port Operation Configurations 8-23
		8.2.10	Serial-Port Timing
		8.2.11	Serial-Port Interrupt Sources
		8.2.12	Serial-Port Functional Operation 8-28
		8.2.13	TMS320C3x Serial Port Interface Examples 8-33
		8.2.14	
	8.3		ontroller
		8.3.1	DMA Global-Control Register
		8.3.2	Destination and Source Address Registers
		8.3.3	Transfer Counter Register
		8.3.4	CPU/DMA Interrupt Enable Register
		8.3.5	DMA Memory Transfer Operation
		8.3.6	Synchronization of DMA Channels
		8.3.7	DMA Interrupts
		8.3.8	DMA Setup and Use Examples
		8.3.9	DMA Initialization/Reconfiguration 8-53
9	Pipeli	ne Ope	ration
	9.1	Pipeline	e Structure
	9.2	Pipeline	e Conflicts
		9.2.1	Branch Conflicts
		9.2.2	Register Conflicts
		9.2.3	Memory Conflicts
	9.3	Resolv	ing Register Conflicts 9-17
	9.4	Resolv	ing Memory Conflicts
	9.5	Clockin	ng of Memory Accesses 9-21
		9.5.1	Program Fetches 9-21
		9.5.2	Data Loads and Stores 9-22
10	Accor	mbly Lo	nguage Instructions 10-1
10	10.1		bly Language Instructions — Instruction Set
	10.1	1-33011	

		10.1.1	Load-and-Store Instructions	. 10-3
		10.1.2	Two-Operand Instructions	10-4
		10.1.3	Three-Operand Instructions	
		10.1.4	Program Control Instructions	
		10.1.5	Interlocked Operations Instructions	
			Parallel Operations Instructions	
	10.2		on Codes and Flags	
	10.3		al Instructions	
		10.3.1	5	
			Optional Assembler Syntaxes	
		10.3.3	Individual Instruction Descriptions	10-15
11	Softw	are App	lications	11-1
	11.1	Process	sor Initialization	11-3
	11.2	Program	m Control	11-7
		11.2.1	Subroutines	11-7
		11.2.2	Software Stack	
		11.2.3	Interrupt Service Routines	
		11.2.4	Delayed Branches	11-15
		11.2.5	Repeat Modes	
		11.2.6	Computed GOTO's	
	11.3	-	and Arithmetic Operations	
		11.3.1	Bit Manipulation	
		11.3.2	Block Moves	
		11.3.3	Bit-Reversed Addressing	
		11.3.4	Integer and Floating-Point Division	
		11.3.5	Square Root	
		11.3.6	Extended-Precision Arithmetic	
		11.3.7	Floating-Point Format Conversion: IEEE to/from TMS320C3x	
	11.4	• •	tion-Oriented Operations	
		11.4.1	Companding	
		11.4.2	FIR, IIR, and Adaptive Filters	
		11.4.3	Matrix-Vector Multiplication	
		11.4.4	Fast Fourier Transforms (FFT)	
		11.4.5	Lattice Filters	
	11.5	-	mming Tips	
			C-Callable Routines	
		11.5.2	Hints for Assembly Coding	11-88
12	Hardv	vare Ap	plications	12-1
	12.1	System	Configuration Options Overview	12-2
			Categories of Interfaces on the TMS320C3x	
			Typical System Block Diagram	
	12.2	Primary	Bus Interface	12-4

		12.2.1	Zero Wait-State Interface to Static RAMs	12-4
		12.2.2	Ready Generation	12-8
		12.2.3	Bank Switching Techniques	12-12
	12.3	Expans	ion Bus Interface	12-18
	12.4	System	Control Functions	12-25
		12.4.1	Clock Oscillator Circuitry	12-25
		12.4.2	Reset Signal Generation	12-27
	12.5	Serial F	Port Interface	12-30
	12.6	XDS10	00 Target Design Considerations	12-34
	12.7	Hewlet	-Packard 64776 Analysis Subsystem Target Design Considerations	12-37
		12.7.1		
		12.7.2	Electrical Information	12-38
		12.7.3	Timing Information	
		12.7.4	Mechanical Dimensions	
	12.8	TMS32	0C30 and TMS320C31 Differences	12-41
		12.8.1		
			Serial Port Differences	
		12.8.3	Reserved Memory Locations	12-41
		12.8.4	Effects on the IF and IE Interrupt Registers	12-42
			User Program/Data ROM	
·		12.8.6	Development Considerations	12-42
13	TMS3	20C3x 9	Signal Descriptions and Electrical Characteristics	13-1
	13.1		and Pin Assignments	
			TMS320C30 Pinouts and Pin Assignments	
			TMS320C31 Pinouts and Pin Assignments	
	13.2		Descriptions	
		13.2.1	•	
			TMS320C31 Signal Descriptions	
	13.3		0C3x Mechanical Data	
	13.4		al Specifications	
	13.5		Transition Levels	
		-	TTL-Level Outputs	
			TTL-Level Inputs	
	13.6		· · · · · · · · · · · · · · · · · · ·	
			X2/CLKIN, H1, and H3 Timing	
			Memory Read/Write Timing	
		13.6.3	XF0 and XF1 Timing When Executing LDFI or LDII	
		13.6.4	XF0 Timing When Executing STFI and STII	13-28
		13.6.5	XF0 and XF1 Timing When Executing SIGI	
		13.6.6	Loading When the XF Pin Is Configured as an Output	
		13.6.7	Changing the XF Pin From an Output to an Input	
		13.6.8	Changing the XF Pin From an Input to an Output	
		13.6.9	Reset Timing	

Table of Contents

		13.6.11 13.6.12 13.6.13 13.6.14 13.6.15 13.6.16	SHZ Pin Timing Interrupt Response Timing Interrupt Acknowledge Timing Data Rate Timing Modes HOLD Timing General-Purpose I/O Timing Timer Pin Timing	13-37 13-39 13-40 13-45 13-47 13-50	
Α			pcodes		
В	Devel B.1	elopment Support/Part Order Information			
	D.1	B.1.1	Macro Assembler/Linker		
		в.1.1 В.1.2			
		B.1.2 B.1.3	Optimizing ANSI C Compiler		
		в.1.3 В.1.4	Simulator		
		в.1.4 В.1.5	The TMS320C3x Operating System (SPOX) TMS320C3x Evaluation Module		
		в.1.5 В.1.6		. D-0	
		D.1.0	TMS320C3x Emulator — Extended Development System (XDS500 and XDS1000)	. B-8	
		B.1.7	Hewlett-Packard 64700 Analysis Subsystem		
		B.1.8	TMS320 Third Parties		
	B.2	TMS32	0 Literature/DSP Hotline/Bulletin Board Services	B-13	
	B.3	Technic	al Training Organization (TTO) TMS320 Workshops	B-14	
		B.3.1	TMS320C3x Design Workshop	B-14	
	B.4	TMS32	0C3x Part Order Information	B-15	
		B.4.1	Device and Development Support Tool Prefix Designators	₽-16	
		B.4.2	Device Suffixes	B-18	
с	Quali	hy and D		0 1	
C	C.1		Reliability		
	0.1	nellauli		. 0-2	
D	Calcu	lation o	f TMS320C30 Power Dissipation	. D-1	
	D.1	Fundan	nental Power Dissipation Characteristics	. D-3	
		D.1.1	Components of Power Supply Current Requirements	. D-3	
		D.1.2	Dependencies	. D-3	
		D.1.3	Determining Algorithm Partitioning	. D-5	
		D.1.4	Test Setup Description	. D-5	
	D.2	Current	Requirement of Internal Circuitry	. D-6	
		D.2.1	Quiescent	. D-6	
		D.2.2	Internal Operations	. D-6	
		D.2.3	Internal Bus Operations		
	D.3	Current	Requirement of Output Driver Circuitry	D-10	
		D.3.1	Primary Bus	D-11	
		D.3.2	Expansion Bus	D-14	
		D.3.3	Data Dependency	D-15	

	D.4 D.5 D.6 D.7 D.8	D.4.1 D.4.2 D.4.3 D.4.4 D.4.5 Exampl D.5.1 D.5.2 D.5.3 D.5.4 Summa Photo of	Capacitive Load DependenceD-1tition of Total Supply CurrentD-1Combining Supply Current Due to All ComponentsD-1Supply Voltage, Operating Frequency, and Temperature DependenciesD-2Design EquationD-2Peak Versus Average CurrentD-2Thermal Management ConsiderationsD-2ProcessingD-2Data OutputD-2AverageD-2Experimental ResultsD-2aryD-2Sembly CodeD-3	9902347778890
Е			Digital Signal Processor Data Sheet E-	
C	SIVIUS	20030 1		1
F	Quick	Refere	nce	1
	F.1	TMS32	0C30 and TMS320C31 Differences F-	2
		F.1.1	Data/Program Bus Differences F-	
	÷	F.1.2	Serial Port Differences F-	
		F.1.3	Reserved Memory Locations F-	2
		F.1.4	Effects on the IF and IE Interrupt Registers F-	3
		F.1.5	User Program/Data ROM F-	
		F.1.6	Development Considerations F-	
	F.2		0C3x Architecture F-	
	F.3		egister File	
		F.3.1	Register Addressing F-	
	F.4		y Maps F-1	
		F.4.1	Interrupts F-1	
		F.4.2	Peripheral Bus F-1	
		F.4.3	Serial Port F-2	
		F.4.4	FSX/DX/CLKX Port Control Register F-2	
		F.4.5	FSR/DR/CLKR Port Control Register F-2	
		F.4.6	Receive/Transmit Timer Control Register F-2	
		F.4.7	Primary-Bus and Expansion-Bus Control F-3	
		F.4.8	Primary-Bus Control Register F-3	
		F.4.9	Expansion-Bus Control Register F-3	
		F.4.10	Programmable Bank Switching F-3	
	F.5		tion Set F-3	
		F.5.1	Instruction Formats F-3	
		F.5.2	Summary F-3	57

.

ι

.

Figures

1—1	TMS320 Device Evolution 1-2
1–2	TMS320C3x Block Diagram 1-4
2–1	TMS320C3x Block Diagram 2-2
2–2	Central Processing Unit (CPU) 2-4
2–3	Memory Organization
2–4	TMS320C30 Memory Maps 2-12
2–5	TMS320C31 Memory Maps 2-13
2–6	Peripheral Modules
2–7	DMA Controller 2-26
3–1	Extended-Precision Register Floating-Point Format
3–2	Extended-Precision Register Integer Format
33	Status Register
3–4	CPU/DMA Interrupt Enable Register (IE) 3-8
3–5	CPU Interrupt Flag Register (IF) 3-10
3–6	I/O Flag Register (IOF)
3–7	TMS320C30 Memory Maps 3-13
3–8	TMS320C31 Memory Maps 3-15
3–9	Reset, Interrupt, and Trap Vector Locations
3–10	Peripheral-Bus Memory Map 3-18
3–11	Instruction Cache Architecture 3-19
3–12	Address Partitioning for Cache Control Algorithm 3-20
3–13	Boot Loader Mode Selection Flowchart 3-23
3-14	Boot Loader Memory Load Flowchart 3-24
3–15	Boot Loader Serial Port Load Mode Flowchart
4-1	Short Integer Format and Sign Extension of Short Integer
4–2	Single-Precision Integer Format 4-2
4–3 ,	Short Unsigned-Integer Format and Zero Fill 4-3
4-4	Single-Precision Unsigned-Integer Format 4-3
4–5	Generic Floating-Point Format 4-4
4–6	Short Floating-Point Format 4-5
4–7	Single-Precision Floating-Point Format 4-6

4–8	Extended-Precision Floating-Point Format 4-7
4–9	Flowchart for Floating-Point Multiplication 4-11
410	Flowchart for Floating-Point Addition 4-15
4–11	Flowchart for NORM Instruction Operation 4-18
4–12	Flowchart for Floating-Point Rounding by the RND Instruction
4–13	Flowchart for Floating-Point to Integer Conversion by FIX Instructions
4–14	Flowchart for Integer to Floating-Point Conversion by FLOAT Instructions
5–1	Direct Addressing 5-4
5–2	Encoding for General Addressing Modes 5-20
5–3	Encoding for Three-Operand Addressing Modes5-21
5–4	Encoding for Parallel Addressing Modes
5–5	Encoding for Long-Immediate Addressing Mode 5-23
5–6	Encoding for Conditional-Branch Addressing Modes
5-7	Flowchart for Circular Addressing 5-25
5–8	Circular Buffer Implementation 5-26
5–9	Circular Addressing Example 5-27
5–10	Data Structure for FIR Filters
5–11	FIR Filter Code Using Circular Addressing 5-28
512	Bit-Reversed Addressing Example 5-29
5–13	System Stack Configuration
5–14	Implementations of High-to-Low Memory Stacks
5–15	Implementations of Low-to-High Memory Stacks
6–1	Repeat-Mode Control Algorithm
6–2	CALL Response Timing
6–3	Multiple TMS320C3xs Sharing Global Memory
6–4	Zero-Logic Interconnect of TMS320C3xs 6-14
6–5	Interrupt Logic Functional Diagram
6–6	Interrupt Processing
7–1	Memory-Mapped External Interface Control Registers
7-2	Primary-Bus Control Register
73	Expansion-Bus Control Register
7–4	Read-Read-Write for $(\overline{M})\overline{STRB} = 0$
75	Write-Write-Read for $(\overline{M})\overline{STRB} = 0$
7–6	Use of Wait States for Read for $(\overline{M})\overline{STRB} = 0$
7–7	Use of Wait States for Write for $(\overline{M})\overline{STRB} = 0$
7–8	Read and Write for IOSTRB = 0
7–9	Read With One Wait State for IOSTRB = 0
7–10	Write With One Wait-State for IOSTRB = 0

7–11	Memory Read and I/O Write for Expansion Bus	7-13
7–12	Memory Read and I/O Read for Expansion Bus	7-14
7–13	Memory Write and I/O Write for Expansion Bus	
7–14	Memory Write and I/O Read for Expansion Bus	7-16
7–15	I/O Write and Memory Write for Expansion Bus	7-17
7–16	I/O Write and Memory Read for Expansion Bus	7-18
7–17	I/O Read and Memory Write for Expansion Bus	7-19
7–18	I/O Read and Memory Read for Expansion Bus	7-20
7–19	I/O Write and I/O Read for Expansion Bus	7-21
7–20	I/O Write and I/O Write for Expansion Bus	7-22
7–21	I/O Read and I/O Read for Expansion Bus	7-23
7–22	Inactive Bus States for IOSTRB	7-24
7–23	Inactive Bus States for STRB and MSTRB	7-25
7–24	HOLD and HOLDA Timing	
7–25	BNKCMP Example	7-29
7–26	Bank Switching Example	7-30
8–1	Timer Block Diagram	8-2
8–2	Memory-Mapped Timer Locations	8-3
8–3	Timer Global-Control Register	8-4
8–4	Timer Timing	8-7
8–5	Timer Output Generation Examples	8-8
8–6	Timer I/O Port Configurations	8-9
87	Timer Modes as Defined by CLKSRC and FUNC	8-10
8–8	Serial-Port Block Diagram	8-13
8–9	Memory-Mapped Locations for the Serial Port	8-14
8–10	Serial-Port Global-Control Register	8-15
8–11	FSX/DX/CLKX Port Control Register	8-17
8–12	FSR/DR/CLKR Port Control Register	8-18
8–13	Receive/Transmit Timer Control Register	8-19
8–14	Receive/Transmit Timer Counter Register	8-21
8–15	Receive/Transmit Timer Period Register	8-21
8–16	Transmit Buffer Shift Operation	8-22
8–17	Receive Buffer Shift Operation	8-22
8–18	Serial-Port Clocking in I/O Mode	8-23
8–19	Serial-Port Clocking in Serial-Port Mode	8-24
8–20	Data Word Format in Handshake Mode	8-26
8–21	Single Zero Sent as an Acknowledge	8-26
8–22	Direct Connection Using Handshake Mode	8-27

8–23	Fixed Burst Mode	8-29
8–24	Fixed Continuous Mode With Frame Sync	8-29
8–25	Fixed Continuous Mode Without Frame Sync	8-30
8–26	Exiting Fixed Continuous Mode Without Frame Sync, FSX Internal	8-31
8–27	Variable Burst Mode	8-32
8–28	Variable Continuous Mode With Frame Sync	8-32
8–29	Variable Continuous Mode Without Frame Sync	8-33
8–30	TMS320C3x Zero Glue-Logic Interface to TLC3204x Example	8-35
8–31	TMS320C3x Zero Glue-Logic Interface to Burr Brown A/D and D/A Example	
8–32	Memory-Mapped Locations for a DMA Channel	8-39
8–33	DMA Global-Control Register	8-40
8–34	CPU/DMA Interrupt Enable Register	8-43
8–35	Timing and Number of Cycles for DMA Transfers When Destination Is On-Chip	
8–36	DMA Timing When Destination Is a Primary Bus	8-46
8–37	DMA Timing When Destination Is an Expansion Bus	8-47
8–38	No DMA Synchronization	8-49
8–39	DMA Source Synchronization	8-50
8–40	DMA Destination Synchronization	8-50
8–41	DMA Source and Destination Synchronization	8-51
9—1	TMS320C3x Pipeline Structure	9-3
9–2	Two-Operand Instruction Word	9-22
9–3	Three-Operand Instruction Word	9-23
9–4	Multiply or CPU Operation With a Parallel Store	9-24
9–5	Two Parallel Stores	9-25
9–6	Parallel Multiplies and Adds	9-25
10–1	Status Register	10-10
11–1	Data Memory Organization for an FIR Filter	11-53
11–2	Data Memory Organization for a Single Biquad	11-55
11–3	Data Memory Organization for N Biquads	11-58
11–4	Data Memory Organization for Matrix-Vector Multiplication	11-64
11–5	Structure of the Inverse Lattice Filter	11-83
11–6	Data Memory Organization for Lattice Filters	11-83
11–7	Structure of the (Forward) Lattice Filter	11-86
12–1	External Interfaces on the TMS320C3x	12-2
12–2	Possible System Configurations	12-3
12–3	TMS320C3x Interface to Cypress Semiconductor CY7C186 CMOS SRAM	
12-4	Read Operations Timing	
12–5	Write Operations Timing	

12–6	Circuit for Generation of 0, 1, or 2 Wait States for Multiple Devices	12-11
12–7	Bank Switching for Cypress Semiconductor's CY7C185	12-13
12–8	Bank Memory Control Logic	12-15
12–9	Timing for Read Operations Using Bank Switching	12-17
12–10	Interface to AD1678 A/D Converter	12-19
12-11	Read Operations Timing Between the TMS320C30 and AD1678	12-21
12–12	Interface Between the TMS320C30 and the AD565A	12-23
12–13	Write Operation to the D/A Converter Timing Diagram	12-24
12–14	Crystal Oscillator Circuit	12-25
12–15	Magnitude of the Impedance of the Oscillator LC Network	12-26
12–16	Reset Circuit	12-27
12–17	Voltage on the TMS320C30 Reset Pin	12-28
12–18	AIC to TMS320C30 Interface	12-31
12–19	Synchronous Timing of TLC32044 to TMS320C3x	12-33
12–20	Asynchronous Timing of TLC32044 to TMS320C30	12-33
12–21	12-Pin Header Signals	12-34
12–22	Typical Setup for Using the Emulation Connection of the XDS1000	12-35
12–23	Installation Overview	12-37
12–24	Analysis Subsystem Pod/Connector Dimensions	12-40
13–1	TMS320C30 Pinout (Top View)	. 13-2
13–2	TMS320C30 Pinout (Bottom View)	. 13-3
13–3	TMS320C31 Pinout (Top View)	. 13-6
13–4	TMS320C30 181-Pin PGA Dimensions	13-15
13–5	TMS320C31 132-Pin Plastic Quad Flat Pack	13-16
13–6	Test Load Circuit	13-18
13–7	TTL-Level Outputs	13-19
13–8	TTL-Level Inputs	13-19
13–9	Timing for X2/CLKIN	
13–10	Timing for H1/H3	13-20
13–11	Timing for Memory ($(\overline{M})\overline{STRB} = 0$) Read	
13–12	Timing for Memory ($(\overline{M})\overline{STRB} = 0$) Write	13-23
13–13	Timing for Memory (IOSTRB = 0) Read	13-25
13–14	Timing for Memory (IOSTRB = 0) Write	13-26
13–15	Timing for XF0 and XF1 When Executing LDFI or LDII	13-27
13–16	Timing for XF0 When Executing a STFI or STII	13-28
13–17	Timing for XF0 and XF1 When Executing SIGI	13-29
13–18	Timing for Loading XF Register When Configured as an Output Pin	13-30
13–19	Timing for Change of XF from Output to Input Mode	13-31

13–20	Timing for Change of XF From Input to Output Mode
13–21	Timing for RESET
13–22	CLKIN to H1/H3 as a Function of Temperature
13–23	Timing for SHZ Pin
1324	Timing for INT3-INT0 Response
13–25	Timing for IACK
13–26	Timing for Fixed Data Rate Mode 13-40
13–27	Timing for Variable Data Rate Mode 13-41
13–28	Timing for HOLD/HOLDA
13–29	Timing for Peripheral Pin General-Purpose I/O 13-47
13–30	Timing for Change of Peripheral Pin From General-Purpose Output to Input Mode 13-48
13–31	Timing for Change of Peripheral Pin From General-Purpose Input to Output Mode 13-49
13–32	Timing for Timer Pin 13-50
B1	TMS320C3x Development Environment B-1
B–2	TMS320C3x Simulator User Interface B-6
B–3	Internal SPOX Architecture
B–4	Multiprocessing Emulation B-9
B–5	TMS320 Device Nomenclature B-18
D–1	Current Measurement Test Setup D-5
D2	Internal Bus Current Versus Transfer Rate D-8
D3	Internal Bus Current Versus Data Complexity Derating Curve
D-4	Primary Bus Current Versus Transfer Rate and Wait States D-12
D5	Primary Bus Current Versus Transfer Rate at Zero Wait States D-13
D6	Expansion Bus Current Versus Transfer Rate and Wait States D-13
D7	Expansion Bus Current Versus Transfer Rate at Zero Wait States
D–8	Primary Bus Current Versus Data Complexity Derating Curve D-16
D–9	Expansion Bus Current Versus Data Complexity Derating Curve D-17
D–10	Current Versus Output Load Capacitance
D-11	Current Versus Frequency and Supply Voltage D-21
D-12	Current Versus Operating Temperature Change D-21
D–13	Load Currents D-24
F–1	TMS320C3x Block Diagram F-4
F–2	TMS320C3x Block Diagram F-5
F3	Extended-Precision Register Floating-Point Format F-7
F4	Extended-Precision Register Integer Format F-7
F5	Data-Page Pointer (DP) Register Format F-7
F6	Index Register (IRx) Format F-7
F7	Block-Size (BK) Register Format F-7

F–8	Status Register F-8
F–9	CPU/DMA Interrupt Enable Register (IE) F-9
F–10	CPU Interrupt Flag Register (IF) F-10
F–11	I/O Flag Register (IOF) F-11
F–12	TMS320C30 Memory Maps F-12
F–13	TMS320C31 Memory Maps F-13
F–14	Reset, Interrupt, and Trap Vector Locations F-14
F–15	Reset, Interrupt, and Trap Vector Format F-15
F–16	Peripheral-Bus Memory-Map Registers F-16
F–17	Memory-Mapped Locations for a DMA Channel F-17
F–18	DMA Global-Control Register Format F-18
F–19	Memory-Mapped Timer Locations F-20
F–20	Timer Global-Control Register F-21
F–21	Memory-Mapped Serial-Port Locations F-23
F–22	Serial-Port Global-Control Register Format F-24
F–23	FSX/DX/CLKX Port Control Register F-27
F–24	FSR/DR/CLKR Port Control Register F-28
F25	Receive/Transmit Timer Control Register F-29
F–26	Memory-Mapped External Interface Control Registers F-31
F27	Primary-Bus Control Register F-32
F28	Expansion-Bus Control Register F-33

Tables

1—1	Typical Applications of the TMS320 Family 1-7
2–1	CPU Registers
2–2	Instruction Set Summary 2-15
2–3	Parallel Instruction Set Summary 2-20
3–1	CPU Registers
3–2	Status Register Bits Summary 3-7
3–3	IE Register Bits Summary 3-9
3–4	IF Register Bits Summary 3-10
3–5	IOF Register Bits Summary
3–6	Combined Effect of the CE and CF Bits 3-22
3–7	Loader Mode Selection 3-26
3–8	External Memory Loader Header 3-26
3–9	TMS320C31 Interrupt and Trap Memory Maps
5-1	CPU Register/Assembler Syntax and Function 5-3
5–2	Indirect Addressing 5-6
5–3	Index Steps and Bit-Reversed Addressing 5-29
6–1	Repeat-Mode Registers 6-2
6–2	Interlocked Operations 6-10
6–3	Pin Operation at Reset 6-16
6-4	Reset and Interrupt Vector Locations
7–1	Primary-Bus Control Register Bits Summary 7-3
7–2	Expansion-Bus Control Register Bits Summary 7-4
7–3	Wait-State Generation When SWW = 0 0 7-28
7–4	Wait-State Generation When SWW = 0 1 7-28
7–5	Wait-State Generation When SWW = 1 0 7-28
7–6	Wait-State Generation When SWW = 1 1 7-28
7–7	BNKCMP and Bank Size
8–1	Timer Global-Control Register Bits Summary 8-4
8–2	Result of a Write of Specified Values of GO and HLD
8–3	Serial-Port Global-Control Register Bits Summary

- Table of Contents

8–4	FSX/DX/CLKX Port Control Register Bits Summary	8-17
8–5	FSR/DR/CLKR Port Control Register Bits Summary	8-18
8–6	Receive/Transmit Timer Control Register	8-19
8–7	DMA Global-Control Register Bits	8-40
88	START Bits and Operation of the DMA (Bits 0–1)	8-41
89	STAT Bits and Status of the DMA (Bits 2–3)	8-41
8–10	SYNC Bits and Synchronization of the DMA (Bits 8–9)	8-41
8—11	CPU/DMA Interrupt Enable Register Bits	8-43
8–12	Maximum DMA Transfer Rates When Cr = Cw = 0	8-48
8–13	Maximum DMA Transfer Rates When Cr = 1, Cw = 0	8-48
8–14	Maximum DMA Transfer Rates When Cr = 1, Cw = 1	8-48
9—1	One Program Fetch and One Data Access for Maximum Performance	9-19
9–2	One Program Fetch and Two Data Accesses for Maximum Performance	9-20
10–1	Load-and-Store Instructions	
10–2	Two-Operand Instructions	10-4
10–3	Three-Operand Instructions	10-5
10–4	Program Control Instructions	10-6
105	Interlocked Operations Instructions	10-6
10–6	Parallel Instructions	10-7
107	Output Value Formats	10-9
10–8	Condition Codes and Flags	10-11
10–9	Instruction Symbols 1	0-12
10–10	CPU Register Syntax 1	0-15
11–1	TMS320C3x FFT Timing Benchmarks	11-82
12–1	Bank Switching Interface Timing 1	2-17
12–2	Key Timing Parameter for D/A Converter Write Operation	2-24
12–3	Signal Description 1	2-34
124	Feature Set Comparison 1	2-41
12–5	TMS320C31 Reserved Memory Locations 1	2-42
13—1	TMS320C30 Pin Assignments(by Function) (Figure 13–1 and Figure 13–2)	13-4
13–2	TMS320C30 Pin Assignments(Alphabetical) (Figure 13-1 and Figure 13-2)	13-5
13–3	TMS320C31 Pin Assignments (Alphabetical) (Figure 13–3)	13-7
13–4	TMS320C31 Pin Assignments (Numerical) (Figure 13-3)	13-8
135	TMS320C30 Signal Descriptions	13-9
13–6	TMS320C31 Signal Descriptions 1	3-12
13–7	Absolute Maximum Ratings Over Specified Temperature Range 1	3-17
13–8	Recommended Operating Conditions 1	3-17

13–9	Electrical Characteristics Over Specified Free-Air Temperature Range
13–10	Timing Parameters for CLKIN, H1, and H3 (Figure 13–9 and Figure 13–10) 13-21
13–11	Timing Parameters for a Memory ($(\overline{M})\overline{STRB}$) = 0) Read/Write (Figure 13–11 and Figure 13–12)
13–12	Timing Parameters for a Memory ($\overline{\text{IOSTRB}} = 0$) Read (Figure 13–13 and Figure 13–14)
13–13	Timing Parameters for a Memory ($\overline{\text{IOSTRB}} = 0$) Write (Figure 13–14)
13–14	Timing Parameters for XF0 and XF1 When Executing LDFI or LDII (Figure 13–15) 13-27
13–15	Timing Parameters for XF0 When Executing STFI or STII (Figure 13–16)
13–16	Timing Parameters for XF0 and XF1 When Executing SIGI (Figure 13–17)
13–17	Timing Parameters for Loading XF Register When Configured as an Output Pin (Figure 13–18)
13–18	Timing Parameters of XF Changing From Output to Input Mode (Figure 13–19) 13-31
13–19	Timing Parameters of XF Changing From Input to Output to Hode (Figure 13–13) 13-32
13-20	Timing Parameters for RESET (Figure 13–21)
13-21	Timing Parameters for SHZ Pin (Figure 13–23)
13-22	Timing Parameters for INT3–INT0 (Figure 13–24)
13–23	Timing Parameters for IACK (Figure 13–25)
13–24	Serial Port Timing Parameters (Figure 13–26 and Figure 13–27) 13-42
13–25	Timing Parameters for HOLD/HOLDA (Figure 13–28)
13–26	Timing Parameters for Peripheral Pin General-Purpose I/O (Figure 13–29) 13-47
13–27	Timing Parameters for Peripheral Pin Changing From General-Purpose Output to Input Mode (Figure 13–30)
13–28	Timing Parameters for Peripheral Pin Changing From General-Purpose Input to Output Mode (Figure 13–31)
13–29	Timing Parameters for Timer Pin (Figure 13–32)
A–1	TMS320C3x Instruction Opcodes
B–1	TMS320C3x Digital Signal Processor Part Number
B2	TMS320C3x Support Tool Part Numbers
C–1	Microprocessor and Microcontroller Tests
C–2	TMS320C3x Transistors
D-1	Current Equation Symbols
F-1	Feature Set Comparison F-2
F2	TMS320C31 Reserved Memory Locations F-3
F–3	CPU Register/Assembler Syntax and Function F-6
F4	BNKCMP and Bank Size F-34
F–5	Indirect Addressing F-35
F–6	Instruction Set Summary F-37
F–7	Parallel Instruction Set Summary F-42

Examples

3—1	Byte-Wide Configured Memory	
3–2	16-Bit Wide Configured Memory	
3–3	32-Bit Wide Configured Memory	
4—1	Floating-Point Multiply (Both Mantissas = -2.0)	4-12
4–2	Floating-Point Multiply (Both Mantissas = 1.5)	
43	Floating-Point Multiply (Both Mantissas = 1.0)	4-13
4—4	Floating-Point Multiply Between Positive and Negative Numbers	4-13
4–5	Floating-Point Multiply by Zero	4-13
4—6.	Floating-Point Addition	4-16
4–7	Floating-Point Subtraction	4-16
4–8	Floating-Point Addition With a 32-Bit Shift	4-17
4–9	Floating-Point Addition/Subtraction and Zero	4-17
4–10	NORM Instruction	4-19
5–1	Direct Addressing	. 5-4
5–2	Auxiliary Register Indirect	. 5-8
5–3	Indirect With Predisplacement Add	. 5-8
5–4	Indirect With Predisplacement Subtract	. 5-9
5–5	Indirect With Predisplacement Add and Modify	. 5-9
5–6	Indirect With Predisplacement Subtract and Modify	5-10
5–7	Indirect With Postdisplacement Add and Modify	5-10
5–8	Indirect With Postdisplacement Subtract and Modify	5-11
5—9	Indirect With Postdisplacement Add and Circular Modify	5-11
5–10	Indirect With Postdisplacement Subtract and Circular Modify	5-12
5–11	Indirect With Preindex Add	5-12
5–12	Indirect With Preindex Subtract	5-13
5–13	Indirect With Preindex Add and Modify	5-13
5–14	Indirect With Preindex Subtract and Modify	5-14
5–15	Indirect With Postindex Add and Modify	5-14
5–16	Indirect With Postindex Subtract and Modify	5-15
517	Indirect With Postindex Add and Circular Modify	5-15

5–18	Indirect With Postindex Subtract and Circular Modify
5–19	Indirect With Postindex Add and Bit-Reversed Modify 5-16
5–20	Short-Immediate Addressing 5-17
5–21	Long-Immediate Addressing 5-17
522	PC-Relative Addressing 5-18
6–1	RPTB Operation
6–2	Incorrectly Placed Standard Branch 6-6
6–3	Incorrectly Placed Delayed Branch 6-6
6–4	Incorrectly Placed Delayed Branches 6-7
6–5	Busy-Waiting Loop
66	Multiprocessor Counter Manipulation
6–7	Implementation of V(S) 6-14
6–8	Implementation of P(S) 6-14
6–9	Code to Synchronize Two TMS320C3xs at the Software Level
9–1	Standard Branch
9–2	Delayed Branch
9–3	Write to an AR Followed by an AR for Address Generation
9–4	A Read of ARs Followed by ARs for Address Generation
9–5	Program Wait Until CPU Data Access Completes
9–6	Program Wait Due to Multicycle Access
9–7	Multicycle Program Memory Fetches
9–8	Single Store Followed by Two Reads
9–9	Parallel Store Followed by Single Read
9–10	Interlocked Load
911	Busy External Port
9-12	Multicycle Data Reads
9–13	Conditional Calls and Traps
9–14	Address Generation Update of an AR Followed by an AR for Address Generation 9-17
9–15	Write to an AR Followed by an AR for Address Generation Without a Pipeline Conflict . 9-18
9–16	Write to DP Followed by a Direct Memory Road Without a Pipeline Conflict
11–1	TMS320C3x Processor Initialization 11-4
11–2	Subroutine Call (Dot Product) 11-8
11–3	Use of Interrupts for Software Polling 11-10
11–4	Context-Save for the TMS320C3x 11-12
11–5	Context-Restore for the TMS320C3x 11-13
11–6	Interrupt Service Routine 11-14
11–7	Delayed Branch Execution

11–8	Loop Using Block Repeat	11-17
11–9	Use of Block Repeat to Find a Maximum	.11-18
11–10	Loop Using Single Repeat	11-19
11—11	Computed GOTO	11-20
11–12	Use of TSTB for Software-Controlled Interrupt	11-21
11–13	Copy a Bit From One Location to Another	11-22
11–14	Block Move Under Program Control	11-23
11–15	Bit-Reversed Addressing	11-24
11–16	Integer Division	11-26
11–17	Inverse of a Floating-Point Number	11-29
11–18	Square Root of a Floating-Point Number	11-32
11–19	64-Bit Addition	
11–20	64-Bit Subtraction	
11–21	32-Bit by 32-Bit Multiplication	
11–22	IEEE toTMS320C3x Conversion (Fast Version)	11-40
11–23	IEEE to TMS320C3x Conversion (Complete Version)	11-42
11–24	TMS320C3x to IEEE Conversion (Fast Version)	11-45
11–25	TMS320C3x to IEEE Conversion (Complete Version)	11-46
11–26	μ-Law Compression	11-49
11–27	μ-Law Expansion	11-50
11–28	A-Law Compression	11-51
11–29	A-Law Expansion	11-52
11–30	FIR Filter	11-54
11–31	IIR Filter (One Biquad)	11-56
11–32	IIR Filters (N > 1 Biquads)	11-59
11–33	Adaptive FIR Filter (LMS Algorithm)	11-62
11–34	Matrix Times a Vector Multiplication	11-65
11–35	Complex, Radix-2, DIF FFT	11-68
11–36	Table With Twiddle Factors for a 64-Point FFT	11-71
11–37	Complex, Radix-4, DIF FFT	11-73
11–38	Real, Radix-2 FFT	11-79
11–39	Inverse Lattice Filter	11-84
11–40	Lattice Filter	11-86



Introduction	1
Architectural Overview	2
CPU Registers, Memory, and Cache	3
Data Formats and Floating-Point Operation	4
Addressing	5
Program Flow Control	6
External Bus Operation	, 7 ,
Peripherals	8
Pipeline Operation	9
Assembly Language Instructions	1
Software Applications	1
Hardware Applications	1
TMS320C3x Signal Description and Electrical Characteristics	1
Instruction Opcodes	A
Development Support/Part Order Information	
Quality and Reliability	C
Calculation of TMS320C30 Power Dissipation	D
SMJ320C30 Digital Signal Processor Data Sheet	Ē


Introduction


Chapter 1

Introduction

The TMS320C3x generation of digital signal processors (DSPs) are high-performance CMOS 32-bit floating-point devices in the TMS320 family of single-chip digital signal processors. Since 1982, when the TMS32010 was introduced, the TMS320 family, with its powerful instruction sets, high-speed number-crunching capabilities, and innovative architectures, established itself as the industry standard and is ideal for DSP applications.

The TMS320 family consists of five generations: TMS320C1x, TMS320C2x, TMS320C3x, TMS320C4x, and TMS320C5x (see Figure 1–1). The expansion includes enhancements of earlier generations and more powerful new generations of digital signal processors.





Fixed-Point Generations

Floating-Point Generations

The 50-ns cycle time of the TMS320C30-40 allows it to execute operations at a performance rate (up to 40 MFLOPS and 20 MIPS) previously available only on a supercomputer. The generation's performance is further enhanced through its large on-chip memories, concurrent DMA controller, two external interface ports, and instruction cache.

This chapter presents the following major topics:

- Processor General Description (Section 1.1 on page 1-3)
- Key Features (TMS320C30—Section 1.2 on page 1-5, TMS320C31— Section 1.3 on page 1-6)
- Typical Applications (Section 1.4 on page 1-7)

1.1 General Description

The TMS320's internal busing and special digital signal processing (DSP) instruction set have the speed and flexibility to execute up to 50 MFLOPS (million floating-point operations per second). The TMS320 family optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides power previously unavailable on a single chip.

The emphasis on total system cost has resulted in a less expensive processor that can be designed into systems currently using costly bit-slice processors. Also, cost/performance selection is provided by the different processors in the TMS320C3x line:

- TMS320C30:
- TMS320C30-27:
- **TMS320C30-40**:
- TMS320C31:
- TMS320C31-27:

60-ns single-cycle execution-time Lower-cost, 74-ns single-cycle execution time Higher speed, 50-ns single-cycle execution time Low cost, 60-ns single-cycle execution time Lower cost, 74-ns single-cycle execution time


All of these processors are described in this user's guide. Essentially, their functionality is the same. However, electrical and timing characteristics vary (described in Chapter 13); part numbering information is found in Section B.4 on page B-15. Throughout this book, TMS320C3x is used to refer to the TMS320C30 and TMS320C31 and all speed variations. TMS320C30 and TMS320C31 are used to refer to all speed variants of those processors where that is appropriate. Special references, such as TMS320C30-40, are used to note any specific exceptions.


The TMS320C30 and TMS320C31 can perform parallel multiply and ALU operations on integer or floating-point data in a single cycle. The processor also possesses a general-purpose register file, program cache, dedicated auxiliary register arithmetic units (ARAU), internal dual-access memories, one DMA channel supporting concurrent I/O, and a short machine-cycle time. High performance and ease of use are products of those features.

General-purpose applications are greatly enhanced by the large address space, multiprocessor interface, internally and externally generated wait states, two external interface ports (one on the TMS320C31), two timers, two serial ports (one on the TMS320C31), and multiple interrupt structure. The TMS320C3x supports a wide variety of system applications from host processor to dedicated coprocessor.

High-level language is more easily implemented through a register-based architecture, large address space, powerful addressing modes, flexible instruction set, and well-supported floating-point arithmetic.

Figure 1–2 is a functional block diagram that shows the interrelationships between the various TMS320C3x key components.





Available on TMS320C30, TMS320C30-27 and

TMS320C30-40

1.2 TMS320C30 Key Features

Some key features of the TMS320C30 are listed below.

- Performance
 - 1) TMS320C30
 - 60-ns single cycle instruction execution time
 - **33.3 MFLOPS (million floating-point operations per second)**
 - 16.7 MIPS (million instructions per second)
 - 2) TMS320C30-27
 - 74-ns single cycle instruction execution time
 - 27 MFLOPS
 - 13.5 MIPS
 - 3) TMS320C30-40
 - 50-ns single cycle instruction execution time
 - 40 MFLOPS
 - 20 MIPS
- One 4K x 32-bit single-cycle dual-access on-chip ROM block
- Two 1K x 32-bit single-cycle dual-access on-chip RAM blocks
- G4 x 32-bit instruction cache
- **G** 32-bit instruction and data words, 24-bit addresses
- 40/32-bit floating-point/integer multiplier and ALU
- 32-bit barrel shifter
- Eight extended-precision registers (accumulators)
- Two address generators with eight auxiliary registers and two auxiliary register arithmetic units
- On-chip direct memory access (DMA) controller for concurrent I/O and CPU operation
- Integer, floating-point, and logical operations
- Two- and three-operand instructions
- Parallel ALU and multiplier instructions in a single cycle
- Block repeat capability
- Zero-overhead loops with single-cycle branches
- Conditional calls and returns
- □ Interlocked instructions for multiprocessing support
- Two 32-bit data buses (24- and 13-bit address)
- Two serial ports to support 8/16/24/32-bit transfers
- Two 32-bit timers
- Two general-purpose external flags, four external interrupts
- 181-pin grid array (PGA) package; 1-μm CMOS

1.3 TMS320C31 Key Features

The TMS320C31 and TMS320C31-27 devices are low-cost 32-bit DSPs that offer the advantages of a floating-point processor and ease of use. These devices are object-code compatible with the TMS320C30. The devices are functionally equivalent and differ only in their respective electrical and timing characteristics. Chapter 13 describes these differences in detail.

TMS320C31 features are identical to those of the TMS320C30 device, except that the TMS320C31 uses a subset of the TMS320C30's standard peripheral and memory interfaces—thus maintaining the TMS320C30 core CPU 33-MFLOP performance while providing the cost advantages associated with 132-pin plastic quad flat pack (PQFP) packaging.

The TMS320C31-27 is a slower speed, pin and object-code compatible version of the TMS320C31. It delivers 27 MFLOPS (million floating-point operations per second) and runs at 27 MHz. The reduced speed allows you to realize an immediate system cost reduction by using slower off-chip memories and a lower cost processor.

Some key features of the TMS320C31, including those which differentiate it from the TMS320C30, are summarized as follows:

- Performance
 - TMS320C31
 - 60-ns single-cycle instruction execution time
 - 33.3 MFLOPS
 - 16.7 MIPS (million instructions per second)
 - TMS320C31-27
 - 74-ns single-cycle instruction execution time
 - 27 MFLOPS
 - 13.5 MIPS
- Flexible boot program loader
- One serial port to support 8/16/24/32-bit transfers
- One 32-bit data bus (24-bit address)
- 132-pin plastic quad flat pack (PQFP) package, .8 μm CMOS

1.4 Typical Applications

The TMS320 family's versatility, realtime performance, and multiple functions offer flexible design approaches in a variety of applications, which are shown in Table 1–1.

Table 1–1. Typical Applications of the TMS320 Family

General-Purpose DSP	Graphics/Imaging	Instrumentation
Digital Filtering	3-D Transformations Rendering	Spectrum Analysis
Convolution	Robot Vision	Function Generation
Correlation	Image Transmission/Compression	Pattern Matching
Hilbert Transforms	Pattern Recognition	Seismic Processing
Fast Fourier Transforms	Image Enhancement	Transient Analysis
Adaptive Filtering	Homomorphic Processing	Digital Filtering
Windowing	Workstations	Phase-Locked Loops
Waveform Generation	Animation/Digital Map	
Voice/Speech	Control	Military
Voice Mail	Disk Control	Secure Communications
Speech Vocoding	Servo Control	Radar Processing
Speech Recognition	Robot Control	Sonar Processing
Speaker Verification	Laser Printer Control	Image Processing
Speech Enhancement	Engine Control	Navigation
Speech Synthesis	Motor Control	Missile Guidance
Text-to-Speech	Kalman Filtering	Radio Frequency Modems
Neural Networks		Sensor Fusion
Telecom	munications	Automotive
Echo Cancellation	FAX	Engine Control
ADPCM Transcoders	Cellular Telephones	Vibration Analysis
Digital PBXs	Speaker Phones	Antiskid Brakes
Line Repeaters	Digital Speech	Adaptive Ride Control
Line Repeaters Channel Multiplexing	Interpolation (DSI)	Global Positioning
Line Repeaters Channel Multiplexing 1200- to 19200-bps Modems	0 1	Global Positioning Navigation
Line Repeaters Channel Multiplexing 1200- to 19200-bps Modems Adaptive Equalizers	Interpolation (DSI) X.25 Packet Switching Video Conferencing	Global Positioning Navigation Voice Commands
Line Repeaters Channel Multiplexing 1200- to 19200-bps Modems Adaptive Equalizers DTMF Encoding/Decoding	Interpolation (DSI) X.25 Packet Switching Video Conferencing Spread Spectrum	Global Positioning Navigation Voice Commands Digital Radio
Line Repeaters Channel Multiplexing 1200- to 19200-bps Modems Adaptive Equalizers	Interpolation (DSI) X.25 Packet Switching Video Conferencing	Global Positioning Navigation Voice Commands
Line Repeaters Channel Multiplexing 1200- to 19200-bps Modems Adaptive Equalizers DTMF Encoding/Decoding	Interpolation (DSI) X.25 Packet Switching Video Conferencing Spread Spectrum	Global Positioning Navigation Voice Commands Digital Radio
Line Repeaters Channel Multiplexing 1200- to 19200-bps Modems Adaptive Equalizers DTMF Encoding/Decoding Data Encryption	Interpolation (DSI) X.25 Packet Switching Video Conferencing Spread Spectrum Communications	Global Positioning Navigation Voice Commands Digital Radio Cellular Telephones
Line Repeaters Channel Multiplexing 1200- to 19200-bps Modems Adaptive Equalizers DTMF Encoding/Decoding Data Encryption Consumer	Interpolation (DSI) X.25 Packet Switching Video Conferencing Spread Spectrum Communications Industrial	Global Positioning Navigation Voice Commands Digital Radio Cellular Telephones Medical
Line Repeaters Channel Multiplexing 1200- to 19200-bps Modems Adaptive Equalizers DTMF Encoding/Decoding Data Encryption Consumer Radar Detectors	Interpolation (DSI) X.25 Packet Switching Video Conferencing Spread Spectrum Communications Industrial Robotics	Global Positioning Navigation Voice Commands Digital Radio Cellular Telephones <u>Medical</u> Hearing Aids Patient Monitoring Ultrasound Equipment
Line Repeaters Channel Multiplexing 1200- to 19200-bps Modems Adaptive Equalizers DTMF Encoding/Decoding Data Encryption Consumer Radar Detectors Power Tools	Interpolation (DSI) X.25 Packet Switching Video Conferencing Spread Spectrum Communications Industrial Robotics Numeric Control	Global Positioning Navigation Voice Commands Digital Radio Cellular Telephones <u>Medical</u> Hearing Aids Patient Monitoring
Line Repeaters Channel Multiplexing 1200- to 19200-bps Modems Adaptive Equalizers DTMF Encoding/Decoding Data Encryption Consumer Radar Detectors Power Tools Digital Audio/TV	Interpolation (DSI) X.25 Packet Switching Video Conferencing Spread Spectrum Communications Industrial Robotics Numeric Control Security Access	Global Positioning Navigation Voice Commands Digital Radio Cellular Telephones <u>Medical</u> Hearing Aids Patient Monitoring Ultrasound Equipment
Line Repeaters Channel Multiplexing 1200- to 19200-bps Modems Adaptive Equalizers DTMF Encoding/Decoding Data Encryption Consumer Radar Detectors Power Tools Digital Audio/TV Music Synthesizer	Interpolation (DSI) X.25 Packet Switching Video Conferencing Spread Spectrum Communications Industrial Robotics Numeric Control Security Access Power Line Monitors	Global Positioning Navigation Voice Commands Digital Radio Cellular Telephones <u>Medical</u> Hearing Aids Patient Monitoring Ultrasound Equipment Diagnostic Tools



Introd	action 1	
Archit	ectural Overview 2	2
CPU R	egisters, Memory, and Cache	
Data F	ormats and Floating-Point Operation 4	
Addre	ssing 5	5
Progra	m Flow Control	
Extern	al Bus Operation	
Periph	erals 8	
Pipeliı	e Operation 9	
Assen	bly Language Instructions	0
Softwa	re Applications	1
Hardw	are Applications	2
TMS3	20C3x Signal Description and Electrical Characteristics	13
Instru	ction Opcodes	A
Develo	opment Support/Part Order Information	B
Qualit	y and Reliability	C
Calcu	ation of TMS320C30 Power Dissipation	D
SMJ3	20C30 Digital Signal Processor Data Sheet	Ξ
Quick	Reference Guide	F

.

,

•

Architectural Overview

Chapter 2


Architectural Overview

The TMS320C3x architecture (shown in Figure 2–1) responds to system demands that are based on sophisticated arithmetic algorithms and which emphasize both hardware and software solutions. High performance is achieved through the precision and wide dynamic range of the floating-point units, large on-chip memory, a high degree of parallelism, and the DMA controller.

Major areas of discussion are listed below.

- Central Processing Unit (CPU) (Section 2.1 on page 2-3)
 - Floating-point/integer multiplier
 - ALU for floating-point, integer, and logical operations
 - 32-bit barrel shifter
 - Internal buses (CPU1/CPU2 and REG1/REG2)
 - Auxiliary register arithmetic units (ARAUs)
 - CPU register file
- Memory Organization (Section 2.2 on page 2-9)
 - RAM, ROM, and cache
 - Memory maps
 - Memory addressing modes
 - Instruction set summary
- □ Internal Bus Operation (Section 2.3 on page 2-22)
- External Bus Operation (Section 2.4 on page 2-23)
- Peripherals (Section 2.5 on page 2-24)
 - Timers
 - Serial ports
- Direct Memory Access (DMA) (Section 2.6 on page 2-26)
- System Integration (Section 2.7 on page 2-27)

Figure 2-1. TMS320C3x Block Diagram




2.1 Central Processing Unit (CPU)

The TMS320C3x has a register-based CPU architecture. The CPU consists of the following components:

- Generating-point/integer multiplier
- ALU for performing arithmetic: floating-point, integer, and logical operations
- 32-bit barrel shifter
- □ Internal buses (CPU1/CPU2 and REG1/REG2)
- Auxiliary register arithmetic units (ARAUs)
- CPU register file

Figure 2–2 shows the various CPU components that are discussed in the succeeding subsections.

Figure 2–2. Central Processing Unit (CPU)



* Disp = an 8-bit integer displacement carried in a program control instruction

2.1.1 Multiplier

The multiplier performs single-cycle multiplications on 24-bit integer and 32-bit floating-point values. The TMS320C3x implementation of floating-point arithmetic allows for floating-point operations at fixed-point speeds via a 50-ns instruction cycle and a high degree of parallelism. To gain even higher throughput, you can use parallel instructions to perform a multiply and ALU operation in a single cycle.

When the multiplier performs floating-point multiplication, the inputs are 32-bit floating-point numbers, and the result is a 40-bit floating-point number. When the multiplier performs integer multiplication, the input data is 24 bits and yields a 32-bit result. Refer to Chapter 4 for detailed information on data formats and floating-point operation.

2.1.2 Arithmetic Logic Unit (ALU)

The ALU performs single-cycle operations on 32-bit integer, 32-bit logical, and 40-bit floating-point data, including single-cycle integer and floating-point conversions. Results of the ALU are always maintained in 32-bit integer or 40-bit floating-point formats. The barrel shifter is used to shift up to 32 bits left or right in a single cycle. Refer to Chapter 4 for detailed information on data formats and floating-point operation.

Internal buses, CPU1/CPU2 and REG1/REG2, carry two operands from memory and two operands from the register file, thus allowing parallel multiplies and adds/subtracts on four integer or floating-point operands in a single cycle.

2.1.3 Auxiliary Register Arithmetic Units (ARAUs)

Two auxiliary register arithmetic units (ARAU0 and ARAU1) can generate two addresses in a single cycle. The ARAUs operate in parallel with the multiplier and ALU. They support addressing with displacements, index registers (IR0 and IR1), and circular and bit-reversed addressing. Refer to Chapter 5 for a description of addressing modes.

2.1.4 CPU Register File

The TMS320C3x provides 28 registers in a multiport register file that is tightly coupled to the CPU. All of these registers can be operated upon by the multiplier and ALU, and can be used as general-purpose registers. However, the registers also have some special functions. For example, the eight extended-precision registers are especially suited for maintaining extended-precision float-ing-point results. The eight auxiliary registers support a variety of indirect addressing modes and can be used as general-purpose 32-bit integer and logical

registers. The remaining registers provide system functions such as addressing, stack management, processor status, interrupts, and block repeat. Refer to Chapter 6 for detailed information and examples of stack management and register usage.

The register names and assigned functions are listed in Table 2–1. Following the table, the function of each register or group of registers is briefly described. Refer to Chapter 3 for detailed information on each of the CPU registers.

Table 2–1. CPU Registers

Register Name	Assigned Function	
R0	Extended-precision register 0	
R1	Extended-precision register 1	
R2	Extended-precision register 2	
R3	Extended-precision register 3	
R4	Extended-precision register 4	
R5	Extended-precision register 5	
R6	Extended-precision register 6	
R7	Extended-precision register 7	
AR0	Auxiliary register 0	
AR1	Auxiliary register 1	
AR2	Auxiliary register 2	
AR3	Auxiliary register 3	
AR4	Auxiliary register 4	
AR5	Auxiliary register 5	
AR6	Auxiliary register 6	
AR7	Auxiliary register 7	
DP	Data-page pointer	
IR0	Index register 0	
IR1	Index register 1	
BK	Block size	
SP	System stack pointer	
ST	Status register	
IE	CPU/DMA interrupt enable	
IF	CPU interrupt flags	
IOF	I/O flags	
RS	Repeat start address	
RE	Repeat end address	
RC	Repeat counter	
PC	Program counter	

The **extended-precision registers (R7—R0)** are capable of storing and supporting operations on 32-bit integer and 40-bit floating-point numbers. Any instruction that assumes the operands are floating-point numbers uses bits 39 - 0. If the operands are either signed or unsigned integers, only bits 31 - 0 are used; bits 39 - 32 remain unchanged. This is true for all shift operations. Refer to Chapter 4 for extended-precision register formats for floating-point and integer numbers.

The 32-bit **auxiliary registers (AR7 — AR0)** can be accessed by the CPU and modified by the two Auxiliary Register Arithmetic Units (ARAUs). The primary

function of the auxiliary registers is the generation of 24-bit addresses. They can also be used as loop counters or as 32-bit general-purpose registers that can be modified by the multiplier and ALU. Refer to Chapter 5 for detailed information and examples of the use of auxiliary registers in addressing.

The data page pointer (DP) is a 32-bit register. The eight LSBs of the data page pointer are used by the direct addressing mode as a pointer to the page of data being addressed. Data pages are 64 K words long with a total of 256 pages.

The 32-bit **index registers** (IR0, IR1) contain the value used by the Auxiliary Register Arithmetic Unit (ARAU) to compute an indexed address. Refer to Chapter 6 for examples of the use of index registers in addressing.

The ARAU uses the 32-bit **block size register (BK)** in circular addressing to specify the data block size.

The **system stack pointer (SP)** is a 32-bit register that contains the address of the top of the system stack. The SP always points to the last element pushed onto the stack. A push performs a preincrement, and a pop performs a post-decrement of the system stack pointer. The SP is manipulated by interrupts, traps, calls, returns, and the PUSH and POP instructions. Refer to Section 5.5 for information about system stack management.

The **status register (ST)** contains global information relating to the state of the CPU. Typically, operations set the condition flags of the status register according to whether the result is zero, negative, etc. This includes register load and store operations as well as arithmetic and logical functions. When the status register is loaded, however, a bit-for-bit replacement is performed with the contents of the source operand, regardless of the state of any bits in the source operand. Therefore, following a load, the contents of the status register are identically equal to the contents of the source operand. This allows the status register to be easily saved and restored. See Table 3–2 for a list and definitions of the status register bits.

The **CPU/DMA interrupt enable register (IE)** is a 32-bit register. The CPU interrupt enable bits are in locations 10 — 0. The DMA interrupt enable bits are in locations 26 — 16. A 1 in a CPU/DMA interrupt enable register bit enables the corresponding interrupt. A 0 disables the corresponding interrupt. Refer to subsection 3.1.8 for bit definitions.

The **CPU interrupt flag register (IF)** is also a 32-bit register (see subsection 3.1.9). A 1 in a CPU interrupt flag register bit indicates that the corresponding interrupt is set. A 0 indicates that the corresponding interrupt is not set.

The I/O flags register (IOF) controls the function of the dedicated external pins, XF0 and XF1. These pins may be configured for input or output and may also be read from and written to. See subsection 3.1.10 for detailed information.

The **repeat counter (RC)** is a 32-bit register used to specify the number of times a block of code is to be repeated when performing a block repeat. When the processor is operating in the repeat mode, the 32-bit **repeat start address register (RS)** contains the starting address of the block of program memory to be repeated, and the 32-bit **repeat end address register (RE)** contains the ending address of the block to be repeated.

The **program counter (PC)** is a 32-bit register containing the address of the next instruction to be fetched. Although the PC is not part of the CPU register file, it is a register that can be modified by instructions that modify the program flow.

2.2 Memory Organization

The total memory space of the TMS320C3x is 16M (million) 32-bit words. Program, data, and I/O space are contained within this 16M-word address space, thus allowing tables, coefficients, program code, or data to be stored in either RAM or ROM. In this way, memory usage is maximized and memory space allocated as desired.


2.2.1 RAM, ROM, and Cache

Figure 2–3 shows how the memory is organized on the TMS320C3x. RAM blocks 0 and 1 are each 1K x 32 bits. The ROM block, available only on the TMS320C30, is 4K x 32 bits. Each RAM and ROM block is capable of supporting two CPU accesses in a single cycle. The separate program buses, data buses, and DMA buses allow for parallel program fetches, data reads and writes, and DMA operations. For example: the CPU can access two data values in one RAM block and perform an external program fetch in parallel with the DMA loading another RAM block, all within a single cycle.

A 64 x 32-bit instruction cache is provided to store often repeated sections of code, thus greatly reducing the number of off-chip accesses necessary. This allows for code to be stored off-chip in slower, lower-cost memories. The external buses are also freed for use by the DMA, external memory fetches, or other devices in the system.

Refer to Chapter 3 for detailed information about the memory and instruction cache.





2.2.2 Memory Maps

The memory map is dependent upon whether the processor is running in the microprocessor mode (MC/MP or MCBL/MP = 0) or the microcomputer mode (MC/MP or MCBL/MP = 1). The memory maps for these modes are similar (see Figure 2–4). Locations 800000h through 801FFFh are mapped to the expansion bus. When this region, available only on the TMS320C30, is accessed, MSTRB is active. Locations 802000h through 803FFFh are reserved. Locations 804000h through 805FFFh are mapped to the expansion bus. When this region, available only on the TMS320C30, is accessed, Locations 804000h through 805FFFh are mapped to the expansion bus. When this region, available only on the TMS320C30, is accessed, IOSTRB is active. Locations 806000h through 807FFFh are reserved. All of the memory-mapped peripheral registers are in locations 808000h through 8097FFh. In both modes, RAM block 0 is located at addresses 809800h through 809FFFh. Locations 80A000h through 0FFFFFFh are accessed over the external memory port (STRB active).


In microprocessor mode, the 4K on-chip ROM (TMS320C30) or bootloader (TMS320C31) is not mapped into the TMS320C3x memory map. Locations 0h through 0BFh consist of interrupt vector, trap vector, and reserved locations, all of which are accessed over the external memory port (STRB active). Locations 0C0h through 7FFFFh are also accessed over the external memory port.

In microcomputer mode, the 4K on-chip ROM (TMS320C30) or bootloader (TMS320C31) is mapped into locations 0h through 0FFFh. There are 192 locations (0h through 0BFh) within this block for interrupt vectors, trap vectors, and a reserved space. Locations 1000h through 7FFFFFh are accessed over the external memory port (STRB active).

Section 3.2 describes the memory maps in greater detail. The peripheral bus map and the vector locations for reset, interrupts, and traps are also given.




Figure 2–4. TMS320C30 Memory Maps



(a) Microprocessor Mode

(b) Microcomputer Mode

Figure 2–5. TMS320C31 Memory Maps



(a) Microprocessor Mode

(b) Microcomputer/Boot Loader Mode

2.2.3 Memory Addressing Modes

The TMS320C3x supports a base set of general-purpose instructions as well as arithmetic-intensive instructions that are particularly suited for digital signal processing and other numeric-intensive applications. Refer to Chapter 5 for detailed information on addressing.

Five groups of addressing modes are provided on the TMS320C3x. Six types of addressing may be used within the groups, as shown in the following list:

- General addressing modes:
 - Register. The operand is a CPU register.
 - Short immediate. The operand is a 16-bit immediate value.
 - Direct. The operand is the contents of a 24-bit address.
 - Indirect. An auxiliary register indicates the address of the operand.
- Three-operand addressing modes:
 - Register. Same as for general addressing mode.
 - Indirect. Same as for general addressing mode.
- Parallel addressing modes:
 - Register. The operand is an extended-precision register.
 - Indirect. Same as for general addressing mode.
- Long-immediate addressing mode.
 - Long-immediate. The operand is a 24-bit immediate value.
- Conditional branch addressing modes:
 - Register. Same as for general addressing mode
 - PC-relative. A signed 16-bit displacement is added to the PC.

2.2.4 Instruction Set Summary

Table 2–2 lists the TMS320C3x instruction set in alphabetical order. Each table entry shows the instruction mnemonic, description, and operation. Refer to Chapter 10 for a functional listing of the instructions and individual instruction descriptions.

Table 2–2. Instruction Set Summary

Mnemonic	Description	Operation
ABSF	Absolute value of a floating-point number	$ src \rightarrow Rn$
ABSI	Absolute value of an integer	$ src \rightarrow Dreg$
ADDC	Add integers with carry	$src + Dreg + C \rightarrow Dreg$
ADDC3	Add integers with carry (3-operand)	src1 + src2 + C \rightarrow Dreg
ADDF	Add floating-point values	src + Rn → Rn
ADDF3	Add floating-point values (3-operand)	src1 + src2 \rightarrow Rn
ADDI	Add integers	src + Dreg \rightarrow Dreg
ADDI3	Add integers (3-operand)	src1 + src2 + \rightarrow Dreg
AND	Bitwise logical-AND	Dreg AND src \rightarrow Dreg
AND3	Bitwise logical-AND (3-operand)	src1 AND src2 \rightarrow Dreg
ANDN	Bitwise logical-AND with complement	Dreg AND $\overline{\text{src}} \rightarrow \text{Dreg}$
ANDN3	Bitwise logical-ANDN (3-operand)	src1 AND $\overline{\text{src2}} \rightarrow \text{Dreg}$
ASH	Arithmetic shift	If count ≥ 0: (Shifted Dreg left by count) → Dreg Else: (Shifted Dreg right by count) → Dreg
ASH3	Arithmetic shift (3-operand)	If count ≥ 0: (Shifted src left by count) → Dreg Else: (Shifted src right by count) → Dreg
Bcond	Branch conditionally (standard)	If cond = true: If Csrc is a register, Csrc \rightarrow PC If Csrc is a value, Csrc + PC \rightarrow PC Else, PC + 1 \rightarrow PC
BcondD	Branch conditionally (delayed)	If cond = true: If Csrc is a register, Csrc \rightarrow PC If Csrc is a value, Csrc + PC + 3 \rightarrow PC Else, PC + 1 \rightarrow PC

LEGEND:

src src1 src2 Csrc Sreg count SP GIE RM TOS	general addressing modes three-operand addressing modes three-operand addressing modes conditional-branch addressing modes register address (any register) shift value (general addressing modes) stack pointer global interrupt enable register repeat mode bit top of stack	Dreg Rn Daddr ARn addr cond ST RE RS PC C	register address (any register) register address (R7 — R0) destination memory address auxiliary register n (AR7 — AR0) 24-bit immediate address (label) condition code (see Chapter 11) status register repeat interrupt register repeat start register program counter carry bit
--	--	---	---

Mnemonic	Description	Operation
BR	Branch unconditionally (standard)	Value → PC
BRD	Branch unconditionally (delayed)	Value \rightarrow PC
CALL	Call subroutine	$PC + 1 \rightarrow TOS$ Value $\rightarrow PC$
CALL <i>cond</i>	Call subroutine conditionally	If cond = true: PC + 1 \rightarrow TOS If Csrc is a register, Csrc \rightarrow PC If Csrc is a value, Csrc + PC \rightarrow Else, PC + 1 \rightarrow PC
CMPF	Compare floating-point values	Set flags on Rn – src
CMPF3	Compare floating-point values (3-operand)	Set flags on src1 – src2
CMPI	Compare integers	Set flags on Dreg – src
CMPI3	Compare integers (3-operand)	Set flags on src1 - src2
DBcond	Decrement and branch conditionally (standard)	ARn – 1 \rightarrow ARn If cond = true and ARn \ge 0:

Decrement and branch conditionally

Convert floating-point value to integer

Convert integer to floating-point value

Load floating-point value conditionally

Load floating-point value, interlocked

Interrupt acknowledge

Load floating-point exponent

Load floating-point value

Load integer conditionally

Idle until interrupt

Load integer

(delayed)

Table 2–2. Instruction Set Summary (Continued)

DBcondD

FIX

FLOAT

IACK

IDLE

LDE

LDF

LDFI

LDI

LDIcond

LDFcond

If Csrc is a register, Csrc \rightarrow PC If Csrc is a value, Csrc + PC + 1 \rightarrow PC

Else, PC + 1 \rightarrow PC

Else, PC + 1 \rightarrow PC

Fix (src) \rightarrow Dreg

 $Float(src) \rightarrow Rn$

 $PC + 1 \rightarrow PC$ Idle until next interrupt

 $\operatorname{src} \rightarrow \operatorname{Rn}$

 $src \rightarrow Dreg$

Dummy read of src IACK toggled low, then high

src(exponent) \rightarrow Rn(exponent)

Signal interlocked operation src \rightarrow Rn

If cond = true, src \rightarrow Rn Else, Rn is not changed

If cond = true, src \rightarrow Dreg Else, Dreg is not changed

If cond = true and ARn \ge 0: If Csrc is a register, Csrc \rightarrow PC If Csrc is a value, Csrc + PC + 3 \rightarrow PC

 $ARn - 1 \rightarrow ARn$

2-16

Mnemonic	Description	Operation
LDII	Load integer, interlocked	Signal interlocked operation src $ ightarrow$ Dreg
LDM	Load floating-point mantissa	src (mantissa) → Rn (mantissa)
LSH	Logical shift	If count ≥ 0: (Dreg left-shifted by count) → Dreg Else: (Dreg right-shifted by count) → Dreg
LSH3	Logical shift (3-operand)	If count ≥ 0: (src left-shifted by count) → Dreg Else: (src right-shifted by count) → Dreg
MPYF	Multiply floating-point values	$\operatorname{src} \times \operatorname{Rn} \longrightarrow \operatorname{Rn}$
MPYF3	Multiply floating-point value (3-operand)	src1 \times src2 \rightarrow Rn
MPYI	Multiply integers	$\operatorname{src} \times \operatorname{Dreg} \rightarrow \operatorname{Dreg}$
MPYI3	Multiply integers (3-operand)	src1 × src2 \rightarrow Dreg
NEGB	Negate integer with borrow	$0 - \text{src} - \text{C} \rightarrow \text{Dreg}$
NEGF	Negate floating-point value	$0 - \text{src} \rightarrow \text{Rn}$
NEGI	Negate integer	$0 - \text{src} \rightarrow \text{Dreg}$
NOP	No operation	Modify ARn if specified
NORM	Normalize floating-point value	Normalize (src) \rightarrow Rn
NOT	Bitwise logical-complement	$\overline{\mathrm{src}} \rightarrow \mathrm{Dreg}$
OR	Bitwise logical-OR	Dreg OR src \rightarrow Dreg
OR3	Bitwise logical-OR (3-operand)	src1 OR src2 \rightarrow Dreg
POP	Pop integer from stack	*SP→Dreg
POPF	Pop floating-point value from stack	*SP→Rn
PUSH	Push integer on stack	Sreg \rightarrow *++ SP

Table 2–2. Instruction Set Summary (Continued)

LEGEND:

Mnemonic	Description	Operation
PUSHF	Push floating-point value on stack	$Rn \rightarrow *++ SP$
RETI <i>cond</i>	Return from interrupt conditionally	If cond = true or missing: *SP- $-\rightarrow$ PC 1 \rightarrow ST (GIE) Else, continue
RETScond	Return from subroutine conditionally	If cond = true or missing: *SP−−→ PC Else, continue
RND	Round floating-point value	Round (src) \rightarrow Rn
ROL	Rotate left	Dreg rotated left 1 bit \rightarrow Dreg
ROLC	Rotate left through carry	Dreg rotated left 1 bit through carry $ ightarrow$ Dreg
ROR	Rotate right	Dreg rotated right 1 bit \rightarrow Dreg
RORC	Rotate right through carry	Dreg rotated right 1 bit through carry $ ightarrow$
RPTB	Repeat block of instructions	src \rightarrow RE 1 \rightarrow ST (RM) Next PC \rightarrow RS
RPTS	Repeat single instruction	src \rightarrow RC 1 \rightarrow ST (RM) Next PC \rightarrow RS Next PC \rightarrow RE
SIGI	Signal, interlocked	Signal interlocked operation Wait for interlock acknowledge Clear interlock
STF	Store floating-point value	$Rn \rightarrow Daddr$
STFI	Store floating-point value, interlocked	$Rn \rightarrow Daddr$ Signal end of interlocked operation
STI	Store integer	Sreg \rightarrow Daddr
STII	Store integer, interlocked	Sreg \rightarrow Daddr Signal end of interlocked operation
SUBB	Subtract integers with borrow	$Dreg - src - C \rightarrow Dreg$
SUBB3	Subtract integers with borrow (3-operand)	src1 – src2 – C → Dreg
SUBC	Subtract integers conditionally	If Dreg – src ≥ 0: [(Dreg – src) << 1] OR 1 \rightarrow Dreg Else, Dreg << 1 \rightarrow Dreg

Table 2–2. Instruction Set Summary (Concluded)

Mnemonic	Description	Operation
SUBF	Subtract floating-point values	$Rn - src \rightarrow Rn$
SUBF3	Subtract floating-point values (3-operand)	src1 – src2 \rightarrow Rn
SUBI	Subtract integers	$Dreg - src \rightarrow Dreg$
SUBI3	Subtract integers (3-operand)	src1 – src2 \rightarrow Dreg
SUBRB	Subtract reverse integer with borrow	src – Dreg – C \rightarrow Dreg
SUBRF	Subtract reverse floating-point value	src – Rn→ Rn
SUBRI	Subtract reverse integer	src – Dreg \rightarrow Dreg
SWI	Software interrupt	Perform emulator interrupt sequence
TRAP <i>cond</i>	Trap conditionally	If cond = true or missing: Next PC \rightarrow * ++ SP Trap vector N \rightarrow PC 0 \rightarrow ST (GIE) Else, continue
TSTB	Test bit fields	Dreg AND src
TSTB3	Test bit fields (3-operand)	src1 AND src2
XOR	Bitwise exclusive-OR	Dreg XOR src \rightarrow Dreg
XOR3	Bitwise exclusive-OR (3-operand)	src1 XOR src2 \rightarrow Dreg

LEGEND:

src	general addressing modes	Dreg	register address (any register)
src1	three-operand addressing modes	Rn	register address (R7 — R0)
src2	three-operand addressing modes	Daddr	destination memory address
Csrc	conditional-branch addressing modes	ARn	auxiliary register n (AR7 - AR0)
Sreg	register address (any register)	addr	24-bit immediate address (label)
count	shift value (general addressing modes)	cond	condition code (see Chapter 11)
SP	stack pointer	ST	status register
GIE	global interrupt enable register	RE	repeat interrupt register
RM	repeat mode bit	RS	repeat start register
TOS	top of stack	PC	program counter
		С	carry bit

Table 2–3.	Parallel	Instruction	Set	Summary
------------	----------	-------------	-----	---------

Mnemonic	Description	Operation	
	Parallel Arithmetic With	n Store Instructions	
ABSF STF	Absolute value of a floating-point	src2 → dst1 src3 → dst2	
ABSI STI	Absolute value of an integer	src2 → dst1 src3 → dst2	
ADDF3 STF	Add floating-point	src1 + src2 \rightarrow dst1 src3 \rightarrow dst2	
ADDI3 STI	Add integer	src1 + src2 \rightarrow dst1 src3 \rightarrow dst2	
AND3 STI	Bitwise logical-AND	src1 AND src2 \rightarrow dst1 src3 \rightarrow dst2	
ASH3 STI	Arithmetic shift	If count \geq 0: src2 << count \rightarrow dst1 src3 \rightarrow dst2 Else: src2 >> count \rightarrow dst1 src3 \rightarrow dst2	
FIX STI	Convert floating-point to integer	$\begin{array}{l} Fix(src2) \to dst1 \\ \ src3 \to dst2 \end{array}$	
FLOAT STF	Convert integer to floating-point	Float(src2) \rightarrow dst1 src3 \rightarrow dst2	
LDF STF	Load floating-point	src2 → dst1 src3 → dst2	
LDI STI	Load integer	$src2 \rightarrow dst1$ $src3 \rightarrow dst2$	
LSH3 STI	Logical shift	If count \geq 0: src2 << count \rightarrow dst1 src3 \rightarrow dst2 Else: src2 >> count \rightarrow dst1 src3 \rightarrow dst2	
MPYF3 STF	Multiply floating-point	src1 x src2 \rightarrow dst1 src3 \rightarrow dst2	
MPYI3 STI	Multiply integer	src1 x src2 \rightarrow dst1 src3 \rightarrow dst2	
NEGF STF	Negate floating-point	0– src2 → dst1 src3 → dst2	

Mnemonic	Description	Operation	
Parallel Arithmetic With Store Instructions (Concluded)			
NEGI STI	Negate integer	$\begin{array}{c} 0 - \operatorname{src2} \to \operatorname{dst1} \\ \operatorname{src3} \ \to \ \operatorname{dst2} \end{array}$	
NOT STI	Complement	$\frac{1}{\text{src1}} \rightarrow \text{dst1}$ src3 \rightarrow dst2	
OR3 STI	Bitwise logical-OR	src1 OR src2 \rightarrow dst1 src3 \rightarrow dst2	
STF STF	Store floating-point	src1 \rightarrow dst1 src3 \rightarrow dst2	
STI STI	Store integer	src1 → dst1 src3 → dst2	
SUBF3 STF	Subtract floating-point	src1 – src2 \rightarrow dst1 src3 \rightarrow dst2	
SUBI3 STI	Subtract integer	src1 – src2 \rightarrow dst1 src3 \rightarrow dst2	
XOR3 STI	Bitwise exclusive-OR	src1 XOR src2 \rightarrow dst1 src3 \rightarrow dst2	
	Parallel Load In	structions	
LDF LDF	Load floating-point	src2 \rightarrow dst1 src4 \rightarrow dst2	
LDI LDI	Load integer	src2 \rightarrow dst1 src4 \rightarrow dst2	
Parallel Multiply And Add/Subtract Instructions			
MPYF3 ADDF3	Multiply and add floating-point	op1 x op2 → op3 op4 + op5 → op6	
MPYF3 SUBF3	Multiply and subtract floating-point	op1 x op2 → op3 op4 – op5 → op6	
MPYI3 ADDI3	Multiply and add integer	op1 x op2 → op3 op4 + op5 → op6	
MPYI3 SUBI3	Multiply and subtract integer	op1 x op2 → op3 op4 – op5 → op6	

Table 2–3. Parallel Instruction Set Summary (Concluded)

LEGEND:

src1	register addr (R7 — R0)	src2	indirect addr (disp = 0, 1, IR0, IR1)
src3	register addr (R7 — R0)	src4	indirect addr (disp = 0, 1, IR0, IR1)
dst1	register addr (R7 — R0)	dst2	indirect addr (disp = $0, 1, IR0, IR1$)
op3	register addr (R0 or R1)	op6	register addr (R2 or R3)

op1,op2,op4,op5 – Two of these operands must be specified using register addr, and two must be specified using indirect.

2.3 Internal Bus Operation

A large portion of the TMS320C3x's high performance is due to internal busing and parallelism. The separate program buses (PADDR and PDATA), data buses (DADDR1, DADDR2, and DDATA), and DMA buses (DMAADDR and DMADATA) allow for parallel program fetches, data accesses, and DMA accesses. These buses connect all of the physical spaces (on-chip memory, off-chip memory, and on-chip peripherals) supported by the TMS320C30. Figure 2–3 shows these internal buses and their connection to on-chip and offchip memory blocks.

The program counter (PC) is connected to the 24-bit program address bus (PADDR). The instruction register (IR) is connected to the 32-bit program data bus (PDATA). These buses can fetch a single instruction word every machine cycle.

The 24-bit data address buses (DADDR1 and DADDR2) and the 32-bit data data bus (DDATA) support two data memory accesses every machine cycle. The DDATA bus carries data to the CPU over the CPU1 and CPU2 buses. The CPU1 and CPU2 buses can carry two data memory operands to the multiplier, ALU, and register file every machine cycle. Also internal to the CPU are register buses REG1 and REG2 that can carry two data values from the register file to the multiplier and ALU every machine cycle. Figure 2–2 shows the buses internal to the CPU section of the processor.

The DMA controller is supported with a 24-bit address bus (DMAADDR) and a 32-bit data bus (DMADATA). These buses allow the DMA to perform memory accesses in parallel with the memory accesses occurring from the data and program buses.

2.4 External Bus Operation

The TMS320C30 provides two external interfaces: the primary bus and the expansion bus. The TMS320C31 provides one external interface: the primary bus. Both primary and expansion buses consist of a 32-bit data bus and a set of control signals. The primary bus has a 24-bit address bus, whereas the expansion bus has a 13-bit address bus. Both buses can be used to address external program/data memory or I/O space. The buses also have an external RDY signal for wait-state generation. Additional wait states may be inserted under software control. Refer to Chapter 7 for detailed information on external bus operation.

2.4.1 External Interrupts

The TMS320C3x supports four external interrupts (INT3–INT0), a number of internal interrupts, and a nonmaskable external RESET signal. These can be used to interrupt either the DMA or the CPU. When the CPU responds to the interrupt, the IACK pin can be used to signal an external interrupt acknowledge. Section 6.5 (beginning on page 6-16) cover RESET and interrupt processing.


2.4.2 Interlocked-Instruction Signaling

Two external I/O flags, XF0 and XF1, can be configured as input or output pins under software control. These pins are also used by the interlocked operations of the TMS320C3x. The interlocked-operations instruction group supports multiprocessor communication (see Section 6.4 on page 6-10 for examples of the use of interlocked instructions).

2.5 Peripherals

All TMS320C3x peripherals are controlled through memory-mapped registers on a dedicated peripheral bus. This peripheral bus is composed of a 32-bit data bus and a 24-bit address bus. This peripheral bus permits straightforward communication to the peripherals. The TMS320C3x peripherals include two timers and two serial ports (only one serial port is available on the TMS320C31). Figure 2–6 shows the peripherals with associated buses and signals. Refer to Chapter 8 for detailed information on the peripherals.

Figure 2–6. Peripheral Modules



2.5.1 Timers

The two timer modules are general-purpose 32-bit timer/event counters with two signaling modes and internal or external clocking. Each timer has an I/O pin that can be used as an input clock to the timer or as an output signal driven by the timer. The pin may also be configured as a general-purpose I/O pin.


2.5.2 Serial Ports

The two bidirectional serial ports are totally independent. They are identical with a complementary set of control registers controlling each one. Each serial port can be configured to transfer 8, 16, 24, or 32 bits of data per word. The clock for each serial port can originate either internally or externally. An internally generated divide-down clock is provided. The serial port pins are configurable as general-purpose I/O pins. The serial ports can also be configured as timers. A special handshake mode allows TMS320C3xs to communicate over their serial ports with guaranteed synchronization.

2.6 Direct Memory Access (DMA)

The on-chip Direct Memory Access (DMA) controller can read from or write to any location in the memory map without interfering with the operation of the CPU. Therefore, the TMS320C3x can interface to slow external memories and peripherals without reducing throughput to the CPU. The DMA controller contains its own address generators, source and destination registers, and transfer counter. Dedicated DMA address and data buses allow for minimization of conflicts between the CPU and the DMA controller. A DMA operation consists of a block or single-word transfer to or from memory. Refer to Chapter 8 for detailed information on the DMA. Figure 2–7 shows the DMA controller with associated buses.

Figure 2–7. DMA Controller



2.7 System Integration

In summary, the TMS320C3x is a powerful DSP system because of its integration of an innovative, high-performance CPU, two external interface ports, large memories, and efficient buses to support its speed. A single chip contains this system along with peripherals such as a DMA controller, two serial ports, and two timers. The total system real estate and price have been reduced, providing the user with a true single-chip solution.



Introduction
Architectural Overview 2
CPU Registers, Memory, and Cache 3
Data Formats and Floating-Point Operation 4
Addressing 5
Program Flow Control 6
External Bus Operation 7
Peripherals 8
Pipeline Operation 9
Assembly Language Instructions 10
Software Applications 11
Hardware Applications 12
TMS320C3x Signal Description and Electrical Characteristics 13
Instruction Opcodes A
Development Support/Part Order Information
Quality and Reliability
 Calculation of TMS320C30 Power Dissipation
SMJ320C30 Digital Signal Processor Data Sheet
Quick Reference Guide

`

CPU Registers, Memory, and Cache

CPU Registers, Memory, and Cache

The CPU register file contains 28 registers that can be operated on by the multiplier and ALU (arithmetic logic unit). Included in the register file are the auxiliary registers, extended-precision registers, and index registers. The registers in the CPU register file support addressing, floating-point/integer operations, stack management, processor status, block repeats, and interrupts.

The TMS320C3x provides a total memory space of 16M (million) 32-bit words containing program, data, and I/O space. Two RAM blocks of 1K x 32 bits each and a ROM block, available only on the TMS320C30, of 4K x 32 bits permit two CPU accesses in a single cycle. The memory maps for the microcomputer and microprocessor modes are similar, except that the on-chip ROM is not used in microprocessor mode.

A 64 x 32-bit instruction cache stores often repeated sections of code. This greatly reduces the number of off-chip accesses and allows code to be stored off-chip in slower, lower-cost memories. Three bits in the CPU status register control the clear, enable, or freeze of the cache.

This chapter describes in detail each of the CPU registers, the memory maps, and the instruction cache. Major topics are as follows:

- CPU Register File (Section 3.1 on page 3-3)
 - Extended-precision registers (R7 R0)
 - Auxiliary registers (AR7 AR0)
 - Index registers (IR0, IR1)
 - Block-size register (BK)
 - Data-page pointer (DP)
 - System stack pointer (SP)
 - Status register (ST)
 - CPU/DMA interrupt enable register (IE)
 - CPU interrupt flag register (IF)
 - I/O flags register (IOF)

- Repeat-counter (RC) and block-repeat registers (RS, RE)
- Program counter (PC)
- Memory (Section 3.2 on page 3-12)
 - Memory maps
 - Peripheral bus map
 - Reset/interrupt/trap map
- □ Instruction Cache (Section 3.3 on page 3-19)
 - Cache architecture
 - Cache algorithm
 - Cache control bits

3.1 CPU Register File

The TMS320C3x provides 28 registers in a multiport register file that is tightly coupled to the CPU. The PC is not included in the 28 registers. All of these registers can be operated upon by the multiplier and ALU, and can be used as general-purpose 32-bit registers. However, the registers also have some special functions for which they are particularly appropriate. For example, the eight extended-precision registers are especially suited for maintaining extended-precision floating-point results. The eight auxiliary registers support a variety of indirect addressing modes and can be used as general-purpose 32-bit integer and logical registers. The remaining registers provide system functions such as addressing, stack management, processor status, interrupts, and block repeat. Refer to Chapter 5 for detailed information and examples of the use of CPU registers in addressing.

The registers names and assigned function are listed in Table 3-1.

Table 3–1. CPU Registers

Register	Assigned Function Name
R0	Extended-precision register 0
R1	Extended-precision register 1
R2	Extended-precision register 2
R3	Extended-precision register 3
R4	Extended-precision register 4
R5	Extended-precision register 5
R6	Extended-precision register 6
R7	Extended-precision register 7
AR0	Auxiliary register 0
AR1	Auxiliary register 1
AR2	Auxiliary register 2
AR3	Auxiliary register 3
AR4	Auxiliary register 4
AR5	Auxiliary register 5
AR6	Auxiliary register 6
AR7	Auxiliary register 7
DP	Data-page pointer
IR0	Index register 0
IR1	Index register 1
BK	Block-size register
SP	System stack pointer
ST	Status register
IE	CPU/DMA interrupt enable
IF	CPU interrupt flags
IOF	I/O flags
RS	Repeat start address
RE	Repeat end address
RC	Repeat counter
PC	Program counter


3.1.1 Extended-Precision Registers (R7 — R0)

The eight extended-precision registers (R7 - R0) are capable of storing and supporting operations on 32-bit integer and 40-bit floating-point numbers. These registers consist of two separate and distinct regions:

- bits 39 32: dedicated to storage of the exponent (e) of the floating-point number.
- bits 31 0: store the mantissa of the floating-point number:
 - bit 31: sign bit (s),
 - bits 30 0: the fraction (f).


Any instruction that assumes the operands are floating-point numbers uses bits 39 — 0. Figure 3–1 illustrates the storage of 40-bit floating-point numbers in the extended-precision registers.

Figure 3–1. Extended-Precision Register Floating-Point Format



For integer operations, bits 31 - 0 of the extended-precision registers contain the integer (signed or unsigned). Any instruction that assumes the operands are either signed or unsigned integers uses only bits 31 - 0. Bits 39 - 32 remain unchanged. This is true for all shift operations. The storage of 32-bit integers in the extended-precision registers is shown in Figure 3-2.

Figure 3–2. Extended-Precision Register Integer Format



3.1.2 Auxiliary Registers (AR7 — AR0)

The eight 32-bit auxiliary registers (AR7 — AR0) can be accessed by the CPU and modified by the two Auxiliary Register Arithmetic Units (ARAUs). The primary function of the auxiliary registers is the generation of 24-bit addresses. However, they can also be used as loop counters in indirect addressing or as 32-bit general-purpose registers that can be modified by the multiplier and ALU. Refer to Chapter 5 for detailed information and examples of the use of auxiliary registers in addressing.

3.1.3 Data-Page Pointer (DP)

The data-page pointer (DP) is a 32-bit register, which is loaded using the LDP instruction. The eight LSBs of the data-page pointer are used by the direct addressing mode as a pointer to the page of data being addressed. Data pages are 64 K words long with a total of 256 pages. Bits 31 — 8 are reserved; you should always keep these zero.

3.1.4 Index Registers (IR0, IR1)

The 32-bit index registers (IR0 and IR1) are used by the Auxiliary Register Arithmetic Unit (ARAU) for indexing the address. Refer to Chapter 5 for detailed information and examples of the use of index registers in addressing.

3.1.5 Block-Size Register (BK)

The 32-bit block-size register (BK) is used by the ARAU in circular addressing to specify the data block size (see Section 5.3 on page 5-24).

3.1.6 System Stack Pointer (SP)

The system stack pointer (SP) is a 32-bit register that contains the address of the top of the system stack. The SP always points to the last element pushed onto the stack. The SP is manipulated by interrupts, traps, calls, returns, and the PUSH, PUSHF, POP, and POPF instructions. Pushes and pops of the stack perform preincrement and postdecrement, respectively, on all 32 bits of the stack pointer. However, only the 24 LSBs are used as an address. Refer to Section 5.5 on page 5-30 for information about system stack management.

3.1.7 Status Register (ST)

The status register (ST) contains global information relating to the state of the CPU. Typically, operations set the condition flags of the status register according to whether the result is zero, negative, etc. This includes register load and store operations as well as arithmetic and logical functions. When the status register is loaded, however, the contents of the source operand replace the current contents bit-for-bit, regardless of the state of any bits in the source operand. Therefore, following a load, the contents of the status register are identically equal to the contents of the source operand. This allows the status register to be saved easily and restored. At system reset, 0 is written to this register.

The format of the status register is shown in Figure 3–3. Table 3–2 defines the status register bits, their names, and functions.

Figure 3–3. Status Register

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx
											-					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	.0
Γ	xx	xx	GIE	сс	CE	CF	xx	RM	OVM	LUF	LV	UF	N	z	v	С
			R/W	R/W	R/W	R/W		R/W								
N	OTE:		x = rese = read,													

Table 3–2. Status Register Bits Summary

Bit	Name	Reset Value	Function
0†	С	0	Carry flag.
1†	V	0	Overflow flag.
2†	Z	0	Zero flag.
3†	N	0	Negative flag.
4†	UF	0	Floating-point underflow flag.
5†	LV	0	Latched overflow flag.
6†	LUF	0	Latched floating-point underflow flag.
7	OVM	0	Overflow mode flag. This flag affects only the integer operations. If OVM = 0, the overflow mode is turned off; integer results that overflow are treated in no special way. If $OVM = 1$,
			 a) integer results overflowing in the positive direction are set to the most positive 32-bit twos-complement number (7FFFFFFh) b) integer results overflowing in the negative direction are set to the most negative 32-bit twos-complement number (80000000h). Note that the function of V and LV is independent of the setting of OVM.
8	RM	0	Repeat mode flag. If RM = 1, the PC is being modified in either the repeat-block or repeat-single mode.
9	Reserved	0	Read as 0.
10	CF	0	Cache freeze. When $CF = 1$, the cache is frozen. If the cache is enabled ($CE = 1$), fetches from the cache are allowed, but no modification of the state of the cache is performed. This function can be used to save frequently used code resident in the cache. At reset, 0 is written to this bit. Cache clearing ($CC=1$) is allowed when $CF=0$.
11	CE	0	Cache enable. $CE = 1$ enables the cache, allowing the cache to be used according to the least recently used (LRU) cache algorithm. $CE = 0$ dis- ables the cache; no update or modification of the cache can be per- formed. No fetches are made from the cache. This function is useful for system debug. At system reset, 0 is written to this bit. Cache clearing (CC = 1) is allowed when CE=0.
12	CC	0	Cache clear. $CC = 1$ invalidates all entries in the cache. This bit is always cleared after it is written to and thus always read as 0. At reset, 0 is written to this bit.
13	GIE	0	Global interrupt enable. If $GIE = 1$, the CPU responds to an enabled interrupt. If $GIE = 0$, the CPU does not respond to an enabled interrupt.
15 — 14	Reserved	0	Read as 0.
31 — 16	Reserved	0-0	Value undefined.

[†] The seven condition flags (ST bits 6 —0) are defined in Section 10.2 on page 10-9.

3.1.8 CPU/DMA Interrupt Enable Register (IE)

The CPU/DMA interrupt enable register (IE) is a 32-bit register (see Figure 3–4). The CPU interrupt enable bits are in locations 10 - 0. The DMA interrupt enable bits are in locations 26 - 16. A 1 in a CPU/DMA interrupt enable register bit enables the corresponding interrupt. A 0 disables the corresponding interrupt. At reset, 0 is written to this register. Table 3–3 defines the register bits, the bit names, and the bit functions.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
xx	xx	xx	xx	xx	EDINT (DMA)	ETINT1 (DMA)	ETINTO (DMA)	ERINT1 (DMA)	EXINT1 (DMA)	ERINTO (DMA)	EXINTO (DMA)	EINT3 (DMA)	EINT2 (DMA)	EINT1 (DMA)	EINTO (DMA)
-					R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
xx	xx	xx	xx	xx	EDINT (CPU)	ETINT1 (CPU)	ETINTO (CPU)	ERINT1 (CPU)	EXINT1 (CPU)	ERINTO (CPU)	EXINTO (CPU)	EINT3 (CPU)	EINT2 (CPU)	EINT1 (CPU)	EINTO (CPU)
					• •										

Figure 3–4. CPU/DMA Interrupt Enable Register (IE)

NOTE: xx = reserved bit, read as 0.

R = read, W = write.

Table 3–3. IE Register Bits Summary

Bit	Name	Reset Value	Function
0	EINTO	0	Enable external interrupt 0 (CPU)
1	EINT1	0	Enable external interrupt 1 (CPU)
2	EINT2	0	Enable external interrupt 2 (CPU)
3	EINT3	0	Enable external interrupt 3 (CPU)
4	EXINT0	0	Enable serial-port 0 transmit interrupt (CPU)
5	ERINT0	0	Enable serial-port 0 receive interrupt (CPU)
6	EXINT1	0	Enable serial-port 1 transmit interrupt (CPU)
7	ERINT1	0	Enable serial-port 1 receive interrupt (CPU)
8	ETINT0	0	Enable timer 0 interrupt (CPU)
9	ETINT1	0	Enable timer 1 interrupt (CPU)
10	EDINT	0	Enable DMA controller interrupt (CPU)
15 — 11	Reserved	0	Value undefined
16	EINT0	0	Enable external interrupt 0 (DMA)
17	EINT1	0	Enable external interrupt 1 (DMA)
18	EINT2	0	Enable external interrupt 2 (DMA)
19	EINT3	0	Enable external interrupt 3 (DMA)
20	EXINT0	0	Enable serial-port 0 transmit interrupt (DMA)
21	ERINT0	0	Enable serial-port 0 receive interrupt (DMA)
22	EXINT1	0	Enable serial-port 1 transmit interrupt (DMA)
23	ERINT1	0	Enable serial-port 1 receive interrupt (DMA)
24	ETINT0	0	Enable timer 0 interrupt (DMA)
25	ETINT1	0	Enable timer 1 interrupt (DMA)
26	EDINT	0	Enable DMA controller interrupt (DMA)
31 — 27	Reserved	0-0	Value undefined

3.1.9 CPU Interrupt Flag Register (IF)

The 32-bit CPU interrupt flag register (IF) is shown in Figure 3–5. A 1 in a CPU interrupt flag register bit indicates that the corresponding interrupt is set. The IF bits are set to 1 when an interrupt occurs. They may also be set to 1 through software to cause an interrupt. A 0 indicates that the corresponding interrupt is not set. If a 0 is written to an interrupt flag register bit, the corresponding interrupt is cleared. At reset, 0 is written to this register. Table 3–4 lists the bit fields, bit field names, and bit field functions of the CPU interrupt flag register.

Figure 3–5. CPU Interrupt Flag Register (IF)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
xx	xx	xx	xx	xx	xx	XX	xx	xx	xx	xx	xx	xx	xx	xx	xx
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
xx	xx	xx	xx	xx	DINT	TINT1	TINTO	RINT1	XINT1	RINT0	XINTO	INT3	INT2	INT1	INT0
					R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 3–4. IF Register Bits Summary

Bit	Name	Reset Value	Function
0	INT0	0	External interrupt 0 flag
1	INT1	0	External interrupt 1 flag
2	INT2	0	External interrupt 2 flag
3	INT3	0	External interrupt 3 flag
4	XINT0	0	Serial-port 0 transmit interrupt flag
5	RINT0	0	Serial-port 0 receive interrupt flag
6	XINT1 [†]	0	Serial-port 1 transmit interrupt flag
7	RINT1 [†]	0	Serial-port 1 receive interrupt flag
8	TINTO	0	Timer 0 interrupt flag
9	TINT1	0	Timer 1 interrupt flag
10	DINT	0	DMA channel interrupt flag
31 — 11	Reserved	0–0	Value undefined

† Reserved on TMS320C31.

3.1.10 I/O Flags Register (IOF)

The I/O flags register (IOF) is shown in Figure 3–6 and controls the function of the dedicated external pins, XF0 and XF1. These pins may be configured for input or output. They may also be read from and written to. At reset, 0 is written to this register. The bit fields, bit field names, and bit field functions are shown in Table 3–5.

Figure 3–6. I/O Flag Register (IOF)

15 14 13 xx xx xx	3 12 x xx	11 xx	-	9 xx	8 xx	7 INXF1 R	6 OUTXF1 R/W	5 Ī/OXF1 R/W	4 xx	3 INXF0 R	2 OUTXF0 R/W	1 Ī/OXF0 R/W	0 xx
		- T	-		- -	7 INXF1	· · · · · · · · · · · · · · · · · · ·		TT			1 Ī/OXF0	<u> </u>
15 14 13	3 12	11	10	9	8	7	6	5	4	3	2	1	0
XX XX XX	x xx	xx	xx	xx	xx	XX	XX	xx	xx	xx	XX	xx	xx
31 30 29	9 28	27	26	25	24	23	22	21	20	19	18	17	16

Table 3–5. IOF Register Bits Summary

Bit	Name	Reset Value	Function
0	Reserved	0	Read as 0.
1	Ī/OXF0	0	If $\overline{I}/OXF0 = 0$, XF0 is configured as a general-purpose input pin. If $\overline{I}/OXF0 = 1$, XF0 is configured as a general-purpose output pin.
2	OUTXF0	0	Data output on XF0.
3	INXF0	0	Data input on XF0. A write has no effect.
4	Reserved	0	Read as 0.
5	Ī/OXF1	0	If $\overline{I}/OXF1 = 0$, XF1 is configured as a general-purpose input pin. If $\overline{I}/OXF1 = 1$, XF1 is configured as a general-purpose output pin.
6	OUTXF1	0	Data output on XF1.
7	INXF1	0	Data input on XF1. A write has no effect.
31 — 8	Reserved	0–0	Read as 0.

3.1.11 Repeat-Count (RC) and Block-Repeat Registers (RS, RE)

The repeat-count register (RC) is a 32-bit register used to specify the number of times a block of code is to be repeated when performing a block repeat.

The repeat start address register (RS) is a 32-bit register containing the starting address of the block of program memory to be repeated when operating in the repeat mode.

The 32-bit repeat end address register (RE) contains the ending address of the block of program memory to be repeated when operating in the repeat mode.

3.1.12 Program Counter (PC)

The program counter (PC) is a 32-bit register containing the address of the next instruction to be fetched. While the program counter is not part of the CPU register file, it is a register that can be modified by instructions that modify the program flow.

3.1.13 Reserved Bits and Compatibility

In order to retain compatibility with future members of the TMS320C3x family of microprocessors, reserved bits that are read as zero must be written as zero. Reserved bits that have an undefined value must not have their current value modified. In other cases, the user should maintain the reserved bits as specified.

3.2 Memory

The TMS320C3x's total memory space of 16M (million) 32-bit words contains program, data, and I/O space, allowing tables, coefficients, program code, or data to be stored in either RAM or ROM. In this way, memory usage can be maximized and memory space allocated as desired.

RAM blocks 0 and 1 are each 1K x 32 bits. The ROM block is 4K x 32 bits. Each on-chip RAM and ROM block is capable of supporting CPU two accesses in a single cycle. The separate program buses, data buses, and DMA buses allow for parallel program fetches, data reads/writes, and DMA operations. Chapter 9 covers this in detail.

3.2.1 TMS320C3x Memory Maps

The memory map is dependent upon whether the processor is running in the microprocessor mode (MC/MP or MCBL/MP = 0) or the microcomputer mode (MC/MP or MCBL/MP = 1). The memory maps for these modes are similar (see Figure 3–7). Locations 800000h through 801FFFh are mapped to the expansion bus. When this region, available only on the TMS320C30, is accessed, MSTRB is active. Locations 802000h through 803FFFh are reserved. Locations 804000h through 805FFFh are mapped to the expansion bus. When this region, available only on the TMS320C30, is accessed, Locations 806000h through 805FFFh are mapped to the expansion bus. When this region, available only on the TMS320C30, is accessed, IOSTRB is active. Locations 806000h through 807FFFh are reserved. All of the memory-mapped peripheral registers are in locations 808000h through 8097FFh. In both modes, RAM block 0 is located at addresses 809800h through 809FFFh. Memory locations 80A000h through 0FFFFFFh are accessed over the primary external memory port (STRB active).


In microprocessor mode, the 4K on-chip ROM (TMS320C30) or bootloader (TMS320C31) is not mapped into the TMS320C3x memory map. As shown in Figure 3–7, locations 0h through BFh consist of interrupt vector, trap vector, and reserved locations, all of which are accessed over the primary external memory port (STRB active). Interrupt and trap vector locations are shown in Figure 3–9. Locations C0h through 7FFFFh are also accessed over the primary external memory port.

In microcomputer mode, the 4K on-chip ROM (TMS320C30) or bootloader (TMS320C31) is mapped into locations 0h through 0FFFh. There are 192 locations (0h through BFh) within this block for interrupt vectors, trap vectors, and a reserved space. Locations 1000h through 7FFFFFh are accessed over the primary external memory port (STRB active).

Do not read and write reserved portions of the TMS320C3x memory space and reserved peripheral bus addresses. Doing so may cause the TMS320C3x to halt operation and require a system reset to restart.

, *3*

Figure 3-7. TMS320C30 Memory Maps



(a) Microprocessor Mode

(b) Microcomputer Mode

3.2.2 TMS320C31 Memory Maps

Setting the state of the TMS320C31 MCBL/ $\overline{\text{MP}}$ pin determines the mode in which the TMS320C31 can function:


 $\square Microprocessor mode (MCBL/MP = 0)$

 $\Box \quad \text{Microcomputer/boot loader mode (MCBL/MP} = 1)$

The major difference between these two modes is their memory maps (see Figure 3–8). The program boot load feature is enabled when the MCBL/MP pin is driven high during reset.

Notice that special memory locations are used by the loader (internal and external). They are identified in the microcomputer/boot loader memory map shown in Figure 3–8.

Figure 3–8. TMS320C31 Memory Maps



(a) Microprocessor Mode

(b) Microcomputer/Boot Loader Mode

Boot 1–3 locations are used by the boot loader function. See Section 3.4 for a complete description. All reserved memory locations are described in Table 12–5 of Section 12.8.

3.2.3 Reset/Interrupt/Trap Vector Map

The addresses for the reset, interrupt, and trap vectors are 0h through 3Fh, as shown in Figure 3–9. The vectors stored in these locations are the addresses of the start of the respective reset, interrupt, and trap routines. For example, at reset, the contents of memory location 0h (the reset vector) are loaded into the PC and execution begins from that address.

Traps 28 — 31 are reserved; do not use them.

Figure 3–9. Reset, Interrupt, and Trap Vector Locations

00h	RESET
01h	INTO
02h	INT1
03h	INT2
04h	INT3
05h	XINTO
06h	RINT0
07h	XINT1†
08h	RINT1 [†]
09h	TINTO
0Ah	TINT1
0Bh	DINT
0Ch 1Fh	RESERVED
20h	TRAP 0
2011	
3Bh	TRAP 27
3Ch	TRAP 28 (Reserved)
3Dh	TRAP 29 (Reserved)
3Eh	TRAP 30 (Reserved)
3Fh	TRAP 31 (Reserved)

† Reserved on TMS320C31

3.2.4 Peripheral Bus Map

The memory-mapped peripheral registers are located starting at address 808000h. The peripheral bus memory map is shown in Figure 3–10. Each peripheral occupies a 16-word region of the memory map. Locations 808010h through 80801Fh and locations 808070h through 8097FFh are reserved.

Figure 3–10. Peripheral-Bus Memory Map

000000	
808000h	DMA Controller Registers
80800Fh	(16)
808010h	Reserved
80801Fh	(16)
808020h	Timer 0 Registers
80802Fh	(16)
808030h	Timer 1 Registers
80803Fh	(16)
808040h	Serial-Port 0 Registers
80804Fh	(16)
80804Fh 808050h	(16) Serial-Port 1 Registers†
808050h 80805Fh	
808050h	Serial-Port 1 Registers†
808050h 80805Fh	Serial-Port 1 Registers† (16)
808050h 80805Fh 808060h	Serial-Port 1 RegistersT (16) Primary and Expansion Port Registers (16)
808050h 80805Fh 808060h 80806Fh	Serial-Port 1 Registers† (16) Primary and Expansion Port

† Reserved on TMS320C31

3.3 Instruction Cache

A 64 \times 32-bit instruction cache facilitates maximum system performance with minimal system cost by storing sections of code that can be fetched when repeatedly accessing time-critical code. This reduces the number of off-chip accesses necessary and allows for code to be stored off-chip in slower, lower-cost memories. The cache also frees external buses from program fetches so they can be used by the DMA or other system elements.

The cache can operate in a completely automatic fashion without the need for user intervention. Section 3.3.2 describes a form of the LRU (least recently used) cache update algorithm.

3.3.1 Cache Architecture

The instruction cache (see Figure 3–11) contains 64 32-bit words of RAM and is divided into two 32-word segments. Associated with each segment is a 19-bit segment start address (SSA) register. For each word in the cache, there is a corresponding single bit: Present (P) flag.





Figure 3–11. Instruction Cache Architecture

When the CPU requests an instruction word from external memory, a check is made to determine if the word is already contained in the instruction cache. Figure 3–11 shows the partitioning of an instruction address as used by the

cache control algorithm. The 19 most significant bits of the instruction address are used to select the segment, and the 5 least significant bits define the address of the instruction word within the pertinent segment. The 19 MSBs of the instruction address are compared with the two segment start address (SSA) registers. If a match is found, a check is made of the relevant P flag. The P flag indicates whether or not the word within a particular segment is already present in cache memory.

Figure 3–12. Address Partitioning for Cache Control Algorithm



If there is no match, one of the segments must be replaced by the new data. The segment replaced in this circumstance is determined by the LRU (least-recently-used) algorithm. The LRU stack (see Figure 3–11) is maintained for this purpose.

The LRU stack determines which of the two segments qualifies as the least-recently-used after each access to the cache; therefore, the stack contains either 0,1 or 1,0. Each time a segment is accessed, its segment number is removed from the LRU stack and pushed onto the top of the LRU stack. Therefore, the number at the top of the stack is the most recently used segment number, and the number at the bottom of the stack is the least recently used segment number.

At system reset, the LRU stack is initialized with 0 at the top and 1 at the bottom. All P flags in the instruction cache are cleared.

When a replacement is necessary, the least recently used segment is selected for replacement. Also, the 32 P flags for the segment to be replaced are set to 0, and the segment's SSA register is replaced with the 19 MSBs of the instruction address.

3.3.2 Cache Algorithm

When the TMS320C3x requests an instruction word from external memory, one of two possible actions occurs: a cache hit or a cache miss. These are described in the following list:

- **Cache Hit.** The cache contains the requested instruction, and the following actions occur:
 - The instruction word is read from the cache.
 - The number of the segment containing the word is removed from the LRU stack and pushed to the top of the LRU stack, thus moving the other segment number to the bottom of the stack.

- **Cache Miss.** The cache does not contain the instruction. Types of cache miss are
 - Word miss. The segment address register matches the instruction address, but the relevant P flag is not set. The following actions occur in parallel:
 - The instruction word is read from memory and copied into the cache.
 - The number of the segment containing the word is removed from the LRU stack and pushed to the top of the LRU stack, thus moving the other segment number to the bottom of the stack.
 - The relevant P flag is set.
 - Segment miss. Neither of the segment addresses matches the instruction address. The following actions occur in parallel:
 - The least recently used segment is selected for replacement. The P flags for all 32 words are cleared.
 - The SSA register for the selected segment is loaded with the 19 MSBs of the address of the requested instruction word.
 - The instruction word is fetched and copied into the cache. It goes into the appropriate word of the least recently used segment. The P flag for that word is set to 1.
 - The number of the segment containing the instruction word is removed from the LRU stack and pushed to the top of the LRU stack, thus moving the other segment number to the bottom of the stack.

Only instructions may be fetched from the program cache. All reads and writes of data in memory bypass the cache. Program fetches from internal memory do not modify the cache and do not generate cache hits or misses. The program cache is a single-access memory block. Dummy program fetches (i.e., following a branch) are treated by the cache as valid program fetches and can generate cache misses and cache updates.

Take care when using self-modifying code. If an instruction resides in cache and the corresponding location in primary memory is modified, the copy of the instruction in cache is not modified.

You can make more efficient use of the cache by aligning program code on 32-word address boundaries. Do this by using the ALIGN directive when coding assembly language.

3.3.3 Cache Control Bits

Three cache control bits are located in the CPU status register: the cache clear bit (CC), the cache enable bit (CE), and the cache freeze bit (CF).

- **Cache Clear Bit (CC).** Writing a 1 to the cache clear bit (CC) invalidates all entries in the cache. All P flags in the cache are cleared. The CC bit is always cleared after the cache is cleared. It is therefore always read as a 0. At reset, the cache is cleared and 0 is written to this bit.
- **Cache Enable Bit (CE).** Writing a 1 to this bit enables the cache. When enabled, the cache is used according to the previously described cache algorithm. Writing a 0 to the cache enable bit disables the cache; no updates or modification of the cache can be performed. Specifically, no SSA register updates are performed, no P flags are modified (unless CC = 1), and the LRU stack is not modified. Writing a 1 to CC when the cache is disabled clears the cache, and, thus, the P flags. No fetches are made from the cache when the cache is disabled. At reset, 0 is written to this bit.
- **Cache Freeze Bit (CF)**. When CF = 1, the cache is frozen. If, in addition, the cache is enabled, fetches from the cache are allowed, but no modification of the state of the cache is performed. Specifically, no SSA register updates are performed, no P flags are modified (unless CC = 1), and the LRU stack is not modified. This function can be used to keep frequently used code resident in the cache. Writing a 1 to CC when the cache is frozen clears the cache, and, thus, the P flags. At reset, 0 is written to this bit.

Table 3–6 defines the effect of the CE and CF bits used in combination.

Table 3–6. Combined Effect of the CE and CF Bits

CE	CF	Effect
0	0	Cache not enabled
0	1	Cache not enabled
1	0	Cache enabled and not frozen
1	1	Cache enabled and frozen

3.4 Using the TMS320C31 Boot Loader

This section describes how to use the TMS320C31 microcomputer/boot loader (MCBL/ \overline{MP})function. This feature is unique to the TMS320C31 and is not available on the TMS320C30 device.


3.4.1 Boot Loader Operations

The boot loader lets you load and execute programs that are received from a host processor, inexpensive EPROMs, or other standard memory devices. The programs to be loaded reside in one of three memory mapped areas identified as Boot 1, Boot 2, and Boot 3 (see the shaded areas of Figure 3–8), or the programs are received by means of the serial port.

User-definable byte, half-word, and word data formats are supported. 32-bit fixed burst loads from the TMS320C31 serial port are also supported. See Section 8.2 for a detailed description of the serial port operation.

3.4.2 Invoking the Boot Loader

The boot loader function is selected by resetting the processor while driving the MCBL/MP pin high. Figure 3–13 shows the flow of this operation, which is dependent upon the mode selected (external memory or serial boot). Figure 3–14 shows **memory load** operations; Figure 3–15 shows **serial port load** operations.






Figure 3–14. Boot Loader Memory Load Flowchart





Figure 3–15. Boot Loader Serial Port Load Mode Flowchart



3.4.3 Mode Selection

After reset, the loader mode is determined by polling the status of the INT3– INT0 pins. Table 3–7 lists the options that you can select. The options are based upon the active low state of the INT3–INT0 signals. The TMS320C31 device begins reading data from the boot memory location selected by the active interrupt signal. Interrupts can be driven any time after the RESET pin has been deasserted.

Table 3-7. Loader Mode Selection

Active Interrupt	Loader Mode	Memory Addresses
INTO	External memory	Boot 1 address 0x001000
INT1	External memory	Boot 2 address 0x400000
INT2	External memory	Boot 3 address 0xFFF000
INT3	32-bit serial	Serial port 0

3.4.4 External Memory Loading

Table 3–8 shows and describes the information that you must specify to define boot memory organization (8, 16, or 32 bits), the code block size, the load destination address, and memory access timing control for the boot memory. This must be done before a source program can be externally loaded.

This information must be specified in the first four locations of the Boot 1, Boot 2, or Boot 3 areas. The header is followed by the data or program code that is the BLK size in length.

Table 3–8. External Memory Loader Header

Location	Description	Valid Data Entries
0	Boot memory type (8, 16, or 32)	0x8, 0x10, or 0x20 specified as a 32-bit number.
1	Boot memory configuration (defined # of wait states, etc.)	See Chapter 7 of the <i>TMS320C3x User's Guide</i> for valid bus control register entries.
2	Program block size (BLK)	Any value 0 < BLK < 2 ²⁴ .
3	Destination address	Any valid TMS320C31 24-bit address.
4	Program code starts here	Any 32-bit data value or valid TMS320C3x in- struction.

The loader fetches 32 bits of data for each specified location, regardless of what memory configuration width is specified. The data values must reside within or be written to memory, beginning with the value of least significance for each 32 bits of information.

3.4.5 Examples of External Memory Loads

Example 3–1, Example 3–2, and Example 3–3 show memory images for byte-wide, 16-bit wide, and 32-bit wide configured memory.

These examples assume that

- 1) an INTO signal was detected after reset is deasserted (external memory load from Boot 1).
- 2) the loader header resides at memory location 0x1000 and defines the following:

- a) boot memory type EPROMs that require two wait states and SWW = 11,
- b) a loader destination address at the beginning of the TMS320C31's internal RAM Block 0, and
- c) a single block of memory that is 0x1FF in length.

Address	Value	Comments
0x1000	0x08	Memory width = 8 bits
0x1001	0x00	
0x1002	0x00	
0x1003	0x00	
0x1004	0x58	Memory type = SWW = 11, WCNT = 2
0x1005	0x10	
0x1006	0x00	
0x1007	0x00	
0x1008	0xFF	Program code size = 0x1FF
0x1009	0x01	
0x100A	0x00	
0x100B	0x00	
0x100C	0x00	Program load starting address = 0x809800
0x100D	0x98	
0×100E	0x80	
0x100F	0x00	

Example 3–1. Byte-Wide Configured Memory

Example 3–2. 16-Bit Wide Configured Memory

Address	Value	Comments	
0x1000	0x10	Memory width = 16	
0x1001	0x0000		
0x1002	0x1058	Memory type = SWW = 11, WCNT = 2	
0x1003	0x0000		
0x1004	0x1FF	Program code size = 0x1FF	
0×1005	0x0000		
0x1006	0x9800	Program load starting address = 0x809800	
0×1007	0x0080		

Example 3–3. 32-Bit Wide Configured Memory

Address	Value	Comments
0x1000	0x00000020	Memory width = 32
0x1001	0x00001058	Memory type = SWW = 11, WCNT = 2
0x1002	0x000001FF	Program code size = 0x1FF
0x1003	0x00809800	Program load starting address = 0x809800

After the header is read, the loader transfers BLK, 32-bit words beginning at a specified destination address. Code blocks require the same byte and half-word ordering conventions. Additionally, the loader can be used to load multiple code blocks at different address destinations.

If multiple code blocks are loaded, execution begins at the first block of code loaded. Consequently, the first code block loaded should be a startup routine to access the other loaded programs.

If another code block is to be loaded, the following header and its corresponding code must be appended to the preceding code block:

BLK size		1st	location
Destination	address	2nd	location

Repeat this procedure for additional code blocks. End the loader function and begin execution of the first code block by appending the value of 0x00000000 to the last block.

It is assumed that at least one block of code will be loaded when the loader is invoked. Initial loader invocation with a block size of 0x00000000 produces unpredictable results.

3.4.6 Serial Port Loading

Boot loads, by way of the TMS320C31 serial port, are selected by driving the INT3 pin active low following reset. The loader automatically configures the serial port for 32-bit fixed burst reads. It is interrupt-driven by the FSR signal. You cannot change this mode for boot loads. The serial port clock and FSR are externally generated by your hardware.

As in parallel loading, a header must precede the actual program to be loaded. However, only the block size and destination address must be provided because serial port speed and data format are predefined by the loader and your hardware (i.e., skip data words 0 and 1 from Table 3–8). The transferred data-bit order must begin with the most significant bit (MSB) and end with the least significant bit (LSB).

3.4.7 Interrupt and Trap Vector Mapping

Unlike the microprocessor mode, the microcomputer/boot loader (MCBL) mode uses a dual-vectoring scheme to service interrupt and trap requests. Dual vectoring was implemented to ensure code compatibility with future versions of TMS320C3x devices.

In a dual-vectoring scheme, branch instructions to an address, rather than direct interrupt vectoring, are used. The normal interrupt and trap vectors are defined to vector to the last 63 locations in the on-chip RAM. When the loader is invoked, the TMS320C31's last 63 locations of RAM Block 1 are assumed to contain interrupt and trap branch instructions.




Table 3–9 shows the MCBL/ $\overline{\text{MP}}$ mode interrupt and trap instruction memory maps.

Table 3–9. TMS320C31 Interrupt and Trap Memory Maps

Address	Description
809FC1	ĪNTO
809FC2	INT1
809FC3	ÎNT2
809FC4	ĪNT3
809FC5	XINTO
809FC6	RINT0
809FC7	Reserved
809FC8	Reserved
809FC9	TINTO
809FCA	TINT1
809FCB	DINTO
809FCC-809FDF	Reserved
809FE0	TRAPO
809FE1	TRAP1
•	•
•	•
•	•
809FFB	TRAP27
809FFC809FFF	Reserved

Introduction	
Architectural Overview 2	11 12
CPU Registers, Memory, and Cache	-
Data Formats and Floating-Point Operation 4	
Addressing 5	4
Program Flow Control 6	1 - K)
External Bus Operation	
Peripherals -8	11.11
Pipeline Operation 9	9 N
Assembly Language Instructions 10	а. А.
Software Applications 11	
Hardware Applications 12	
TMS320C3x Signal Description and Electrical Characteristics 13	il G
Instruction Opcodes A	
Development Support/Part Order Information	
Quality and Reliability	
Calculation of TMS320C30 Power Dissipation	
SMJ320C30 Digital Signal Processor Data Sheet	

Data Formats and Floating-Point Operation

Data Formats and Floating-Point Operation

.....

In the TMS320C3x architecture, data is organized into three fundamental types: integer, unsigned-integer, and floating-point. Note that the terms, integer and signed-integer, are considered to be equivalent. The TMS320C3x supports short and single-precision formats for signed and unsigned integers. It also supports short, single-precision and extended-precision formats for floating-point data.

Floating-point operations make fast, trouble-free, accurate, and precise computations. Specifically, the TMS320C3x implementation of floating-point arithmetic facilitates floating-point operations at integer speeds while preventing problems with overflow, operand alignment, and other burdensome tasks common in integer operations.

This chapter discusses in detail the data formats and floating-point operations supported on the TMS320C3x. Major topics in this section are as follows:


- □ Integer Formats (Section 4.1 on page 4-2)
- Unsigned-Integer Formats (Section 4.2 on page 4-3)
- □ Floating-Point Formats (Section 4.3 on page 4-4)
- Floating-Point Multiplication (Section 4.4 on page 4-10)
- Floating-Point Addition and Subtraction (Section 4.5 on page 4-14)
- Normalization (Section 4.6 on page 4-18)
- Rounding (Section 4.7 on page 4-20)
- Floating-Point to Integer Conversions (Section 4.8 on page 4-22)
- □ Integer to Floating-Point Conversions (Section 4.9 on page 4-24)


4.1 Integer Formats

The TMS320C3x supports two integer formats: a 16-bit short integer format and a 32-bit single-precision integer format. When extended-precision registers are used as integer operands, only bits 31— 0 are used; bits 39— 32 remain unchanged and unused.

4.1.1 Short Integer Format

The short integer format is a 16-bit twos-complement integer format used for immediate integer operands. For those instructions that assume integer operands, this format is sign-extended to 32 bits (see Figure 4–1). The range of an integer *si*, represented in the short integer format, is $-2^{15} \le si \le 2^{15} - 1$. In Figure 4–1, *s* = signed bit.





(b) Sign Extension of a Short Integer

4.1.2 Single-Precision Integer Format

In the single-precision integer format, the integer is represented in twos-complement notation. The range of an integer *sp*, represented in the single-precision integer format, is $-2^{31} \le sp \le 2^{31} - 1$. Figure 4–2 shows the single-precision integer format.



31				0
s				


4.2 Unsigned-Integer Formats

Two unsigned-integer formats are supported on the TMS320C3x: a 16-bit short format and a 32-bit single-precision format. In extended-precision registers, the unsigned-integer operands use only bits 31—0; bits 39—32 remain unchanged.

4.2.1 Short Unsigned-Integer Format

Figure 4–3 shows the 16-bit, short, unsigned-integer format used for immediate unsigned-integer operands. For those instructions that assume unsigned-integer operands, this format is zero-filled to 32 bits. In Figure 4–3 below, x = MSB (1 or 0).

Figure 4–3. Short Unsigned-Integer Format and Zero Fill



(b) Zero Fill of a Short Unsigned Integer

4.2.2 Single-Precision Unsigned-Integer Format

In the single-precision unsigned-integer format, the number is represented as a 32-bit value, as shown in Figure 4–4.

Figure 4–4. Single-Precision Unsigned-Integer Format


31				0

4.3 Floating-Point Formats

All TMS320C3x floating-point formats consist of three fields: an exponent field (e), a single-bit sign field (s), and a fraction field (f). These are stored as shown in Figure 4–5. The exponent field is a twos-complement number. The sign field and fraction field may be considered as one unit and referred to as the mantissa field (man). The twos-complement fraction is combined with the sign bit and the implied most significant bit to create the mantissa. The mantissa is used to represent a normalized twos-complement number. In a normalized representation, a most significant nonsign bit is implied, thus providing an additional bit of precision. The value of a floating-point number x as a function of the fields e, s, and f is given as

$x = 01.f \times 2^{\Theta}$	if $s = 0$, or where the leading zero is the sign bit and the one is the implied most significant nonsign bit.
10. <i>f</i> × 2 ^e	if $s = 1$, or where the leading one is the sign bit and the
	zero is the implied most significant nonsign bit.
0	if <i>e</i> = most negative twos complement
	value of the specified exponent field width.

Figure 4–5. Generic Floating-Point Format




Three floating-point formats are supported on the TMS320C3x. The first is a short floating-point format for immediate floating-point operands, consisting of a 4-bit exponent, 1 sign bit, and an 11-bit fraction. The second is a single-precision format consisting of an 8-bit exponent, 1 sign bit, and a 23-bit fraction. The third is an extended-precision format consisting of an 8-bit exponent, 1 sign bit, and a 31-bit fraction.

4.3.1 Short Floating-Point Format

In the short floating-point format, floating-point numbers are represented by a twos-complement 4-bit exponent field (*e*) and a twos-complement 12-bit mantissa field (*man*) with an implied most significant nonsign bit.

Figure 4–6. Short Floating-Point Format



Operations are performed with an implied binary point between bits 11 and 10. When the implied most significant nonsign bit is made explicit, it is located to the immediate left of the binary point. The floating-point twos-complement number x in the short floating-point format is given by

$x = 01.f \times 2^{\Theta}$	if <i>s</i> = 0
10. <i>f</i> × 2 ^e	if <i>s</i> = 1
0	if <i>e</i> = – 8

You must use the following reserved values to represent zero in the short floating-point format:

The following examples illustrate the range and precision of the short floating-point format:


Most Positive:	$x = (2 - 2^{-11}) \times 2^7 = 2.5594 \times 10^2$
Least Positive:	$x = 1 \times 2^{-7} = 7.8125 \times 10^{-3}$
Least Negative:	$x = (-1 - 2^{-11}) \times 2^{-7} = -7.8163 \times 10^{-3}$
Most Negative:	$x = -2 \times 2^7 = -2.5600 \times 10^{-2}$

4.3.2 Single-Precision Floating-Point Format

In the single-precision format, the floating-point number is represented by an 8-bit exponent field (*e*) and a twos-complement 24-bit mantissa field (*man*) with an implied most significant nonsign bit.

Operations are performed with an implied binary point between bits 23 and 22. When the implied most significant nonsign bit is made explicit, it is located to the immediate left of the binary point. The floating-point number x is given by

Figure 4–7. Single-Precision Floating-Point Format



You must use the following reserved values to represent zero in the single-precision floating-point format:

The following examples illustrate the range and precision of the single-precision floating-point format.

Most Positive:	$x = (2 - 2^{-23}) \times 2^{127} = 3.4028234 \times 10^{38}$
Least Positive:	$x = 1 \times 2^{-127} = 5.8774717 \times 10^{-39}$
Least Negative:	$x = (-1 - 2^{-23}) \times 2^{-127} = -5.8774724 \times 10^{-39}$
Most Negative:	$x = -2 \times 2^{127} = -3.4028236 \times 10^{38}$


4.3.3 Extended-Precision Floating-Point Format

In the extended-precision format, the floating-point number is represented by an 8-bit exponent field (*e*) and a 32-bit mantissa field (*man*) with an implied most significant nonsign bit.

Operations are performed with an implied binary point between bits 31 and 30. When the implied most significant nonsign bit is made explicit, it is located to the immediate left of the binary point. The floating-point number x is given by:

 $\begin{array}{ll} x = 01.f \times 2^{e} & \text{if } s = 0 \\ 10.f \times 2^{e} & \text{if } s = 1 \\ 0 & \text{if } e = -128 \end{array}$

Figure 4–8. Extended-Precision Floating-Point Format



You must use the following reserved values to represent zero in the extended-precision floating-point format:

> *e* = -128 *s* = 0 *f* = 0


The following examples illustrate the range and precision of the extended-precision floating-point format:

Most Positive:	$x = (2 - 2^{-31}) \times 2^{127} = 3.4028236683 \times 10^{38}$
Least Positive:	$x = 1 \times 2^{-127} = 5.8774717541 \times 10^{-39}$
Least Negative:	$x = (-1-2^{-31}) \times 2^{-127} = -5.8774717569 \times 10^{-39}$
Most Negative:	$x = -2 \times 2^{127} = -3.4028236691 \times 10^{38}$

4.3.4 Conversion Between Floating-Point Formats

Floating-point operations assume several different formats for inputs and outputs. These formats often require conversion from one floating-point format to another (e.g., short floating-point format to extended-precision floating-point format). Format conversions occur automatically in hardware, with no overhead, as a part of the floating-point operations. Examples of the four conversions are shown below. When a floating-point format zero is converted to a greater-precision format, it is always converted to a valid representation of zero in that format. In the below figures, s = sign bit of the exponent.

Short floating-point format conversion to single-precision floatingpoint format.



(a) Short Floating-Point Format

31	27	24	23	22	12	11	0
ss s	s x x	x	y	у	у	0	0



In this format, the exponent field is sign-extended and the fraction field filled with zeros.

Short floating-point format conversion to extended-precision floating-point format.

15			12	11	10	. 0
s	x	x	x	у	у	У

(a) Short Floating-Point Format

39	35	32	31	30	20	19	0)
s s	s s	x	y	у	у	0	0)

(b) Extended-Precision Floating-Point Format

The exponent field in this format is sign-extended and the fraction field filled with zeros.

□ Single-precision floating-point format conversion to extended-precision floating-point format.

31	24	23	22	0		
x	x	у	у	У		
	(a)Sing	gle-P	ecision Floating-Point Format			
39	32	31	30	8	7	Ő
x	x	у	У	У	0	0

(b) Extended-Precision Floating-Point Format

The fraction field is filled with zeros.

Extended-precision floating-point format conversion to single-precision floating-point format.

39	32	2 31	30	8	7	0
x	x	у	у	у	z	z
		(8	a) Extended-Precisio	on Floating-Point Format		
31	24	23	22	0		
x	x	у	У	У		
	4 \ 0'			· · = ·	•	

(b) Single-Precision Floating-Point Format

The fraction field is truncated.

4.4 Floating-Point Multiplication

A floating-point number α can be written in floating-point format as in the following formula, where $\alpha(man)$ is the mantissa and $\alpha(exp)$ is the exponent.

 $\alpha = \alpha(man) \times 2^{\alpha(exp)}$

The product of α and b is c, defined as

 $c = \alpha \times b = \alpha(man) \times b(man) \times 2(\alpha(exp)+b(exp))$


 $c(man) = \alpha(man) \times b(man)$ $c(exp) = \alpha(exp) + b(exp)$


During floating-point multiplication, source operands are always assumed to be in the single-precision floating-point format. If the source of the operands is in short floating-point format, it is extended to the single-precision floating-point format. If the source of the operands is in extended-precision floating-point format, it is truncated to single-precision format. These conversions occur automatically in hardware with no overhead. All results of floating-point multiplications are in the extended-precision format. These multiplications occur in a single cycle.

A flowchart for floating-point multiplication is shown in Figure 4–9. In step 1, the 24-bit source operand mantissas are multiplied, producing a 50-bit result c(man). (Note that input and output data are always represented as normalized numbers.) In step 2, the exponents are added, yielding c(exp). Steps 3 through 6 check for special cases. Step 3 checks for whether c(man) in extended-precision format is equal to zero. If c(man) is zero, step 7 sets c(exp) to –128, thus yielding the representation for zero.

Steps 4 and 5 normalize the result. If a right shift of one is necessary, then in step 8, c(man) is right-shifted one bit, and one is added to c(exp). If a right shift of two is necessary, then in step 9, c(man) is right-shifted two bits, and two is added to c(exp). Step 6 occurs when the result is normalized.

In step 10, c(man) is set in the extended-precision floating-point format. Steps 11 through 16 check for special cases of c(exp). In step 14, if c(exp) has overflowed (step 11) in the positive direction, then c(exp) is set to the most-positive extended-precision format value. If c(exp) has overflowed in the negative direction, then c(exp) is set to the most-negative extended-precision format value. If c(exp) has underflowed (step 12), then c is set to zero (step 15); i.e., c(man) = 0 and c(exp) = -128.





4-11

The following examples illustrate how floating-point multiplication is performed on the TMS320C3x. For these examples, the implied most significant nonsign bit is made explicit.

Example 4–1. Floating-Point Multiply (Both Mantissas = -2.0)

Let

where a and b are both represented in binary form according to the normalized single-precision floating-point format. Then

 $\begin{array}{l} 10.0000000000000000000 \times 2^{\alpha(exp)} \\ \times \ 10.00000000000000000000 \times 2^{b(exp)} \end{array}$

To place this number in the proper normalized format, it is necessary to shift the mantissa two places to the right and add two to the *exp*onent. This yields

 $\begin{array}{l} 10.0000000000000000000 \times 2^{\alpha(exp)} \\ \times 10.00000000000000000000 \times 2^{b(exp)} \end{array}$

In floating-point multiplication, the exponent of the result may overflow. This can occur when the exponents are initially added or when the exponent is modified during normalization.

Example 4–2. Floating-Point Multiply (Both Mantissas = 1.5)

Let

 $\begin{array}{l} a = 1.5 \times 2^{\alpha(exp)} = 01.1000000000000000000 \times 2^{\alpha(exp)} \\ b = 1.5 \times 2^{b(exp)} = 01.100000000000000000 \times 2^{b(exp)} \end{array}$

where a and b are both represented in binary form according to the single-precision floating-point format. Then

 $01.10000000000000000000 \times 2^{\alpha(exp)}$

× 01.100000000000000000 × 2^b(*exp*)

To place this number in the proper normalized format, it is necessary to shift the mantissa one place to the right and add one to the exponent. This yields

 $\begin{array}{l} 01.1000000000000000000 \times 2^{\alpha(\textit{exp})} \\ \times 01.100000000000000000000 \times 2^{b(\textit{exp})} \end{array}$

Example 4-3. Floating-Point Multiply (Both Mantissas = 1.0)

Let

where a and b are both represented in binary form according to the single-precision floating-point format. Then

This number is in the proper normalized format. Therefore, no shift of the mantissa or modification of the exponent is necessary.

These examples have shown cases where the product of two normalized numbers can be normalized with a shift of zero, one, or two. For all normalized inputs with the floating-point format used by the TMS320C3x, a normalized result can be produced by a shift of zero, one, or two.

Example 4–4. Floating-Point Multiply Between Positive and Negative Numbers

Let

Then

 $\begin{array}{rcl} 01.000000000000000000 & \times & 2^{\alpha(exp)} \\ \times & 10.000000000000000000000 & \times & 2^{b(exp)} \end{array}$

The result is $c = -2.0 \times 2(\alpha(exp) + b(exp))$

Example 4–5. Floating-Point Multiply by Zero

All multiplications by a floating-point zero yield a result of zero (f = 0, s = 0, and exp = -128).

4.5 Floating-Point Addition and Subtraction

In floating-point addition and subtraction, two floating-point numbers $\boldsymbol{\alpha}$ and \boldsymbol{b} can be defined as

 $\alpha = \alpha(man) \times 2 \alpha(exp)$ b = b(man) × 2 b(exp)

The sum (or difference) of α and b can be defined as

 $c = \alpha \pm b$

 $= (\alpha(man) \pm (b(man) \times 2 - (\alpha(exp) - b(exp)))) \times 2 \alpha(exp),$


if $\alpha(exp) \ge b(exp)$


 $= ((\alpha(man) \times 2^{-(b(exp)-\alpha(exp))}) \pm b(man)) \times 2^{b(exp)},$

if $\alpha(exp) < b(exp)$

The flowchart for floating-point addition is shown in Figure 4–10. Since this flowchart assumes signed data, it is also appropriate for floating-point subtraction. In this figure, it is assumed that $\alpha(exp) \leq b(exp)$. In step 1, the source exponents are compared, and c(exp) is set equal to the largest of the two source exponents. In step 2, d is set to the difference of the two exponents. In step 3, the mantissa with the smallest exponent, in this case $\alpha(man)$, is right-shifted d bits in order to align the mantissas. After the mantissas have been aligned, they are added (step 4).

Steps 5 through 7 check for a special case of c(man). If c(man) is zero (step 5), then c(exp) is set to its most negative value (step 8) to yield the correct representation of zero. If c(man) has overflowed c (step 6), then in step 9, c(man) is right-shifted one bit, and one is added to c(exp). In step 10, the result is normalized. In steps 11 and 12, special cases of c(exp) are tested. If c(exp) has overflowed, then c is set to the most positive extended-precision value if it is positive; otherwise, it is set to the most negative extended-precision value.





The following examples describe the floating-point addition and subtraction operations. It is assumed that the data is in the extended-precision floating-point format.

Example 4–6. Floating-Point Addition

In the case of two normalized numbers to be summed, let

It is necessary to shift b to the right by one so that α and b have the same exponent. This yields

Then

As in the case of multiplication, it is necessary to shift the binary point one place to the left and to add one to the exponent. This yields

Example 4–7. Floating-Point Subtraction

A subtraction is performed in this example. Let

The operation to be performed is α – b. The mantissas are already aligned because the two numbers have the same exponent. The result is a large cancellation of the upper bits, as shown below.

 The result must be normalized. In this case, a left-shift of 31 is required. The exponent of the result is modified accordingly. The result is

Example 4–8. Floating-Point Addition With a 32-Bit Shift

This example illustrates a situation where a full 32-bit shift is necessary to normalize the result. Let

The operation to be performed is α + b.

Normalizing the result requires a left-shift of 32 and a subtraction of 32 from the exponent. The result is

Example 4–9. Floating-Point Addition/Subtraction and Zero

When floating-point addition and subtraction are performed with a floating-point 0, the following identities are satisfied:


 $\alpha \pm 0 = \alpha \ (\alpha \neq 0)$ $0 \pm 0 = 0$ $0 - \alpha = - \alpha \ (\alpha \neq 0)$


4.6 Normalization Using the NORM Instruction

The NORM instruction normalizes an extended-precision floating-point number that is assumed to be unnormalized. Since the number is assumed to be unnormalized, no implied most significant nonsign bit is assumed. The NORM instruction executes the following three steps:

- 1) Locates the most significant nonsign bit of the floating-point number.
- 2) Left-shifts to normalize the number.
- 3) Adjusts the exponent.

Given the extended-precision floating-point value a to be normalized, the normalization, norm (), is performed as shown in Figure 4–11.





Example 4–10. NORM Instruction

Assume that an extended-precision register contains the value

When the normalization is performed on a number assumed to be unnormalized, the binary point is assumed to be

man = 0.0000000000000000000000000000000001, *exp* = 0

This number is then sign-extended one bit so that the mantissa contains 33 bits.

The intermediate result after the most significant nonsign bit is located and the shift performed is:

The final 32-bit value output after removing the redundant bit is:

man = 00000000000100000000000000000000, *exp* = -19


The NORM instruction is useful for counting the number of leading zeros or leading ones in a 32-bit field. If the exponent is initially zero, the absolute value of the final value of the exponent is the number of leading ones or zeros. This instruction is also useful for manipulating unnormalized floating-point numbers.


4.7 Rounding: The RND Instruction

The RND instruction rounds a number from the extended-precision floating-point format to the single-precision floating-point format. Rounding is similar to floating-point addition. Given the number a to be rounded, the following operation is performed first.

 $c = \alpha(man) \times 2^{\alpha(exp)} + (1 \times 2^{\alpha(exp)-24})$

Next, a conversion from extended-precision floating-point to single-precision floating-point format is performed. Given the extended-precision floating-point value, the rounding, rnd(), is performed as shown in Figure 4–12.





4.8 Floating-Point to Integer Conversion

Floating-point to integer conversion, using the FIX instructions, allows extended-precision floating-point numbers to be converted to single-precision integers in a single cycle. The floating-point to integer conversion of the value x is referred to here as fix(x). The conversion does not overflow if a, the number to be converted, is in the range

 $-2^{31} \le \alpha \le 2^{31} - 1$

First, you must be certain that

 $\alpha(exp) \leq 30$

If these bounds are not met, an overflow occurs. If an overflow occurs in the positive direction, the output is the most positive integer. If an overflow occurs in the negative direction, the output is the most negative integer. If $\alpha(exp)$ is within the valid range, then $\alpha(man)$, with implied bit included, is sign-extended and right-shifted (rs) by the amount

$$rs = 31 - \alpha(exp)$$

This right-shift (rs) shifts out those bits corresponding to the fractional part of the mantissa. For example:

If $0 \le x < 1$, then fix(x) = 0. If $-1 \le x < 0$, then fix(x) = -1.

The flowchart for the floating-point to integer conversion is shown in Figure 4–13.





Figure 4–13. Flowchart for Floating-Point to Integer Conversion by FIX Instructions

4.9 Integer to Floating-Point Conversion Using the FLOAT Instruction

Integer to floating-point conversion, using the FLOAT instruction, allows single-precision integers to be converted to extended-precision floating-point numbers. The flowchart for this conversion is shown in Figure 4–14.

Figure 4–14. Flowchart for Integer to Floating-Point Conversion by FLOAT Instructions



Introduction 1
Architectural Overview 2
CPU Registers, Memory, and Cache 3
Data Formats and Floating-Point Operation 4
Addressing 5
Program Flow Control
External Bus Operation 7
Peripherals 8
Pipeline Operation 9
Assembly Language Instructions 10
Software Applications 11
Hardware Applications 12
TMS320C3x Signal Description and Electrical Characteristics 13
Instruction Opcodes A
Development Support/Part Order Information B
Quality and Reliability C
Calculation of TMS320C30 Power Dissipation
SMJ320C30 Digital Signal Processor Data Sheet
Quick Reference Guide

Addressing

5

Chapter 5

Addressing

The TMS320C3x supports five groups of powerful addressing modes. Six types of addressing may be used within the groups, which allow access of data from memory, registers, and the instruction word. This chapter details the operation, encoding, and implementation of the addressing modes. It also discusses the management of system stacks, queues, and deques in memory. These are the major topics in this chapter:

- Types of Addressing (Section 5.1 on page 5-2)
 - Register
 - Direct
 - Indirect
 - Short-immediate
 - Long-immediate
 - PC-relative
- Groups of Addressing Modes (Section 5.2 on page 5-19)
 - General addressing modes
 - Three-operand addressing modes
 - Parallel addressing modes
 - Long-immediate addressing mode
 - Conditional-branch addressing modes
- □ Circular Addressing (Section 5.3 on page 5-24)
- Bit-Reversed Addressing (Section 5.4 on page 5-29)
- System Stack Management (Section 5.5 on page 5-30)

5.1 Types of Addressing

Six types of addressing allow access of data from memory, registers, and the instruction word:

- Register
- Direct
- Indirect
- Short-immediate
- Long-immediate
- PC-relative

Some types of addressing are appropriate for some instructions and not others. For this reason, the types of addressing are used in the five different groups of addressing modes as follows:

- General addressing modes (G):
 - Register
 - Direct
 - Indirect
 - Short-immediate
- Three-operand addressing modes (T):
 - Register
 - Indirect
- Parallel addressing modes (P):
 - Register
 - Indirect
- Long-immediate addressing mode
 - Long-immediate
- Conditional-branch addressing modes (B):
 - Register
 - PC-relative

The six types of addressing are discussed first, followed by the five groups of addressing modes.

5.1.1 Register Addressing

In register addressing, a CPU register contains the operand, as shown in this example:

ABSF R1 ; R1 = |R1|

The syntax for the CPU registers, the assembler syntax, and the assigned function for those registers are listed in Table 5–1.

```
Table 5–1. CPU Register/Assembler Syntax and Function
```

CPU Register	Assembler	Assigned
Address	Syntax	Function
00h	R0	Extended-precision register
01h	R1	Extended-precision register
02h	R2	Extended-precision register
03h	R3	Extended-precision register
04h	R4	Extended-precision register
05h	R5	Extended-precision register
06h	R6	Extended-precision register
07h	R7	Extended-precision register
08h	AR0	Auxiliary register
09h	AR1	Auxiliary register
0Ah	AR2	Auxiliary register
0Bh	AR3	Auxiliary register
0Ch	AR4	Auxiliary register
0Dh	AR5	Auxiliary register
0Eh	AR6	Auxiliary register
0FH	AR7	Auxiliary register
10h	DP	Data-page pointer
11h	IR0	Index register 0
12h	IR1	Index register 1
13h	BK	Block-size register
14h	SP	Active stack pointer
15h	ST	Status register
16h	IE	CPU/DMA interrupt enable
17h	IF	CPU interrupt flags
18h	IOF	I/O flags
19h	RS	Repeat start address
1Ah	RE	Repeat end address
1Bh	RC	Repeat counter

5.1.2 Direct Addressing

In direct addressing, the data address is formed by the concatenation of the eight least significant bits of the data page pointer (DP) with the 16 least significant bits of the instruction word (expr). This results in 256 pages (64K words per page), giving the programmer a large address space without requiring a change of the page pointer. The syntax and operation for direct addressing are listed below.


Syntax: @expr

00000

Operation: address = DP concatenated with expr

Figure 5–1 shows the formation of the data address. Example 5–1 gives an instruction example with data before and after instruction execution.

Figure 5–1. Direct Addressing



Example 5–1. Direct Addressing

ADDI	@UBCDEh,R7			
Before	Instruction:	After Instruction:		
DP = 8A	۱h	DP = 8Ah		
R7 = 0h		R7 = 12345678h		
Data at	8ABCDEh = 12345678h	Data at 8ABCDEh = 12345678h		

5.1.3 Indirect Addressing

Indirect addressing is used to specify the address of an operand in memory through the contents of an auxiliary register, optional displacements, and index registers. Only the 24 least significant bits of the auxiliary registers and index registers are used in indirect addressing. This arithmetic is performed by the auxiliary register arithmetic units (ARAUs) on these lower 24 bits and is unsigned. The upper eight bits are unmodified.

The flexibility of indirect addressing is possible because the ARAUs on the TMS320C3x are used to modify auxiliary registers in parallel with operations within the main CPU. Indirect addressing is specified by a five-bit field in the instruction word, referred to as the mod field. A displacement is either an explicit unsigned 8-bit integer contained in the instruction word or an implicit displacement of one. Two index registers, IR0 and IR1, can also be used in indirect addressing is optional. The mechanism for generating addresses in circular addressing is discussed in Section 5.3, bit-reversed in Section 5.4.

Table 5–2 lists the various kinds of indirect addressing, along with the value of the modification (mod) field, assembler syntax, operation, and function for each. The succeeding 18 examples show the operation for each kind of indirect addressing.

Table 5–2. Indirect Addressing

Mod Field	Syntax	Operation	Description	
	Indirect Addressing with Displacement			
00000	*+ARn(disp)	addr = ARn + disp	With predisplacement add	
00001	*– ARn(disp)	addr = ARn – disp	With predisplacement subtract	
00010	*++ARn(disp)	addr = ARn + disp ARn = ARn + disp	With predisplacement add and modify	
00011	*– – ARn(disp)	addr = ARn – disp ARn = ARn – disp	With predisplacement subtract and modify	
00100	*ARn++(disp)	addr = ARn ARn = ARn + disp	With postdisplacement add and modify	
00101	*ARn – – (disp)	addr = ARn ARn = ARn – disp	With postdisplacement subtract and modify	
00110	*ARn++(disp)%	addr = ARn ARn = circ(ARn + disp)	With postdisplacement add and circular modify	
00111	*ARn – – (disp)%	add = ARn ARn = circ(ARn – disp)	With postdisplacement subtract and circular modify	
	Ind	irect Addressing with Ind	ex Register IRO	
01000	*+ARn(IR0)	addr = ARn + IR0	With preindex (IR0) add	
01001	*– ARn(IR0)	addr = ARn - IR0	With preindex (IR0) subtract	
01010	*++ARn(IR0)	addr = ARn + IR0 ARn = ARn + IR0	With preindex (IR0) add and modify	
01011	* ARn(IR0)	addr = ARn – IR0 ARn = ARn – IR0	With preindex (IR0) subtract and modify	
01100	*ARn++(IR0)	addr = ARn ARn = ARn + IR0	With postindex (IR0) add and modify	
01101	*ARn – – (IR0)	addr= ARn ARn = ARn IR0	With postindex (IR0) subtract and modify	
01110	*ARn++(IR0)%	addr = ARn ARn = circ(ARn + IR0)	With postindex (IR0) add and circular modify	
01111	*ARn (IR0)%	addr = ARn ARn = circ(ARn) – IR0	With postindex (IR0) subtract and circular modify	

LEGEND:

addr	=	memory address
ARn	=	auxiliary register AR0 – AR7
IRn	=	index register IR0 or IR1
disp	=	displacement
++	=	add and modify
	=	subtract and modify
circ()	=	address in circular addressing
%	=	where circular addressing is performed

Table 5–2. Indirect Addressing (Concluded)

Mod Field	Syntax	Operation	Description
	Indi	rect Addressing with Index I	Register IR1
10000	*+ ARn(IR1)	addr = ARn + IR1	With preindex (IR1) add
10001	* – ARn(IR1)	addr = ARn – IR1	With preindex (IR1) subtract
10010	* ++ ARn(IR1)	addr = ARn + IR1 ARn = ARn + IR1	With preindex (IR1) add and modify
10011	* – – ARn(IR1)	addr = ARn – IR1 ARn = ARn – IR1	With preindex (IR1) subtract and modify
10100	* ARn ++ (IR1)	addr = ARn ARn = ARn + IR1	With postindex (IR1) add and modify
10101	*ARn (IR1)	addr = ARn ARn = ARn IR1	With postindex (IR1) subtract and modify
10110	* ARn ++ (IR1)%	addr = ARn ARn = circ(ARn + IR1)	With postindex (IR1) add and circular modify
10111	* ARn – – (IR1)%	addr = ARn ARn = circ(ARn – IR1)	With postindex (IR1) subtract and circular modify
		Indirect Addressing (Specia	l Cases)
11000	*ARn	addr = ARn	Indirect
11001	*ARn ++ (IR0)B	addr = ARn ARn = B(ARn + IR0)	With postindex (IR0) add and bit-reversed modify

LEGEND: addr

> % B

memory address

ARn = auxiliary register AR0 - AR7

IRn = index register IR0 or IR1

disp = displacement

++ = add and modify

-- = subtract and modify

circ() = address in circular addressing

= where circular addressing is performed


= where bit-reversed addressing is performed

Example 5–2. Auxiliary Register Indirect

An auxiliary register (ARn) contains the address of the operand to be fetched.

Operation:
Assembler Syntax:
Modification Field:


operand address = ARn *ARn 11000



Example 5–3. Indirect With Predisplacement Add


The address of the operand to be fetched is the sum of an auxiliary register (ARn) and the displacement (disp). The displacement is either an eight-bit unsigned integer contained in the instruction word or an implied value of 1.

Operation: Assembler Syntax: Modification Field: operand address = ARn + disp*+ARn(disp) 00000




Example 5-4. Indirect With Predisplacement Subtract

The address of the operand to be fetched is the contents of an auxiliary register (ARn) minus the displacement (disp). The displacement is either an eight-bit unsigned integer contained in the instruction word or an implied value of 1.



Example 5-5. Indirect With Predisplacement Add and Modify

The address of the operand to be fetched is the sum of an auxiliary register (ARn) and the displacement (disp). The displacement is either an eight-bit unsigned integer contained in the instruction word or an implied value of 1. After the data is fetched, the auxiliary register is updated with the address generated.




Example 5-6. Indirect With Predisplacement Subtract and Modify

The address of the operand to be fetched is the contents of an auxiliary register (ARn) minus the displacement (disp). The displacement is either an eight-bit unsigned integer contained in the instruction word or an implied value of 1. After the data is fetched, the auxiliary register is updated with the address generated.

Operation:		operand address = AR <i>n</i> – disp AR <i>n</i> = AR <i>n</i> + disp					
Assembler Syn Modification Fie		*– – AR <i>n</i> (disp) 00011					
	31	24 23		0			
ARn —	×	x	address				
31			870	Ĩ			
disp 0 0	0		0 integer → (–)				
	31		· · · · · · · · · · · · · · · · · · ·	0			
			operand				


Example 5–7. Indirect With Postdisplacement Add and Modify

The address of the operand to be fetched is the contents of an auxiliary register (ARn). After the operand is fetched, the displacement (disp) is added to the auxiliary register. The displacement is either an eight-bit unsigned integer contained in the instruction word or an implied value of 1.




Example 5–8. Indirect With Postdisplacement Subtract and Modify

The address of the operand to be fetched is the contents of an auxiliary register (ARn). After the operand is fetched, the displacement (disp) is subtracted from the auxiliary register. The displacement is either an eight-bit unsigned integer contained in the instruction word or an implied value of 1.



Example 5–9. Indirect With Postdisplacement Add and Circular Modify


The address of the operand to be fetched is the contents of an auxiliary register (ARn). After the operand is fetched, the displacement (disp) is added to the contents of the auxiliary register using circular addressing. This result is used to update the auxiliary register. The displacement is either an eight-bit unsigned integer contained in the instruction word or an implied value of 1.



Example 5–10. Indirect With Postdisplacement Subtract and Circular Modify


The address of the operand to be fetched is the contents of an auxiliary register (ARn). After the operand is fetched, the displacement (disp) is subtracted from the contents of the auxiliary register using circular addressing. This result is used to update the auxiliary register. The displacement is either an eight-bit unsigned integer contained in the instruction word or an implied value of 1.


Operation:	operand address = AR <i>n</i> AR <i>n</i> = circ(AR <i>n</i> -disp)
Assembler Syntax:	*AR <i>n</i> –– (disp)%
Modification Field:	00111



Example 5–11. Indirect With Preindex Add


The address of the operand to be fetched is the sum of an auxiliary register (ARn) and an index register (IR0 or IR1).





The address of the operand to be fetched is the difference of an auxiliary register (ARn) and an index register (IR0 or IR1).


Operation:	operand address = AR <i>n</i> - IR <i>m</i>					
Assembler Syntax:	*– AR <i>n</i> (IR <i>m</i>)				
Modification Field:	01001	if $m = 0$				
	10001	if m ≕1				



Example 5–13. Indirect With Preindex Add and Modify


The address of the operand to be fetched is the sum of an auxiliary register (ARn) and an index register (IR0 or IR1). After the data is fetched, the auxiliary register is updated with the address generated.

Operation:	operand address = AR <i>n</i> + IR <i>m</i> AR <i>n</i> = AR <i>n</i> + IR <i>m</i>					
Assembler Syntax:	*++ AR <i>n</i>	(IR <i>m</i>)				
Modification Field:	01010 10010	if m = 0 if m =1				
	10010	m m = r				



Example 5–14. Indirect With Preindex Subtract and Modify


The address of the operand to be fetched is the difference of an auxiliary register (ARn) and an index register (IR0 or IR1). The resulting address becomes the new contents of the auxiliary register.




Example 5–15. Indirect With Postindex Add and Modify

The address of the operand to be fetched is the contents of an auxiliary register (ARn). After the operand is fetched, the index register (IR0 or IR1) is added to the auxiliary register.

Operation:operand address = ARn
ARn=ARn+IRmAssembler Syntax:*ARn++(IRm)Modification Field:01100 if m = 0
10100 if m = 1






The address of the operand to be fetched is the contents of an auxiliary register (ARn). After the operand is fetched, the index register (IR0 or IR1) is subtracted from the auxiliary register.

Operation:	operand address = AR <i>n</i> AR <i>n</i> = AR <i>n</i> –IR <i>m</i>					
Assembler Syntax:	*AR <i>n</i>	- (IR <i>m</i>)				
Modification Field:		if m = 0 if m = 1				
31	24 23	0				
ARn₽ x	x	address				
31 24 23	·	0				
IRm ──▶ × ×	index	> (-) ◀				
31		0				
		operand				

Example 5–17. Indirect With Postindex Add and Circular Modify


The address of the operand to be fetched is the contents of an auxiliary register (ARn). After the operand is fetched, the index register (IR0 or IR1) is added to the auxiliary register. This value is evaluated using circular addressing and replaces the contents of the auxiliary register.

Operation:		operand address = AR <i>n</i> AR <i>n</i> = circ(AR <i>n</i> +IR <i>m</i>)					
Assembler Syntax:		*AR <i>n</i> ++ (IR <i>m</i>)%				
Modification Field:		01110 10110	if m = 0 if m =1				
	04	04.00					



Example 5–18. Indirect With Postindex Subtract and Circular Modify

The address of the operand to be fetched is the contents of an auxiliary register (ARn). After the operand is fetched, the index register (IR0 or IR1) is subtracted from the auxiliary register. This result is evaluated using circular addressing and replaces the contents of the auxiliary register.






The address of the operand to be fetched is the contents of an auxiliary register (ARn). After the operand is fetched, the index register (IR0) is added to the auxiliary register. This addition is performed with a reverse-carry propagation and can be used to yield a bit-reversed (B) address. This value replaces the contents of the auxiliary register.

Operation:

operand address = ARn

Assembler Syntax: **Modification Field:**

ARn = B(ARn + IR0)*ARn++(IR0)B 11001



5.1.4 Short-Immediate Addressing

In short-immediate addressing, the operand is a 16-bit immediate value contained in the 16 least significant bits of the instruction word (expr). Depending upon the data types assumed for the instruction, the short-immediate operand may be a twos-complement integer, an unsigned integer, or a floating-point number. This is the syntax for this mode:

Syntax: expr

Example 5–20 gives an instruction example with before- and after-instruction data.

Example 5–20. Short-Immediate Addressing

SUBI 1,R0

Before Instruction:

After Instruction:

R0 = 0h

R0 = 0FFFFFFFh

5.1.5 Long-Immediate Addressing

In long-immediate addressing, the operand is a 24-bit immediate value contained in the 24 least significant bits of the instruction word (expr). This is the syntax for this mode:

Syntax: expr

Example 5–21 gives an instruction example with before- and after-instruction data.

Example 5–21. Long-Immediate Addressing

BR 8000h

Before Instruction:

After Instruction:

PC = 0h

PC = 8000h

5.1.6 PC-Relative Addressing

PC-relative addressing is used for branching. The assembler takes the *src* (a label or address) specified by the user and generates a displacement. If the branch is a standard branch, this displacement is equal to the label – (PC +1). If the branch is a delayed branch, this displacement is equal to the label – (PC + 3).

The displacement is stored as a 16-bit signed integer in the least significant bits of the instruction word. This displacement is added to the PC if the condition is true.

Syntax: expr

Example 5–22 gives an instruction example with before- and after-instruction data.

Example 5–22. PC-Relative Addressing

BU NEWPC ; pc=1001h,NEWPC= 1005h,displacement= 3

Before Instruction:

After Instruction:

PC = 1001h

PC = 1005h

5.2 Groups of Addressing Modes

Six types of addressing (covered in Section 5.1, beginning on page 5-2) form these five groups of addressing modes:

- General addressing modes (G)
- Three-operand addressing modes (T)
- Parallel addressing modes (P)
- Long-immediate addressing mode
- Conditional-branch addressing modes (B)

5.2.1 General Addressing Modes

Instructions that use the general addressing modes are general-purpose instructions, such as ADDI, MPYF, and LSH. Such instructions usually have this form:

dst operation $src \rightarrow dst$

where the destination operand is signified by *dst* and the source operand by *src*; operation defines an operation to be performed using the general addressing modes to specify certain operands. Bits 31 — 29 are zero, indicating general addressing mode instructions. Bits 22 and 21 specify the general addressing mode (G) field, which defines how bits 15 through 0 are to be interpreted for addressing the *src* operand.

Options for bits 22 and 21 (G field) are as follows:

- 0 0 register (all CPU registers unless specified otherwise)
- 0 1 direct
- 10 indirect
- 11 immediate

If the *src* and *dst* fields contain register specifications, the value in these fields contains the CPU register addresses as defined by Table 5–1. For the general addressing modes, the following values of ARn are valid:

ARn,
$$0 \le n \le 7$$

Figure 5–2 shows the encoding for the general addressing modes. The notation modn indicates the modification field that goes with the ARn field. Refer to Table 5–2 for further information.

81 2	9 28	23 22	21 20	0 16	6 15 11 1	0 87	54	0	
0 0 0	operation	0	0	dst	00000	0000	00	src	
0 0 0	operation	0	1	dst	direct				
0 0 0	operation	1	0	dst	modn	ARn	dis	р	
0 0 0	operation	1	1	dst	immediate				
	1	1.	G	Destination	Source Operands				

Figure 5–2. Encoding for General Addressing Modes

5.2.2 Three-Operand Addressing Modes

Instructions that use the three-operand addressing modes, such as ADDI3, LSH3, CMPF3. or XOR3, usually have this form:

SRC1 operation SRC2 \rightarrow dst

where the destination operand is signified by *ds*t and the source operands by SRC1 and SRC2; operation defines an operation to be performed. Note that the 3 can be omitted from three-operand instructions.

Bits 31–29 are set to the value of 001, indicating three-operand addressing mode instructions. Bits 22 and 21 specify the three-operand addressing mode (T) field, which defines how bits 15 - 0 are to be interpreted for addressing the SRC operands. Bits 15 - 8 are used to define the SRC1 address, and bits 7- 0 to define the SRC2 address. Options for bits 22 and 21 (T) are as follows:

Т	SRC1	SRC2
00 01 10	register indirect register	register register indirect
11	indirect	indirect

Figure 5–3 shows the encoding for three-operand addressing. If the SRC1 and SRC2 fields use the same auxiliary register, both addresses are correctly generated. However, only the value created by the SRC1 field is saved in the auxiliary register specified. The assembler issues a warning if this condition is specified by the user.

The following values of ARn and ARm are valid:

 $ARn, 0 \le n \le 7$ $ARm, 0 \le m \le 7$

The notation *modm* or *modn* indicates the modification field goes with the ARm or ARn field, respectively. Refer to Table 5–2 for further information.

In indirect addressing of the three-operand addressing mode, displacements (if used) are allowed to be 0 or 1, and the index registers (IR0 and IR1) can be used. The displacement of 1 is implied and is not explicitly coded in the instruction word.

Figure 5–3.	Encoding for	Three-Operand Addressing Modes
-------------	--------------	--------------------------------

31		29	28 23	22	21	20 16	6 15 13	12 11	10	87	5	43	20		
0	0	1	operation	0	0	dst	0 0 0		src1	0	0 0	sr	rc2		
0	0	1	operation	0	1	dst	mo	dn	ARn	0	0 0	sr	rc2		
0	0	1	operation	1	0	dst	000	src1		0 0 0 src1			moc	In	ARn
0	0	1	operation	1	1	dst	mo	dn	ARn	Τ	mod	m	ARm		
				7	r			SRC1				SRC2			

5.2.3 Parallel Addressing Modes

Instructions that use parallel addressing, indicated by || (two vertical bars), allow for the greatest amount of parallelism possible. The destination operands are indicated as d1 and d2, signifying *dst1* and *dst2*, respectively (see Figure 6–4). The source operands, signified by *src1* and *src2*, use the extended-precision registers. The parallel operation to be performed is called operation.

Figure 5–4. Encoding for Parallel Addressing Modes

31 30	29 26	25 24	23	22	21 19	18 16	5 15	10	11	87	3	2 0
10	operation	Р	d1	d2	src1	src2		modn	ARn	Т	modm	ARm
								src3			src4	

The parallel addressing mode (P) field specifies how the operands are to be used, i.e., whether they are source or destination. The specific relationship between the P field and the operands is detailed in the description of the individual parallel instructions (see Chapter 10). However, the operands are always encoded in the same way. Bits 31 and 30 are set to the value of 10, indicating parallel addressing mode instructions. Bits 25 and 24 specify the parallel addressing mode (P) field, which defines how bits 21 — 0 are to be interpreted for addressing the *src* operands. Bits 21 — 19 are used to define the *src1* address, bits 18 — 16 to define the *src2* address, bits 15 — 8 the *src3* address, and bits 7 — @the *src 4* address. The notations modn and modm indicate which modification field goes with which ARn or ARm (auxiliary register) field, respectively. The parallel addressing operands are listed below.


- src1 $0 \le src1 \le 7$ (extended-precision registers R0 R7)
- src2 $0 \le src2 \le 7$ (extended-precision registers R0 R7)
- d1 If 0, dst1 is R0. If 1, dst1 is R1.
- d2 If 0, *dst2* is R2. If 1, *dst2* is R3.
- P 0≤P≤3
- src3 indirect (disp = 0, 1, IR0, IR1)
- src4 indirect (disp = 0, 1, IR0, IR1)

As in the three-operand addressing mode, indirect addressing in the parallel addressing mode allows for displacements of 0 or 1 and the use of the index registers (IR0 and IR1). The displacement of 1 is implied and is not explicitly coded in the instruction word.

In the encoding shown for this mode in Figure 5–4, if the *src3* and *src4* fields use the same auxiliary register, both addresses are correctly generated, but only the value created by the *src3* field is saved in the auxiliary register specified. The assembler issues a warning if this condition is specified by the user.

5.2.4 Long-Immediate Addressing Mode

The long-immediate addressing mode is used to encode the program control instructions (BR, BRD, and CALL); for this, it is useful to have a 24-bit absolute address contained in the instruction word. The unconditional branches, BR (standard) and BRD (delayed), use the long-immediate addressing mode. Bits 31 - 26 are set to the value of 011000, indicating long-immediate addressing mode instructions. Selection of bit 24 determines the type of branch: D = 0 for a standard branch or D = 1 for a delayed branch. The long-immediate operand is the 24-bit *src*. These instructions are encoded as shown in Figure 5–5.



31						25	24		0
0	1	1	0	0	0	x	D	src	
or	for	BF	R(D)):					
31						25	24		0
0	1	1	0	0	0	0	D	src	
or	for	CA	۱LL	:					
31						25	24		0
0	1	1	0	0	0	1	D	SIC	

5.2.5 Conditional-Branch Addressing Modes

Instructions using the conditional-branch addressing modes (B*cond*, B*cond*D, CALL*cond*, DB*cond*, and DB*cond*D) can perform a variety of conditional operations. Bits 31 — 27 are set to the value of 01101, indicating conditional-branch addressing mode instructions. Bit 26 is set to 0 or 1; the former selects DB*cond*, the latter B*cond*. Selection of bit 25 determines the conditional-branch addressing mode (B). If B = 0, register addressing is used; if B = 1, PC-relative addressing is used. Selection of bit 21 sets the type of branch: D = 0 for a standard branch or D = 1 for a delayed branch. The condition field(*cond*) specifies the condition checked to determine what action to take, i.e., whether or not to branch (see Chapter 11 for a list of condition codes). Figure 6–6 shows the encoding for conditional-branch addressing.

Figure 5–6. Encoding for Conditional-Branch Addressing Modes

DBco	ond	l (D):						
31				26	25	24 22	2 21	20 16	15 54 0
01	1	0	1	1	В	ARn	D	cond	0 0 0 0 0 0 0 0 0 0 0 src reg
01	1	0	1	1	В	ARn	D	cond	immediate (PC relative)
Bcor	nd (D):							
31				26	25	24 22	2 21	20 16	15 5 4 0
0 1	1	0	1	0	В	000	D	cond	0 0 0 0 0 0 0 0 0 0 0 0 src reg
01	1	0	1	0	В	000	D	cond	immediate (PC relative)
CALI	_co	nd:		26	25	24 22	2 21	20 16	15 54 0
0 1	1	1	0	0	В	000	0	cond	0 0 0 0 0 0 0 0 0 0 0 src reg
01	1	1	0	0	в	000	0	cond	immediate (PC relative)

5-23

5.3 Circular Addressing

Many algorithms, such as convolution and correlation, require the implementation of a circular buffer in memory. In convolution and correlation, the circular buffer is used to implement a sliding window that contains the most recent data to be processed. As new data is brought in, the new data overwrites the oldest data. Key to the implementation of a circular buffer is the implementation of a circular addressing mode. This section describes the circular addressing mode of the TMS320C3x.

The blocksize register (BK) specifies the size of the circular buffer. The bottom of the circular buffer is specified by the first bit (counting from the most significant bit to the least significant bit) in the lower 16 bits of the BK register, plus a user-selected auxiliary register (ARn). With the location of the first 1 bit specified as bit N, the address at the top of the buffer is referred to as the effective base (EB) and is equal to bits 31 through (N+1) of ARn with bits N–1 through 0 of EB being zero and bit N being one.

Figure 5–7 illustrates the relationships between the blocksize register (BK), the auxiliary registers (ARn), the bottom of the circular buffer, the top of the circular buffer, and the index into the circular buffer.




Figure 5–7. Flowchart for Circular Addressing

In circular addressing, index refers to the N LSBs of the auxiliary register selected, and step is the quantity being added to or subtracted from the auxiliary register. Follow these two rules when you use circular addressing:

The step used must be less than or equal to the blocksize.

The first time the circular queue is addressed, the auxiliary register must be pointing to an element in the circular queue.

The algorithm for circular addressing is as follows:

If 0 ≤ index + step < BK: index = index + step. Else if index + step ≥ BK: index = index + step - BK. Else if index + step < 0: index = index + step + BK.

Figure 5–8 shows how the circular buffer is implemented. It illustrates the relationship of the quantities generated and the elements in the circular buffer.

Figure 5–8. Circular Buffer Implementation







Figure 5–9 gives an example of the operation of circular addressing. Assuming that all ARs are four bits, let AR0 = 0000, and BK = 0110 (blocksize of 6). This example shows a sequence of modifications and the resulting value of AR0. It also shows how the pointer steps through the circular queue with a variety of step sizes (both incrementing and decrementing).



*AR0 [·] ++ (5)%	;	AR0	=	0	(0th value)
*AR0 ++ (2)%	;	AR0	=	5	(1st value)
*AR0 – – (3)%	;	AR0	=	1	(2nd value)
*AR0++(6)%	;	AR0	=	4	(3rd value)
*AR0 – – %	;	AR0	=	4	(4th value)
*AR0	;	AR0	=	3	(5th value)



Circular addressing is especially useful for the implementation of FIR filters. Figure 5–10 shows one possible data structure for FIR filters. Note that the initial value of AR0 points to h(N - 1), and the initial value of AR1 points to x(0). Circular addressing is used in the TMS320C3x code for the FIR filter shown in Figure 5–11.






Figure 5–11. FIR Filter Code Using Circular Addressing

* II *	nitiali	zation		
	LDI	N, BK	;	Load block size.
	LDI	H,ARO	.;	Load pointer to impulse response.
	LDI	X,AR1	;	Load pointer to bottom of input
*			;	sample buffer.
*				Deal transferration
TOP	LDF	IN, R3	•	Read input sample.
	STF	R3,*AR1++%	;	
			;	and point to top of buffer.
	LDF	0,R0	;	Initialize RO.
	LDF	0,R2	;	Initialize R2.
*				
*	Filter	:		
*				
	RPTS	N - 1	;	Repeat next instruction.
	MPYF3	*AR0++%,*AR1·	++?	, R0
11	ADDF3	R0,R2,R2	;	Multiply and accumulate.
	ADDF	R0,R2	;	Last product accumulated.
*				
	STF	R2,Y	;	Save result.
	в	TOP	;	Repeat.
				*

5.4 Bit-Reversed Addressing

Bit-reversed addressing on the TMS320C3x enhances execution speed and program memory for FFT algorithms that use a variety of radices. The base address of bit-reversed addressing must be located on a boundary of the size of the table. For example, if IR0 = 2^{n-1} , the n LSBs of the base address must be zero. The base address of the data in memory must be on a 2^n boundary. One auxiliary register points to the physical location of a data value. IR0 specifies one-half the size of the FFT; e.g., the value contained in IR0 must be equal to 2^{n-1} where n is an integer and the FFT size is 2^n . When you add IR0 to the auxiliary register by using bit-reversed addressing, addresses are generated in a bit-reversed fashion.

To illustrate this kind of addressing, assume eight-bit auxiliary registers. Let AR2 contain the value 0110 0000 (96). This is the base address of the data in memory. Let IR0 contain the value 0000 1000 (8). Figure 5–12 shows a sequence of modifications of AR2 and the resulting values of AR2.

Figure 5–12. Bit-Reversed Addressing Example

*AR2++(IR0)B	;	AR2	=	0110	0000	(Oth value)	
*AR2++(IR0)B	;	AR2	=	0110	1000	(1st value)	
*AR2++(IR0)B	;	AR2	=	0110	0100	(2nd value)	
*AR2++(IR0)B	;	AR2	=	0110	1100	(3rd value)	
*AR2++(IR0)B	;	AR2	=	0110	0010	(4th value)	
*AR2++(IR0)B	;	AR2	=	0110	1010	(5th value)	
*AR2++(IR0)B	;	AR2	=	0110	0110	(6th value)	
*AR2	;	AR2	=	0110	1110	(7th value)	

Table 5–3 shows the relationship of the index steps and the four LSBs of AR2. As you can see, you can find the four LSBs by reversing the bit pattern of the steps.

Table 5–3. Index Steps and Bit-Reversed Addressing

Step	Bit Pattern	Bit-Reversed Pattern	Bit-Reversed Step
0	0000	0000	0
1	0001	1000	8
2	0010	0100	4
⁴ 3	0011	1100	12
4 5	0100	0010	2
5	0101	1010	10
6 7	0110	0110	6
7	0111	1110	14
8	1000	0001	1
9	1001	1001	9
10	1010	0101	5
11	1011	1101	13
12	1100	0011	3
13	1101	1011	11
14	1110	0111	7
15	1 111	1111	15


5.5 System and User Stack Management


The TMS320C3x provides a dedicated system stack pointer (SP) for building stacks in memory. The auxiliary registers can also be used to build a variety of more general linear lists. This section discusses the implementation of the following types of linear lists:

- Stack A linear list for which all insertions and deletions are made at one end of the list.
- **Queue** A linear list for which all insertions are made at one end of the list, and all deletions are made at the other end.
- **Deque** A double-ended queue linear list for which insertions and deletions are made at either end of the list.

The system stack pointer (SP) is a 32-bit register that contains the address of the top of the system stack. The system stack fills from low-memory address to high-memory address (see Figure 5–13). The SP always points to the last element pushed onto the stack. A push performs a preincrement, and a pop performs a postdecrement of the system stack pointer.

The program counter is pushed onto the system stack on subroutine calls, traps, and interrupts. It is popped from the system stack on returns. The system stack can be pushed and popped using the PUSH, POP, PUSHF, and POPF instructions.





High Memory

5.5.1 Stacks


Stacks can be built from low to high memory or high to low memory. Two cases for each type of stack are shown. Stacks can be built using the preincrement/ decrement and postincrement/decrement modes of modifying the auxiliary registers (AR). Stack growth from high-to-low memory can be implemented in two ways:

CASE 1: Stores to memory using *- - ARn to push data onto the stack and reads from memory using *ARn ++ to pop data off the stack.

CASE 2: Stores to memory using *ARn - - to push data onto the stack and reads from memory using * ++ ARn to pop data off the stack.

Figure 5–14 illustrates these two cases. The only difference is that in case 1, the AR always points to the top of the stack, and in case 2, the AR always points to the next free location on the stack.

Figure 5–14. Implementations of High-to-Low Memory Stacks




Stack growth from low-to-high memory can be implemented in two ways:

CASE 3: Stores to memory using *++ ARn to push data onto the stack and reads from memory using *ARn - - to pop data off the stack.

CASE 4: Stores to memory using *ARn ++ to push data onto the stack and reads from memory using *- - ARn to pop data off the stack.


Figure 5–15 shows these two cases. In the case 3, the AR always points to the top of the stack. In case 4, the AR always points to the next free location on the stack.

Figure 5–15. Implementations of Low-to-High Memory Stacks



5.5.2 Queues

A queue is like a FIFO. The implementation of queues is based upon the manipulation of auxiliary registers. Two auxiliary registers are used, one to mark the front of the queue from which data is popped (or dequeued) and the other to mark the rear of the queue where data is pushed. By properly managing the auxiliary registers, the queue may also be circular. (A queue is circular when the rear pointer is allowed to point to the beginning of the queue memory after it has pointed to the end of the queue memory.)



Program Flow Control

6

Chapter 6

Program Flow Control

The TMS320C3x provides a complete set of constructs that facilitate software and hardware control of the program flow. Software control includes repeats, branches, calls, traps, and returns. Hardware control includes operations, reset, and interrupts. Because programming includes a variety of constructs, you can select the one suited for your particular application.

Several interlocked operations instructions provide flexible multiprocessor support and, through the use of external signals, a powerful means of synchronization. They also guarantee the integrity of the communication and result in a high-speed operation.

The TMS320C3x supports a nonmaskable external reset signal and a number of internal and external interrupts. These functions can be programmed for a particular application.

This chapter discusses the following major topics:

- Repeat Modes (Section 6.1 on page 6-2)
 - Initialization
 - Operation
- Delayed Branches (Section 6.2 on page 6-7)
- □ Calls, Traps, and Returns (Section 6.3 page 6-8)
- □ Interlocked Operations (Section 6.4 on page 6-10)
- Reset Operation (Section 6.5 on page 6-16)
- □ Interrupts (Section 6.6 on page 6-20)

6.1 Repeat Modes

The repeat modes of the TMS320C3x can implement zero-overhead looping. For many algorithms, most execution time is spent in an inner kernel of code. Using the repeat modes allows these time-critical sections of code to be executed in the shortest possible time.

The TMS320C3x provides two instructions to support zero-overhead looping: RPTB (repeat a block of code) and RPTS (repeat a single instruction). RPTB causes a block of code to be repeated a specified number of times. RPTS causes a single instruction to be repeated a number of times and reduces the bus traffic by fetching the instruction only once.

Three registers (RS, RE, and RC) are associated with the updating of the program counter when it is updated in a repeat mode. Table 6–1 describes these registers.

Table 6–1. Repeat-Mode Registers

Register	Function
RS	Repeat Start Address Register. Holds the address of the first instruction of the block of code to be repeated.
RE	Repeat End Address Register. Holds the address of the last instruction of the block of code to be repeated.
RC	Repeat-Count Register. Contains one less than the number of times the block remains to be repeated. For example, to execute a block N times, load N-1 into RC.

6.1.1 Repeat-Mode Initialization

Two bits are important to the operation of RPTB and RPTS: the RM and S bits.

The RM (repeat-mode flag) bit in the status register specifies whether the processor is running in the repeat mode. If RM = 0, fetches are not made in repeat mode. If RM = 1, fetches are made in repeat mode.

The S bit is hidden from the user but is necessary to fully describe the operation of RPTB and RPTS. If S = 0, the CPU is not performing fetches in the repeat-single mode. If S = 1 and RM = 1, the CPU is performing fetches in the repeat-single mode.

The correct operation of the repeat modes requires that all of the above registers and status register fields be initialized correctly. The RPTB and RPTS instructions perform this initialization in slightly different ways (see Sections 6.1.2 and 6.1.3).

6.1.2 **RPTB** Initialization

When RPTB *src* is executed, the following operations take place:

- 1) PC + 1 \rightarrow RS
- 2) $src \rightarrow RE$
- 3) $1 \rightarrow RM$ status register bit
- 4) $0 \rightarrow S$ bit.

Step 1 loads the start address of the block into RS. Step 2 loads the *src* into the RE (end address of the block). The *src* operand is a 24-bit value contained in the instruction word. Step 3 sets the status register to indicate the repeat mode of operation. Step 4 indicates that this is the repeat block mode of operation.

The last bit of information required is the number of times to repeat the block. The value is determined by properly initializing the RC (repeat count) register. Since the execution of RPTB does not load the RC, you must load this register yourself. The typical setup of the block repeat operation is shown below.

LDI 15,RC ; 15 \rightarrow RC, LOOP will be executed 16 times RFTB LOOP ; LOOP \rightarrow RE, PC + 1 RS, 1 \rightarrow RM, 0 \rightarrow S

The repeat modes repeat a block of code at least once in a typical operation. The repeat counter should be loaded with one less than the number of times to repeat the block; i.e., a value of 0 in RC repeats the block of code one time. All block repeats initiated by RPTB can be interrupted.

6.1.3 **RPTS** Initialization

When RPTS src is executed, the following sequence of operations occurs:

- 1) PC + 1 \rightarrow RS
- 2) PC + 1 \rightarrow RE
- 3) $1 \rightarrow RM$ status register bit
- 4) $1 \rightarrow S$ bit
- 5) $src \rightarrow RC$

The RPTS instruction loads all registers and mode bits necessary for the operation of the single instruction repeat mode. Step 1 loads the start address of the block into RS. Step 2 loads the end address into the RE (end address of the block). Since this is a repeat of a single instruction, the start address and the end address are the same. Step 3 sets the status register to indicate the repeat mode of operation. Step 4 indicates that this is the repeat single-instruction mode of operation. The operand *src* is loaded into RC, as in Step 5 and the following instruction is executed src+1 times.

Repeats of a single instruction initiated by RPTS are not interruptible, because the RPTS fetches the instruction word only once and then keeps it in the instruction register for reuse. An interrupt would cause the instruction word to be lost. The refetching of the instruction word from the instruction register reduces memory accesses and, in effect, acts as a one-word program cache. If it is necessary to have a single instruction that is repeatable and interruptible, you can use the RPTB instruction.

6.1.4 Repeat-Mode Operation

The information in the repeat-mode registers and associated control bits is used to control the modification of the PC when the fetches are being made in repeat mode. The repeat modes compare the contents of the RE register with the program counter (PC). If they match and the repeat counter is nonnegative, the repeat counter is decremented, the PC is loaded with the repeat start address, and the processing continues. The fetches and appropriate status bits are modified as necessary. Note that the repeat counter (RC) is never modified when RM is 0. The maximum number of repeats occurs when RC = 080000000h. This will result in 080000001h repetitions. The detailed algorithm for the update of the PC is described in Figure 6–1.

Figure 6-1. Repeat-Mode Control Algorithm

```
if RM == 1
                                       ; If in repeat mode (RPTB or RPTS)
 if S == 1
                                       ; If RPTS
                                       ; If this is the first fetch
   if first time through
     fetch instruction from memory ; Fetch instruction from memory
                                       : If not the first fetch
   else
     fetch instruction from IR
                                       ; Fetch instruction from IR
 RC - 1 \rightarrow RC
                                       ; Decrement RC
   if RC < 0
                                        ; If RC is negative
                                        ; Repeat single mode completed
     0 \rightarrow ST(RM)
                                        ; Turn off repeat mode bit
     0 \rightarrow s
                                        ; Clear S
     PC + 1 \rightarrow PC
                                       ; Increment PC
    else if S == 0
                                       ; If RPTB
     fetch instruction from memory ; Fetch instruction from memory
  if PC == RE
                                        ; If this is the end of the block
     RC - 1 \rightarrow RC
                                        ; Decrement RC
  if RC \geq 0
                                        ; If RC is not negative
     RS \rightarrow PC
                                        ; Set PC to start of block
  else if RC < 0
                                       ; If RC is negative
     0 \rightarrow ST(RM)
                                        ; Turn off repeat mode bits
     0 \rightarrow s
                                       ; Clear S
     PC + 1 \rightarrow PC
                                        ; Increment PC
```

Program Flow Control

The RPTB and RPTS are four-cycle instructions. These four cycles of overhead are incurred only on the first pass through the loop. All subsequent passes through the loop are accomplished with zero cycles of overhead. In Example 6–1, the block of code from STLOOP to ENDLOP is repeated sixteen times.

Example 6-1. RPTB Operation

STLOOP	LDI RPTB	15,RC ENDLOP	Load repeat counter with 15 Execute the block of code from STLOOP to ENDLOP 16 times
	•		
ι.	•		
ENDLOP	-		

Using the repeat block mode of modifying the PC facilitates analysis of what would happen in the case of branches within the block. Assume that the next value of the PC will be either PC + 1 or the contents of the RS register. It is thus apparent that this method of block repeat allows many amount of branching within the repeated block. Execution can go anywhere within the user's code via interrupts, subroutine calls, etc. For proper modification of the loop counter, the last instruction of the loop must be fetched. You can stop the repeating of the loop prior to completion by writing a 0 into the repeat counter or writing 0 into the RM bit of the status register.

Since the block repeat modes modify the program counter, other instructions cannot modify the program counter at the same time. Two rules apply here:

- 1) The last instruction in the block (or the only instruction in a block of size one) cannot be a B*cond*, BR, DB*cond*, CALL, CALL*cond*, TRAP*cond*, RETI*cond*, RETS*cond*, IDLE, RPTB, or RPTS. Example 6–2 shows an incorrectly placed standard branch.
- 2) None of the last four instructions from the bottom of the block (or the only instruction in a block of size one) can be a BcondD, BRD, or DBcondD. Example 6–3 shows an incorrectly placed delayed branch.

If either of these rules is violated, the PC will be undefined.

Example 6–2. Incorrectly Placed Standard Branch

STLOOP	LDI RPTB	15,RC ENDLOP	; Load repeat counter with 15 ; Execute block of code ; from STLOOP to ENDLOP 16 times
	•		
ENDLOP	• BR	OOPS	; This branch violates rule 1

Example 6–3. Incorrectly Placed Delayed Branch

STLOOP	LDI RPTB	15,RC ENDLOP	;	Load repeat counter with 15 Execute block of code from STLOOP to ENDLOP 16 times
	•			
ENDLOP	BRD ADDF MPYF SUBF	OOPS	;	This branch violates rule 2

Block repeats (RPTB) are **nestable**. Since all of the control is defined by the RS, RE, RC, and ST registers, these registers must be saved and stored in order to nest block repeats. The RM bit in the status register can be used to determine if the block repeat mode is active. For example, if you write an interrupt service routine that requires the use of RPTB, it is possible that the interrupt associated with the routine may occur during another block repeat. The interrupt service routine can check the RM bit. If this bit is set, the interrupt routine saves RS, RE, RC, and ST. The interrupt routine can then perform a block repeat. Before returning to the interrupt droutine, the interrupt routine restores RS, RE, RC, and ST. If the RM bit is not set, you don't need to save and restore these registers.

6.2 Delayed Branches

The TMS320C3x offers two main types of branching: standard and delayed. Standard branches empty the pipeline before performing the branch; this guarantees correct management of the program counter and results in a TMS320C3x branch taking four cycles. Included in this class are repeats, calls, returns, and traps.

Delayed branches on the TMS320C3x do not empty the pipeline, but rather guarantee that the next three instructions will execute before the program counter is modified by the branch. The result is a branch that requires only a single cycle, thus making the speed of the delayed branch very close to the optimal block repeat modes of the TMS320C3x. However, unlike block repeat modes, delayed branches may be used in situations other than looping. Every delayed branch has a standard branch counterpart that is used when a delayed branch cannot be used. The delayed branches of the TMS320C3x are BcondD, BRD, and DBcondD.

Conditional delayed branches use the conditions that exist at the end of the instruction immediately preceding the delayed branch. They do not depend upon the instructions following the delayed branch. The condition flags are set by a previous instruction only when the destination register is one of the extended-precision registers (R0–R7) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed. Delayed branches guarantee that the next three instructions will execute, regardless of other pipeline conflicts.

When a delayed branch is fetched, it remains pending until the three following instructions are executed. None of the three instructions that follow a delayed branch can be Bcond, BcondD, BR, BRD, DBcond, DBcondD, CALL, CALLcond, TRAPcond, RETIcond, RETScond, RPTB, RPTS, or IDLE. (see Example 6–4).

Delayed branches disable interrupts until the three instructions following the delayed branch are completed. This is independent of whether or not the branch is taken.

If delayed branches are used incorrectly, the PC will be undefined.

Example 6–4.	Incorrectly Pla	aced Delayed i	Branches
--------------	-----------------	----------------	----------

B1:	BD NOP NOP	L1	
B2:	B NOP NOP NOP	L2	; This branch is incorrectly placed
	•		

6.3 Calls, Traps, and Returns

Calls and traps provide a means of executing a subroutine or function while providing a return to the calling routine.

The CALL, CALL*cond*, and TRAP*cond* instructions store the value of the PC on the stack before changing the PC's contents. The stack thus provides a return using either the RETS*cond* or RETI*cond* instruction.

- The CALL instruction places the next PC value on the stack and places the src (source) operand into the PC. The src is a 24-bit immediate value. Figure 6–2 shows CALL response timing.
- □ The CALL cond instruction is similar to the CALL instruction (above) except that (1) it executes only if a specific condition is true (the 20 conditions including unconditional are listed in Section 10.2) and (2) the src is either a PC-relative displacement or in register addressing mode. The condition flags are set by a previous instruction only when the destination register is one of the extended-precision registers (R0–R7) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed.
- □ The TRAP cond instruction also executes only if a specific condition is true (same conditions as for the CALL cond instruction). When executing, (1) interrupts are disabled with 0 written to bit GIE of the ST, (2) the next PC value is stored on the stack, and (3) a vector is retrieved from one of the addresses 20h to 3Fh and loaded into the PC. The particular address is identified by a trap number in the instruction. Using the RETI cond to return re-enables interrupts.
- RETScond returns execution from any of the above three instructions by popping the top of the stack to the PC. To execute, the specified condition must be true. Conditions are the same as for the CALLcond instruction.
- RETIcond returns from traps or calls similar to the RETScond (above) with the addition that RETIcond also sets the GIE bit of the Status Register which thus enables all interrupts whose enabling bit is set to 1. Conditions are the same as for the CALLcond instruction.

Functionally, calls and traps accomplish the same task (i.e., a subfunction is called, executed, and control then returned to the calling function. Traps offer several advantages:

- Interrupts are automatically disabled when a trap is executed. This allows critical code to execute without risk of being interrupted. Thus, traps are generally terminated with a RETIcond instruction to re-enable interrupts.
- 2) You can use traps to indirectly call functions. This is particularly beneficial when a kernel of code contains the basic subfunctions to be used by applications. In this case, the functions in the kernel can be modified and relocated without recompiling each application.




Figure 6–2. CALL Response Timing

6.4 Interlocked Operations

One of the most common multiprocessing configurations is the sharing of global memory by multiple processors. In order for multiple processors to access this global memory and share data in a coherent manner, some sort of arbitration or handshaking is necessary. This requirement for arbitration is the purpose of the TMS320C3x interlocked operations.

The TMS320C3x provides a flexible means of multiprocessor support with five instructions, referred to as interlocked operations. Through the use of external signals, these instructions provide powerful synchronization mechanisms. They also guarantee the integrity of the communication and result in a high-speed operation. The interlocked-operation instruction group is listed in Table 6–2.

Table 6–2. Interlocked Operations

Mnemonic	Description	Operation
LDFI	Load floating-point value into a register, interlocked	Signal interlocked src \rightarrow dst
LDII	Load integer into a register, interlocked	Signal interlocked src \rightarrow dst
SIGI	Signal, interlocked	Signal interlocked Clear interlock
STFI	Store floating-point value to memory, interlocked	src \rightarrow dst Clear interlock
STII	Store integer to memory, interlocked	src \rightarrow dst Clear interlock

The interlocked operations use the two external flag pins, XF0 and XF1. XF0 must be configured as an output pin, and XF1 as an input pin. When configured in this manner, XF0 signals an interlock operation request, and XF1 acts as an acknowledge signal for the requested interlocked operation. In this mode, XF0 and XF1 are treated as active-low signals.

The external timing for the interlocked loads and stores is the same as for standard load and stores. The interlocked loads and stores may be extended like standard accesses by using the appropriate ready signal (\overline{RDY}_{int} or \overline{XRDY}_{int}). (\overline{RDY}_{int} and \overline{XRDY}_{int} are a combination of external ready input and software wait states. Refer to Chapter 7, *External Bus Operation*, for more information on ready generation.)

The LDFI and LDII instructions perform the following actions:

1) Simultaneously set XF0 to 0 and begin a read cycle. The timing of XF0 is similar to that of the address bus during a read cycle.

- Execute an LDF or LDI instruction and extend the read cycle until XF1 is set to 0 and a ready (RDY_{int} or XRDY_{int}) is signalled.
- 3) Leave XF0 set to 0 and end the read cycle.

The read/write operation is identical to any other read/write cycle except for the special use of XF0 and XF1. The *src* operand for LDFI and LDII is always a direct or indirect memory address. XF0 is set to 0 only if the *src* is located off-chip; i.e., STRB, MSTRB, or IOSTRB is active, or the *src* is one of the on-chip peripherals. If on-chip memory is accessed, then XF0 is not asserted, and the operation is as an LDF or LDI from internal memory.

The STFI and STII instructions perform the following operations:

- 1) Simultaneously set XF0 to 1 and begin a write cycle. The timing of XF0 is similar to that of the address bus during a write cycle.
- Execute an STF or STI instruction and extend the write cycle until a ready (RDY_{int} or XRDY_{int}) is signaled.

As in the case for LDFI and LDII, the *dst* of STFI and STII affects XF0. If *dst* is located off-chip (STRB, MSTRB, or IOSTRB is active) or the *dst* is one of the on-chip peripherals, XF0 is set to a 1. If on-chip memory is accessed, then XF0 is not asserted and the operations are as an STF or STI to internal memory.

The SIGI instruction functions as follows:

- 1) Sets XF0 to 0.
- 2) Idles until XF1 is set to 0.
- 3) Sets XF0 to 1 and ends the operation.

While the LDFI, LDII, and SIGI instructions are waiting for XF1 to be set to 0, you can interrupt them. LDFI and LDII require a ready signal ($\overline{\text{RDY}}_{int}$ or $\overline{\text{XRDY}}_{int}$) in order to be interrupted. Because interrupts are taken on bus cycle boundaries (see Section 6.6), an interrupt may be taken any time after a valid ready. This allows you to implement protection mechanisms against deadlock conditions by interrupting an interlocked load that has taken too long. Upon return from the interrupt, the next instruction is executed. The STFI and STII instructions are not interruptible. Since the STFI and STII instructions complete when ready is signaled, the delay until an interrupt can occur is the same as for any other instruction.

Interlocked operations can be used to implement a busy-waiting loop, to manipulate a multiprocessor counter, to implement a simple semaphore mechanism, or to perform synchronization between two TMS320C3xs. The following examples illustrate the usefulness of the interlocked operations instructions. Example 6–5 shows the implementation of a busy-waiting loop. If location LOCK is the interlock for a critical section of code, and a nonzero means the lock is busy, the algorithm for a busy-waiting loop can be used as shown.

Example 6–5. Busy-Waiting Loop


L1:	LDI LDII	1,R0 @LOCK,R1	; Put 1 in R0 ; Interlocked operation begun
	STII	R0,@LOCK	<pre>; Contents of LOCK → R1 ; Put R0 (= 1) into LOCK, XF0 = 1 ; Interlocked operation ended</pre>
	BNZ	L1	; Keep trying until LOCK = 0


Example 6–6 shows how a location COUNT may contain a count of the number of times a particular operation needs to be performed. This operation may be performed by any processor in the system. If the count is zero, the processor waits until it is nonzero before beginning processing. The example also shows the algorithm for modifying COUNT correctly.

Example 6–6. Multiprocessor Counter Manipulation

CT:	OR	4,IOF ;	XF0 = 1
			Interlocked operation ended
	LDII	@COUNT,R1 ;	Interlocked operation begun
	,	;	Contents of COUNT \rightarrow R1
	ΒZ	CT ;	If COUNT = 0, keep trying
	SUBI	1,R1 ;	Decrement R1 (= COUNT)
	STII	R1,@COUNT	Update COUNT, $XF0 = 1$
			Interlocked operation ended

Figure 6–3 illustrates multiple TMS320C3xs sharing global memory and using the interlocked instructions as in Example 6–7, Example 6–8, and Example 6–9.





Sometimes it may be necessary for several processors to access some shared data or other common resources. The portion of code that must access the shared data is called a critical section.

To ease the programming of critical sections, semaphores may be used. Semaphores are variables that can take only non-negative integer values. Two primitive, indivisible operations are defined on semaphores (with S being a semaphore):

V(S): $S + 1 \rightarrow S$ P(S): P: if (S == 0), go to P else S - 1 \rightarrow S

Indivisibility of V(S) and P(S) means that when these processes access and modify the semaphore S, they are the only processes accessing and modifying S.

To enter a critical section, a P operation is performed on a common semaphore, say S (S is initialized to 1). The first processor performing P(S) will be able to enter its critical section. All other processors are blocked because S has become 0. After leaving its critical section, the processor performs a V(S), thus allowing another processor to execute P(S) successfully. The TMS320C3x code for V(S) is shown in Example 6–7, and code for P(S) is shown in Example 6–8. Compare the code in Example 6–8 to the code in Example 6–6.

Example 6–7. Implementation of V(S)

V: LDII	@s, R0	; Interlocked read of S begins (XFO = 0)
	1,R0 R0,@S	; Contents of S \rightarrow R0 ; Increment R0 (= S) ; Update S, end interlock (XF0 = 0)


Example 6–8. Implementation of P(S)

:	OR	4,IOF	; End interlock (XF0 = 1)
	LDII	@S,RO	; Interlocked read of S begins
	BZ	P	; Contents of S \rightarrow R0 ; If S = 0, go to P and try again
	SUBI	1,R0	; Decrement R0 (= S)
	STII	R0,@S	; Update S, end interlock (XF0 = 1)


The SIGI operation may be used to synchronize, at an instruction level, multiple TMS320C3xs. Consider two processors connected as shown in Figure 6–4. The code for the two processors is shown in Example 6–9.

Figure 6–4. Zero-Logic Interconnect of TMS320C3xs

Ρ



Processor #1 runs until it executes the SIGI. It then waits until processor #2 executes a SIGI. At this point, the two processors have synchronized and continue execution.



Example 6–9. Code to Synchronize Two TMS320C3xs at the Software Level

6.5 Reset Operation

The TMS320C3x supports a nonmaskable external reset signal (RESET), which is used to perform system reset. This section discusses the reset operation.

At powerup, the state of the TMS320C3x processor is undefined. You can use the RESET signal to place the processor in a known state. This signal must be asserted low for 10 or more H1 clock cycles to guarantee a system reset. H1 is an output clock signal generated by the TMS320C3x (see Chapter 13 for more information).

Reset affects the other pins on the device in either a synchronous or asynchronous manner. The synchronous reset is gated by the TMS320C3x's internal clocks. The asynchronous reset directly affects the pins, and is faster than the synchronous reset. Table 6–3 shows the state of the TMS320C3x's pins after RESET = 0. Each pin is described according to whether the pin is reset synchronously or asynchronously.

Table 6–3. Pin Operation at Reset

Signal # Pins Operation at Reset		Operation at Reset	
Primary Interface (61 Pins)			
D31 — D0	32	Synchronous reset. Placed in high-impedance state.	
Ä23 — A0	24	Synchronous reset. Placed in high-impedance state.	
R/W	1	Synchronous reset. Placed in high-impedance state.	
STRB	1	Synchronous reset. Deasserted by going to a high level.	
RDY	1	Reset has no effect.	
HOLD	1	Reset has no effect.	
HOLDA	1	Reset has no effect.	
	E	xpansion Interface (49 Pins) [†]	
XD31 — XD0	32	Synchronous reset. Placed in high-impedance state.	
XA12 — XA0	13	Synchronous reset. Placed in high-impedance state.	
XR/W	1	Synchronous reset. Placed in high-impedance state.	
MSTRB	1	Synchronous reset. Deasserted by going to a high level.	
IOSTRB	1	Synchronous reset. Deasserted by going to a high level.	
XRDY	1	Reset has no effect.	
		Control Signals (9 Pins)	
RESET	1	Reset input pin	
ĪNT3 — ĪNTO	4	Reset has no effect.	
ĪACK	1	Synchronous reset. Deasserted by going to a high level.	
MC/MP or MCBL/MP	1	Reset has no effect.	
XF1 — XF0	2	Asynchronous reset. Placed in high-impedance state.	

† Present only on TMS320C30

Table 6–3. Pin Operation at Reset (Continued)

Signal	# Pins	Operation at Reset	
		Serial Port 0 Signals (6 Pins)	
CLKX0	1	Asynchronous reset. Placed in high-impedance state.	
DX0	1	Asynchronous reset. Placed in high-impedance state.	
FSX0	1	Asynchronous reset. Placed in high-impedance state.	
CLKR0	1	Asynchronous reset. Placed in high-impedance state.	
DR0	1	Asynchronous reset. Placed in high-impedance state.	
FSR0	1	Asynchronous reset. Placed in high-impedance state.	
		Serial Port 1 Signals (6 Pins) †	
CLKX1	1	Asynchronous reset. Placed in high-impedance state.	
DX1	1	Asynchronous reset. Placed in high-impedance state.	
FSX1	1	Asynchronous reset. Placed in high-impedance state.	
CLKR1	1	Asynchronous reset. Placed in high-impedance state.	
DR1	1	Asynchronous reset. Placed in high-impedance state.	
FSR1	1	Asynchronous reset. Placed in high-impedance state.	
		Timer 0 Signal (1 Pin)	
TCLK0	1	Asynchronous reset. Placed in high-impedance state.	
	-	Timer 1 Signal (1 Pin)	
TCLK1	1	Asynchronous reset. Placed in high-impedance state.	
Supply and Oscillator Signals (29 Pins)			
V _{DD} (3 — 0)	4	Reset has no effect.	
IODV _{DD} (1,0)	2	Reset has no effect.	
ADV _{DD} (1,0)	2	Reset has no effect.	
PDVDD	1	Reset has no effect.	
DDV _{DD} (1,0)	2	Reset has no effect.	
MDVDD	1	Reset has no effect.	
V _{SS} (3-0)	4	Reset has no effect.	
DV _{SS} (3-0)	2	Reset has no effect.	
CV _{SS} (1,0)	2	Reset has no effect.	
IV _{SS}	1	Reset has no effect.	
VBBP	1	Reset has no effect.	
SUBS	1	Reset has no effect.	
X1	1	Reset has no effect.	
X2/CLKIN	1	Reset has no effect.	
H1	1	Synchronous reset. Will go to its initial state when RESET makes a 1 to 0 transition. See Appendix A.	
H3	1	Synchronous reset. Will go to its initial state when RESET makes a 1 to 0 transition. See Appendix A.	

† Present only on TMS320C30

Table 6–3.Pin Operation at Reset (Continued)

Signal	# Pins	Operation at Reset
	Emu	lation, Test, and Reserved (18 Pins)
EMU0	1	Undefined.
EMU1	1	Undefined.
EMU2	1	Undefined.
EMU3	¦, 1	Undefined.
EMU4/SHZ	1	Undefined.
EMU5†	1	Undefined.
EMU6†	1	Undefined.
RSV07	1	Undefined.
RSV1 [†]	1	Undefined.
RSV2†	1	Undefined.
RSV3†	1	Undefined.
RSV4†	1	Undefined.
RSV5	1	Undefined.
RSV6 [†]	1	Undefined.
RSV7†	1	Undefined.
RSV8†	1	Undefined.
RSV9†	1	Undefined.
RSV10 [†]	1	Undefined.

† Present only on TMS320C30

At system reset, the following additional operations are performed:

- The peripherals are reset. This is a synchronous operation. The peripheral reset is described in Chapter 8.
- The following CPU registers are loaded with zero:
 - ST (CPU status register)
 - IE (CPU/DMA interrupt enable flags)
 - IF (CPU interrupt flags)
 - IOF (I/O flags)
- The reset vector is read from memory location 0h and loaded into the PC. This vector contains the start address of the system reset routine.
- Execution begins. Refer to Section 11.1 for an example of a processor initialization routine.


Multiple TMS320C3xs driven by the same system clock may be reset and synchronized. When the 1 to 0 transition of RESET occurs, the processor is placed on a well-defined internal phase, and all of the TMS320C3xs will come up on the same internal phase.

6.6 Interrupts

The TMS320C3x supports multiple internal and external interrupts, which can be used for a variety of applications. This section discusses the operation of these interrupts.

A functional diagram of the logic used to implement the external interrupt inputs is shown in Figure 6–5; the logic for internal interrupts is similar. Additional information regarding internal interrupts can be found in Chapter 8.

Figure 6–5. Interrupt Logic Functional Diagram



External interrupts are synchronized internally, as illustrated by the three flipflops clocked by H1 and H3. Once synchronized, the interrupt input will set the corresponding interrupt flag register (IF) bit if the interrupt is active.

External interrupts are latched internally on the falling edge of H1 (see the data sheet for timing information). An external interrupt must be held low for at least one H1/H3 cycle to be recognized by the TMS320C3x. Interrupts should be held low for only one or two H1 falling edges. If the interrupt is held low for three or more H1 falling edges, multiple interrupts may be recognized.

6.6.1 Interrupt Control Bits

When a particular interrupt is processed by the CPU or DMA controller, the corresponding interrupt flag bit is cleared by the internal interrupt acknowledge signal. It should be noted, however, that if INTn is still low when the interrupt acknowledge signal occurs, the interrupt flag bit will be cleared only for one cycle and then set again because INTn is still low. Accordingly, it is theoretically possible that, depending on when the IF register is read, this bit may be zero even though INTn is zero. When the TMS320C3x is reset, zero is written to the interrupt flag register, thereby clearing all pending interrupts. The interrupt flag register bits may be read and written under software control. Writing a 1 to an IF register bit sets the associated interrupt flag to 1. Similarly, writing a 0 resets the corresponding interrupt flag to 0. In this way, all interrupts may be triggered and/or cleared through software. Since the interrupts flags may be read, the interrupt pins may be polled in software when an interrupt-driven interface is not required.

Internal interrupts operate in a similar manner. In the IF register, the bit corresponding to an internal interrupt may be read and written through software. Writing a 1 sets the interrupt latch, and writing a 0 clears it. All internal interrupts are one H1/H3 cycle in length.

The CPU global interrupt enable bit (GIE), located in the CPU status register (ST), controls all CPU interrupts. All DMA interrupts are controlled by the DMA global interrupt enable bit, which is not dependent upon ST(GIE) and is local to the DMA. The DMA global interrupt enable bit is dependent, in part, upon the state of the DMA SYNCH bits. It is not directly accessible through software (see Chapter 8). The AND of the interrupt flag bit and the interrupt enables is then connected to the interrupt processor.

To provide for maximum performance in servicing interrupts, the interrupt acknowledge (IACK) instruction is provided. IACK drives the IACK pin and performs a dummy read. The read is performed from the address specified by the IACK instruction operand. When IACK is used, it typically is placed in the early portion of an interrupt service routine. For certain applications, it may be better suited at the end of the interrupt service routine or be totally unnecessary.

6.6.2 TMS320C3x Interrupt Considerations

Give careful consideration to TMS320C3x interrupts, especially if user modifications are made to the status register when the global interrupt enable (GIE) bit is set. This can result in the GIE bit being erroneously set or reset as described in the following paragraphs.

The GIE bit is set to 0 (zero) by an interrupt. This may cause a processing error if any code following within two cycles of the interrupt recognition attempts to read or modify the status register. For example, if the status register is being pushed onto the stack, it will be stored incorrectly if an interrupt was acknowledged two cycles before the store instruction.

When an interrupt signal is recognized, the TMS320C3x continues executing the instructions already in the *read* and *decode* phases in the pipeline. However, because the interrupt is acknowledged, the GIE bit is reset to 0, and the store instruction already in the pipeline will store the wrong status register value. For example, if the program is something like:

```
interrupt recognized --> NOP
LDI @V_ADDR, AR1
MPYI *AR1, R0
PUSH ST
...
POP ST
...
```

the PUSH ST instruction will save the ST contents in memory, which includes GIE = 0. Since the programmer expects GIE = 1, the POP ST instruction will put the wrong status register value into the ST.

A similar situation may occur if the GIE bit=1 and an instruction executes that intends to modify the other status bits and leave the GIE bit set. In the above example, this erroneous setting would occur if the interrupt is recognized two cycles before the POP ST instruction. In that case, the interrupt would clear the GIE bit, but the execution of the POP instruction would set the GIE bit. Since the interrupt has been recognized, the interrupt service routine will be entered with interrupts enabled, rather than disabled as expected.

One solution is to make use of traps. For example, you can use TRAP 0 to reset GIE and use TRAP 1 to set GIE. This is accomplished by making TRAP 0 and TRAP 1 be the instructions RETS and RETI, respectively.

Another alternative incorporates the following code fragment, which protects from modifying or saving of the status register by disabling interrupts through the interrupt enable register:

PUSH LDI [.] NOP NOP	IE O, IE	;;;;	Save IE register Clear IE register		Added instructions to avoid pipeline problems. 2 NOPs or useful instructions
AND POP	ODFFFh, IE	ST ; ; ; ;	Set GIE = 0	•	Instruction that reads or writes to ST register. Added instruction to avoid pipeline problems.

6.6.3 TMS320C30 Interrupt Considerations

The TMS320C30 has two additional exceptions to the interrupt operation.

- 1) The status register global interrupt enable (GIE) bit may be erroneously reset to 0 (disabled setting) if all of the following conditions are true:
 - a conditional trap instruction (TRAP*cond*) has been fetched,
 - the condition for the trap is false, and
 - a pipeline conflict has occurred, resulting in a delay in the decode or read phases of the instruction.

During the decode phase of a conditional trap, interrupts are temporarily disabled to guarantee that the trap will execute prior to a subsequent inter-

rupt. If a pipeline conflict occurs, causing a delay in execution of the conditional trap, the interrupt disabled condition may become the last known condition of the GIE bit. In the case that the trap condition is **false**, interrupts will be permanently disabled until the GIE bit is intentionally set. The condition does **not** present itself when the trap condition is **true**, because normal operation of the instruction causes the GIE to be reset, and standard coding practice will set the GIE to a one before the trap routine is exited. Several instruction sequences that may cause pipeline conflicts have been found:

a)		LDI TRAPcond	mem, SP n
b)		LDI NOP	mem, SP
		TRAPcond	n .
C)		STI	SP,mem
		TRAPcond	n
d)		STI	Rx,*ARy
		LDI	*ARx,Ry
		LDI	*ARz,Rw
		TRAPcond	n

Other similar conditions may also cause a delay in the execution. Therefore, the following solution is recommended to avoid or rectify the problem.

Insert two NOP instructions immediately prior to the TRAPcond instruction. One NOP is insufficient in some cases, as illustrated in case 2 above. This eliminates opportunity for any pipeline conflicts in the immediately preceding instructions and enables the conditional trap instruction to execute without delays.

2) Asynchronous accesses to the interrupt flag register (IF) may cause the TMS320C3x to fail to recognize and service an interrupt. This may occur when an interrupt is generated and is ready to be latched into the IF register on the same cycle that the IF is being written to by the CPU.

The logic currently gives the CPU write priority; consequently, the asserted interrupt may be lost. This is particularly true if the asserted interrupt has been generated internally, such as a DMA interrupt. This situation may arise as a result of a decision to poll certain interrupts or a desire to clear pending interrupts due to a long pulse width. For the case of the long pulse width, the interrupt may be generated after the CPU responds to the interrupt and attempts to automatically clear it by the interrupt vector process.

The recommended solution is not to use the interrupt polling technique but to design the external interrupt inputs to have pulse widths between 1 and 2 instruction cycles in length. The alternative to strict polling is to periodically enable and disable the interrupts that would be polled, thereby allowing the normal interrupt vectoring to take place; that automatically clears the interrupt flag without affecting other interrupts. In the event there is a need to clear a pending interrupt, it is recommended that a memory location be used to indicate that the interrupt is invalid. Then the interrupt service routine can read that location, clear it (if the pending interrupt is invalid), and return immediately. The following code fragments show how a dummy interrupt due to a long interrupt pulse might be handled:

ISR_n:	LDI BNN	DP	If DUMMY go to IS Set DUMY	gisters ata Page Pointer Y_INT is 0 or positive, SR_n_START MY_INT = 0 eping, return from interrupt
ISR n START				
ISR_n_END:	LDI AND BZ LDI LDI STI	INT_Fn, R0 IF, R0 ISR_n_END 0, DP OFFFFh, R0 R0, @DUMMY_INT	code goe If ones INT_Fn, Otherwis DP and s	in IF reg match exit ISR se clear
	POP POP POP RETI	RO DP ST	Exit IS	R

6.6.4 Prioritization and Control

The CPU controls all prioritization of interrupts (see Table 6–4 for reset and interrupt vector locations and priorities). If the DMA is not using interrupts for synchronization of transfers, it will not be affected by the processing of the CPU interrupts. If the CPU is involved in a pipeline conflict (branch, register, or memory), it will not respond to the interrupts until that conflict is resolved. It is therefore possible to interrupt the CPU and DMA simultaneously with the same or different interrupts and, in effect, synchronize their activities. For example, it may be necessary to cause a high-priority DMA transfer that avoids bus conflicts with the CPU, i.e., make the DMA higher priority than the CPU. This may be accomplished by using an interrupt that causes the CPU to trap to an interrupt routine that contains an IDLE instruction. Then if the same interrupt is used to synchronize DMA transfers, the DMA transfer counter can be used to generate an interrupt and, thus to return control to the CPU following the DMA transfer.

Since the DMA and CPU share the same set of interrupt flags, the DMA may clear an interrupt flag before the CPU can respond to it. For example, if the CPU interrupts are disabled, the DMA can respond to interrupts and thus clear the associated interrupt flags.

Table 6–4. Reset and Interrupt Vector Locations


Reset or Interrupt	Vector Location	Priority	Function
RESET	Oh	0	External reset signal input on the RESET pin.
ĪNTO	1h	1	External interrupt input on the INTO pin.
INT1	2h	2	External interrupt input on the INT1 pin.
INT2	3h	3	External interrupt input on the INT2 pin.
ĪNT3	4h	4	External interrupt input on the INT3 pin.
XINTO	5h	5	Internal interrupt generated when serial-port 0 transmit buffer is empty.
RINT0	6h	6	Internal interrupt generated when serial-port 0 receive buffer is full.
XINT1 †	7h	7	Internal interrupt generated when serial-port 1 transmit buffer is empty.
RINT1 †	8h	8	Internal interrupt generated when serial-port 1 receive buffer is full.
TINTO	9h	9	Internal interrupt generated by timer 0.
TINT1	0Ah	10	Internal interrupt generated by timer 1.
DINT	0Bh	11	Internal interrupt generated by DMA control- ler 0.

† Reserved on TMS320C31

If there is a delayed branch in the pipeline, interrupts are held pending until after the branch. If the interrupt occurs in the first cycle of the fetch of an instruction, the fetched instruction is discarded (not executed), and the address of that instruction is pushed to the top of the system stack. If the interrupt occurs after the first cycle of the fetch, in the case of a multicycle fetch due to wait states, that instruction is executed and the address of the next instruction to be fetched is pushed to the top of the system stack. If no program fetch is occurring, then no new fetch is performed. After the address of the appropriate instruction has been pushed, the interrupt vector is fetched and loaded into the PC, and execution continues.

The TMS320C3x allows the CPU and DMA to respond to and process interrupts in parallel. Figure 6–6 shows interrupt processing flow. The interrupts are polled and the CPU and DMA begin processing them. In the interrupt flow pertaining to the CPU, the interrupt flag corresponding to the highest-priority enabled interrupt is cleared, and GIE is set to 0. The CPU completes all fetched instructions. The interrupt vector is fetched and loaded into the PC, and the CPU continues execution. The DMA cycle is similar to that for the CPU. After the pertinent interrupt flag is cleared, the DMA proceeds according to the status of the SYNCH bits in the DMA global control register.

Figure 6–6. Interrupt Processing





Introduction	1
Architectural Overview	2 ~
CPU Registers, Memory, and Cache	3
Data Formats and Floating-Point Operation	4
Addressing	5
Program Flow Control	6
External Bus Operation	7
Peripherals	8
Pipeline Operation	9
Assembly Language Instructions	10
Software Applications	11
Hardware Applications	12
TMS320C3x Signal Description and Electrical Characteristics	13
Instruction Opcodes	Α
Development Support/Part Order Information	B
Quality and Reliability	С
Calculation of TMS320C30 Power Dissipation	D
SMJ320C30 Digital Signal Processor Data Sheet	E
Quick Reference Guide	an 🔽 kang par pa

ŧ

External Bus Operation

7

Chapter 7

External Bus Operation

Memories and external peripheral devices can be accessed with two external interfaces on the TMS320C30: the primary bus and the expansion bus. On the TMS320C31, one bus, the primary bus, is available to access external memories and peripheral devices. Wait-state generation, permitting access to slower memories and peripherals, can be controlled by manipulating memory-mapped control registers associated with the interfaces and by an external input signal.

Major topics discussed in this hardware interface section are listed below.

- External Interface Control Registers (Section 7.1 on page 7-2)
 - Primary bus
 - Expansion bus
- External Interface Timing (Section 7.2 on page 7-5)
- Programmable Wait States (Section 7.3 on page 7-27)
- Programmable Bank Switching (Section 7.4 on page 7-29)

7.1 External Interface Control Registers

The TMS320C30 provides two external interfaces: the primary bus and the expansion bus. The TMS320C31 provides one external interface: the primary bus. The primary bus consists of a 32-bit data bus, a 24-bit address bus, and a set of control signals. The expansion bus consists of a 32-bit data bus, a 13-bit address bus, and a set of control signals. Both buses support softwarecontrolled wait states and an external ready input signal, and both buses are useful for data, program, and I/O accesses.

Access is determined by an active strobe signal (STRB, MSTRB, IOSTRB). When a primary bus access is performed, STRB is low. The expansion bus of the TMS320C30 supports two types of accesses:

- Memory access signalled by MSTRB low. The timing for a MSTRB access 1) is the same as that of the STRB access on the primary bus.
- 2) External peripheral device access is signaled by IOSTRB low.

The primary bus and the expansion bus each have an associated control register. These registers are memory-mapped as shown in Figure 7–1.

Peripheral

Figure 7–1. Memory-Mapped External Interface Control Registers
--

negister	Address
Expansion Bus Control (See subsection 7.1.2) [†]	808060h
Reserved	808061h
Reserved	808062h
Reserved	808063h
Primary Bus Control (See subsection 7.1.1)	808064h
Reserved	808065h
Reserved	808066h
Reserved	808067h
Reserved	808068h
Reserved	808069h
Reserved	80806Ah
Reserved	80806Bh
. Reserved	80806Ch
Reserved	80806Dh
Reserved	80806Eh
Reserved	80806Fh

Register

† Reserved on the TMS320C31

7.1.1 Primary-Bus Control Register

The primary bus control register is a 32-bit register that contains the control bits for the primary bus (see Figure 7–2). Table 7–1 lists the register bits with the bit names and functions.

Figure 7–2. Primary-Bus Control Register

_31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx

_1:	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
x	×	xx	xx	BNKCMP				WTCNT			SWW		HIZ	NOHOLD	HOLDST	
				R/W	R/W	' R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R

NOTE: xx = reserved bit, read as 0. R = read, W = write.


Table 7–1. Primary-Bus Control Register Bits Summary

Bit	Name	Reset Value	Function
0	HOLDST	x t	Hold status bit. This bit signals whether the port is being held $(HOLDST = 1)$ or is not being held $(HOLDST = 0)$. This status bit is valid whether the port has been held via hardware or software.
1	NOHOLD	0	Port hold signal. NOHOLD allows or disallows the port to be held by an external HOLD signal. When NOHOLD = 1, the TMS320C3x takes over the external bus and controls it, regardless of serviced or pending requests by external devices. No hold acknowledge (HOLDA) is as- serted when a HOLD is received. However, it is asserted if an internal hold is generated (HIZ = 1). NOHOLD is set to 0 at reset.
2	HIZ	0	Internal hold. When set (HIZ = 1), the port is put in hold mode. This is equivalent to the external HOLD signal. By forcing a high-impedance condition, the TMS320C3x can relinquish the external memory port through software. HOLDA goes low when the port is placed in the high-impedance state. HIZ is set to 0 at reset.
4-3	SWW	11	Software wait mode. In conjunction with WTCNT, this 2-bit field de- fines the mode of wait-state generation. It is set to 1 1 at reset.
7-5	WTCNT	111	Software wait mode. This 3-bit field specifies the number of cycles to use when in software wait mode for the generation of internal wait states. The range is zero (WTCNT = 000) to seven (WTCNT = 111) H1/H3 cycles. It is set to 111 at reset.
12 — 8	BNKCMP	10000	Bank compare. This 5-bit field specifies the number of MSBs of the address to be used to define the bank size. It is set to 1 0 0 0 0 at reset.
31 — 13	Reserved	00	Read as 0.

7.1.2 Expansion-Bus Control Register

The expansion bus control register is a 32-bit register that contains control bits for the expansion bus (see Figure 7–3 and Table 7–2).

Figure 7–3. Expansion-Bus Control Register



	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	xx	xx	xx	xx	xx	xx	xx	xx	WTCNT		SW	W	xx	xx	xx	
1	R/W R/W R/W R/W R/W															

NOTE: xx = reserved bit, read as 0. R = read, W = write.

Table 7–2. Expansion-Bus Control Register Bits Summary

Bit	Name	Reset Value	Function
2 - 0	Reserved	000	Read as 0.
43	SWW	11	Software wait-state generation. In conjunction with the WTCNT, this 2-bit field defines the mode of wait-state generation. It is set to 1 1 at reset.
7 — 5	WTCNT	111	Software wait mode. This 3-bit field specifies the number of cycles to use when in software wait mode for the generation of internal wait states. The range is zero (WTCNT = $0 \ 0 \ 0$) to seven (WTCNT = $1 \ 1 \ 1$) H1/H3 clock cycles. It is set to $1 \ 1 \ 1$ at reset.
31 — 8	Reserved	00	Read as 0.

7.2 External Interface Timing

This section discusses functional timing of operations on the primary bus and the expansion bus, the TMS320C3x's two independent parallel buses. Detailed timing specifications for all TMS320C3x signals are contained in Chapter 13, *TMS320C3x Signal Descriptions and Electrical Characteristics*.

The parallel buses implement three mutually exclusive address spaces distinguished through the use of three separate control signals: STRB, MSTRB, and IOSTRB. The STRB signal controls accesses on the primary bus, and the MSTRB and IOSTRB control accesses on the expansion bus. Since the two buses are independent, two accesses may be made in parallel.

With the exception of bank switching and the external HOLD function (discussed later in this section), timing of primary bus cycles and $\overline{\text{MSTRB}}$ expansion bus cycles are identical and are discussed collectively. The acronym ($\overline{\text{M}}$)STRB is used in references that pertain equally to $\overline{\text{STRB}}$ and $\overline{\text{MSTRB}}$. Similarly, (X)R/W, (X)A, (X)D, and (X)RDY are used to symbolize the equivalent primary and expansion bus signals. The $\overline{\text{IOSTRB}}$ expansion bus cycles are timed differently and are discussed independently.

7.2.1 Primary-Bus Cycles

All bus cycles comprise integral numbers of H1 clock cycles. One H1 cycle is defined to be from one falling edge of H1 to the next falling edge of H1. For full-speed (zero wait-state) accesses, writes take two H1 cycles and reads take one cycle; however, if the read follows a write, the read takes two cycles. This applies to both the primary bus and the MSTRB expansion bus access. Recall that, internally (from the perspective of the CPU and DMA), writes require only one cycle if no accesses to that interface are in progress. The following discussions pertain to zero wait-state accesses unless otherwise specified.

The (\overline{M}) STRB signal is low for the active portion of both reads and writes, which lasts one H1 cycle. Additionally, before and after the active portion— (\overline{M}) STRB low—of writes only, there is a transition cycle of H1. During this transition cycle, the following occur:

- 1) (M)STRB is high.
- 2) If required, $(X)R/\overline{W}$ changes state on H1 rising.
- 3) If required, address changes on H1 rising if the previous H1 cycle was the active portion of a write. If the previous H1 cycle was a read, address changes on H1 falling.

Figure 7–4 illustrates a read-read-write sequence for (M)STRB active and no wait states. The data is read as late in the cycle as possible to allow for the maximum access time from address valid. Note that although external writes take two cycles, internally (from the perspective of the CPU and DMA), they require only one cycle if no accesses to that interface are in progress. In the typical timing for all external interfaces, the (X)R/W strobe does not change until (M)STRB or IOSTRB goes inactive.




Figure 7–4. Read-Read-Write for (M)STRB = 0

Figure 7–5 illustrates a write-write-read sequence for $(\overline{M})STRB$ active and no wait states. The address and data written are held valid approximately one-half cycle after $(\overline{M})STRB$ changes.







Figure 7–6 illustrates a read cycle with one wait state. Since $(\overline{X})RD\overline{Y} = 1$, the read cycle is extended. $(\overline{M})STRB$, $(X)R/\overline{W}$, and (X)A are also extended one cycle. The next time $(\overline{X})RD\overline{Y}$ is sampled, it is 0.








Figure 7–7 illustrates a write cycle with one wait state. Since initially $(X)\overline{RDY} = 1$, the write cycle is extended. (\overline{M})STRB, (X)R/ \overline{W} , and (X)A are extended one cycle. The next time (X) \overline{RDY} is sampled, it is 0.





7.2.2 Expansion-Bus I/O Cycles

In contrast to primary bus and MSTRB cycles, IOSTRB reads and writes are both two cycles in duration (with no wait states) and exhibit the same timing. During these cycles, address always changes on the falling edge of H1, and IOSTRB is low from the rising edge of the first H1 cycle to the rising edge of the second H1 cycle. The IOSTRB signal always goes inactive (high) between cycles, and XR/W is high for reads and low for writes.

Figure 7–8 illustrates read and write cycles when IOSTRB is active and there are no wait states. For IOSTRB accesses, reads and writes require a minimum of two cycles. Some off-chip peripherals may change their status bits when read or written. Therefore, it is important that valid addresses be maintained when communicating with these peripherals. For reads and writes when IOSTRB is active, IOSTRB is completely framed by the address.

Figure 7–8. Read and Write for IOSTRB = 0






Figure 7–9 illustrates a read with one wait state when $\overline{\text{IOSTRB}}$ is active, and Figure 7–10 illustrates a write with one wait state when $\overline{\text{IOSTRB}}$ is active. For each wait state added, $\overline{\text{IOSTRB}}$, XR/W, and XA are extended one clock cycle. Writes hold the data on the bus one additional cycle. The sampling of XRDY is repeated each cycle.








Figure 7–10. Write With One Wait-State for IOSTRB = 0

Figure 7–11 through Figure 7–21 illustrate the various transitions between memory reads and writes, and I/O writes over the expansion bus.




Figure 7–11. Memory Read and I/O Write for Expansion Bus




Figure 7–12. Memory Read and I/O Read for Expansion Bus




Figure 7–13. Memory Write and I/O Write for Expansion Bus




Figure 7–14. Memory Write and I/O Read for Expansion Bus




Figure 7–15. I/O Write and Memory Write for Expansion Bus




Figure 7–16. I/O Write and Memory Read for Expansion Bus




Figure 7–17. I/O Read and Memory Write for Expansion Bus






Figure 7–18. I/O Read and Memory Read for Expansion Bus








Figure 7–20. I/O Write and I/O Write for Expansion Bus





Figure 7–21. I/O Read and I/O Read for Expansion Bus

Figure 7–22 and Figure 7–23 illustrate the signal states when a bus is inactive (after an $\overline{\text{IOSTRB}}$ or ($\overline{\text{M}}$)STRB access, respectively). The strobes ($\overline{\text{STRB}}$, $\overline{\text{MSTRB}}$, $\overline{\text{IOSTRB}}$) and (X)R/W) go to 1. The address is undefined, and the ready signal ($\overline{\text{XRDY}}$ or $\overline{\text{RDY}}$) is ignored.










Figure 7–23. Inactive Bus States for STRB and MSTRB

Figure 7–24 illustrates the timing for \overline{HOLD} and \overline{HOLDA} . \overline{HOLD} is an external asynchronous input. There is a minimum of one cycle delay from the time when the processor recognizes $\overline{HOLD} = 0$ until $\overline{HOLDA} = 0$. When $\overline{HOLDA} = 0$, the address, data buses, and associated strobes are placed in a high-impedance state. All accesses occurring over an interface are complete before a hold is acknowledged.





7.3 Programmable Wait States

Control wait-state generation by manipulating memory-mapped control registers associated with both the primary and expansion interfaces. Use the WTCNT field to load an internal timer, and use the SWW field to select one of the following four modes of wait-state generation:

External RDY

WTCNT-generated RDYwtcnt

Logical-AND of RDY and RDYwtcnt

Logical-OR of RDY and RDY wtcnt

The four modes are used to generate the internal ready signal, $\overline{\text{RDY}}_{\text{int}}$, that controls accesses. As long as $\overline{\text{RDY}}_{\text{int}} = 1$, the current external access is delayed. When $\overline{\text{RDY}}_{\text{int}} = 0$, the current access completes. Since the use of programmable wait states for both external interfaces is identical, only the primary bus interface is described in the following paragraphs.

 RDY_{wtcnt} is an internally generated ready signal. When an external access is begun, the value in WTCNT is loaded into a counter. WTCNT may be any value from 0 through 7. The counter is decremented every H1/H3 clock cycle until it becomes 0. Once the counter is set to 0, it remains set to 0 until the next access. While the counter is nonzero, $\overline{RDY}_{wtcnt} = 1$. While the counter is 0, $\overline{RDY}_{wtcnt} = 0$.

When $\overline{SWW} = 0.0$, \overline{RDY}_{int} is dependent only upon \overline{RDY} . \overline{RDY}_{wtcnt} is ignored. The truth table for this mode is Table 7–3.

Table 7–3. Wait-State Generation When SWW = 0.0

RDY	RDY wtcnt	RDY _{int}
0	0 ·	0
0	1	0
1	0	1
1	1	1

When SWW = 0 1, \overline{RDY}_{int} is dependent only upon \overline{RDY}_{wtcnt} . \overline{RDY} is ignored. Table 7–4 is the truth table for this mode.

Table 7–4. Wait-State Generation When SWW = 0 1

RDY	RDYwtcnt	RDY int
0	0	0
0	1	1
1 -	0	0
1	1	1

When SWW = 1 0, $\overline{\text{RDY}_{int}}$ is the logical-OR (electrical-AND, since these signals are low true) of $\overline{\text{RDY}}$ and $\overline{\text{RDY}}_{wtcnt}$ (see Table 7–5).

Table 7–5. Wait-State Generation When SWW = 1 0

RDY	RDYwtcnt	RDY int
0	0	0
0 -	1	0
1	0	0
1	· 1	1

When SWW = 1 1, $\overline{\text{RDY}}_{int}$ is the logical-AND (electrical-OR, since these signals are low true) of $\overline{\text{RDY}}$ and $\overline{\text{RDY}}_{wtcnt}$. The truth table for this mode is Table 7–6.

Table 7–6. Wait-State Generation When SWW = 1 1

RDY	RDY wtcnt	RDY int
0	0	0
0	1	1
1	0	1
1	1	1

7.4 Programmable Bank Switching

Programmable bank switching allows you to switch between external memory banks without externally inserting wait states due to memories that require several cycles to turn off. Bank switching is implemented on the primary bus and not on the expansion bus.

The size of a bank is determined by the number of bits specified to be examined. For example (see Figure 7–25), if BNKCMP =16, the 16 MSBs of the address are used to define a bank. Since addresses are 24 bits, the bank size is specified by the 8 LSBs, yielding a bank size of 256 words. If BNKCMP \geq 16, only the 16 MSBs are compared. Bank sizes from $2^8 = 256$ to $2^{24} = 16M$ are allowed. Table 7–7 summarizes the relationship between BNKCMP, the address bits used to define a bank, and the resulting bank size.

Figure 7–25. BNKCMP Example





Table 7–7. BNKCMP and Bank Size


BNKCMP	MSBs Defining a Bank	Bank Size (32-Bit Words)
00000	None	2 ²⁴ = 16M
00001	23	2 ²³ = 8M
00010	23-22	$2^{22} = 4M$
00011	23-21	$\frac{1}{2^{21}} = 2M$
00100	23-20	220 = 1M
00101	23-19	$2^{19} = 512$ K
00110	23-18	2 ¹⁸ = 256K
00111	23-17	2 ¹⁷ = 128K
01000	23—16	2 ¹⁶ = 64K
01001	23—15	2 ¹⁵ = 32K
01010	2314	2 ¹⁴ = 16K
01011	23—13	2 ¹³ = 8K
01100	23-22	$2^{12} = 4K$
01101	23-11	$2^{11} = 2K$
01110	23—12	2 ¹⁰ = 1K
01111	23—9	2 ⁹ = 512
10000	23-8	2 ⁸ = 256
10000 — 11111	Reserved	Undefined

The TMS320C3x has an internal register that contains the MSBs (as defined by the BNKCMP field) of the last address used for a read or write over the primary interface. At reset, the register bits are set to zero. If the MSBs of the address being used for the current primary interface read do not match those contained in this internal register, a read cycle is not asserted for one H1/H3 clock cycle. During this extra clock cycle, the address bus switches over to the new address, but STRB is inactive (high). The contents of the internal register are replaced with the MSBs being used for the current read of the current address. If the MSBs of the address being used for the current read match the bits in the register, a normal read cycle takes place.

If repeated reads are performed from the same memory bank, no extra cycles are inserted. When a read is performed from a different memory bank, memory conflicts are avoided by the insertion of an extra cycle. This feature can be disabled by setting BNKCMP to 0. The insertion of the extra cycle occurs only when a read is performed. The changing of the MSBs in the internal register occurs for all reads and writes over the primary interface.

Figure 7–26 illustrates the addition of an inactive cycle when switches between banks of memory occur.





External Bus Operation

Introduction
Architectural Overview 2
CPU Registers, Memory, and Cache
Data Formats and Floating-Point Operation 4
Addressing 5
Program Flow Control 6
External Bus Operation 7
Peripherals 8
Pipeline Operation 9
Assembly Language Instructions 10
Software Applications 11
Hardware Applications 12
TMS320C3x Signal Description and Electrical Characteristics 13
Instruction Opcodes
Development Support/Part Order Information B
Quality and Reliability
Calculation of TMS320C30 Power Dissipation
SMJ320C30 Digital Signal Processor Data Sheet
Quick Reference Guide

Peripherals

8

Chapter 8

Peripherals

The TMS320C3x features two timers, two serial ports (one on the TMS320C31), and an on-chip Direct Memory Access (DMA) controller. These peripheral modules are controlled through memory-mapped registers located on the dedicated peripheral bus.

The DMA controller is used to perform input/output operations without interfering with the operation of the CPU. Therefore, it is possible to interface the TMS320C3x to slow external memories and peripherals (A/Ds, serial ports, etc.) without reducing the computational throughput of the CPU. The result is improved system performance and decreased system cost.

Major topics discussed in this chapter on peripherals are listed below.

Timers (Section 8.1 on page 8-2)


- Registers
- Pulse generation
- Operation modes


Serial Ports (Section 8.2 on page 8-12)

- Registers
- Operation configurations
- Timing
- Examples
- DMA Controller (Section 8.3 on page 8-38)
 - Registers
 - DMA memory transfer operation
 - Synchronization of DMA channels

8.1 Timers

The TMS320C3x timer modules are general-purpose, 32-bit, timer/event counters, with two signaling modes and internal or external clocking (see Figure 8–1). The timer modules can be used to signal to the TMS320C3x or the external world at specified intervals, or to count external events. With an internal clock, the timer can be used to signal an external A/D converter to start a conversion, or it can interrupt the TMS320C3x DMA controller to begin a data transfer. The timer interrupt is one of the internal interrupts. With an external clock, the timer can count external events and interrupt the CPU after a specified number of events. Available to each timer is an I/O pin that can be used as an input clock to the timer, an output clock signal, or a general-purpose I/O pin.





Three memory-mapped registers are used by each timer:

- Global-control register
- Period register
- Counter register

The **global-control register** determines the operating mode of the timer, monitors the timer status, and controls the function of the I/O pin of the timer.

The **period register** specifies the timer's signaling frequency. The **counter register** contains the current value of the incrementing counter. The timer can be incremented on the rising edge or the falling edge of the input clock. The counter is zeroed and can cause an internal interrupt whenever its value equals that in the period register. The pulse generator generates two types of external clock signals: pulse or clock. The memory map for the timer modules is shown in Figure 8–2.

Figure 8–2.	Memory	/-Mapped	Timer i	Locations
				========

Register	Peripheral Address			
	Timer 0	Timer 1		
Timer Global Control (See Table 8-1)	808020h	808030h		
Reserved	808021h	808031h		
Reserved	808022h	808032h		
Reserved	808023h	808033h		
Timer Counter (See subsection 8.1.2)	808024h	808034h		
Reserved	808025h	808035h		
Reserved	808026h	808036h		
Reserved	808027h	808037h		
Timer Period (See subsection 8.1.2)	808028h	808038h		
Reserved	808029h	808039h		
Reserved	80802Ah	80803Ah		
Reserved	80802Bh	80803Bh		
Reserved	80802Ch	80803Ch		
Reserved	80802Dh	80803Dh		
Reserved	80802Eh	80803Eh		
Reserved	80802Fh	80803Fh		

8.1.1 Timer Global-Control Register

The timer global control register is a 32-bit register that contains the global and port control bits for the timer module. Table 8–1 defines the register bits, names, and functions. Bits 3 - 0 are the port control bits; bits 11 - 6 are the timer global control bits. Figure 8–3 shows the 32-bit register. Note that at reset, all bits are set to 0 except for DATIN (set to the value read on TCLK).

Figure 8–3. Timer Global-Control Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	XX	xx	xx
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
xx	xx	xx	xx	TSTAT	INV	CLKSRC	C/P	HLD	GO	xx	xx	DATIN	DATOUT	Ĩ/O	FUNC
				R/W	R/W	R/W	R/W	R/W	R/W			R	R/W	R/W	R/W
NOT	NOTE: xx = reserved bit, read as 0.														

R = read, W = write.

Table 8–1.	Timer Global	-Control I	Register	Bits S	ummary
------------	--------------	------------	----------	--------	--------

Bits	Name	Reset Value	Function
0	FUNC	0	FUNC controls the function of TCLK. If $FUNC = 0$, TCLK is configured as a general-purpose digital I/O port. If $FUNC = 1$, TCLK is configured as a timer pin (see Figure 8–7 for a description of the relationship between FUNC and CLKSRC).
1	Ī/O	0	If FUNC = 0 and CLKSRC = 0, TCLK is configured as a general-purpose I/O pin. In this case, if $\overline{I}/O = 0$, TCLK is configured as a general-purpose input pin. If $\overline{I}/O = 1$, TCLK is configured as a general-purpose output pin.
2	DATOUT	0	DATOUT drives TCLK when the TMS320C3x is in I/O port mode. DATOUT can also be used as an input to the timer.
3	DATIN	x †	Data input on TCLK or DATOUT. A write has no effect.
5 — 4	Reserved	00	Read as 0.
6	GO	0	The GO bit resets and starts the timer counter. When $GO = 1$ and the timer is not held, the counter is zeroed and begins incrementing on the next rising edge of the timer input clock. The GO bit is cleared on the same rising edge. $GO = 0$ has no effect on the timer.
7	HED	0	Counter hold signal. When this bit is zero, the counter is disabled and held in its current state. If the timer is driving TCLK, the state of TCLK is also held. The internal divide-by-two counter is also held so that the counter can continue where it left off when HLD is set to 1. The timer registers can be read and modified while the timer is being held. RESET has priority over HLD. Table 8–2 shows the effect of writing to GO and HLD.
8	C/P	0	Clock/Pulse mode control. When $C/\overline{P} = 1$, clock mode is chosen, and the signaling of the status flag and external output will have a 50 percent duty cycle. When $C/\overline{P} = 0$, the status flag and external output will be active for one H1 cycle during each timer period (see Figure 8–4).
9	CLKSRC	0	Specifies the source of the timer clock. When CLKSRC = 1, an internal clock with frequency equal to one-half the H1 frequency is used to increment the counter. The INV bit has no effect on the internal clock source. When CLKSRC = 0, an external signal from the TCLK pin can be used to increment the counter. The external clock is synchronized internally, thus allowing external asynchronous clock sources that do not exceed the specified maximum allowable external clock frequency. This will be less than f(H1)/2. (See Figure 8–7 for a description of the relationship between FUNC and CLKSRC).

t = 0 or 1

Bits	Name	Reset Value	Function
10	INV	0	Inverter control bit. If an external clock source is used and $INV = 1$, the external clock is inverted as it goes into the counter. If the output of the pulse generator is routed to TCLK and $INV = 1$, the output is inverted before it goes to TCLK (see Figure 8–1). If $INV = 0$, no inversion is performed on the input or output of the timer. The INV bit has no effect, regardless of its value, when TCLK is used in I/O port mode.
11	TSTAT	0	This bit indicates the status of the timer. It tracks the output of the uninverted TCLK pin. This flag sets a CPU interrupt on a transition from 0 to 1. A write has no effect.
31-12	Reserved	0–0	Read as 0.

 Table 8–1.
 Timer Global-Control Register Bits Summary (Continued)

Table 8–2 shows the result of a write using specified values of the GO and HLD bits in the global control register.

Table 8–2. Result of a Write of Specified Values of GO and HLD

GO	HLD	Result
0	0	All timer operations are held. No reset is performed. (Reset value)
0	1	Timer proceeds from state before write.
1	0	All timer operations are held, including zeroing of the counter. The GO bit is not cleared until the timer is taken out of hold.
1	1	Timer resets and starts.

8.1.2 Timer Period and Counter Registers

The 32-bit timer period register is used to specify the frequency of the timer signaling. The timer counter register is a 32-bit register, which is reset to zero whenever it increments to the value of the period register. Both registers are set to 0 at reset.

Certain boundary conditions affect timer operation, such as a zero in the period register and an overflow of the counter. These conditions are listed as follows:


- When the period and counter registers are zero, the operation of the timer is dependent upon the C/\overline{P} mode selected. In pulse mode $(C/\overline{P} = 0)$, TSTAT is set and remains set. In clock mode $(C/\overline{P} = 1)$, the width of the cycle is 2/f(H1), and the external clocks are ignored.
- When the counter register is not 0 and the period register = 0, the counter will count, roll over to 0, and then behave as described above.
- When the counter register is set to a value greater than the period register, the counter may overflow when being incremented. Once the counter reaches its maximum 32-bit value (0FFFFFFFh), it simply clocks over to 0 and continues.

Writes from the peripheral bus override register updates from the counter and new status updates to the control register.

8.1.3 Timer Pulse Generation

The timer pulse generator (see Figure 8–1) can generate several different external signals. These signals may be inverted with the INV bit. The two basic modes are pulse mode and clock mode, as shown in Figure 8–4. In both modes, an internal clock source has a frequency of f(H1)/2, and an external clock source has a maximum frequency of f(H1)/2.6. Refer to timer timing in Appendix A. In pulse mode ($C/\overline{P} = 0$), the width of the pulse is 1/f(H1).

Figure 8–4. Timer Timing





The rate of timer signaling is determined by the frequency of the timer input clock and the period register. The following equations are valid with either an internal or an external timer clock:

f(pulse mode) = f(timer clock) / period register

f(clock mode) = f(timer clock) / (2 x period register)

Figure 8–5 provides some examples of the TCLKx output when the period register is set to various values and clock or pulse mode is selected.







8.1.4 Timer Operation Modes

The timer can receive its input and send its output in several different modes, depending upon the setting of CLKSRC, FUNC, and \bar{I} /O. The four timer modes of operation are defined as follows:


If CLKSRC = 1 and FUNC = 0, the timer input comes from the internal clock. The internal clock is not affected by the INV bit. In this mode, TCLK is connected to the I/O port control and can be used as a general-purpose I/O pin (see Figure 8–6). If Ī/O = 0, TCLK is configured as a general-purpose input pin whose state can be read in DATIN. DATOUT has no effect on TCLK or DATIN. If Ī/O = 1, TCLK is configured as a general-purpose output pin. DATOUT is placed on TCLK and can be read in DATIN.






- ☐ If CLKSRC = 1 and FUNC = 1, the timer input comes from the internal clock, and the timer output goes to TCLK. This value may be inverted using INV, and the value output on TCLK can be read in DATIN.
- If CLKSRC = 0 and FUNC = 0, the timer is driven according to the status of the Ī/O bit. If Ī/O = 0, the timer input comes from TCLK. This value can be inverted using INV, and the value of TCLK can be read in DATIN. If I/O = 1, TCLK is an output pin. Then, TCLK and the timer are both driven by DATOUT. All 0-to-1 transitions of DATOUT increment the counter. INV has no effect on DATOUT. The value of DATOUT can be read in DATIN.
- If CLKSRC = 0 and FUNC = 1, TCLK drives the timer. If INV = 0, all 0-to-1 transitions of TCLK increment the counter. If INV = 1, all 1-to-0 transitions of TCLK increment the counter. The value of TCLK can be read in DATIN.

Figure 8–7 shows the four timer modes of operation.





8.1.5 Timer Interrupts

A timer interrupt is generated whenever the timer automatically resets the timer counter register to zero. The timer counter register is automatically reset to zero whenever it is equal to or greater than the value in the timer period register. The timer interrupt can be used to interrupt either the CPU or the DMA. Interrupt enable control for each timer, for either the CPU or the DMA, is found in the CPU/DMA interrupt enable register. Refer to subsection 3.1.8 for more information on the CPU/DMA interrupt enable register.

When a timer interrupt occurs, a change in state of the corresponding TCLK pin will be observed if the FUNC = 1 and CLKSRC = 1 in the timer global-control register. The exact change of state depends on the state of the C/\overline{P} bit.

8.1.6 Timer Initialization/Reconfiguration

The timers are controlled through memory-mapped registers located on the dedicated peripheral bus. A general procedure for initializing and/or reconfiguring the timers follows:

۲

- 1) Halt the timer by clearing the GO/HLD bits of the timer global-control register. This can be accomplished by writing a 0 to the timer global-control register. Note that the timers are halted on RESET.
- Configure the timer via the timer global-control register (with GO = HLD = 0), as well as the timer counter register and timer period register, if necessary.
- 3) Start the timer by setting the GO/HLD bits of the timer global-control register.

8.2 Serial Ports

The TMS320C30 has two totally independent bidirectional serial ports. Both serial ports are identical with a complementary set of control registers in each one. Only one serial port is available on the TMS320C31. Each serial port can be configured to transfer 8, 16, 24, or 32 bits of data per word simultaneously in both directions. The clock for each serial port can originate either internally, via the serial port timer and period registers, or externally, via a supplied clock. An internally generated clock is a divide-down of the clockout frequency, f(H1). A continuous transfer mode is available, which allows the serial port to transmit and receive any number of words without new synchronization pulses.

Eight memory-mapped registers are provided for each serial port:

- Global-control register
- Two control registers for the six serial I/O pins
- Three receive/transmit timer registers
- Data-transmit register
- Data-receive register

The global-control register controls the global functions of the serial port and determines the serial-port operating mode. Two port control registers control the functions of the six serial port pins. The transmit buffer contains the next complete word to be transmitted. The receive buffer contains the last complete word received. Three additional registers are associated with the transmit/receive sections of the serial-port timer. A serial-port block diagram is shown in Figure 8–8, and the memory map of a serial port is shown in Figure 8–9.

Figure 8–8. Serial-Port Block Diagram




Figure 8–9. Memory-Mapped Locations for the Serial Port

riogiotoi	: onpo.			
	Serial Port 0			
Serial-Port Global Control (See Table 8-3)	808040h			
Reserved	808041h			
FSX/DX/CLKX Port Control (See Table 8-4)	808042h			
FSR/DR/CLKR Port Control (See Table 8-5)	808043h			
R/X Timer Control (See Table 8-6)	808044h			
R/X Timer Counter (See Figure 8-13)	808045h			
R/X Timer Period (See Figure 8-14)	808046h			
Reserved	808047h			
Data Transmit (See Figure 8-15)	808048h			
Reserved	808049h			
Reserved	80804Ah			
Reserved	80804Bh			
Data Receive (See Figure 8-16)	80804Ch			
Reserved	80804Dh			
Reserved	80804Eh			
Reserved	80804Fh			

Register

† Reserved locations on the TMS320C31

8.2.1 Serial-Port Global-Control Register

The serial-port global-control register is a 32-bit register that contains the global control bits for the serial port. Table 8–3 defines the register bits, bit names, and bit functions. The register is shown in Figure 8–10.

Peripheral Address

Serial Port 1[†] 808050h 808051h 808052h 808053h 808054h 808055h 808056h 808057h 808058h 808059h 80805Ah 80805Bh 80805Ch 80805Dh 80805Eh 80805Fh

Figure 8–10. Serial-Port Global-Control Register

31 3	0 29	28	27	26	25	24	23	22	21		20	19	18	17	16
xx x	x xx	xx I	RESET	XRESET	RINT	RTINT	XINT	XTINT	R	LEN		XLE	N	FSRP	FSXP
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	F	₹/W	R/W	R/W	R/W	R/W
15	14	1:	3 12	11	10	9	8	7	6	5	4	3	2	1	0
DRP	DXP	CLK	RP CLK	KP RFSN	XFSM	RVAREN	XVAREN	RCLK SRCE		HS	RSR FULL	XSR EMPTY	FSXOUT	XRDY	RRDY
R/W	R/W	R/	W R/V	V R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R	R
NOT	NOTE: xx = Reserved bit, read as 0. R = read, W = write.														

Table 8–3. Serial-Port Global-Control Register Bits Summary

Bit	Name	Reset Value	Function
0	RRDY	0	If RRDY = 1, the receive buffer has new data and is ready to be read. A three H1/H3 cycle delay occurs from the reading of DRR to RRDY = 1. The rising edge of this signal sets RINT. If RRDY= 0 at reset, the receive buffer does not have new data since the last read. RRDY = 0 at reset and after the receive buffer is read.
1	XRDY	1	If XRDY = 1, the transmit buffer has written the last bit of data to the shifter and is ready for a new word. A three H1/H3 cycle delay occurs from the loading of the transmit shifter until XRDY is set to 1. The rising edge of this signal sets XINT. If XRDY = 0, the transmit buffer has not written the last bit of data to the transmit shifter and is not ready for a new word. XRDY = 1 at reset.
2	FSXOUT	0	This bit configures the FSX pin as an input (FSXOUT = 0) or an output (FSXOUT = 1).
3	XSREMPTY	0	If XSREMPTY = 0, the transmit shift register is empty. If XSREMPTY = 1, the transmit shift register is not empty. Reset or XRESET causes this bit to = 0 .
4	RSRFULL	0	If RSRFULL = 1, an overrun of the receiver has occurred. In continuous mode, RSRFULL is set to 1 when both RSR and DRR are full. In noncontinuous mode, RSRFULL is set to 1 when RSR and DRR are full and a new FSR is received. A read causes this bit to be set to 0. This bit can be set to 0 only by a system reset, a serial port receive reset (RRESET = 1), or a read. When the receiver tries to set RSRFULL to a 1 at the same time that the global register is read, the receiver will dominate and RSRFULL is set to 1. If RSRFULL = 0, no overrun of the receiver has occurred.
5	HS	0	If $HS = 1$, the handshake mode is enabled. If $HS = 0$, the handshake mode is disabled.
6	XCLKSRCE	0	If XCLKSRCE = 1, the internal transmit clock is used. If XCLKSRCE = 0, the external transmit clock is used.
7	RCLKSRCE	0	If RCLKSRCE = 1, the internal receive clock is used. If RCLKSRCE = 0, the external receive clock is used.
8	XVAREN	0	This bit specifies fixed (XVAREN = 0) or variable (XVAREN = 1) data rate signaling when transmitting. With a fixed data rate, FSX is active for at least one XCLK cycle and then goes inactive before transmission begins. With variable data rate, FSX is active while all bits are being transmitted. When you use an external FSX and variable data rate signaling, the DX pin is driven by the transmitter when FSX is held active or when a word is being shifted out.
9	RVAREN	0	This bit specifies fixed (RVAREN = 0) or variable (RVAREN = 1) data rate signaling when receiving. With a fixed data rate, FSR is active for at least one RCLK cycle and then goes inactive before the reception begins. With variable data rate, FSR is active while all bits are being received.

Bit	Name	Reset Value	Function						
10	XFSM	0	Transmit frame sync mode. Configures the port for continuous mode operation(XFSM=1) or standard mode (XFSM=0). In continuous mode, only the first word of a block generates a sync pulse, and the rest are simply transmitted continuously to the end of the block. In standard mode, each word has an associated sync pulse.						
11	RFSM	0	Receive frame sync mode. Configures the port for continuous mode (RFSM =1) or standard mode (RFSM = 0) operation. In continuous mode, only the first word of a block generates a sync pulse, and the rest are simply received continuously without expectation of another sync pulse. In standard mode, each word received has an associated sync pulse.						
12	CLKXP	0	CLKX polarity. If CLKXP = 0, CLKX is active high. If CLKXP = 1, CLKX is active low.						
13	CLKRP	0	CLKR polarity. If CLKRP = 0, CLKR is active high. If CLKRP =1, CLKR is active low.						
14	DXP	0	DX polarity. If DXP = 0, DX is active high. If DXP = 1, DX is active low.						
15	DRP	0	DR polarity. If DRP = 0, DR is active high. If DRP = 1, DR is active low.						
16	FSXP	0	FSX polarity. If FSXP = 0, FSX is active high. If FSXP = 1, FSX is active low.						
17	FSRP	0	FSR polarity. If FSRP = 0, FSR is active high. If FSRP = 1, FSR is active low.						
19 — 18	XLEN	00	These two bits define the word length of serial data transmitted. All data is assumedto be right-justified in the transmit buffer when fewer than 32 bits are specified.0 0 8 bits1 0 24 bits0 1 16 bits1 1 32 bits						
21 — 20	RLEN	00	These two bits define the word length of serial data received. All data is right-justified in the receive buffer. 0 0 8 bits 1 0 24 bits 0 1 16 bits 1 1 32 bits						
22	XTINT	0	Transmit timer interrupt enable. If $XTINT = 0$, the transmit timer interrupt is disabled. If $XTINT = 1$, the transmit timer interrupt is enabled.						
23	XINT	0	Transmit interrupt enable. If XINT = 0, the transmit interrupt is disabled. If XINT= 1, the transmit interrupt is enabled. Note that the CPU transmit interrupt flag XINT is the logical OR of the enabled transmit timer interrupt and the enabled transmit interrupt.						
24	RTINT	0	Receive timer interrupt enable. If $RTINT = 0$, the receive timer interrupt is disabled. If $RTINT = 1$, the receive timer interrupt is enabled.						
25	RINT	0	Receive interrupt enable. If RINT = 0, the receive interrupt is disabled. If RINT= 1, the receive interrupt is enabled. Note that the CPU receive interrupt flag RINT is the OR of the enabled receive timer interrupt and the enabled receive interrupt.						
26	XRESET	0	Transmit reset. If XRESET = 0, the transmit side of the serial port is reset. To take the transmit side of the serial port out of reset, set XRESET to 1. However, do not set XRESET to 1 until at least three cycles after XRESET goes inactive. This applies only to system reset. Setting XRESET to 0 does not change the contents of any of the serial-port control registers. It places the transmitter in a state corresponding to the beginning of a frame of data. Resetting the transmitter generates a transmit inter- rupt. Reset this bit during the time the mode of the transmitter is set. XFSM can be toggled without resetting the global-control register.						

Table 8–3. Serial-Port Global-Control Register Bits Summary (Continued)

Bit	Name	Reset Value	Function
27	RRESET	0	Receive reset. If RRESET = 0, the receive side of the serial port is reset. To take the receive side of the serial port out of reset, set RRESET to 1. Setting RRESET to 0 does not change the contents of any of the serial-port control registers. It places the receiver in a state corresponding to the beginning of a frame of data. Reset this bit at the same time the mode of the receiver is set. RFSM can be toggled without resetting the global-control register.
31 — 28	Reserved	0–0	Read as 0.

 Table 8–3.
 Serial-Port Global-Control Register Bits Summary (Concluded)

8.2.2 FSX/DX/CLKX Port Control Register

This 32-bit port control register controls the function of the serial port FSX, DX, and CLKX pins. At reset, all bits are set to 0. Table 8–4 defines the register bits, bit names, and functions. Figure 8–11 shows this port control register.

Fiaure 8–11.	FSX/DX/CLKX Port Control Register
i iguio o i i i	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
xx	xx	xx	. xx	FSX DATIN	FSX DATOUT	FSX Ī/O	FSX FUNC	DX DATIN	DX DATOUT	DX Ī/O	DX FUNC	CLKX DATIN	CLKX DATOUT	CLKX Ī/O	CLKX FUNC
				R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W
	NOTE: xx - reconved bit read as 0														

NOTE: xx = reserved bit, read as 0.R = read, W = write.

Bit	Name	Reset Value	Function				
0	CLKXFUNC	0	CLKXFUNC controls the function of CLKX. If CLKXFUNC = 0, CLKX is confi- gured as a general-purpose digital I/O port. If CLKXFUNC = 1, CLKX is a serial port pin.				
1	CLKXĪ/O	0	If CLKX $\overline{I}/O = 0$, CLKX is configured as a general-purpose input pin. If CLK $\overline{I}/O = 1$, CLKX is configured as a general-purpose output pin.				
2	CLKXDATOUT	0	Data output on CLKX.				
3	CLKXDATIN	x	Data input on CLKX. A write has no effect.				
4	DXFUNC	0	DXFUNC controls the function of DX. If DXFUNC = 0, DX is configured as a general-purpose digital I/O port. If DXFUNC = 1, DX is a serial port pin.				
5	DX Ī/O	0	If DX $\bar{I}/O = 0$, DX is configured as a general-purpose input pin. If DX $\bar{I}/O = 1$, DX is configured as a general-purpose output pin.				
6	DXDATOUT	0	Data output on DX.				
7	DXDATIN	′ x †	Data input on DX. A write has no effect.				
8	FSXFUNC	0	FSXFUNC controls the function of FSX. If FSXFUNC = 0, FSX is configured as a general-purpose digital I/O port. If FSXFUNC = 1, FSX is a serial port pin.				

t = 0 or 1

Reset Value	Bit	Name	Function					
0	9	FSX Ī/O	If FSX $\overline{I}/O = 0$, FSX is configured as a general-purpose input pin. If FSX $\overline{I}/O = 1$, FSX is configured as a general-purpose output pin.					
0	10	FSXDATOUT	Data output on FSX.					
x†	11	FSXDATIN	Data input on FSX. A write has no effect.					
0-0	31 — 12	Reserved	Read as 0.					

Table 8-4. FSX/DX/CLKX Port Control Register Bits Summary (Continued)

 $f_{x=0 \text{ or } 1}$

8.2.3 FSR/DR/CLKR Port Control Register

This 32-bit port control register is controlled by the function of the serial port FSR, DR, and CLKR pins. At reset, all bits are set to 0. Table 8-5 defines the register bits, the bit names, and functions. Figure 8-12 illustrates this port control register.

Figure 8–12.	FSR/DR/CLK	R Port	Control	Reaister
--------------	------------	--------	---------	----------

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
xx	xx	xx	xx	FSR DATIN	FSR DATOUT	FSR Ī/O	FSR FUNC	DR DATIN	DR DATOUT	DR Ī/O	DR FUNC	CLKR DATIN	CLKR DATOUT	CLKR Î/O	CLKR FUNC
				R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

NOTE: xx = reserved bit, read as 0.

R = read, W = write.

Bit	Name	Reset Value	Function
0	CLKRFUNC	0	CLKRFUNC controls the function of CLKR. If CLKRFUNC = 0, CLKR is configured as a general-purpose digital I/O port. If CLKRFUNC = 1, CLKR is a serial port pin.
1	CLKRĪ/O	0	If CLKRI/O = 0, CLKR is configured as a general-purpose input pin. If CLKRI/O = 1, CLKR is configured as a general-purpose output pin.
2	CLKRDATOUT	0	Data output on CLKR.
3	CLKRDATIN	x	Data input on CLKR. A write has no effect.
4	DRFUNC	0	DRFUNC controls the function of DR. If DRFUNC = 0, DR is configured as a general-purpose digital I/O port. If DRFUNC = 1, DR is a serial port pin.
5	DR.Ī/O	0	If $DR\overline{I}/O = 0$, DR is configured as a general-purpose input pin. If $DR\overline{I}/O = 1$, DR is configured as a general-purpose output pin.
· 6	DRDATOUT	0	Data output on DR.
7	DRDATIN	׆	Data input on DR. A write has no effect.
8	FSRFUNC	0	FSRFUNC controls the function of FSR. If FSRFUNC = 0, FSR is confi- gured as a general-purpose digital I/O port. If FSRFUNC = 1, FSR is a serial port pin.

f x = 0 or 1

Bit	Name	Reset Value	Function
9	FSR Ī/O	0	If FSR $\overline{I}/O = 0$, FSR is configured as a general-purpose input pin. If FSR $\overline{I}/O = 1$, FSR is configured as a general-purpose output pin.
10	FSRDATOUT	0	Data output on FSR.
11	FSRDATIN	x	Data input on FSR. A write has no effect.
31 — 12	Reserved	00	Read as 0.

Table 8–5. FSR/DR/CLKR Port Control Register Bits Summary (Continued)

8.2.4 Receive/Transmit Timer Control Register

A 32-bit receive/transmit timer control register contains the control bits for the timer module. At reset, all bits are set to 0. Table 8–6 lists the register bits, bit names, and functions. Bits 5 — 0 control the transmitter timer. Bits 11 — 6 control the receiver timer. Figure 8–13 shows the register. The serial port receive/ transmit timer function is similar to timer module operation. It can be considered as a 16-bit-wide timer. Refer to Section 8.1 for more information on timers.

Figure 8–13.	Receive/	Transmit	Timer	Control Regist	er
--------------	----------	----------	-------	----------------	----

•	-							0							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
xx	xx		xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx
15	14	13	12	11	10	_9	8	7	6	5	4	3	2	1	0
xx	xx	xx	xx	RTSTAT	xx	RCLKRC	RC/P	RHLD	RGO	XTSTAT	xx	XCLKSRC	XC/P	XHLD	XGO
				R		R/W	R/W	R	R/W	R/W		R	R/W	R/W	R/W
NC	DTE:														

Table 8–6. Receive/Transmit Timer Control Register


Bit	Name	Reset Value	Function
0	XGO	0	The XGO bit resets and starts the transmit timer counter. When XGO is set to 1 and the timer is not held, the counter is zeroed and begins incrementing on the next rising edge of the timer input clock. The XGO bit is cleared on the same rising edge. Writing 0 to XGO has no effect on the transmit timer.
1	XHLD	0	Transmit counter hold signal. When this bit is set to 0, the counter is dis- abled and held in its current state. The internal divide-by-two counter is also held so that the counter will continue where it left off when XHLD is set to 1. The timer registers may be read and modified while the timer is being held. RESET has priority over XHLD.
`2	XC/P	0	XClock/Pulse mode control. When $XC/\overline{P} = 1$, the clock mode is chosen. The signaling of the status flag and external output has a 50-percent duty cycle. When $XC/\overline{P} = 0$, the status flag and external output are active for one CLKOUT cycle during each timer period.

Table 8–6. Receive/Transmit Timer Control Register (Concluded)	Table 8-6	ontrol Register (Concluded	6. Receive/Transmit Time
--	-----------	----------------------------	--------------------------

Bit	Name	Reset Value	Function
3	XCLKSRC	0	This bit specifies the source of the transmit timer clock. When XCLKSRC = 1, an internal clock with frequency equal to one-half the CLKOUT frequency is used to increment the counter. When XCLKSRC = 0, an external signal from the CLKX pin can be used to increment the counter. The external clock source is SYNChronized internally, thus allowing for external aSYNChronous clock sources that do not exceed the specified maximum allowable external clock frequency, i.e., less than $f(H1)/2.6$.
4	Reserved	0	Read as zero.
5	XTSTAT	0	This bit indicates the status of the transmit timer. It tracks what would be the output of the uninverted CLKX pin. This flag sets a CPU interrupt on a transition from 0 to 1. A write has no effect.
6	RGO	0	The RGO bit resets and starts the receive timer counter. When RGO is set to 1 and the timer is not held, the counter is zeroed and begins incrementing on the next rising edge of the timer input clock. The RGO bit is cleared on the same rising edge. Writing 0 to RGO has no effect on the receive timer.
7	RHLD	0	Receive counter hold signal. When this bit is set to 0, the counter is dis- abled and held in its current state. The internal divide-by-two counter is also held so that the counter will continue where it left off when RHLD is set to 1. The timer registers may be read and modified while the timer is being held. RESET has priority over RHLD.
8	RC/P	0	RClock/Pulse mode control. When $RC/\overline{P} = 1$, the clock mode is chosen. The signaling of the status flag and external output has a 50-percent duty cycle. When $RC/\overline{P} = 0$, the status flag and external output are ac- tive for one CLKOUT cycle during each timer period.
9	RCLKSRC	0	This bit specifies the source of the receive timer clock. When RCLKSRC = 1, an internal clock with frequency equal to one-half the CLKOUT frequency is used to increment the counter. When RCLKSRC = 0, an external signal from the CLKR pin can be used to increment the counter. The external clock source is SYNChronized internally, thus allowing for external aSYNChronous clock sources that do not exceed the specified maximum allowable external clock frequency, i.e., less than $f(H1)/2.6$.
10	Reserved	0	Read as zero.
11	RTSTAT	0	This bit indicates the status of the receive timer. It tracks what would be the output of the uninverted CLKR pin. This flag sets a CPU interrupt on a transition from 0 to 1. A write has no effect.
31—12	Reserved	0–0	Read as 0.

8.2.5 Receive/Transmit Timer Counter Register

The receive/transmit timer counter register is a 32-bit register (see Figure 8–14). Bits 15 - 0 are the transmit timer counter, and bits 31 - 16 are the receive timer counter. Each counter is set to 0 whenever it increments to the value of the period register (Section 8.2.6). It is also set to 0 at reset.





 31		16
	Receive Counter	
15		0
	Transmit Counter	

NOTE: All bits are read/write.

8.2.6 Receive/Transmit Timer Period Register


The receive/transmit timer period register is a 32-bit register (see Figure 8–15). Bits 15 - 0 are the timer transmit period, and bits 31 - 16 are the receive period. Each register is used to specify the period of the timer. It is also set to 0 at reset.






8.2.7 Data-Transmit Register

When the data-transmit register (DXR) is loaded, the transmitter loads the word into the transmit shift register (XSR), and the bits are shifted out. The delay from a write to DXR until an FSX occurs (or can be accepted) is two CLKX cycles. The word is not loaded into the shift register until the shifter is empty. When DXR is loaded into XSR, the XRDY bit is set, specifying that the buffer is available to receive the next word. Four tap points within the transmit shift register are used to transmit the word. These tap points correspond to the four data word sizes and are illustrated in Figure 8–16. The shift is a left-shift (LSB to MSB) with the data shifted out of the MSB corresponding to the appropriate tap point.






8.2.8 Data-Receive Register

When serial data is input, the receiver shifts the bits into the receive shift register (RSR). When the specified number of bits are shifted in, the data-receive register (DRR) is loaded from RSR, and the RRDY status bit is set. The receiver is double-buffered. If the DRR has not been read and the RSR is full, the receiver is frozen. New data coming into the DR pin is ignored. The receive shifter will not write over the DRR. The DRR must be read to allow new data in the RSR to be transferred to the DRR. When a write to DRR occurs at the same time that a RSR to DRR transfer takes place, the RSR to DRR transfer has priority.

Data is shifted to the left (LSB to MSB). Figure 8–17 illustrates what happens when words less than 32 bits are shifted into the serial port. In this figure, it is assumed that an 8-bit word is being received and that the upper three bytes of the receive buffer are originally undefined. In the first portion of the figure, byte a has been shifted in. When byte b is shifted in, byte a is shifted to the left. When the data receive register is read, both bytes a and b are read.






8.2.9 Serial-Port Operation Configurations

Several configurations are provided for the operation of the serial port clocks and timer. The clocks for each serial port can originate either internally or externally. Figure 8–18 shows serial port clocking in the I/O mode (FUNC = 0) when CLKX is either an input or an output. Figure 8–19 shows clocking in the serial port mode (FUNC = 1). Both figures use a transmit section for an example. The same relationship holds for a receive section.

Figure 8–18. Serial-Port Clocking in I/O Mode






Figure 8–19. Serial-Port Clocking in Serial-Port Mode

(c)

8.2.10 Serial-Port Timing

The formula for calculating the frequency of the serial-port clock with an internally generated clock is dependent upon the operation mode of the serial-port timers, defined as

f (pulse mode) = f (timer clock)/period register

f (clock mode) = f (timer clock)/(2 x period register)

An externally generated serial-port clock (CLKX or CLKR) has a maximum frequency of less than f(H1)/2.6. See serial port timing in Chapter 13. Also, see subsection 8.1.3 for information on timer pulse/clock generation.

Transmit data is clocked out on the rising edge of the selected serial-port clock. Receive data is latched into the receive shift register on the falling edge of the serial-port clock. All data is transmitted and loaded MSB first and right-justified. If fewer than 32 bits are transferred, the data are right-justified in the 32-bit transmit and receive buffers. Therefore, the LSBs of the transmit buffer are the bits that are transmitted. The transmit ready (XRDY) signal specifies that the data-transmit register (DXR) is available to be loaded with new data. XRDY goes active as soon as the data is loaded into the transmit shift register (XSR). The last word may still be shifting out when XRDY goes active. If DXR is loaded before the last word has completed transmission, the data bits transmitted will be consecutive; i.e., the LSB of the first word immediately precedes the MSB of the second, with all signaling valid as in two separate transmits. XRDY goes inactive when DXR is loaded and remains inactive until the data is loaded into the shifter.

The receive ready (RRDY) signal is active as long as a new word of data is loaded into the data receive register and has not been read. As soon as the data is read, the RRDY bit is turned off.

When FSX is specified as an output, the activity of the signal is determined solely by the internal state of the serial port. If a fixed data rate is specified, FSX goes active when DXR is loaded into XSR to be transmitted out. One serial-clock cycle later, FSX turns inactive, and data transmission begins. If a variable data rate is specified, the FSX pin is activated when the data transmission begins, and remains active during the entire transmission of the word. Again, the data is transmitted one clock cycle after it is loaded into the data transmit register.

An input FSX in the fixed data rate mode should go active for at least one serial clock cycle and then inactive to initiate the data transfer. The transmitter then sends the number of bits specified by the LEN bits. In the variable data-rate mode, the transmitter begins sending from the time FSX goes active until the number of specified bits has been shifted out. In the variable data-rate mode, when the FSX status changes prior to all the data bits being shifted out, the transmission completes, and the DX pin is placed in a high-impedance state. An FSR input is exactly complementary to the FSX.

When using an external FSX, if DXR and XSR are empty, a write to DXR results in a DXR-to-XSR transfer. This data is held in the XSR until an FSX occurs. When the external FSX is received, the XSR begins shifting the data. If XSR is waiting for the external FSX, a write to DXR will change DXR, but a DXR-to-XSR transfer will not occur. XSR begins shifting when the external FSX is received, or when it is reset using XRESET.

Continuous Transmit and Receive Modes

When continuous mode is chosen, consecutive writes do not generate or expect new sync pulse signaling. Only the first word of a block begins with an active synchronization. Thereafter, data continues to be transmitted as long as new data is loaded into DXR before the last word has been transmitted. As soon as TXRDY is active and all of the data has been transmitted out of the shift register, the DX pin is placed in a high-impedance state, and a subsequent write to DXR initiates a new block and a new FSX.

Similarly with FSR, the receiver continues shifting in new data and loading DRR. If the data-receive buffer is not read before the next word is shifted in,


subsequent incoming data will be lost. The RFSM bit can be used to terminate the receive-continuous mode.

Handshake Mode

The handshake mode (HS = 1) allows for direct connection between processors. In this mode, all data words are transmitted with a leading 1 (see Figure 8–20). For example, if an 8-bit word is to be transmitted, the first bit sent is a 1, followed by the 8-bit data word.


In this mode, once the serial port transmits a word, it will not transmit another word until it receives a separately transmitted zero bit. Therefore, the 1 bit that precedes every data word is, in effect, a request bit.

Figure 8–20. Data Word Format in Handshake Mode



After a serial port receives a word (with the leading 1) and that word has been read from the DRR, the receiving serial port sends a single 0 to the transmitting serial port. Thus, the single 0 bit acts as an acknowledge bit (see Figure 8–21). This single acknowledge bit is sent every time the DRR is read, even if the DRR does not contain new data.


Figure 8–21. Single Zero Sent as an Acknowledge



When the serial port is placed in the handshake mode, the insertion and deletion of a leading 1 for transmitted data, the sending of a 0 for acknowledgement of received data, and the waiting for this acknowledge bit are all performed automatically. Using this scheme, it is simple to connect processors with no external hardware and to guarantee secure communication. A typical configuration is shown in Figure 8–22.

In the handshake mode, FSX is automatically configured as an output. Continuous mode is automatically disabled. After a system reset or XRESET, the transmitter is always permitted to transmit. The transmitter and receiver must be reset when entering the handshake mode.

Figure 8-22.	Direct Connection Using Handshake Mode



8.2.11 Serial-Port Interrupt Sources

A serial port has four interrupt sources:

- 1) The transmit timer interrupt: The rising edge of XTSTAT causes a singlecycle interrupt pulse to occur. When XTINT is 0, this interrupt pulse is disabled.
- The receive timer interrupt: The rising edge of RTSTAT causes a singlecycle interrupt pulse to occur. When RTINT is 0, this interrupt pulse is disabled.
- The transmitter interrupt: Occurs immediately following a DXR-to-XSR transfer. The transmitter interrupt is a single-cycle pulse. When the serial-port global-control register bit XINT is 0, this interrupt pulse is disabled.
- 4) The receiver interrupt: Occurs immediately following a RSR to DRR transfer. The receiver interrupt is a single-cycle pulse. When the serial-port global-control register bit RINT is 0, this interrupt pulse is disabled.

The transmit timer interrupt pulse is ORed with the transmitter interrupt pulse to create the CPU transmit interrupt flag XINT. The receive timer interrupt pulse is ORed with the receiver interrupt pulse to create the CPU receive interrupt flag RINT.

8.2.12 Serial-Port Functional Operation

The following paragraphs and figures illustrate the functional timing of the various serial-port modes of operation. The timing descriptions are presented with the assumption that all signal polarities are configured to be positive, i.e., CLKXP = CLKRP = DXP = DRP = FSXP = FSRP = 0. Logical timing, in situations where one or more of these polarities are inverted, is the same except with respect to the opposite polarity reference points, i.e. rising vs. falling edges, etc.


These discussions pertain to the numerous operating modes and configurations of the serial-port logic. When it is necessary to switch operating modes or change configurations of the serial port, do this only when XRESET or RRESET are asserted (low), as appropriate. Therefore, when transmit configurations are modified, XRESET should be low, and when receive configurations are modified, RRESET should be low. When you use handshake mode, however, since the transmitter and receiver are interrelated, you should make any configuration changes with XRESET and RRESET both low.

All of the serial-port operating configurations can be broadly classified in two categories: fixed data-rate timing and variable data-rate timing. The following paragraphs discuss fixed and variable data-rate operation and all of their variations.

Fixed Data-Rate Timing Operation


Fixed data-rate serial-port transfers can occur in two varieties: burst mode and continuous mode. In burst mode operation, transfers of single words are separated by periods of inactivity on the serial port. In continuous mode, there are no gaps between successive word transfers; the first bit of a new word is transferred on the next CLKX/R pulse following the last bit of the previous word. This occurs continuously until the process is terminated.


In burst mode with fixed data-rate timing, FSX/FSR pulses initiate transfers, and each transfer involves a single word. With an internally generated FSX (see Figure 8–23), transmission is initiated by loading DXR. In this mode, there is a delay of approximately 2.5 CLKX cycles (depending on CLKX and H1 frequencies) from the time DXR is loaded until FSX occurs. With an external FSX, the FSX pulse initiates the transfer, and the 2.5-cycle delay effectively becomes a setup requirement for loading DXR with respect to FSX. Therefore, in this case, DXR must be loaded no later than 3 CLKX cycles before FSX occurs. Once the XSR is loaded from the DXR, an XINT is generated.



In receive operations, once a transfer is initiated, FSR is ignored until the last bit. For burst mode transfers, FSR must be low during the last bit, or another transfer will be initiated. After a full word has been received and transferred to the DRR, an RINT is generated.

In fixed data rate mode, continuous transfers may be performed even if R/XFSM = 0, as long as properly timed frame synchronization is provided, or if DXR is reloaded each cycle with an internally generated FSX (see Figure 8–24).





For receive operations and with externally generated FSX, once transfers have begun, frame sync pulses are required only during the last bit transferred to initiate another contiguous transfer. Otherwise, frame sync inputs are ignored. Therefore, continuous transfers will occur if frame sync is held high. With an internally generated FSX, there is a delay of approximately 2.5 CLKX cycles from the time DXR is loaded until FSX occurs. This delay occurs each time DXR is loaded; therefore, during continuous transmission, the instruction that loads DXR must be executed by the N-3 bit for an N-bit transmission. Since delays due to pipelining may vary, a conservative margin of safety should be incorporated in allowing for this delay.

Once the process begins, an XINT and an RINT are generated at the beginning of each transfer. The XINT indicates that the XSR has been loaded from DXR and can be used to cause DXR to be reloaded. To maintain continuous transmission in this mode, especially with an internally generated FSX, DXR must be reloaded early in the ongoing transfer.

The RINT indicates that a full word has been received and transferred into the DRR. RINT is therefore commonly used to indicate an appropriate time to read DRR.

Continuous transfers are terminated by discontinuing frame sync pulses or, in the case of internally generated FSX, not reloading DXR.

Continuous serial-port transfers can be accomplished without the use of frame sync pulses if R/XFSM are set to one. In this mode, operation of the serial port is similar to continuous operation with frame sync except that a frame sync pulse is involved only in the first word transferred, and no further frame sync pulses are used. Following the first word transferred (see Figure 8–25), no internal frame sync pulses are generated, and frame sync inputs are ignored. Additionally, R/XFSM should be set prior to or during the first word transferred and must be set no later than the transfer of the *N*–1 bit of the first word, except for transmit operations. For transmit operations in the fixed data-rate mode, XFSM must be set no later than the *N*–2 bit. Clearing R/XFSM must be performed no later than the *N*–1 bit to be recognized in the current cycle.





Figure 8–25. Fixed Continuous Mode Without Frame Sync

Timing of RINT and XINT and data transfers to and from DXR and DRR, respectively, are the same as in fixed data-rate continuous mode with frame sync. This mode of operation also exhibits the same delay of 2.5 CLKX cycles after DXR is loaded before an internal FSX is generated. As in the case of continuous operation in fixed data-rate mode with frame sync, DXR must be reloaded no later than transmission of the *N*–3 bit.

When you use continuous operation in fixed data-rate mode, R/XFSM may be set and cleared as desired, even during active transfers, to enable or disable the use of frame sync pulses as dictated by system requirements. Under most conditions, the effect of changing the state of R/XFSM occurs during the transfer in which the R/XFSM change was made, provided the change was made early enough in the transfer. For transmit operations with internal FSX in fixed data-rate mode, however, a one-word delay occurs before frame sync pulse generation resumes when clearing XFSM to zero (see Figure 8–26). Therefore, one additional word is transferred in this case before the next FSX pulse is generated. Also note that, as discussed previously, clearing XFSM will be recognized during the transmission of the current word being transmitted as long as XFSM is cleared no later than the *N*–2 bit.

Figure 8–26. Exiting Fixed Continuous Mode Without Frame Sync, FSX Internal



Variable Data-Rate Timing Operation

Variable data-rate timing also supports operation in either burst or continuous mode. Burst mode operation with variable data-rate timing is similar to burst mode operation with fixed data rate timing. With variable data-rate timing (see Figure 8–27), however, FSX/R and data timing differ slightly at the beginning and end of transfers. Specifically, there are three major differences between fixed and variable data-rate timing:

 FSX/R pulses typically last for the entire transfer interval, although FSR and external FSX are ignored after the first bit transferred. FSX/R pulses in fixed data-rate mode typically last only one CLKX/R cycle but can last longer.

- Data transfer begins during the CLKX/R cycle in which FSX/R occurs, rather than the CLKX/R cycle following FSX/R, as is the case with fixed datarate timing.
- 3) With variable data-rate timing, frame sync inputs are ignored until the end of the last bit transferred, rather than the beginning of the last bit transferred as is the case with fixed data-rate timing.






Figure 8–27. Variable Burst Mode

When you transmit continuously in variable data-rate mode with frame sync, timing is the same as for fixed data-rate mode, except for the differences between these two modes as described under burst mode operation with variable data-rate timing. The only other exception to this is that DXR must be reloaded no later than the N-4 bit to maintain continuous operation of the variable data-rate mode (see Figure 8–28); no later than the N-3 bit for fixed data-rate mode.





Continuous operation in variable data rate mode without frame sync is also similar to continuous operation without frame sync in fixed data-rate mode. As with variable data-rate mode continuous operation with frame sync (see Figure 8–29), DXR must be reloaded no later than the N-4 bit to maintain continuous operation. Additionally, when R/XFSM is set or cleared in the variable data-rate mode, the modification must be made no later than the N-1 bit for the result to be affected in the current transfer.




Figure 8–29. Variable Continuous Mode Without Frame Sync

8.2.13 TMS320C3x Serial Port Interface Examples

8.2.13.1 Handshake Mode Example

When handshake mode is used, both the transmit (FSX/DS/CLKX) and receive (FSR/DR/CLKR) signals are used to transmit and receive data, respectively. In other words, even if the TMS320C3x serial port is receiving data only with handshake mode, the transmit signals are still needed to transmit the acknowledge signal. The serial port registers, setup for the TMS320C3x serial port handshake communication, as shown in Figure 8–22 are shown below:

Global control	=	011x0x0xxxx00000000xx01100100b
Transmit port control	=	0111h
Receive port control	=	0111h
S_port timer control	=	0Fh
S_port timer count	=	Oh
S_port timer period	≥	01h (if two C3xs have the same
		system clock)

Note: x = user configurable.

Since the FSX is set as an output and continuous mode is disabled when handshake mode is selected, the SFSM and RFSM bits should be set to 0 and the

FSXOUT bit should be set to 1 in the global control register. The XRESET, RRESET, and HS bits should also be set to 1 in order to start the handshake. communication. It is recommended that the polarity of the serial port pins be set to active high for simplification. Although the CLKX/CLKR can be set as either input or output, it is recommended to set the CLKX as output and the CLKR as input. The rest of the bits are user configurable as long as both serial ports have the consistent setup.

The serial port timer is needed only if the CLKX or CLKR is configured as an output. In the above case, since only the CLKX is configured as an output, the timer control register should be set to 0Fh. When the serial port timer is used, the serial timer period register must also be set to the proper value for the clock speed. The serial port timer clock speed setup is similar to the TMS320C3x timer. Refer to Section 8.1 for detailed information on timer clock generation.

The maximum clock frequency for serial transfers is F(CLKIN)/4 if the internal clock is used and F(CLKIN)/5.2 if an external clock is used. Therefore, if two TMS320C3xs have the same system clock, as in the the case above., the timer period register should be set to be equal to or greater than 1 which make the clock frequency equal to F(CLKIN)/8.

Examples of serial port register setups for the above case are shown below. (Assume two TMS320C3xs have the same system clock.)

Setup 1:

Global control	= 0EBC0064h	; 32 bits, fixed data rate, burst mode,
Transmit port control	= 0111h	; FSX (output), CLKX (output) = F(CL
Receive port control	= 0111h	; CLKR (input), handshake mode, trar
S_port timer control	= 0Fh	; and receive interrupt is enabled.
S_port timer count	= 0h	
S_port timer period	≥ 01h	• • • • • • • • • • • • • • • • • • •
Setup 2:		

put), CLKX (output) = F(CLKIN)/8put), handshake mode, transmit ve interrupt is enabled.


Global control	= 0C000364h	; 8 bits, variable data rete, burst mode,
Transmit port control	= 0111h	; FSX (output), CLKX (output) = f(CLKIN)/24
Receive port control	= 0111h	; CLKR (input), handshake mode, transmit
S_port timer control	= 0Fh	; and receive interrupt is disabled.
S_port timer count	= 0h	
S_port timer period	≥ 01h	


Since the data has a leading 1 and the acknowledge signal is a 0 in the handshake mode, the TMS320C3x serial port can distinguish the signals between the data and the acknowledge signal. Therefore, even if the TMS320C3x serial port receives the data before the acknowledge signal, the data will not be misinterpreted as the acknowledge signal and be lost. In addition, the acknowledge signal is not generated until the data is read from the data receive register, DRR. Therefore, the TMS320C3x will not transmit the data and the acknowledge signal simultaneously.

= f(CLKIN)/24

8.2.13.2 Serial AIC Interface Example

The TLC320C4x analog interface chips (AIC) from Texas Instruments offer a zero glue-logic interface to the TMS320C3x family of DSPs. The interface is shown in Figure 8–30. This interface is used as an example of the TMS320C3x serial port configuration and operation.





The TMS320C3x resets the AIC through the external pin XF0. It also generates the master clock for the AIC through the timer 0 output pin, TCLK0. (Precise selection of a sample rate may require the use of an external oscillator rather than the TCLK0 output to drive the AIC MCLK input.) In turn, the AIC generates the CLKR0 and CLKX0 shift clocks as well as the FSR0 and FSX0 frame synchronization signals.

A typical use of the AIC requires an 8 kHz sample rate of the analog signal. If the clock input frequency to the TMS320C3x device is 30 MHz, the following values should be loaded into the serial port and timer registers.

Serial Port:	
Port global control register:	0E970300h
FSX/DX/CLKX port control register	00000111h
FSR/DR/CLKR port control register	00000111h
Timer:	
Timer global control register	000002C1h
Timer period register	0000001h

8.2.13.3 Serial A/D and D/A Interface Example

The DSP201/2 and DSP101/2 family of D/As and A/Ds from Burr Brown also offer a zero glue-logic interface to the TMS320C3x family of DSPs. The interface is shown in Figure 8–31. This interface is used as an example of the TMS320C3x serial port configuration and operation.




Figure 8–31. TMS320C3x Zero Glue-Logic Interface to Burr Brown A/D and D/A Example

The DSP102 A/D is interfaced to the TMS320C3x serial port receive side; the DSP202 D/A is interfaced to the transmit side. The A/Ds and D/As are hard wired to run in cascade mode. In this mode, when the TMS320C3x initiates a convert command to the A/D, via the TCLK0 pin, both analog inputs are converted into two 16-bit words which are concatenated to form one 32-bit word. The A/D signals the TMS320C3x, via the A/D's SYNC signal (connected to the TMS320C3x FSR0 pin), that serial data is to be transmitted. The 32-bit word is then serially transmitted, MSB first, out the SOUTA serial pin of the DSP102 to the DR0 pin of the TMS320C3x serial port. The TMS320C3x is programmed to drive the analog interface bit clock from CLKX0 pin of the TMS320C3x. The bit clock drives both the A/D's and D/A's XCLK input. The TMS320C3x transmit clock also acts as the input clock on the receive side of the TMS320C3x serial port. Since the receive clock is synchronous to the internal clock of the TMS320C3x, the receive clock can run at full speed (that is, f(H1)/2).

Similarly, upon receiving a convert command, the pipelined D/A converts the last word received from the TMS320C3x and signals the TMS320C3x, via the SYNC signal (connected to the TMS320C3x FSX0 pin), to begin transmitting a 32-bit word representing the two channels of data to be converted. The data, transmitted from the TMS320C3x DX0 pin is input to both the SINA and SINB inputs of the D/A as shown in the figure.

The TMS320C3x is set up to transfer bits at the maximum rate of about 8 Mbps with a dual channel sample rate of about 44.1 kHz. This standard mode, fixed data rate signaling interface is configured by setting the following registers as described below:

Serial Port:

Port global control register: FSX/DX/CLKX port control register FSR/DR/CLKR port control register Receive/transmit timer control register **Timer:** Timer global control register Timer period register 0EBC0040h 00000111h 00000111h 0000000Fh

0000002011 0000005Ah

8.2.14 Serial Port Initialization/Reconfiguration

The serial ports are controlled through memory-mapped registers located on the dedicated peripheral bus. A general procedure for initializing and/or reconfiguring the serial ports follows:

- Halt the serial port by clearing the XRESET and/or RRESET bits of the serial-port global-control register. This can be accomplished by writing a 0 to the serial-port global-control register. Note that the serial ports are halted on RESET.
- 2) Configure the serial port via the serial-port global-control register (with XRESET = RRESET = 0), FSX/DX/CLKX and FSR/DR/CLKR port control registers, as well as the receive/transmit timer control register (with XHLD = RHLD = 0, receive/transmit timer counter register and the receive/transmit timer period register, if necessary. Refer to subsection 8.2.13, "TMS320C3x Serial Port Interface Examples."
- Start the serial port by setting the XRESET and RRESET bits of the serialport global-control register and the XHLD and RHLD bits of the serial port receive/transmit timer control register, if necessary.

8.3 DMA Controller

The TMS320C3x has an on-chip Direct Memory Access (DMA) controller that reduces the need for the CPU to perform input/output functions. The DMA controller can perform input/output operations without interfering with the operation of the CPU. Therefore, it is possible to interface the TMS320C3x to slow external memories and peripherals (A/Ds, serial ports, etc.) without reducing the computational throughput of the CPU. The result is improved system performance and decreased system cost.

A DMA transfer consists of two operations: a read from a memory location and a write to a memory location. The DMA controller can read from and write to any location in the TMS320C3x memory map. This includes all memory-mapped peripherals. The operation of the DMA is controlled with the following set of memory-mapped registers:

- DMA global-control register
- DMA source address register
- DMA destination address register
- DMA transfer counter register

These registers, their memory-mapped addresses, and their functions are shown in Figure 8–32. Each of these DMA registers is discussed in the succeeding subsections.

Figure 8–32. Memory-Mapped Locations for a DMA Channel

in cyloter	Address
DMA Global Control (See Table 8-7)	808000h
Reserved	808001h
Reserved	808002h
Reserved	808003h
DMA Source Address (subsection 8.3.2)	808004h
Reserved	808005h
DMA Destination Address (subsection 8.3.2)	808006h
Reserved	808007h
DMA Transfer Counter (subsection 8.3.3)	808008h
Reserved	808009h
Reserved	80800Ah
Reserved	80800Bh
Reserved	80800Ch
Reserved	80800Dh
Reserved	80800Eh
Reserved	80800Fh

Register

808000h 308001h 808002h 308003h 808004h 808005h 808006h 808007h 808008h 308009h 30800Ah 30800Bh 30800Ch 30800Dh 80800Eh 80800Fh

Peripheral

8.3.1 **DMA Global-Control Register**

The global-control register controls the state in which the DMA controller operates. This register also indicates the status of the DMA, which changes every cycle. Source and destination addresses can be incremented, decremented, or SYNChronized using specified global-control register bits. At system reset, all bits in the DMA control register are set to 0. Table 8-7 lists the register bits, names, and functions. Figure 8-33 shows the bit configuration of the globalcontrol register.

DMA Controller

31 3	0 29	28	27	26	25	24		23 22	2 21	20	19	18	1	7	16
xx x	x xx	xx	xx	xx	xx	xx		xx xx	xx xx	XX	xx	xx	x	×	xx
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
xx	xx	xx	xx	TCINT	тс	SY	NC	DECDST	INCDST	DECSRC	INCSRC	ST	AT	ST	ART
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W

Figure 8–33. DMA Global-Control Register

NOTE: xx = Reserved bit, read as 0.

R = read, W = write.

Table 8–7. DMA Global-Control Register Bits

Bit	Name	Reset Value	Function
0-1	START	0–0	These bits control the state in which the DMA starts and stops. The DMA may be stopped without any loss of data (see Table 8–8).
2-3	STAT	00	These bits indicate the status of the DMA and change every cycle (see Table 8–9).
4	INCSRC	0	If INCSRC = 1, the source address is incremented after every read.
5	DECSRC	0	If DECSRC = 1, the source address is decremented after every read. If INCSRC = DECSRC, the source address is not modified after a read.
6	INCDST	0	If INCDST = 1, the destination address is incremented after every write.
7	DECDST	0	If $DECDST = 1$, the destination address is decremented after every write. If $INCDST = DECDST$, the destination address is not modified after a write.
9 — 8	SYNC	00	The SYNC bits determine the timing synchronization between the events initiating the source and the destination transfers. The interpretation of the SYNC bits is shown in Table 8–10.
10	TC	0	The TC bit affects the operation of the transfer counter. If $TC = 0$, transfers are not terminated when the transfer counter becomes zero. If $TC = 1$, transfers are terminated when the transfer counter becomes zero.
11	TCINT	0	If TCINT = 1, the DMA interrupt is set when the transfer counter makes a transition to zero. If TCINT = 0, the DMA interrupt is not set when the transfer counter makes a transition to zero.
31—12	Reserved	0–0	Read as zero.

Table 8–8.	START Bits and (Operation of the DMA	(Bits 0–1)

START	Function
00	DMA read or write cycles in progress will be completed; any data read will be ig- nored. Any pending read or write will be cancelled. The DMA is reset so that when it starts, a new transaction begins; i.e., a read is performed. (Reset value)
01	If a read or write has begun, it is completed before it stops: for example, in the middle or at the end of a DMA transfer. If a read or write has not begun, no read or write is started.
10	If a DMA transfer has begun, the entire transfer is completed (including both read and write operations) before stopping. If a transfer has not begun, none is started.
11	DMA starts from reset or restarts from the previous state.

Table 8–9. STAT Bits and Status of the DMA (Bits 2–3)

STAT	Function
0 0	DMA is being held between DMA transfer (between a write and read). This is the value at reset. (Reset value)
01	DMA is being held in the middle of a DMA transfer, i.e., between a read and a write.
10	Reserved.
11	DMA busy; i.e., DMA is performing a read or write.

 Table 8–10.
 SYNC Bits and Synchronization of the DMA (Bits 8–9)

SYNC	Function
00	No synchronization. Enabled interrupts are ignored. (Reset value)
01	Source synchronization. A read is performed when an enabled interrupt occurs.
10	Destination synchronization. A write is performed when an enabled interrupt oc- curs.
11	Source and destination synchronization. A read is performed when an enabled in- terrupt occurs. A write is then performed when the next enabled interrupt occurs.

8.3.2 Destination and Source Address Registers

The DMA destination and source address registers are 24-bit registers whose contents specify destination and source addresses. As specified by control bits DECSRC, INCSRC, DECDST, and INCDST of the DMA global control register, these registers are incremented and decremented at the end of the corresponding memory access, that is, the source register for a read, the destination register for a write. On system reset, 0 is written to these registers.

8.3.3 Transfer Counter Register

The transfer counter register is a 24-bit register, controlled by a 24-bit counter that counts down. The counter decrements at the beginning of a DMA memory write. In this way, it can be used to control the size of a block of data transferred. The transfer counter register is set to 0 at system reset. When TCINT bit of DMA global control register is set, the transfer counter register will cause a DMA interrupt flag to be set upon count down to zero.

8.3.4 CPU/DMA Interrupt Enable Register

The CPU/DMA interrupt enable register (IE) is a 32-bit register located in the CPU register file. The CPU interrupt enable bits are in locations 10 - 1. The DMA interrupt enable bits are in locations 26 - 16. A 1 in a CPU/DMA interrupt enable register bit enables the corresponding interrupt. A 0 disables the corresponding interrupt. At reset, 0 is written to this register.

Table 8–11 lists the bits, names, and functions of the CPU/DMA interrupt enable register. Figure 8–34 shows the IE register. The priority and decoding schemes of CPU and DMA interrupts are identical. Note that when the DMA receives an interrupt, this interrupt is acted upon according to the SYNC field of the DMA control register. Also note that an interrupt may affect the DMA but not the CPU and may affect the CPU but not the DMA. Refer to Chapter 6 and to subsection 3.1.8.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
xx	xx	xx	xx	xx	EDINT (DMA)	ETINT1 (DMA)	ETINTO (DMA)	ERINT1 (DMA)	EXINT1 (DMA)	ERINTO (DMA)	EXINT0 (DMA)	EINT3 (DMA)	EINT2 (DMA)	EINT1 (DMA)	EINTO (DMA)
					R/W	R/W	R/W	R/W	R/W						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 xx	14 xx	13 xx		11 xx	10 EDINT (CPU)	9 ETINT1 (CPU)	8 ETINTO (CPU)	7 ERINT1 (CPU)	6 EXINT1 (CPU)	5 ERINTO (CPU)	4 EXINTO (CPU)	3 EINT3 (CPU)	2 EINT2 (CPU)	1 EINT1 (CPU)	0 EINTO (CPU)

Figure 8–34. CPU/DMA Interrupt Enable Register

NOTE: xx = Reserved bit, read as 0.

R = read, W = write.

Table 8–11. CPU/DMA Interrupt Enable Register Bits

Bit	Name	Function
0	EINTO	Enable external interrupt 0 (CPU)
1	EINT1	Enable external interrupt 1 (CPU)
2	EINT2	Enable external interrupt 2 (CPU)
3	EINT3	Enable external interrupt 3 (CPU)
4	EXINT0	Enable serial-port 0 transmit interrupt (CPU)
5	ERINT0	Enable serial-port 0 receive interrupt (CPU)
6	EXINT1	Enable serial-port 1 transmit interrupt (CPU)
7	ERINT1	Enable serial-port 1 receive interrupt (CPU)
8	ETINT0	Enable timer 0 interrupt (CPU)
9	ETINT1	Enable timer 1 interrupt (CPU)
10	EDINT	Enable DMA controller interrupt (CPU)
15—11	Reserved	Read as 0
16	EINTO	Enable external interrupt 0 (DMA)
17	EINT1	Enable external interrupt 1 (DMA)
18	EINT2	Enable external interrupt 2 (DMA)
19	EINT3	Enable external interrupt 3 (DMA)
20	EXINT0	Enable serial-port 0 transmit interrupt (DMA)
21	ERINT0	Enable serial-port 0 receive interrupt (DMA)
22	EXINT1	Enable serial-port 1 transmit interrupt (DMA)
23	ERINT1	Enable serial-port 1 receive interrupt (DMA)
24	ETINTO	Enable timer 0 interrupt (DMA)
25	ETINT1	Enable timer 1 interrupt (DMA)
26	EDINT	Enable DMA controller interrupt (DMA)
31—27	Reserved	Read as 0

8.3.5 DMA Memory Transfer Operation

Each DMA memory transfer consists of two parts:

- 1) Read data from the address specified by the DMA source register.
- Write data that has been read to the address specified by the DMA destination register.

A transfer is complete only when the read and write are complete. A transfer may be stopped by setting the START bits to the desired value. When the DMA is restarted (START = 1 1), it completes any pending transfer.

At the end of a DMA read, the source address is modified as specified by the SRCINC and SRCDEC bits of the DMA global control register. At the end of a DMA write, the destination address is modified as specified by the DSTINC and DSTDEC bits of the DMA global control register. At the end of every DMA write, the DMA transfer counter is decremented.

DMA on-chip reads and writes (reads and writes from on-chip memory and peripherals) are single cycle. DMA off-chip reads are two cycles. The first cycle is the external read, and the second cycle loads the DMA register. The external read cycle is identical to a CPU read cycle. DMA off-chip writes are identical to CPU off-chip writes. If the DMA has been started and is transferring data over either external bus, the bus control register associated with that bus should not be modified. If the bus control register (see Chapter 7) needs to be modified, the DMA should be stopped, modification made, and then the DMA restarted. Failure to do so may produce an unexpected zero-wait-state bus access.

Through the 24-bit source and destination registers, the DMA is capable of accessing any memory-mapped location in the TMS320C3x memory map. Figure 8–35 through 8–34 show the number of cycles a DMA transfer requires, depending upon whether the source and destination are on-chip memory and peripherals, the external port, or the I/O port. *T* represents the number of transfers to be performed, C_r represents the number of wait-states for the source read, and C_w represents the number of wait-states for the destination write. Each entry in the table represents the total cycles required to do the *T* transfers, assuming that there are no pipeline conflicts.

Accompanying each table is a figure illustrating the timing of the DMA transfer. |R| and |W| represent single-cycle reads and writes, respectively. |R.R| and |W.W| represent multicycle reads and writes. |Cr| and |Cw| show the number of wait cycles for a read and write.

Cycles (H1)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
Source On-Chip	R	l	R	ł	R	:	: :	: :	: :	: :	:	: :		: :	: :	: :	: :		:
Destination On-Chip		w w	: 	w		w													: :
Source Primary Bus	R	.R	٠R	:1		R .	R	R	: I		R	. R	. R	:1]		: :	: :	: :	
		0	'n	:	:	:	C	r	:	: :		C	'n	:	: :	: :	:	: :	:
		:	:	:		: :	:	: :			:	: :						:	:
Destination On-Chip				:	W	:	:		:	w]	:	:		:	W	:	:		:
Source Expansion Bus	R	٠R	٠R	: 1	1	R	.R.	R	:		R					:	:	:	:
	:	(Cr		:	:		2r		:	:		C _r		:	:	:	:	:
	:	: :	:	: :	: :		:	: :		:	:	:	:	-			:	:	:
Destination On Chip		: :		:	W	:	:	:		w	:	:	;		W		:	:	:

Source	Destination On-Chip
On-Chip	(1+1) <i>T</i>
Primary Bus	(2+ <i>C</i> _r +1) <i>T</i>
Expansion Bus	$(2+C_{r}+1)T$

Legend:

T = Number of transfers

Cr = Source-read wait states

- C_W = Destination-write wait states
- |R| = Single-cycle reads
- |W| = Single-cycle writes
- [R.R] = Multicycle reads
- |W.W| = Multicycle writes
- | | | = Internal register cycle

Cycles (H1)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
Source On-Chip	R		R		: :		R		:	:	:	: :	:	:	:	:	:	:	:
			:	:	: :	: :	:	:	:	:	:	: :	:	:	:	:	:	:	:
Destination Primary Bus		W 	. w		w w				.W w			.w c		t	:	:	:	:	:
			·		w :				•R					I	•	•	•	• •	<u>.</u>
Source Primary Bus	^R		۰R ۲		:				•n :	, . C		: ' 	:	:	:	:	:	:	•
		:	:	:	: :	: ;	:	:	:	:	•	: :	\	:	:	:	:	:	:
Destination Primary Bus			: :	: :	•	. W .	c,		1		-				.w c	.vv v		:	:
Source Expansion Bus	R	٠R	.R	:1		R	. R	. R	: 1		R	.R	.R	:1	1	:	:	:	:
		0	Ŷr	:		:	C	r		:	:	0	r		:	:	:	:	:
			:	:	: : \\\/	: :	:	:	:	: \	:	: :	:	:	:	:	:	:	:
Destination Primary Bus		:	:	: :	VV : : :	.w :	.w C\	-	 	W . :	. vv :	.w. c		1	: :	. •• :	.w (.w w	1

Figure 8–36. DMA Timing When Destination Is a Primary Bus

Source	Destination Primary Bus
On-Chip	1+(2+ <i>C</i> _W) <i>T</i>
Primary Bus	$(2+C_{\rm r}+2+C_{\rm W})T$
Expansion Bus	(2+C _r +2+C _w) +(2+C _w +max(0, C _r -C _w +1))(T-1)

Legend:

т = Number of transfers Cr = Source-read wait states Cw = Destination-write wait states = Single-cycle reads |R| [W] = Single-cycle writes [R.R] = Multicycle reads [W.W] = Multicycle writes = Internal register cycle |||

Cycles (H1)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
Source On-Chip	R		R			:	R	1	:	:	:	:	:	:	:	:	:	:	:
		: w	:	:	:	: w	: w	: w	: w	: w	: w	: : w	: w	:	:	:	:	: .	:
Destination Expansion Bus				i c		i i	:		w			C			:	:	:	:	:
Source Primary Bus	R	R				R -	R.		: 1		R	• R		: 1	l	:		:	:
		l c	r	:		:	C	'n		: :			r		:	:	:	:	:
		:	:	:	:	:	:	:	:	: :	:	: :	:	:	:	:	:	:	:
		:	:	:	W	.w	·w			W				1	JW	.w	.w	.w	!
Destination Expansion Bus		:	:	:	:	:	C,	w'		:	:	C	w		:	:	0	2w	
Source Expansion Bus	R	٠R	٠R	:1		:	:	:	R	.R	.R	:		:	:	:	:	:	:
		0	ŕ			:	:	:	:	0	ŕr	1	:	:	:	:	:	:	:
		:	: :	:	:	:	:	:	:	: :	:	: :		:	:	:	:	:	:
		:	:	:	w	.w	w.	w.	1	:	:	:	w.	w.	w.	.w		:	:
Destination Expansion Bus		:	:	:	:	:	C'	N		: :	:	: :		:	0	w	l	:	:

Figure 8–37. DMA Timing When Destination Is an Expansion Bus

Source	Destination Expansion Bus
On-Chip	1+(2+ <i>C</i> _W) <i>T</i>
Primary Bus	$(2+C_r+2+C_w)$ + $(2+C_w+max(0,C_r-C_w+1))(T-1)$
Expansion Bus	(2+C _r +2+C _W)T

Legend:

Т	=	Number of transfers
Ċ.		Courses and such that the

- C_r = Source-read wait states
- C_W = Destination-write wait states
- |R| = Single-cycle reads
- |W| = Single-cycle writes
- |R.R| = Multicycle reads
- |W.W| = Multicycle writes
- ||| = Internal register cycle

Table 8–12 shows the maximum DMA transfer rates, assuming that there are no wait states ($C_r = C_W = 0$). Table 8–13 shows the maximum DMA transfer rates, assuming there is one wait state for the read ($C_r = 1$) and no wait states for the write ($C_W = 0$). Table 8–14 shows the maximum DMA transfer rates, assuming there is one wait state for the read ($C_r = 1$) and one wait state for the write ($C_W = 0$).

In each table, the time for the complete transfer (the read and the write) is considered. Since one bus access is required for the read and another for the write, internal bus transfer rates will be twice the DMA transfer rate. It is also assumed that no conflicts with the CPU exist.

Table 8–12. Maximum DMA Transfer Rates When $C_r = C_W = 0$

	Destination										
Source	Internal	Primary	Expansion								
Internal	33.3 Mbytes/sec	33.3 Mbytes/sec	33.3 Mbytes/sec								
Primary	22.2 Mbytes/sec	16.7 Mbytes/sec	22.2 Mbytes/sec								
Expansion	22.2 Mbytes/sec	22.2 Mbytes/sec	16.7 Mbytes/sec								

Table 8–13. Maximum DMA Transfer Rates When $C_r = 1$, $C_W = 0$

	Destination		
Source	Internal	Primary	Expansion
Internal	33.3 Mbytes/sec	33.3 Mbytes/sec	33.3 Mbytes/sec
Primary	16.7 Mbytes/sec	13.3 Mbytes/sec	16.7 Mbytes/sec
Expansion	16.7 Mbytes/sec	16.7 Mbytes/sec	13.3 Mbytes/sec

Table 8–14. Maximum DMA Transfer Rates When $C_r = 1$, $C_W = 1$

	Destination		
Source	Internal	Primary	Expansion
Internal	33.3 Mbytes/sec	22.2 Mbytes/sec	22.2 Mbytes/sec
Primary	16.7 Mbytes/sec	11.1 Mbytes/sec	16.7 Mbytes/sec
Expansion	16.7 Mbytes/sec	16.7 Mbytes/sec	11.1 Mbytes/sec

8.3.6 Synchronization of DMA Channels

A DMA channel may be synchronized through the use of interrupts. Refer to Table 8–10 for the relationship between the SYNC bits of the DMA global control register and the synchronization performed. This section describes the following four synchronization mechanisms:

No synchronization (SYNC = 0.0)

Source synchronization (SYNC = 0.1)


 \Box Destination synchronization (SYNC = 1 0)

Source and destination synchronization (SYNC = 1 1)

No Synchronization

When SYNC = 0 0, no synchronization is performed. The DMA performs reads and writes whenever there are no conflicts. All interrupts are ignored and, therefore, are considered to be globally disabled. However, no bits in the DMA interrupt enable register are changed. Figure 8–38 shows the synchronization mechanism when SYNC = 0 0.






Source Synchronization

When SYNC = 0 1, the DMA is synchronized to the source (see Figure 8–39). A read will not be performed until an interrupt is received by the DMA. Then, all DMA interrupts are disabled globally. However, no bits in the DMA interrupt enable register are changed.


Figure 8–39. DMA Source Synchronization



Destination Synchronization

When SYNC = 1 0, the DMA is synchronized to the destination. First, all interrupts are ignored until the read is complete. Though the DMA interrupts are be considered to be globally disabled, no bits in the DMA interrupt enable register are changed. A write will not be performed until an interrupt is received by the DMA. Figure 8–40 shows the synchronization mechanism when SYNC = 10.


Figure 8–40. DMA Destination Synchronization



Source and Destination Synchronization

When SYNC = 1 1, the DMA is synchronized to both the source and destination. A read is performed when an interrupt is received. A write is performed on the following interrupt. Source and destination synchronization when SYNC = 1 1 is shown in Figure 8–41.

Figure 8–41. DMA Source and Destination Synchronization



8.3.7 DMA Interrupts

A DMA interrupt to the CPU may be generated whenever the transfer count reaches zero, indicating that the last transfer has taken place. The TCINT bit in the DMA global control register determines whether the interrupt will be generated. If TCINT = 1, the DMA interrupt is generated. If TCINT = 0, the DMA interrupt is not generated. If the DMA interrupt is generated, the EDINT bit, bit 10 in the interrupt enable register, must also be set to enable the CPU to be interrupted by the DMA.

A second bit in the DMA global control register, the TC bit, is also generally associated with the state of the TCINT bit and the interrupt operation. The TC bit determines if transfers are terminated when the transfer counter becomes zero or if they are allowed to continue. If TC = 1, transfers are terminated when the transfer count becomes zero. If TC = 0, transfers are not terminated when the transfer count becomes zero.

In general, if TCINT is 0 then TC should also be set to 0. Otherwise, the DMA transfer will terminate and the CPU will not be notified. If TCINT is 1 then in most cases TC should also be 1. In this case, the CPU will be notified when the transfer completes and the DMA will be halted and ready to start a new transfer.

8.3.8 DMA Setup and Use Examples

Transfer a 256-word block of data from off-chip memory to on-chip memory and generate an interrupt on completion. The order of memory is to be maintained.

DMA source address:	800000h
DMA destination address:	809800h
DMA transfer counter:	00000100h
DMA global control:	00000C53h
CPU/DMA interrupt enable (IE):	00000400h

Transfer a 128-word block of data from on-chip memory to off-chip memory and generate an interrupt on completion. The order of memory is to be inverted, i.e., the highest addressed member of the block is to become the lowest addressed member.

DMA source address:	809800h
DMA destination address:	800000h
DMA transfer counter:	00000080h
DMA global control:	00000C93h
CPU/DMA interrupt enable (IE):	00000400h

Transfer a 200-word block of data from the serial port 0 receive register to onchip memory and generate an interrupt on completion. The transfer is to be synchronized with the serial port 0 receive interrupt.

DMA source address:	80804Ch
DMA destination address:	809C00h
DMA transfer counter:	000000C8h
DMA global control:	00000D43h
CPU/DMA interrupt enable (IE):	00200400h

Transfer a 200-word block of data from off-chip memory to the serial port 0 transmit register and generate an interrupt on completion. The transfer is to be synchronized with the serial port 0 transmit interrupt.

DMA source address:	809C00h
DMA destination address:	808048h
DMA transfer counter:	000000C8h
DMA global control:	00000E13h
CPU/DMA interrupt enable (IE):	00400400h

Transfer data continuously between the serial port 0 receive register and the serial port 0 transmit register to create a digital loop back. The transfer is to be synchronized with the serial port 0 receive and transmit interrupts.

DMA source address:80804ChDMA destination address:808048hDMA transfer counter:0000000hDMA global control:00000303hCPU/DMA interrupt enable (IE):0060000h

8.3.9 DMA Initialization/Reconfiguration

The DMA is controlled through memory-mapped registers located on the dedicated peripheral bus. A general procedure for initializing and/or reconfiguring the DMA follows:

- Halt the DMA by clearing the START bits of the DMA global-control register. This can be accomplished by writing a 0 to the DMA global-control register. Note that the DMA is halted on RESET.
- Configure the DMA via the DMA global-control register (with START = 00), as well as the DMA source, destination, and transfer-counter registers, if necessary. Refer to subsection 8.3.8, "DMA Setup and Use Examples."
- 3) Start the DMA by setting the START bits of the DMA global-control register as necessary.

Peripherals

Introduction 1
Architectural Overview 2
CPU Registers, Memory, and Cache
Data Formats and Floating-Point Operation 4
Addressing 5
Program Flow Control 6
External Bus Operation
Peripherals 8
Pipeline Operation 9
Assembly Language Instructions 10
Software Applications 11
Hardware Applications 12
TMS320C3x Signal Description and Electrical Characteristics 13
Instruction Opcodes A
Development Support/Part Order Information
Quality and Reliability
Calculation of TMS320C30 Power Dissipation
SMJ320C30 Digital Signal Processor Data Sheet
Quick Reference Guide

Pipeline Operation

9

Chapter 9

Pipeline Operation

Two characteristics of the TMS320C3x that contribute to its high performance are pipelining and concurrent I/O and CPU operation.

Five functional units control TMS320C3x operation: fetch, decode, read, execute, and DMA. Pipelining is the overlapping or parallel operations of the fetch, decode, read, and execute levels of a basic instruction.

By performing input/output operations, the DMA controller reduces the need . for the CPU to do so, thereby decreasing pipeline interference and enhancing the CPU's computational throughput.

Major topics discussed in this chapter are as follows:

- Pipeline Structure (Section 9.1 on page 9-2)
- Pipeline Conflicts (Section 9.2 on page 9-4)
 - Branch conflicts
 - Register conflicts
 - Memory conflicts -
- Resolving Memory Conflicts (Section 9.4 on page 9-19)
- Clocking of Memory Accesses (Section 9.5 on page 9-21)
 - Program fetches
 - Data loads and stores
 - DMA accesses

9.1 Pipeline Structure

The five major units of the TMS320C3x pipeline structure and their functions are as follows:

Fetch Unit (F)	Fetches the instruction words from memory and updates the program counter (PC).
Decode Unit (D)	Decodes the instruction word and performs ad- dress generation. Also controls any modification of the auxiliary registers and the stack pointer.
Read Unit (R)	If required, reads the operands from memory.
Execute Unit (E)	If required, reads the operands from the register file, performs the necessary operation, and writes results to the register file. If required, results of pre- vious operations are written to memory.
DMA Channel (DMA)	Reads and writes memory.

A basic instruction has four levels: fetch, decode, read, and execute. Figure 9–1 illustrates these four levels of the pipeline structure. The levels are indexed according to instruction and execution cycle. The perfect overlap in the pipeline, where all four units operate in parallel, occurs at cycle (*m*). Those levels about to be executed are at m + 1, and those just executed are at m-1. The TMS320C3x pipeline control allows a high-speed execution rate of one execution per cycle. It also manages pipeline conflicts so that they are transparent to the user. You do not need to take any special precautions to guarantee correct operation.

Figure 9–1. TMS320C3x Pipeline Structure

CYCLE	F	D	R	E	
m–3	W	-	-	-	
m–2	Х	W	-	-	
m–1	Y	х	W	-	· .
m	Z	Y	х	Ŵ	Perfect overlap
m+1	-	Z	Y	Х	
m+2	-	-	Z	Y	
m+3	-	-	-	Z	

Notes: 1) W, X, Y, and Z represent instructions.

2) F, D, R, E = fetch, decode, read, and execute, respectively.

Priorities from highest to lowest have been assigned to each of the functional units as follows:

Execute (highest)

🖵 Read

Decode

🖵 Fetch

DMA (lowest).

When the processing of an instruction is ready to pass to the next higher pipeline level, but that level is not ready to accept a new input, a pipeline conflict occurs. In this case, the lower priority unit waits until the higher priority unit completes its currently executing function.

Despite the DMA controllers low priority, conflicts with the CPU can be minimized or even eliminated by suitable data structuring because the DMA controller has its own data and address buses.

9.2 **Pipeline Conflicts**

The pipeline conflicts of the TMS320C3x can be grouped into the following main categories:

Branch Conflicts	Involve most of those instructions or operations that read and/or modify the PC.
Register Conflicts	Involve delays that can occur when reading from or writing to registers that are used for address generation.
Memory Conflicts	Occur when the internal units of the TMS320C3x compete for memory resources.

Each of these three types is discussed in the following sections. Examples are included. Note in these examples, when data is refetched or an operation is repeated, the symbol representing the stage of the pipeline is appended with a number. For example, if a fetch is performed again, the instruction mnemonic is repeated. When an access is detained multiple cycles because of not ready, the symbols $\overline{\text{RDY}}$ and $\overline{\text{RDY}}$ are used to indicate not ready and ready, respectively.

9.2.1 Branch Conflicts

The first class of pipeline conflicts occurs with standard (non-delayed) branches, i.e., BR, Bcond, DBcond, CALL, IDLE, RPTB, RPTS, RETIcond, RETScond, interrupts, and reset. Conflicts arise with these instructions and operations because during their execution, the pipeline is used only for the completion of the operation; other information fetched into the pipeline is discarded or refetched, or the pipeline is inactive. This is referred to as flushing the pipeline. Flushing the pipeline is necessary in these cases to guarantee that portions of succeeding instructions do not inadvertently get partially executed. TRAPcond and CALLcond are classified differently from the other types of branches and are considered later.

Example 9–1 shows the code and pipeline operation for a standard branch. Note that one dummy fetch is performed (MPYF instruction), and then after the branch address is available, a new fetch (OR instruction) is performed. This dummy fetch affects the cache.

Example 9–1. Standard Branch

	BR MPYF ADD SUBF AND	THREE	; Not 6 ; Not 6 ; Not 6	nditional executed executed executed executed				
THREE	OR		; Fetcl	BR is	s feto	ched		
	STI							
	•							
	•	PIPELINE OPERATION						
PC		F	D	R		Е		
n		BR	-	-	·	-	•	
n+1	_	MPYF	BR	-		-		
n+1		(nop)	(nop)	' BR		-		


n+1	(nop)	(nop)	` BR	-
n+1	(nop)	(nop)	(nop)	BR
THREE	Ø OR	, (nop)	(nop)	(nop)
× . /	STI	OR	(nop)	(nop)
THREE \rightarrow PC Fetch hel	d for			

new PC value

RPTS and RPTB both flush the pipeline, allowing the RS, RE, and RC registers to be loaded at the proper time relative to the flow of the pipeline. If these registers are loaded without the use of RPTS or RPTB, no flushing of the pipeline occurs. If none of the repeat modes are being used, RS, RE, and RC may be used as general-purpose 32-bit registers without any pipeline conflicts occurring. In cases such as the nesting of RPTB due to nested interrupts, it may be necessary to load and store these registers directly while using the repeat modes. Since up to four instructions can be fetched before entering the repeat mode, loads should be followed by a branch to flush the pipeline. If the RC is changing when an instruction is loading it, the direct load takes priority over the modification made by the repeat mode logic.

Delayed branches are implemented to guarantee the fetching of the next three instructions. The delayed branches include BRD, B*cond*D, and DB*cond*D. Example 9–2 shows the code and pipeline operation for a delayed branch.

Example 9–2. Delayed Branch



9.2.2 Register Conflicts

Register conflicts involve the reading or writing of registers used for addressing purposes. These conflicts occur when the pertinent register is not ready to be used. Some conditions under which register conflicts can be avoided are discussed in Section 9.3.

The registers compose the following three functional groups:

- Group 1 Auxiliary registers (AR0 AR7), index registers (IR0, IR1), and block size register (BK)
- Group 2 Data-page pointer (DP)
- **Group 3** System stack pointer (SP)

If an instruction writes to one of these three groups, the decode unit cannot use any register within that particular group until the write is complete, i.e., instruction execution is completed. In Example 9–3, an auxiliary register is loaded, and a different auxiliary register is used on the next instruction. Since the decode stage needs the result of the write to the auxiliary register, the decode of this second instruction is delayed two cycles. Every time the decode is delayed, a refetch of the program word is performed; i.e., the ADDF is fetched three times. Since these are actual refetches, they can cause not only conflicts with the DMA controller but also cache hits and misses.

Example 9–3. Write to an AR Followed by an AR for Address Generation


LDT 7, AR1 ; 7 \rightarrow AR1 NEXT MPYF *AR2,R0 ; Decode delayed 2 cycles ADDF FLOAT PIPELINE OPERATION PC F Е D R LDI n j n+1 MPYF LDI Decode/address generation held n+2 ADDF MPYF LDI for a new AR value n+2 ADDF MPYF (nop) LDI 7,AR1 AR1 loaded n+2 ADDF MPYF (nop) (nop) n+3 ADDF MPYF FLOAT (nop)

The case for reads of these groups is similar to the case for writes. If an instruction must read a member of one of these groups, the use of that particular group by the decode for the following instruction is delayed until the read is complete. The registers are read at the start of the execute cycle and therefore require only a one-cycle delay of the following decode. For four registers (IR0, IR1, BK, or DP) no delay is incurred. In all other cases, including the SP the delay occurs.

In Example 9–4, two auxiliary registers are added together with the result going to an extended-precision register. The next instruction uses a different auxiliary register as an address register.

Example 9–4. A Read of ARs Followed by ARs for Address Generation

PIPELINE OPERATION



The DBR (decrement and branch) instruction's use of auxiliary registers for loop counters is treated the same as if the use were for addressing. Therefore, the operation shown in the two previous examples can also occur for this instruction.

9.2.3 Memory Conflicts

Memory conflicts can occur when the memory bandwidth of a physical memory space is exceeded. For example, RAM blocks 0 and 1 and the ROM block can support only two accesses every cycle. The external interface can support only one access per cycle. Some conditions under which memory conflicts can be avoided are discussed in Section 9.4.

Memory pipeline conflicts consist of the following four types:

Program Wait	A program fetch is prevented from begin- ning.
Program Fetch Incomplete	A program fetch has begun but is not yet complete.
Execute Only	An instruction sequence requires three CPU data accesses in a single cycle.
Hold Everything	A primary or expansion bus operation must complete before another one can proceed.

These four types of memory conflicts are illustrated in examples and discussed in the paragraphs that follow.


Program Wait

Two conditions can prevent the program fetch from beginning:

The start of a CPU data access when

- Two CPU data accesses are made to an internal RAM or ROM block, and a program fetch from the same block is necessary.
- One of the external ports is starting a CPU data access, and a program fetch from the same port is necessary.
- A multicycle CPU data access or DMA data access over the external bus is needed.

Example 9–5 illustrates a program wait until a CPU data access completes. In this case, *AR0 and *AR1 are both pointing to data in RAM block 0, and the MPYF instruction will be fetched from RAM block 0. This results in the conflict shown. Since no more than two accesses can be made to RAM block 0 in a single cycle, the program fetch cannot begin and must wait until the CPU data accesses are complete.



		ADDF3 FIX MPYF ADDF3 NEGB ELINE C	*AR0,*1				
PC	F	D	R	E			
n	ADDF3		-	_		Fetch held unti ARs are read	I
n+1	FIX	ADDF3	-			ARs read	
n+2	(WAIT)	FIX	ADDF3 <			7.110 1000	
n+2	MPYF	(nop)	FIX	ADDF3	*AR0,AR1,R0		
n+3	ADDF3	MPYF	(nop)	FIX			
n+4	NEGB	ADDF3	MPYF	(nop)			

Example 9–6 shows a program wait due to a multicycle data-data access or a multicycle DMA access. The ADDF, MPYF, and SUBF are fetched from some portion in memory other than the external port the DMA requires. The DMA begins a multicycle access. The program fetch corresponding to the CALL is made to the same external port the DMA is using.

Either of two cases may produce this situation:

- Crossing one of two memory boundaries
 - from 7F FFFFh to 80 0000h, or
 - from 80 9FFFh to 80 A000h.
- □ Code is executed that has been cached, and the instruction prior to the ADDF is one of the following (conditional or unconditional):
 - a delayed branch instruction, or
 - a delayed decrement and branch instruction

Even though the DMA has the lowest priority, multicycle access cannot be aborted. The program fetch must therefore wait until the DMA access completes. Example 9–6. Program Wait Due to Multicycle Access

PIPELINE OPERATION									
PC	F	D	R	E	· ·				
n	ADDF	-	-	-					
n+1	MPYF	ADDF	-	-					
n+2	SUBF	MPYF	ADDF	-					
n+3	(WAIT)	SUBF	MPYF	ADDF	2-cycle DMA access _↓_				
n+3	CALL	(nop)	SUBF	MPYF					
n+4	-	CALL	(nop)	SUBF					

Program Fetch Incomplete

A program fetch incomplete occurs when a program fetch takes more than one cycle to complete due to wait states. In Example 9–7, the MPYF and ADDF are fetched from memory that supports single-cycle accesses. The SUBF is fetched from memory requiring one wait state. One example that demonstrates this conflict is a fetch across a bank boundary on the primary port. See Section 7.4.

Example 9-7. Multicycle Program Memory Fetches

PIPELINE OPERATION										
PC	F	D	R	E						
n	MPYF	· _	-	· 						
n+1	ADDF	MPYF	_	-						
n+2 RDY	SUBF	ADDF	MPYF	-	1 wait state required					
n+2 RDY	SUBF	(nop)	ADDF	MPYF	<u> </u>					
n+3	ADDI	SUBF	(nop)	ADDF						

Execute Only


The Execute Only type of memory pipeline conflict occurs when a sequence of instructions requires three CPU data accesses in a single cycle or when performing an interlocked load. There are three cases in which this occurs:

- An instruction performs a store and is followed by an instruction that does two memory reads.
- An instruction performs two stores and is followed by an instruction that performs at least one memory read.
- An interlocked load (LDII or LDFI) instruction is performed, and XF1 = 1.

The first case is shown in Example 9–8. Since this sequence requires three data memory accesses and only two are available, only the execute phase of the pipeline is allowed to proceed. The dual reads required by the LDF || LDF is delayed one cycle. Note that a refetch of the next instruction can occur.

Example 9–8. Single Store Followed by Two Reads


	STF	R0,*AR1	; R0 \rightarrow *AR1
	LDF	*AR2,R1	; *AR2 \rightarrow R1 in parallel with
	LDF	*AR3,R2	; *AR3 \rightarrow R2



Example 9–9 shows a parallel store followed by a single load or read. Since the two parallel stores are required, the next CPU data memory read must wait a cycle before beginning. One program memory refetch may occur.

Example 9–9. Parallel Store Followed by Single Read

STF R0,*AR0 ; R0 \rightarrow *AR0 in parallel with STF R2,*AR1 ; R2 \rightarrow *AR1 ADDF @SUM,R1 ; R1 + @SUM \rightarrow R1 IACK ASH



The final case involves an interlocked load (LDII or LDFI) instruction and XF1 = 1. Since the interlocked loads use the XF1 pin as an acknowledge that the read can complete, they may need to extend the read cycle, as shown in Example 9–10. Note that a program refetch may occur.

Example 9–10. Interlocked Load

NOT	R1,R0
LDII	300h,AR2
ADDI	*AR2,R2
CMPI	R0, R2

PC	F.	ł	D	1	R	Е		
n	NOT		_		_	-		
n+1	PDII		NOT		-	-		
n+2	ADDI		LDII		NOT	-/	/	XF1 = 1
n+3	CMPI		ADDI	,	LDII	NOT	/	XF1 = 0
n+3	· —		CMPI		ADDI	LDII		
n+4	-		CMPI		ADDI	LDII		

Hold Everything

There are three types of Hold Everything memory pipeline conflicts:

- A CPU data load or store cannot be performed because an external port is busy.
- An external load takes more than one cycle.
- Conditional calls and traps.

The first type of Hold Everything conflict occurs when one of the external ports is busy due to an access that has started but is not complete. In Example 9–11, the first store is a two-cycle store. The CPU writes the data to an external port. The port control then takes two cycles to complete the data-data write. The LDF is a read over the same external port. Since the store is not complete, the CPU continues to attempt LDF until the port is available.

Example 9–11. Busy External Port

STF	RO,@DMA1
LDF	@DMA2,RO

PIPELINE OPERATION

PC	ł	F	!	D	ļ	R	I	Е	
n		STF		-		_		-	
n+1		LDF		STF		-		-	
n+2		W		LDF		STF		-	
n+2		W		LDF		(nop)	I	STF	
n+2		W		LDF		(nop)	I	(nop)	2-cycle external bus ↓ write access
n+3		x		W		LDF		(nop)	
n+4		Y		х		W		LDF	

The second type of Hold Everything conflict involves multicycle data reads. The read has begun and continues until completed. In Example 9–12, the LDF is performed from an external memory that requires several cycles to complete.


Example 9–12. Multicycle Data Reads

LDF @DMA, RO

PIPELINE OPERATION

PC		F	l	D	R	ł	Е		
n		LDF		_	_		-		
n+1		I		LDF	-		-		
n+2		J		I.	LDF		_		
n+3	к	,(dun	my)	I	LDF				2-cycle external bus ↓ read access
n+3		к ₂		J	I		LDF		

The final type of Hold Everything conflict deals with conditional calls and traps, which are different from the other branch instructions. Whereas the other branch instructions are conditional loads, the conditional calls and traps are conditional stores, which take one cycle more than a conditional branch (see Example 9–13). The added cycle is used to push the return address after the call condition is evaluated.



PIPELINE OPERATION PC F D Ε R n CALLcond n+1 Ι CALLcond n+1 (nop) (nop) CALLcond n+1 (nop) (nop) (nop) CALLcond PC store cycle n+1 (nop) (nop) (nop) CALLcond n+2/CALLaddr Ι (nop) (nop) (nop)

Pipeline Operation


9.3 Resolving Register Conflicts

If the auxiliary registers (AR7–AR0), the index registers (IR1–IR0), data page pointer (DP), or stack pointer (SP) is accessed for any reason other than address generation, pipeline conflicts associated with the next memory access may occur. The pipeline conflicts and delays were presented in subsection 9.2.2.

The following examples, Example 9–14 through Example 9–16, demonstrate some common uses of these registers that do not produce a conflict or ways that the conflict can be avoided.


Example 9–14. Address Generation Update of an AR Followed by an AR for Address Generation

```
LDF 7.0,R0 ; 7.0 \rightarrow R0
MPYF *++AR0(IR1),R0
ADDF *AR2,R0
FIX
MPYF
ADDF
```




Example 9–15. Write to an AR Followed by an AR for Address Generation Without a Pipeline Conflict

LDI @TABLE,AR2 MPYF @VALUE,R1 ADDF R2,R1 MPYF *AR2++,R1 SUBF STF



Example 9–16. Write to DP Followed by a Direct Memory Road Without a Pipeline Conflict

TABLE_ADDR
R0
*-AR3(2),R1
@TABLE_ADDR,AR0
R6
R4



9.4 **Resolving Memory Conflicts**

If program fetches and data accesses are performed in such a manner that the resources being used cannot provide the necessary bandwidth, the program fetch is delayed until the data access is complete. Certain configurations of program fetch and data accesses yield conditions under which the TMS320C3x can achieve maximum throughput.

Table 9–1 shows how many accesses can be performed from the different memory spaces when it is necessary to do a program fetch and a single data access, and still achieve maximum performance (one cycle). Four cases achieve one-cycle maximization.

Table 9–1. One Program Fetch and One Data Access for Maximum Performance

Case #	Primary Bus Accesses	Accesses From Dual-Access Internal Memory	Expansion Bus [†] Or Peripheral Accesses
1	1	1	
2	1	-	1
3	-	2 from any combination of internal memory	. –
4		1	1

† Expansion bus only available on TMS320C30.

Table 9–2 shows how many accesses can be performed from the different memory spaces when it is necessary to do a program fetch and two data accesses, still achieving maximum performance (one cycle). Six cases achieve this maximization.

Table 9–2. One Program Fetch and Two Data Accesses for Maximum Performance


Case #	Primary Bus Accesses	Accesses From Dual-Access Internal Memory	Expansion [†] Or Peripheral Bus Accesses
1	1	2 from any combination of internal memory	
2†	1 Program	1 Data	1 Data
3†	1 Data	1 Data	1 Program
4	<u>-</u>	2 from same internal memory block and 1 from a different internal memory block	-
5	_	3 from different internal memory blocks	_
6		2 from any combination of internal memory	1

† Expansion bus available only on TMS320C30.

9.5 Clocking of Memory Accesses

Internal clock phases (H1 and H3) and their relationship to memory accesses are discussed in this section to show how the TMS320C3x handles multiple memory accesses. Whereas the previous section discussed the interaction between sequences of instructions, this section discusses the flow of data on an individual instruction basis.

Each major clock period of 60 ns is composed of two minor clock periods of 30 ns, labeled H3 and H1. The active clock period for H3 and H1 is the time when that signal is high.



The precise operation of memory reads and writes can be defined according to these minor clock periods. The types of memory operations that can occur are program fetches, data loads and stores, and DMA accesses.

9.5.1 Program Fetches

Internal program fetches are always performed during H3 unless a single data store must occur at the same time due to another instruction in the pipeline. In this case, the program fetch occurs during H1 and the data store during H3.

External program fetches always start at the beginning of H3 with the address being presented on the external bus. At the end of H1, they are completed with the latching of the instruction word.

9.5.2 Data Loads and Stores


Four types of instructions perform loads, memory reads, and stores: two-operand instructions, three-operand instructions, multiplier/ALU operation with store instructions, and parallel multiply and add instructions. See Chapter 5 for detailed information on addressing modes.


As discussed in Chapter 7, the number of bus cycles for external memory accesses differs in some cases from the number of CPU execution cycles. For external reads, the number of bus cycles and CPU execution cycles is identical. For external writes, there are always at least two bus cycles, but unless there is a port access conflict, there is only one CPU execution cycle. In the following examples, any difference in the number of bus cycles and CPU cycles is noted.

Two-Operand Instruction Memory Accesses

Two-operand instructions include all those instructions with bits 31 - 29 being 000 or 010 (see Figure 9–2). In the case of a data read, bits 15 - 0 represent the *src* operand. Internal data reads are always performed during H1. External data reads always start at the beginning of H3 with the address being presented on the external bus, and they complete with the latching of the data word at the end of H1.

In the case of a data store, bits 15 — 0 represent the *dst* operand. Internal data stores are performed during H3. External data stores always start at the beginning of H3 with the address and data being presented on the external bus.





Three-Operand Instruction Memory Reads

Three-operand instructions include all instructions with bits 31 — 29 being 001 (see Figure 9–3). The source operands, *src1* and *src2*, come from either registers or memory. When one or more of the source operands are from memory these instructions are always memory reads.

If only one of the source operands is from memory (either *src1* or *src2*) and is located in internal memory, the data is read during H1. If the single memory source operand is in external memory, the read starts at the beginning of H3, with the address being presented on the external bus, and completes with the latching of the data word at the end of H1.


If both source operands are to be fetched from memory, then several cases occur. If both operands are located in internal memory, the *src1* read is performed during H3 and *src2* during H1, thus completing two memory reads in a single cycle.

If *src1* is in internal memory and *src2* is in external memory, the *src2* access begins at the start of H3 and latches at the end of H1. At the same time, the *src1* access to internal memory is performed during H3. Again, two memory reads are completed in a single cycle.

If *src1* is in external memory and *src2* is in internal memory, two cycles are necessary to complete the two reads. In the first cycle, the internal *src2* access is performed. The *src1* is also performed, but not latched until the next H3.

If *src1* and *src2* are both from external memory, two cycles are required to complete the two reads. In the first cycle, the *src1* access is performed and loaded on the next H3; in the second cycle, the *src2* access is performed and loaded on that cycle's H1.

Figure 9–3. Three-Operand Instruction Word




Operations with Parallel Stores

The next class of instructions includes all instructions that have a store in parallel with another instruction. Bits 31 and 30 for these instructions are equal to 1 1.

For those operations that perform a multiply or ALU operation in parallel with a store, the instruction word format is shown in Figure 9–4. If the store operation to *dst2* is external or internal, it is performed during H3. Two bus cycles are required for external stores, but only one CPU cycle is necessary to complete the write.

If the memory read operation is external, it starts at the beginning of H3 and latches at the end of H1. If the memory read operation is internal, it is performed during H1. Note that memory reads are performed by the CPU during the read (R) phase of the pipeline, and stores are performed during the execute (E) phase.

Figure 9–4. Multiply or CPU Operation With a Parallel Store



The instruction word format for those instructions that have parallel stores to memory is shown in Figure 9–5. If both destination operands, *dst1* and *dst2*, are located in internal memory, *dst1* is stored during H3 and *dst2* during H1, thus completing two memory stores in a single cycle.


If *dst1* is in external memory and *dst2* is in internal memory, the *dst1* store begins at the start of H3. The *dst2* store to internal memory is performed during H1. Two bus cycles are required for the external store, but only one CPU cycle is necessary to complete the write. Again, two memory stores are completed in a single cycle.

If *dst1* is in internal memory and *dst2* is in external memory, an additional bus cycle is necessary to complete the *dst2* store. Only one CPU cycle is necessary to complete the write, but the port access requires three bus cycles. In the first cycle, the internal *dst1* store is performed during H3, and *dst2* is written to the port during H1. During the next cycle, the *dst2* store is performed on the external bus, beginning in H3, and executes as normal through the following cycle.

If *dst1* and *dst2* are both written to external memory, a single CPU cycle is still all that is necessary to complete the stores. In this case, four bus cycles are required.

- 1) In the first cycle, both *dst1* and *dst2* are written to the port, and the external bus access for *dst1* begins.
- 2) The store for *dst1* is completed on the second cycle, and the store for *dst2* begins on the third external bus cycle.
- 3) Finally, the store for *dst2* is completed on the fourth external bus cycle.

Figure 9–5. Two Parallel Stores



Parallel Multiplies and Adds

Memory addressing for parallel multiplies and adds is similar to that for threeoperand instructions. The parallel multiplies and adds include all instructions with bits 31 — 30 equal to 10 (see Figure 9–6).


For these operations, *src3* and *src4* are both located in memory. If both operands are located in internal memory, *src3* is performed during H3, and *src4* is performed during H1, thus completing two memory reads in a single cycle.

If *src3* is in internal memory and *src4* is in external memory, the *src4* access begins at the start of H3 and latches at the end of H1. At the same time, the *src3* access to internal memory is performed during H3. Again, two memory reads are completed in a single cycle.

If *src3* is in external memory and *src4* is in internal memory, two cycles are necessary to complete the two reads. In the first cycle, the internal *src4* access is performed. During the H3 of the next cycle, the *src3* access is performed.

If *src3* and *src4* are both from external memory, two cycles are necessary to complete the two reads. In the first cycle, the *src3* access is performed; in the second cycle, the *src4* access is performed.

Figure 9–6. Parallel Multiplies and Adds



Pipeline Operation

Introduction 1
Architectural Overview 2
CPU Registers, Memory, and Cache 3
Data Formats and Floating-Point Operation 4
Addressing 5
Program Flow Control
External Bus Operation 7
Peripherals 8
Pipeline Operation 9
Assembly Language Instructions 10
Software Applications 11
Hardware Applications 12
TMS320C3x Signal Description and Electrical Characteristics 13
Instruction Opcodes A
Development Support/Part Order Information B
Quality and Reliability C
Calculation of TMS320C30 Power Dissipation
SMJ320C30 Digital Signal Processor Data Sheet

- - · · · ·

Assembly Language Instructions

Chapter 10

Assembly Language Instructions

The TMS320C3x assembly language instruction set supports numeric-intensive, signal processing, and general-purpose applications. The instructions are organized into major groups consisting of load-and-store, two- or three-operand arithmetic/logical, parallel, program control, and interlocked operations instructions. The addressing modes used with the instructions are described in Chapter 5.

The TMS320C3x instruction set can also use one of 20 condition codes with any of the 10 conditional instructions, such as LDF*cond*. This chapter defines the condition codes and flags.

The assembler allows optional syntax forms to simplify the assembly language for special-case instructions. These optional forms are listed and explained.

Each of the individual instructions is described and listed in alphabetical order. An example instruction (see pages 10-13 through 10-15) demonstrates the special format used and explain its content.

This chapter discusses the following major topics:

- □ Instruction Set (Section 10.1 on page 10-3)
 - Load-and-store instructions
 - Two-operand arithmetic/logical instructions
 - Three-operand arithmetic/logical instructions
 - Program control instructions
 - Interlocked operations instructions
 - Parallel operations instructions
- Condition Codes and Flags (Section 10.2 on 10-9)

□ Individual Instructions (Section 10.3 on page 10-12)

- Symbols and abbreviations used in instructions
- Optional assembler syntaxes
- Individual instruction descriptions alphabetized and including
 - Syntax Operation Operands Encoding Description Cycles Status bits Mode bit Example(s)

10.1 Assembly Language Instructions — Instruction Set

The TMS320C3x instruction set is exceptionally well-suited to digital signal processing and other numeric-intensive applications. All instructions are a single machine word long, and most instructions take a single cycle to execute. In addition to multiply and accumulate instructions, the TMS320C3x possesses a full complement of general-purpose instructions.

The instruction set contains 113 instructions organized into the following functional groups:

Load-and-store

Two-operand arithmetic/logical

Three-operand arithmetic/logical

- Program control
- □ Interlocked operations
- Parallel operations

Each of these groups is discussed in the succeeding subsections.

10.1.1 Load-and-Store Instructions

The TMS320C3x supports 12 load-and-store instructions (see Table 10–1). These instructions can

- Load a word from memory into a register,
- Store a word from a register into memory, or
- Manipulate data on the system stack.

Two of these instructions can load data conditionally. This is useful for locating the maximum or minimum value in a data set. See Section 10.2 for detailed information on condition codes.

Table 10–1. Load-and-Store Instructions

Instruction	Description	Instruction	Description
LDE	Load floating-point exponent	POP	Pop integer from stack
LDF	Load floating-point value	POPF	Pop floating-point value from stack
LDF <i>cond</i>	Load floating-point value conditionally	PUSH	Push integer on stack
LDI	Load integer	PUSHF	Push floating-point value on stack
LDIcond	Load integer conditionally	STF	Store floating-point value
LDM	Load floating-point mantissa	STI	Store integer

10.1.2 Two-Operand Instructions

The TMS320C3x supports a complete set of 35 two-operand arithmetic and logical instructions. The two operands are the source and destination. The source operand may be a memory word, a register, or a part of the instruction word. The destination operand is always a register.

These instructions provide integer, floating-point, or logical operations, and multiprecision arithmetic. Table 10–2 lists these instructions.

Table 10–2. Two-Operand Instructions

Instruction	Description	Instruction	Description
ABSF	Absolute value of a floating- point number	NORM	Normalize floating-point value
ABSI	Absolute value of an integer	NOT	Bitwise logical-complement
ADDC [†]	Add integers with carry	ORT	Bitwise logical-OR
ADDF [†]	Add floating-point values	RND	Round floating-point value
ADDIT	Add integers	ROL	Rotate left
AND [†]	Bitwise logical-AND	ROLC	Rotate left through carry
ANDNT	Bitwise logical-AND with complement	ROR	Rotate right
ASHT	Arithmetic shift	RORC	Rotate right through carry
CMPFT	Compare floating-point values	SUBB†	Subtract integers with borrow
CMPIT	Compare integers	SUBC	Subtract integers conditionally
FIX	Convert floating-point value to integer	SUBF	Subtract floating-point values
FLOAT	Convert integer to floating-point value	SUBI	Subtract integer
LSH†	Logical shift	SUBRB	Subtract reverse integer with borrow
MPYFT	Multiply floating-point values	SUBRF	Subtract reverse floating-point value
MPYI†	Multiply integers	SUBRI	Subtract reverse integer
NEGB	Negate integer with borrow	TSTB†	Test bit fields
NEGF	Negate floating-point value	XOR†	Bitwise exclusive-OR
NEGI	Negate integer		

† Two- and three-operand versions

10.1.3 Three-Operand Instructions

Most instructions have only two operands; however, some arithmetic and logical instructions have three-operand versions. The 17 three-operand instructions allow the TMS320C3x to read two operands from memory or the CPU register file in a single cycle and store the results in a register. The following differentiates the two- and three-operand instructions:

- Two-operand instructions have a single source operand (or shift count) and a destination operand.
- Three-operand instructions may have two source operands (or one source operand and a count operand) and a destination operand. A source operand may be a memory word or a register. The destination of a three-operand instruction is always a register.

Table 10–3 lists the instructions that have three-operand versions. Note that the 3 in the mnemonic can be omitted from three-operand instructions (see Section 10.3.2).

Instruction	Description	Instruction	Description
ADDC3	Add with carry	MPYF3	Multiply floating-point values
ADDF3	Add floating-point values	MPYI3	Multiply integers
ADD13	Add integers	OR3	Bitwise logical-OR
AND3	Bitwise logical-AND	SUBB3	Subtract integers with borrow
ANDN3	Bitwise logical-AND with complement	SUBF3	Subtract floating-point values
ASH3	Arithmetic shift	SUB13	Subtract integers
CMPF3	Compare floating-point values	TSTB3	Test bit fields
CMP13	Compare integers	XOR3	Bitwise exclusive-OR
LSH3	Logical shift		· · · · · · · · · · · · · · · · · · ·

Table 10–3. Three-Operand Instructions

10.1.4 Program Control Instructions

The program-control instruction group consists of all of those instructions (16) that affect program flow. The repeat mode allows repetition of a block of code (RPTB) or of a single line of code (RPTS). Both standard and delayed (single-cycle) branching are supported. Several of the program control instructions are capable of conditional operations (see Section 11.2 for detailed information on condition codes). Table 10–4 lists the program control instructions.

Instruction	Description	Instruction	Description
Bcond	Branch conditionally (standard)	IDLE	Idle until interrupt
BcondD	Branch conditionally (delayed)	NOP	No operation
BR	Branch unconditionally (standard)	RETIcond	Return from interrupt conditionally
BRD	Branch unconditionally (delayed)	RETScond	Return from subroutine conditionally
CALL	Call subroutine	RPTB	Repeat block of instructions
CALLcond	Call subroutine conditionally	RPTS	Repeat single instruction
DBcond	Decrement and branch conditionally (standard)	SWI	Software interrupt
DBcondD	Decrement and branch conditionally (delayed)	TRAPcond	Trap conditionally
IACK	Interrupt acknowledge		· · · · · · · · · · · · · · · · · · ·

Table 10–4. Program Control Instructions

10.1.5 Interlocked Operations Instructions

The interlocked operations instructions support multiprocessor communication and the use of external signals to allow for powerful synchronization mechanisms. They also guarantee the integrity of the communication and result in a high-speed operation. Refer to Chapter 7 for examples of the use of interlocked instructions.

Table 10–5. Interlocked Operations Instructions

Instruction	Description	Instruction	Description
LDFI	Load floating-point value, interlocked	STFI	Store floating-point value, interlocked
LDII	Load integer, interlocked	STII	Store integer, interlocked
SIGI	Signal, interlocked	· · ·	

10.1.6 Parallel Operations Instructions

The parallel-operations instructions group makes a high degree of parallelism possible. Some of the TMS320C3x instructions can occur in pairs that will be executed in parallel. These instructions offer the following features:

- Parallel loading of registers,
- Parallel arithmetic operations, or
- Arithmetic/logical instructions used in parallel with a store instruction.

Each instruction in a pair is entered as a separate source statement. The second instruction in the pair must be preceded by two vertical bars (||). Table 10–6 lists the valid instruction pairs.

Table 10–6. Parallel Instructions

Mnemonic	Description
Parallel Arithmetic with Store Instructions	
ABSF STF	Absolute value of a floating-point number and store floating-point value
ABSI STI	Absolute value of an integer and store integer
ADDF3 STF	Add floating-point values and store floating-point value
ADDI3 STI	Add integers and store integer
AND3 STI	Bitwise logical-AND and store integer
ASH3 STI	Arithmetic shift and store integer
FIX STI	Convert floating-point to integer and store integer
FLOAT STF	Convert integer to floating-point value and store floating-point value
LDF STF	Load floating-point value and store floating-point value
LDI STI	Load integer and store integer
LSH3 STI	Logical shift and store integer
MPYF3 STF	Multiply floating-point values and store floating-point value
MPYI3 STI	Multiply integer and store integer
NEGF STF	Negate floating-point value and store floating-point value
NEGI STI	Negate integer and store integer
NOT STI	Complement value and store integer
OR3 STI	Bitwise logical-OR value and store integer
STF STF	Store floating-point values
STI STI	Store integers
SUBF3 STF	Subtract floating-point value and store floating-point value

Mnemonic	Description
Parallel Arithmetic with Store Instructions (Concluded)	
SUBI3 STI	Subtract integer and store integer
XOR3 STI	Bitwise exclusive-OR values and store integer
Parallel Load Instructions	
LDF LDF	Load floating-point
LDI LDI	Load integer
Parallel Multiply and Add/Subtract Instructions	
MPYF3 ADDF3	Multiply and add floating-point
MPYF3 SUBF3	Multiply and subtract floating-point
MPYI3 ADDI3	Multiply and add integer
MPYI3 SUBI3	Multiply and subtract integer

Table 10–6. Parallel Instructions (Concluded)

10.2 Condition Codes and Flags

The TMS320C3x provides 20 condition codes (00000 — 10100 excluding 01011) that can be used with any of the conditional instructions, such as RETS*cond* or LDF*cond*. The conditions include signed and unsigned comparisons, comparisons to zero, and comparisons based on the status of individual condition flags. Note that all conditional instructions can accept the suffix U to indicate unconditional operation.

Seven condition flags provide information about properties of the result of arithmetic and logical instructions. The condition flags are stored in the status register (ST) and are affected by an instruction only when either of the following two cases occurs:

- The destination register is one of the extended-precision registers (R7 R0). This allows for modification of the registers used for addressing but does not affect the condition flags during computation.
- The instruction is one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3). This makes it possible to set the condition flags according to the contents of any of the CPU registers.

The condition flags may be modified by most instructions when either of the preceding conditions is established and either of the following two cases occurs:

- A result is generated when the specified operation is performed to infinite precision. This is appropriate for compare and test instructions that do not store results in a register. It is also appropriate for arithmetic instructions that produce underflow or overflow.
- The output is written to the destination register as shown in Table 10–7. This is appropriate for other instructions that modify the condition flags.

Table 10–7. Output Value Formats

Type Of Operation	Output Format
Floating-point	8-bit exponent, 1 sign bit, 31-bit fraction
Integer	32-bit integer
Logical	32-bit unsigned integer

Figure 10–1 shows the condition flags in the low-order bits of the status register. Following the figure is a list of status register condition flags and descriptions on how the flags are set by most instructions. For specific details of the effect of a particular instruction on the condition flags, see the description of that instruction in subsection 10.3.3.

Figure 10–1. Status Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx
								_		_		_			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
xx	xx	GIE	сс	CE	CF	xx	RM	оум	LUF	LV	UF	N	z	V	С
		R/W	R/W	R/W	R/W		R/W								
NOT	E: x	x = re	eserve	ed bit											

R = read, W = write.

- LUF Latched Underflow Condition Flag. LUF is set whenever UF (floating-point underflow flag) is set. LUF may be cleared only by a processor reset or by modifying it in the status register (ST).
- LV Latched Overflow Condition Flag. LV is set whenever V (overflow condition flag) is set. Otherwise, it is unchanged. LV may be cleared only by a processor reset or by modifying it in the status register (ST).
- **UF** Floating-Point Underflow Condition Flag. A floating-point underflow occurs whenever the exponent of the result is less than or equal to -128. If a floating-point underflow occurs, UF is set, and the output value is set to 0. UF is cleared if a floating-point underflow does not occur.
- N Negative Condition Flag. Logical operations assign N the state of the MSB of the output value. For integer and floating-point operations, N is set if the result is negative, and cleared otherwise. Zero is positive.
- Z Zero Condition Flag. For logical, integer, and floating-point operations, Z is set if the output is 0, and cleared otherwise.
- V Overflow Condition Flag. For integer operations, V is set if the result does not fit into the format specified for the destination (i.e., $-2^{32} \le \text{result} \le 2^{32} 1$). Otherwise, V is cleared. For floating-point operations, V is set if the exponent of the result is greater than 127; otherwise, V is cleared. Logical operations always clear V.
- **C Carry Flag.** When an integer addition is performed, C is set if a carry occurs out of the bit corresponding to the MSB of the output. When an integer subtraction is performed, C is set if a borrow occurs into the bit corresponding to the MSB of the output. Otherwise, for integer operations, C is cleared. The carry flag is unaffected by floating-point and logical operations. For shift instructions, this flag is set to the final value shifted out; for a zero shift count, this is set to zero.

Table 10-8 lists the condition mnemonic, code, description, and flag for each of the 19 condition codes.

Table 10–8. Condition Codes and Flags

Condition	Code	Description	Flag†		
	Unconditional Compares				
U	00000	Unconditional	Don't care		
		Unsigned Compares			
LO LS HI HS EQ NE	00001 00010 00011 00100 00101 00110	Lower than Lower than or same as Higher than Higher than or same as Equal to Not Equal to	C C OR Z ~C AND ~Z ~C Z ~Z		
	l	Signed Compares			
LT LE GT GE EQ NE	00111 01000 01001 01010 00101 00101	Less than Less than or equal to Greater than Greater than or equal to Equal to Not equal to	N N OR Z ~N AND ~Z ~N Z ~Z		
		Compare to Zero			
Z NZ P N NN	00101 00110 01001 00111 01010	Zero Not zero Positive Negative Nonnegative	Z ~Z ~N AND ~Z N ~N		
	C	ompare to Condition Flags	.1		
NN NZ Z NV V NUF UF NC C	01010 00111 00101 01100 01100 01101 01110 01111 00100 00001	Nonnegative Negative Nonzero Zero No overflow Overflow No underflow Underflow No carry Carry	~N N Z V V UF UF C C		
NLV LV NLUF LUF ZUF	10000 10001 10010 10011 10100	No latched overflow Latched overflow No latched floating-point underflow Latched floating-point underflow Zero or floating-point underflow	~LV LV ~LUF LUF Z OR UF		

† The ~ means logical complement ("not true" condition).

10.3 Individual Instructions

This section contains the individual assembly language instructions for the TMS320C3x. The instructions are listed in alphabetical order. Information for each instruction includes assembler syntax, operation, operands, encoding, description, cycles, status bits, mode bit, and examples.

Definitions of the symbols and abbreviations, as well as optional syntax forms allowed by the assembler, precede the individual instruction description section. Also, an example instruction shows the special format used and explains its content.

A functional grouping of the instructions as well as a complete instruction set summary can be found in Section 10.1. Appendix B lists the opcodes for all the instructions. Refer to Chapter 6 for information on memory addressing. Code examples using many of the instructions are given in Chapter 11, Software Applications.

10.3.1 Symbols and Abbreviations

Table 10–9 lists the symbols and abbreviations used in the individual instruction descriptions.

Symbol	Meaning
src src1 src2 src3 src4	Source operand Source operand 1 Source operand 2 Source operand 3 Source operand 4
dst dst1 dst2 disp cond count	Destination operand Destination operand 1 Destination operand 2 Displacement Condition Shift count
G T P B	General addressing modes Three-operand addressing modes Parallel addressing modes Conditional-branch addressing modes
ARn IRn RC RE RS ST	Auxiliary register n Index register n Register address n Repeat count register Repeat end address register Repeat start address register Status register

Table 10–9. Instruction Symbols

Symbol	Meaning
C	Carry bit
GIE	Global interrupt enable bit
N	Trap vector
PC	Program counter
RM	Repeat mode flag
SP	System stack pointer
$ x $ $x \rightarrow y$ $x(man)$ $x(exp)$	Absolute value of x Assign the value of x to destination y Mantissa field (sign + fraction) of x Exponent field of x
op1 op2	Operation 1 performed in parallel with operation 2
x AND y	Bitwise logical-AND of x and y
x OR y	Bitwise logical-OR of x and y
x XOR y	Bitwise logical-XOR of x and y
~x	Bitwise logical-complement of x
x << y	Shift x to the left y bits
x >> y	Shift x to the right y bits
*++SP	Increment SP and use incremented SP as address
*SP	Use SP as address and decrement SP

 Table 10–9.
 Instruction Symbols (Concluded)

10.3.2 Optional Assembler Syntaxes

The assembler allows a relaxed syntax form for some instructions. These optional forms simplify the assembly language so that special-case syntax can be ignored. The following is a list of these optional syntax forms.

The destination register can be omitted on unary arithmetic and logical operations when the same register is used as a source. For example,

ABSI RO, RO can be written as ABSI RO

Instructions affected: ABSI, ABSF, FIX, FLOAT, NEGB, NEGF, NEGI, NORM, NOT, RND.

All 3-operand instructions can be written without the 3. For example,

ADDI3 R0, R1, R2 can be written as ADDI R0, R1, R2

Instructions affected: ADDC3, ADDF3, ADDI3, AND3, ANDN3, ASH3, LSH3, MPYF3, MPYI3, OR3, SUBB3, SUBF3, SUBI3, XOR3.

This also applies to all the pertinent parallel instructions.

All 3-operand comparison instructions can be written without the 3. For example,

CMPI3 R0, *AR0 can be written as CMPI R0, *AR0

Instructions affected: CMPI3, CMPF3, TSTB3.

Indirect operands with an explicit 0 displacement are allowed. In 3-operand or parallel instructions, operands with 0 displacement are automatically converted to no-displacement mode. For example:

	LDI	*+AR0(0)	,R1 is le	gal				
	Also							
	ADDI3	*+AR0(0)	,R1,R2	is equivalent	to ADI	DI3 *ARO	R1,R2	
Ę		t operands c is assumed.		ten with no dis nple,	placemen	t, in which d	case a displa	cement
	LDI	*AR0++(1),R0	can be writte	n	LDI *AR)++,R0	
L.				ccept the suff muncondition				
	BU la	bel	can	be written		В	label	
Ę	Labels	can be writ	ten with o	r without a trai	ling colon.	For exam	ole:	
	label label label	1 1	NOP NOP (label a	assembles t	o next	source l	ine)	
Ę	Empty	expressions	s are not a	allowed for the	displacen	nent in indi	rect mode:	
	LDI	*+ARO(),	RO is	not legal				
ſ	Long ir at sign		ode opera	nds (destinatio	on of BR a	nd CALL) c	an be written	with an
	BR la	bel	can	be written		BR	label	
Ģ		P pseudo-c atable addre		used to load a ows:	register (usually DP) with the 8 M	ISBs of
	LDP	addr,REG	G	or		LDP @ad	dr,REG	
	The at	sign is optic	onal.					
				DP, the DP can imediate opera				
Ę	Paralle	l instruction	s can be v	written in eithe	r order. Fo	or example		
	ADDI ST	I	can be	e written as			STI ADDI	
Ę				ert 2 of a paral mnemonic.			written anyw	here on
	ADDI ST	I	can be	written as			ADDI STI	
.	ister) o	perand, the	third oper	rallel instructic and can be om k like normal 2	nitted. This	allows the	writing of 3-c	perand
	ADDI MP	*ARO, M YI *AR1, M	•	an be written	as I	ADD *. MPYI *.	ARO,R2 AR1,R0	

Instructions (applies to all parallel instructions that have a register second operand) affected: ADDI, ADDF, AND, MPYI, MPYF, OR, SUBI, SUBF, XOR.

All commutative operations in parallel instructions can be written in either order. For example, the ADDI part of a parallel instruction can be written in either of two ways:

ADDI *AR0,R1,R2 Or ADDI R1,*AR0,R2

The instructions affected are parallel instructions containing any of the following: ADDI, ADDF, MPYI, MPYF, AND, OR, XOR.

□ Use the syntax in Table 10–10 to designate CPU registers in operands. Note the alternate form using designators R0 — R27.

10.3.3 Individual Instruction Descriptions

Each assembly language instruction for the TMS320C3x is described in this section in alphabetical order. The description includes the assembler syntax, operation, operands, encoding, description, cycles, status bits, mode bit, and examples.

Table 10–10. CPU Register Syntax

Assemblers	Alternate Register	Assigned
Syntax	Syntax	Function
R0	R0	Extended-precision register
R1	R1	Extended-precision register
R2	R2	Extended-precision register
R3	R3	Extended-precision register
R4	R4	Extended-precision register
R5	R5	Extended-precision register
R6	R6	Extended-precision register
R7	R7	Extended-precision register
AR0	R8	Auxiliary register
AR1	R9	Auxiliary register
AR2	R10	Auxiliary register
AR3	R11	Auxiliary register
AR4	R12	Auxiliary register
AR5	R13	auxiliary register
AR6	R14	Auxiliary register
AR7	R15	Auxiliary register
DP	R16	Data-page pointer
IR0	R17	Index register 0
IR1	R18	Index register 1
BK	R19	Block-size register
SP	R20	Active stack pointer
ST	R21	Status register
IE	R22	CPU/DMA interrupt enable
IF	R23	CPU interrupt flags
IOF	R24	I/O flags
RS	R25	Repeat start address
RE	R26	Repeat end address
RC	R27	Repeat counter

EXAMPLE Example Instruction

Syntax

```
INST src, dst
```

or

INST1 src2, dst1

Each instruction begins with an assembler syntax expression. Labels may be placed either before the command (instruction mnemonic) on the same line or on the preceding line in the first column. The optional comment field that concludes the syntax is not included in the syntax expression. Space(s) are required between each field (label, command, operand, and comment fields).

The syntax examples illustrate the common one-line syntax and the two-line syntax used in parallel addressing. Note that the two vertical bars || that indicate a parallel addressing pair can be placed anywhere before the mnemonic on the second line. The first instruction in the pair can have a label, but the second instruction cannot have a label.

Operation

 $|src| \rightarrow dst$

or

 $|src2| \rightarrow dst1$ $|| src3 \rightarrow dst2$

The instruction operation sequence describes the processing that takes place when the instruction is executed. For parallel instructions, the operation sequence is performed in parallel. Conditional effects of status register specified modes are listed for conditional instructions such as B*cond*.

Operands

src general addressing modes (G):

- 0 0 register (Rn, $0 \le n \le 27$)
- 0 1 direct
- 10 indirect
- 11 immediate

dst register (Rn, $0 \le n \le 27$)


or

src2 indirect (disp = 0, 1, IR0, IR1)

- dst1 register (Rn1, $0 \le n1 \le 7$)
- src3 register (Rn2, $0 \le n2 \le 7$)

dst2 indirect (disp = 0, 1, IR0, IR1)

Operands are defined according to the addressing mode and/or the type of addressing used. Note that indirect addressing uses displacements and the index registers. Refer to Chapter 5 for detailed information on addressing. Encoding



Encoding examples are shown using general addressing and parallel addressing. The instruction pair for the parallel addressing example consists of INST1 and INST2.

Description

1

Instruction execution and its effect on the rest of the processor or memory contents are described. Any constraints on the operands imposed by the processor or the assembler are discussed. The description parallels and supplements the information given by the operation block.

Cycles

Status Bits

The digit specifies the number of cycles required to execute the instruction.

- **LUF** Latched Floating-Point Underflow Condition Flag. 1 if a floatingpoint underflow occurs, unchanged otherwise.
- LV Latched Overflow Condition Flag. 1 if an integer or floating-point overflow occurs, unchanged otherwise.
- **UF Floating-Point Underflow Condition Flag.** 1 if a floating-point underflow occurs, 0 otherwise.
- **N Negative Condition Flag.** 1 if a negative result is generated, 0 otherwise. In some instructions, this flag is the MSB of the output.
- Z Zero Condition Flag. 1 if a zero result is generated, 0 otherwise. For logical and shift instructions, 1 if a zero output is generated, 0 otherwise.
- V Overflow Condition Flag. 1 if an integer or floating-point overflow occurs, 0 otherwise.

C Carry Flag. 1 if a carry or borrow occurs, 0 otherwise. For shift instructions, this flag is set to the value of the last bit shifted out; 0 for a shift count of 0.

The seven condition flags stored in the status register (ST) are modified by the majority of instructions only if the destination register is R7 — R0. Theyprovide information about the properties of the result or output of arithmetic or logical operations.

Mode Bit OVM Overflow Mode Flag. In general, integer operations are affected by the OVM bit value (described in Table 3–2 on page 3-7).

Example

INST @98AEh,R5

Before Instruction:

DP = 80h R5 = 0766900000h = 2.30562500e+02 Memory at 8098AEh = 5CDFh = 1.00001107e + 00 LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

DP = 80h

R5 = 0066900000h = 1.80126953e + 00 Memory at 8098AEh = 5CDFh = 1.00001107e + 00 LUF LV UF N Z V C = 0 0 0 0 0 0 0

The sample code presented in the above format shows the effect of the code on system pointers (e.g., DP or SP), registers (e.g., R1 or R5), memory at specific locations, and the seven status bits. The values given for the registers include the leading zeros to show the exponent in floating-point operations. Decimal conversions are provided for all register and memory locations. The seven status bits are listed in the order in which they appear in the assembler and simulator (see Table 10–8 and Section 10.2 on page10-9 for further information on these seven status bits).

Syntax	ABSF src, dst
Operation	$ src \rightarrow dst$
Operands	src general addressing modes (G): $0 0$ register (Rn, $0 \le n \le 7$) $0 1$ direct $1 0$ indirect $1 1$ immediate
	dst register (Rn, $\leq 0 \text{ n} \leq 7$)
Encoding	
31 0 0 0 0	24 23 16 15 87 0 0 0 0 0 0 G dst src
Description	The absolute value of the <i>src</i> operand is loaded into the <i>dst</i> register. The <i>src</i> and <i>dst</i> operands are assumed to be floating-point numbers.
	An overflow occurs if <i>src</i> (man) = 80000000h and <i>src</i> (exp) = 7Fh. The result is <i>dst</i> (man) = 7FFFFFFFh and <i>dst</i> (exp) = 7Fh.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV 1 if a floating-point overflow occurs, unchanged otherwise. UF 0. N 0. Z 1 if a zero result is generated, 0 otherwise. V 1 if a floating-point overflow occurs, 0 otherwise. C Unaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	ABSF R4,R7
	Before Instruction:
	R4 = 05C8000F971h = -9.90337307e + 27 R7 = 07D251100AEh = 5.48527255e + 37 LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	R4 = 05C8000F971h = -9.90337307e + 27 R7 = 05C7FFF068Fh = 9.90337307e + 27 LUF LV UF N Z V C = 0 0 0 0 0 0 0

ABSF||STF Parallel ABSF and STF

Syntax	ABSF src2, dst1
Operation	$ src2 \rightarrow dst1$ $src3 \rightarrow dst2$
Operands	src2indirect (disp = 0, 1, IR0, IR1)dst1register (Rn1, $0 \le n1 \le 7$)src3register (Rn2, $0 \le n2 \le 7$)dst2indirect (disp = 0, 1, IR0, IR1)

Encoding

_31	24 23	16 15	87	0
1 1 0 0 1	0 0 dst1 0 0 0) src3 ds	11111	src2

Description	A floating-point absolute value and a floating-point store are performed in p allel. All registers are read at the beginning and loaded at the end of the exec cycle. This means that if one of the parallel operations (STF) reads from a r ister and the operation being performed in parallel (ABSF) writes to the sa register, then STF accepts as input the contents of the register before it is mo fied by the ABSF.				
	If <i>src2</i> and <i>dst2</i> point to the same location, <i>src2</i> is read before the write to <i>dst2</i> . If <i>src3</i> and <i>dst1</i> point to the same register, <i>src3</i> is read before the write to <i>dst1</i> .				
	An overflow occurs if <i>src</i> (man) = 80000000h and <i>src</i> (exp) = 7Fh. The result is <i>dst</i> (man) = 7FFFFFFh and <i>dst</i> (exp) = 7Fh.				
Cycles	1				
Status Bits	 LUF Unaffected. LV 1 if a floating-point overflow occurs, unchanged otherwise. UF 0. N 0. Z 1 if a zero result is generated, 0 otherwise. V 1 if a floating-point overflow occurs, 0 otherwise. C Unaffected. 				
Mode Bit	OVM Operation is not affected by OVM bit value.				
Example	ABSF *++AR3(IR1),R4 STF R4,*- AR7(1)				

Before Instruction:

 $\begin{array}{l} AR3 = 809800h\\ IR1 = 0AFh\\ R4 = 733C00000h = 1.79750e + 02\\ AR7 = 8098C5h\\ Data at 8098AFh = 58B4000h = - 6.118750e + 01\\ Data at 8098C4h = 0h\\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

After Instruction:

 $\begin{array}{l} AR3 = 8098AFh \\ IR1 = 0AFh \\ R4 = 574C00000h = 6.118750e + 01 \\ AR7 = 8098C5h \\ Data at 8098AFh = 58B4000h = -6.118750e + 01 \\ Data at 8098C4h = 733C000h = 1.79750e + 02 \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

Syntax	ABSI src, dst
Operation	$ src \rightarrow dst$
Operands	srcgeneral addressing modes (G): $0 0$ register (Rn, $0 \le n \le 27$) $0 1$ direct $1 0$ indirect $1 1$ immediate
	<i>dst</i> register (Rn, $0 \le n \le 27$)
Encoding	
31	24 23 16 15 8 7 0 0 0 0 0 1 G dst src
Description	The absolute value of the <i>src</i> operand is loaded into the <i>dst</i> register. The <i>src</i> and <i>dst</i> operands are assumed to be signed integers.
	An overflow occurs if $src = 8000000$ h. If ST(OVM) = 1, the result is $dst = 7$ FFFFFFh. If ST(OVM) = 0, the result is $dst = 8000000$ h.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV 1 if an integer overflow occurs, unchanged otherwise. UF 0. N 0. Z 1 if a zero result is generated, 0 otherwise. V 1 if an integer overflow occurs, 0 otherwise. C Unaffected.
Mode Bit	OVM Operation is affected by OVM bit value.
Example 1	ABSI R0,R0 or ABSI R0
•	Before Instruction:
	R0 = 0FFFFFCBh = -53
	After Instruction:
	R0 = 035h = 53

Example 2

ABSI *AR1,R3

Before Instruction:

AR1 = 20h R3 = 0hData at 20h = 0FFFFFCBh = -53

After Instruction:

AR1 = 20h R3 = 35h = 53Data at 20h = 0FFFFFCBh = -53

ABSI||STI Parallel ABSI and STI

Syntax	ABSI	src2, dst1
	STI	src3, dst2
Operation		$ \rightarrow dst1$ $\rightarrow dst2$
Operands	<i>dst1</i> re <i>src3</i> re	ndirect (disp = 0, 1, IR0, IR1) egister (Rn1, $0 \le 1 \le 7$) egister (Rn2, $0 \le n2 \le 7$) ndirect (disp = 0, 1, IR0, IR1)

Encoding

31	24 23	16 15	8 7	0
1 1 0 0 1 0 1	dst1 0 0 0	src3 ds	t2 src	2

Description

An integer absolute value and an integer store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (ABSI) writes to the same register, then STI accepts as input the contents of the register before it is modified by the ABSI.

If *src2* and *dst2* point to the same location, *src2* is read before the write to *dst2*.

An overflow occurs if src = 8000000h. If ST(OVM) = 1, the result is dst = 7FFFFFFh. If ST(OVM) = 0, the result is dst = 8000000h.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0.

LUF Unaffected.

LV 1 if an integer overflow occurs, unchanged otherwise.

UF 0.

1

N

V

0.

Z 1 if a zero result is generated, 0 otherwise.

- 1 if an integer overflow occurs, 0 otherwise.
- **C** Unaffected.

Mode Bit

OVM Operation is affected by OVM bit value.

Example

ABSI *-AR5(1),R5

Before Instruction:

 $\begin{array}{l} AR5 = 8099E2h \\ R5 = 0h \\ R1 = 42h = 66 \\ AR2 = 8098FFh \\ IR1 = 0Fh \\ Data at 8099E1h = 0FFFFFCBh = -53 \\ Data at 8098FFh = 2h = 2 \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \\ \end{array}$

After Instruction:

AR5 = 8099E2h R5 = 35h = 53 R1 = 42h = 66 AR2 = 8098F0h IR1 = 0Fh Data at 8099E1h = 0FFFFFCBh = -53 Data at 8098FFh = 42h = 66LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	ADDC src, dst					
Operation	$dst + src + C \rightarrow dst$					
Operands	<i>src</i> general addressing modes (G):					
	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
	<i>dst</i> register (Rn, $0 \le n \le 27$)					
Encoding						
	31 24 23 16 15 0 0 0 0 1 0 G dst	т				

Description	The sum of the <i>dst</i> and <i>src</i> operands and the C (carry) flag is loaded into the <i>dst</i> register. The <i>dst</i> and <i>src</i> operands are assumed to be signed integers.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV 1 if an integer overflow occurs, unchanged otherwise. UF 0. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if an integer overflow occurs, 0 otherwise. C 1 if a carry occurs, 0 otherwise.
Mode Bit	OVM Operation is affected by OVM bit value.
Example	ADDC R1,R5
	Before Instruction:
	R1 = 00FFFF5C25h = - 41,947 R5 = 00FFFF019Eh = - 65,122 LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	R1 = 00FFFF5C25h = -41,947 R5 = 00FFFE5DC4h = -107,068 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Assembly Language Instructions

87

src

Ω

ADDC3 Syntax src2, src1, dst

Operation

 $src1 + src2 + C \rightarrow dst$

Operands

src1 three-operand addressing modes (T):

00 register (Rn1, $0 \le n1 \le 27$)

01 indirect (disp = 0, 1, IR0, IR1)

- 10 register (Rn1, $0 \le n1 \le 27$)
- 11 indirect (disp = 0, 1, IR0, IR1)

src2 three-operand addressing modes (T):

- 00 register (Rn2, $0 \le n2 \le 27$)
- 01 register (Rn2, $0 \le n2 \le 27$)
- 10 indirect (disp = 0, 1, IR0, IR1)
- 11 indirect (disp = 0, 1, IR0, IR1)

dst register (Rn, $0 \le n \le 27$)

Encoding

31							24	4 23				1	3 1	5						8	37							C	ł
0	0	1	0	0	0	0	0	0	T	-T C	lst	1			T~	1	src	-1 :1	T	1		T	1	sro	7 2	-	T	-1	ļ

Description The sum of the *src1* and *src2* operands and the C (carry) flag is loaded into the dst register. The src1, src2, and dst operands are assumed to be signed integers.

Cycles 1 Status Bits These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV 1 if an integer overflow occurs, unchanged otherwise. U 0. Ν 1 if a negative result is generated, 0 otherwise. Ζ 1 if a zero result is generated, 0 otherwise. ۷ 1 if an integer overflow occurs, 0 otherwise. С

1 if a carry occurs, 0 otherwise.

Mode Bit

OVM Operation is affected by OVM bit value.

Example 1

ADDC3 *AR5++(IR0),R5,R2 or

ADDC3 R5, *AR5++(IR0), R2

Before Instruction:

AR5 = 809908h IR0 = 10h R5 = 066h = 102 R2 = 0h Data at 809908h = 0FFFFFCBh = -53 LUF LV UF N Z V C = 0 0 0 0 0 1

After Instruction:

AR5 = 809918h IR0 = 10h R5 = 066h = 102 R2 = 032h = 50 Data at 809908h = 0FFFFFCBh = -53 LUF LV UF N Z V C = 0 0 0 0 0 0 1

Example 2

ADDC3 R2, R7, R0

Before Instruction:

R2 = 02BCh = 700 R7 = 0F82h = 3970 R0 = 0h LUF LV UF N Z V C = 0 0 0 0 0 1

After Instruction:

 $\begin{array}{l} R2 = 02BCh = 700 \\ R7 = 0F82h = 3970 \\ R0 = 0123Fh = 4671 \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

Syntax	ADDF	src, dst	
		•	

1

Operation

 $dst + src \rightarrow dst$

Operands

- src general addressing modes (G):
 - 0 0 register (Rn, $0 \le n \le 7$)
 - 0 1 direct
 - 10 indirect
 - 11 immediate

dst register (Rn, $0 \le n \le 7$)

Encoding

31	24 23	16 15	87	0
0 0 0 0	0 0 0 1 1 G	dst	src	

Description

The sum of the *dst* and *src* operands is loaded into the *dst* register. The *dst* and *src* operands are assumed to be floating-point numbers.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0. **LUF** 1 if a floating-point underflow occurs, unchanged otherwise.

- LV 1 if a floating-point overflow occurs, unchanged otherwise.
- **UF** 1 if a floating-point underflow occurs, 0 otherwise.

N 1 if a negative result is generated, 0 otherwise.

Z 1 if a zero result is generated, 0 otherwise.

OVM Operation is not affected by OVM bit value.

- V 1 if an floating-point overflow occurs, 0 otherwise.
- C Unaffected.

Mode Bit

Example

ADDF *AR4++(IR1),R5

Before Instruction:

 $\begin{array}{l} AR4 = 809800h \\ IR1 = 12Bh \\ R5 = 0579800000h = 6.23750e+01 \\ Data at 809800h = 86B2800h = 4.7031250e + 02 \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

After Instruction:

 $\begin{array}{l} AR4 = 80992Bh \\ IR1 = 12Bh \\ R5 = 09052C0000h = 5.3268750e+02 \\ Data at 809800h = 86B2800h = 4.7031250e + 02 \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

ADDF3 Add Floating-Point, 3-Operand

Syntax		ADDF3	src2, s	src1, dst			
Operation		src1 + src	$2 \rightarrow dst$				
Operands		src1 three-operand addressing modes (T):0 0register (Rn1, $0 \le n1 \le 7$)0 1indirect (disp = 0, 1, IR0, IR1)1 0register (Rn1, $0 \le n1 \le 7$)1 1indirect (disp = 0, 1, IR0, IR1)					
		<i>src2</i> three	-operand	d addressing i	modes (T):		
		0 0	•	r (Rn2, 0 ≤ n2	,		
		01	-	r (Rn2, 0 ≤ n2	<i>f</i>		
		10		disp = 0, 1,			
		11	indirect	(disp = 0, 1,	IRU, IRT)		
	dst register (Rn, $0 \le n \le 7$)						
Encoding							
	31		4 23	16	15		
	001	0 0 0 0 0	1 T	dst	src	1	

Description	The sum of the <i>src1</i> and <i>src2</i> operands is loaded into the <i>dst</i> register. The <i>src1</i> , <i>src2</i> , and <i>dst</i> operands are assumed to be floating-point numbers.						
Cycles	1						
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF 1 if a floating-point underflow occurs, unchanged otherwise. LV 1 if a floating-point overflow occurs, unchanged otherwise. UF 1 if a floating-point underflow occurs, 0 otherwise. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if an floating-point overflow occurs, 0 otherwise. C Unaffected. 						
Mode Bit	OVM Operation is not affected by OVM bit value.						
Example 1	ADDF3 R6,R5,R1 or ADDF3 R5,R6,R1						
	Before Instruction:						
	R6 = 086B280000h = 4.7031250e + 02 R5 = 0579800000h = 6.23750e+01 R1 = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0						

87

0

src2

After Instruction:

 $\begin{array}{l} R6 = 086B280000h = 4.7031250e + 02 \\ R5 = 0579800000h = 6.23750e + 01 \\ R1 = 09052C0000h = 5.3268750e + 02 \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

Example 2

ADDF3 *+AR1(1),*AR7++(IR0),R4

Before Instruction:

 $\begin{array}{l} AR1 = 809820h\\ AR7 = 8099F0h\\ IR0 = 8h\\ R4 = 0h\\ Data at 809821h = 700F000h = 1.28940e + 02\\ Data at 8099F0h = 34C2000h = 1.27590e + 01\\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$


After Instruction:

 $\begin{array}{l} AR1 = 809820h \\ AR7 = 8099F8h \\ IR0 = 8h \\ R4 = 070DB20000h = 1.41695313e + 02 \\ Data at 809821h = 700F000h = 1.28940e + 02 \\ Data at 8099F0h = 34C2000h = 1.27590e + 01 \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 0 \\ \end{array}$

ADDF3||STF Parallel ADDF3 and STF

Syntax	ADDF3	src2, src1, dst1 src3, dst2
Operation	src1 + src2 ∥ src3 → dst	
Operands	<i>src2</i> indire <i>dst1</i> regist <i>src3</i> regist	ter (Rn1, $0 \le n1 \le 7$) ect (disp = 0, 1, IR0, IR1) ter (Rn2, $0 \le n2 \le 7$) ter (Rn3, $0 \le n3 \le 7$) ect (disp = 0, 1, IR0, IR1)

Encoding



Description

A floating-point addition and a floating-point store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STF) reads from a register and the operation being performed in parallel (ADDF3) writes to the same register, then STF accepts as input the contents of the register before it is modified by the ADDF3.

If *src2* and *dst2* point to the same location, *src2* is read before the write to *dst2*.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0.

- LUF 1 if a floating-point underflow occurs, unchanged otherwise.
- LV 1 if a floating-point overflow occurs, unchanged otherwise.
- **UF** 1 if a floating-point underflow occurs, 0 otherwise.
- N 1 if a negative result is generated, 0 otherwise.
- Z 1 if a zero result is generated, 0 otherwise.
- V 1 if an floating-point overflow occurs, 0 otherwise.
- C Unaffected.

1

Mode Bit

OVM Operation is not affected by OVM bit value.

Example

ADDF3 *+AR3(IR1),R2,R5 || STF R4,*AR2

Before Instruction:

 $\begin{array}{l} AR3 = 809800h \\ IR1 = 0A5h \\ R2 = 070C800000h = 1.4050e + 02 \\ R5 = 0h \\ R4 = 057B400000h = 6.281250e + 01 \\ AR2 = 8098F3h \\ Data at 8098F3h = 733C000h = 1.79750e + 02 \\ Data at 8098F3h = 0h \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 0 \end{array}$

After Instruction:

 $\begin{array}{l} AR3 = 809800h\\ IR1 = 0A5h\\ R2 = 070C800000h = 1.4050e+02\\ R5 = 0820200000h = 3.20250e + 02\\ R4 = 057B400000h = 6.281250e + 01\\ AR2 = 8098F3h\\ Data at 8098F3h = 733C000h = 1.79750e + 02\\ Data at 8098F3h = 57B4000h = 6.28125e + 01\\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \end{array}$

Syntax	ADDI src, dst
Operation	$dst + src \rightarrow dst$
Operands	src general addressing modes (G):0 0register (Rn, $0 \le n \le 27$)0 1direct1 0indirect1 1immediate
	dst register (Rn, $0 \le n \le 27$)
Encoding	
31 0 0 0 0	24 23 16 15 8 7 0 0 0 1 0 G dst src
Description	The sum of the <i>dst</i> and <i>src</i> operands is loaded into the the <i>dst</i> register. The <i>dst</i> and <i>src</i> operands are assumed to be signed integers.
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV 1 if an integer overflow occurs, unchanged otherwise. UF 0. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if an integer overflow occurs, 0 otherwise. C 1 if a carry occurs, 0 otherwise.
Mode Bit	OVM Operation is affected by OVM bit value.
Example	ADDI R3,R7
	Before Instruction:
	R3 = 0FFFFFCBh = - 53 R7 = 35h = 53 LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	R3 = 0FFFFFCBh = - 53 R7 = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax ADDI3	<src2>,<src1>,<dst></dst></src1></src2>
--------------	---

Operation

 $src1 + src2 \rightarrow dst$

Operands

src1 three-operand addressing modes (T):

- 00 register (Rn1, $0 \le n1 \le 27$)
- indirect (disp = 0, 1, IR0, IR1) 01
- 10 register (Rn1, $0 \le n1 \le 27$)
- indirect (disp = 0, 1, IR0, IR1) 11

src2 three-operand addressing modes (T):

- register (Rn2, $0 \le n2 \le 27$) 00
- 01 register (Rn2, $0 \le n2 \le 27$)
- indirect (disp = 0, 1, IR0, IR1) 10
- indirect (disp = 0, 1, IR0, IR1) 11

dst register (Rn, $0 \le n \le 27$)

Encoding

31	24 23	16 15	87	0
0 0 1 0	0 0 0 1 0 T	dst src1	src2	

Description	The sum of the <i>src1</i> and <i>src2</i> operands is loaded into the <i>dst</i> register. The <i>src1</i> , <i>src2</i> , and <i>dst</i> operands are assumed to be signed integers.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV 1 if an integer overflow occurs, unchanged otherwise. UF 0. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if an integer overflow occurs, 0 otherwise. C 1 if a carry occurs, 0 otherwise.
Mode Bit	OVM Operation is affected by OVM bit value.
Example 1	ADDI3 R4,R7,R5
	Before Instruction:
	R4 = 0DCh = 220 R7 = 0A0h = 160 R5 = 10h = 16 LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

R4 = 0DCh = 220 R7 = 0A0h = 160 R5 = 017Ch = 380 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Example 2

ADDI3 *-AR3(1),*AR6--(IR0),R2

Before Instruction:


AR3 = 809802hAR6 = 809930hIR0 = 18hR2 = 10h = 16Data at 809801h = 2AF8h = 11,000Data at 809930h = 3A98h = 15,000LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

AR3 = 809802h AR6 = 809918h IR0 = 18h R2 = 06598h = 26,000 Data at 809801h = 2AF8h = 11,000 Data at 809930h = 3A98h = 15,000 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	ADDI3 src2, src1, dst1 STI src3, dst2
Operation	$src1 + src2 \rightarrow dst1$ $src3 \rightarrow dst2$
Operands	src1register (Rn1, $0 \le n1 \le 7$)src2indirect (disp = 0, 1, IR0, IR1)dst1register (Rn2, $0 \le n2 \le 7$)src3register (Rn3, $0 \le n3 \le 7$)dst2indirect (disp = 0, 1, IR0, IR1)

Encoding



Description An integer addition and an integer store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (ADDI3) writes to the same register, then STI accepts as input the contents of the register before it is modified by the ADDI3.

If *src2* and *dst2* point to the same location, *src2* is read before the write to *dst2*.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 - R0. LUF Unaffected.

LV 1 if an integer overflow occurs, unchanged otherwise.

UF 0.

1

N 1 if a negative result is generated, 0 otherwise.

Z 1 if a zero result is generated, 0 otherwise.

V 1 if an integer overflow occurs, 0 otherwise.

C 1 if a carry occurs, 0 otherwise.

Mode Bit

OVM Operation is affected by OVM bit value.

Example

ADDI3 *AR0--(IR0),R5,R0

Before Instruction:

 $\begin{array}{l} AR0 = 80992Ch \\ IR0 = 0Ch \\ R5 = 0DCh = 220 \\ R0 = 0h \\ R3 = 35h = 53 \\ AR7 = 80983Bh \\ Data at 80992Ch = 12Ch = 300 \\ Data at 80983Bh = 0h \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

After Instruction:

AR0 = 809920h IR0 = 0Ch R5 = 0DCh = 220 R0 = 208h = 520 R3 = 35h = 53 AR7 = 80983Bh Data at 80992Ch = 12Ch = 300 Data at 80983Bh = 35h = 53 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	AND	src, dst	
--------	-----	----------	--

Operands

dst AND src \rightarrow dst

Operands

src general addressing modes (G):

- 00 register (Rn, $0 \le n \le 27$)
- 01 direct
- 10 indirect
- immediate (not sign-extended) 11

dst register (Rn, $0 \le n \le 27$)

Encoding

31	24 23	16 15	87	. 0
000	0 0 0 1 0 1 G	dst	src	1 1 1

Description

The bitwise logical-AND between the dst and src operands is loaded into the dst register. The dst and src operands are assumed to be unsigned integers.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected.

LV Unaffected.

UF 0.

1

- Ν MSB of the output.
- Ζ 1 if a zero result is generated, 0 otherwise.
- v 0.
- С Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

Example

AND R1, R2

Before Instruction:

R1 = 80hR2 = 0AFFhLUF LV UF N Z V C=0 0 0 0 0 1

After Instruction:

R1 = 80hR2 = 80hLUF LV UF N Z V C=0 0 0 0 0 1 Syntax AND src2, src1, dst

Operation

src1 AND src2 \rightarrow dst

Operands

- *src1* three-operand addressing modes (T):
 - 0 0 register (Rn1, $0 \le n1 \le 27$)
 - 0.1 indirect (disp = 0, 1, IR0, IR1)
 - 10 register (Rn1, $0 \le n1 \le 27$)
 - 1 1 indirect (disp = 0, 1, IR0, IR1)

src2 three-operand addressing modes (T):

- 0 0 register (Rn2, $0 \le n2 \le 27$)
- 0.1 register (Rn2, $0 \le n2 \le 27$)
- 1 0 indirect (disp = 0, 1, IR0, IR1)
- 1 1 indirect (disp = 0, 1, IR0, IR1)

dst register (Rn, $0 \le n \le 27$)

Encoding

31 24 23	3 16	15 8	7 0
0 0 1 0 0 0 0 1 1	T dst	src1	src2

Description

The bitwise logical-AND between the *src1* and *src2* operands is loaded into the dstregister. The *src1*, *src2*, and *dst* operands are assumed to be unsigned integers.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0.

- LUF Unaffected.
- LV Unaffected.

UF 0.

1

Ζ

- N MSB of the output.
 - 1 if a zero result is generated, 0 otherwise.
- **V** 0.
- C Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

Example 1

AND3 *AR0--(IR0), *+AR1, R4

Before Instruction:

AR0 = 8098F4h IR0 = 50h AR1 = 809951h R4 = 0h Data at 8098F4h = 30h Data at 809952h = 123h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

 $\begin{array}{l} AR0 = 8098A4h \\ IR0 = 50h \\ AR1 = 809951h \\ R4 = 020h \\ Data at 8098F4h = 30h \\ Data at 809952h = 123h \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 0 \end{array}$

Example 2

AND3 *-AR5, R7, R4

Before Instruction:

 $\begin{array}{l} AR5 = 80985Ch \\ R7 = 2h \\ R4 = 0h \\ Data at 80985Bh = 0AFFh \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \\ \end{array}$

After Instruction:

AR5 = 80985Ch R7 = 2h R4 = 2h Data at 80985Bh = 0AFFh LUF LV UF N Z V C = 0 0 0 0 0 0 0

AND3 ||STI Parallel AND3 and STI

Syntax	AND	src2, src1, dst1 src3, dst2
Operation	src1 A src3 -	ND src2 \rightarrow dst1 \rightarrow dst2
Operands	src2 ir dst1 re src3 re	egister (Rn1, $0 \le n1 \le 7$) ndirect (disp = 0, 1, IR0, IR1) egister (Rn2, $0 \le n2 \le 7$) egister (Rn3, $0 \le n3 \le 7$) ndirect (disp = 0, 1, IR0, IR1)

Encoding

31	24 23	16	815 8	7 0
1 1	0 1 0 0 0 dst1	src1 src3	dst2	src2

Description

A bitwise logical-AND and an integer store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (AND3) writes to the same register, then STI accepts as input the contents of the register before it is modified by the AND3.

If *src2* and *dst2* point to the same location, *src2* is read before the write to *dst2*.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0.

- LUF Unaffected.
- LV Unaffected.

UF 0.

1

- N MSB of the output.
- Z 1 if a zero result is generated, 0 otherwise.

V 0.

C Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

Example

AND3 *+AR1(IR0),R4,R7 || STI R3,*AR2

Before Instruction:

 $\begin{array}{l} AR1 = 8099F1h \\ IR0 = 8h \\ R4 = 0A323h \\ R7 = 0h \\ R3 = 35h = 53 \\ AR2 = 80983Fh \\ Data at 8099F9h = 5C53h \\ Data at 80983Fh = 0h \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \\ \end{array}$

After Instruction:

 $\begin{array}{l} AR1 = 8099F1h\\ R0 = 8h\\ R4 = 0A323h\\ R7 = 03h\\ R3 = 35h = 53\\ AR2 = 80983Fh\\ Data at 8099F9h = 5C53h\\ Data at 80983Fh = 35h = 53\\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 0 \end{array}$

Syntax	ANDN src, dst
Operation	$dst \text{ AND } \sim src \rightarrow dst$
Operands	src general addressing modes (G): $0 0$ register (Rn, $0 \le n \le 27$) $0 1$ direct $1 0$ indirect $1 1$ immediate (not sign-extended)
	dst register (Rn, $0 \le n \le 27$)
Encoding	
31	24 23 16 15 87 0 0 0 1 1 0 G dst src
Description	The bitwise logical-AND between the <i>dst</i> operand and the bitwise logical com- plement (~) of the <i>src</i> operand is loaded into the <i>dst</i> register. The <i>dst</i> and <i>src</i> operands are assumed to be unsigned integers.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV Unaffected. UF 0. N MSB of the output. Z 1 if a zero result is generated, 0 otherwise. V 0. C Unaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	ANDN @980Ch,R2
	Before Instruction:
	DP = 80h R2 = 0C2Fh Data at 80980Ch = 0A02h LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	DP = 80h R2 = 042Dh Data at 80980Ch = 0A02h LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	ANDN3 src2, src1, dst			
Operation	src1 AND ~src2 \rightarrow dst			
Operands	src1 AND ~src2 \rightarrow dst src1 three-operand addressing modes (T): 0 0 register (Rn1, 0 ≤ n1 ≤ 27) 0 1 indirect (disp = 0, 1, IR0, IR1) 1 0 register (Rn1, 0 ≤ n1 ≤ 27) 1 1 indirect (disp = 0, 1, IR0, IR1) src2 three-operand addressing modes (T): 0 0 register (Rn2, 0 ≤ n2 ≤ 27) 0 1 register (Rn2, 0 ≤ n2 ≤ 27) 1 0 indirect (disp = 0, 1, IR0, IR1) 1 1 indirect (disp = 0, 1, IR0, IR1) 1 1 indirect (disp = 0, 1, IO0, IR1)			
	<i>dst</i> register (Rn, $0 \le n \le 27$)			

31	24 23	16 15	87	0
0 0 1	0 0 0 1 0 0 T	dst src	src2	

Description	The bitwise logical-AND between the <i>src1</i> operand and the bitwise logical complement (~) of the <i>src2</i> operand is loaded into the <i>dst</i> register. The <i>src1</i> , <i>src2</i> , and <i>dst</i> operands are assumed to be unsigned integers.			
Cycles	1			
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV Unaffected. UF 0. N MSB of the output. Z 1 if a zero result is generated, 0 otherwise. V 0. C Unaffected. 			
Mode Bit	OVM Operation is not affected by OVM bit value.			
Example 1	ANDN3 R5,R3,R7			
	Before Instruction:			
	R5 = 0A02h R3 = 0C2Fh R7 = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0			

After Instruction:

R5 = 0A02h R3 = 0C2Fh R7 = 042Dh LUF LV UF N Z V C = 0 0 0 0 0 0 0

Example 2

ANDN3 R1,*AR5++(IR0),R0

Before Instruction:

 $\begin{array}{l} R1 = 0 CFh \\ AR5 = 809825h \\ IR0 = 5h \\ R0 = 0h \\ Data at 809825h = 0 FFFh \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \\ \end{array}$

After Instruction:

 $\begin{array}{l} R1 = 0 CFh \\ AR5 = 80982Ah \\ IR0 = 5h \\ R0 = 0F30h \\ Data at 809825h = 0FFFh \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \end{array}$

ASH count, dst Syntax

Operation

If (count \geq 0): $dst \ll count \rightarrow dst$

Else:

 $dst >> |count| \rightarrow dst$

Operands

- count general addressing modes (G): 0 0 register (Rn, $0 \le n \le 27$)
 - 0 1 direct
 - 1 0 indirect
 - 1 1 immediate

dst register (Rn, ≤ 0 n ≤ 27)

Encoding

31	24 23	16 15	87	0
0 0 0	0 0 0 1 1 1 G	dst	count	

Description

The seven least significant bits of the *count* operand are used to generate the twos-complement shift count of up to 32 bits.

If the *count* operand is greater than zero, the *dst* operand is left-shifted by the value of the count operand. Low-order bits shifted in are zero-filled, and high-order bits are shifted out through the C (carry) bit.

Arithmetic left-shift:

 $C \leftarrow dst \leftarrow 0$

If the *count* operand is less than zero, the *dst* operand is right-shifted by the absolute value of the *count* operand. The high-order bits of the *dst* operand are sign-extended as it is right-shifted. Low-order bits are shifted out through the C (carry) bit.

Arithmetic right-shift:

1

sign of $dst \rightarrow dst C \rightarrow$

If the *count* operand is zero, no shift is performed, and the C (carry) bit is set to 0. The *count* and *dst* operands are assumed to be signed integers.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0. **LUF** Unaffected.

LV 1 if an integer overflow occurs, unchanged otherwise.

UF 0.

N MSB of the output.

Z 1 if a zero result is generated, 0 otherwise.

- V 1 if an integer overflow occurs, 0 otherwise.
- **C** Set to the value of the last bit shifted out. 0 for a shift *count* of 0.

Mode Bit

OVM Operation is not affected by OVM bit value.

Example 1

ASH R1,R3

Before Instruction:

R1 = 10h = 16 R3 = 0AE000h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

R1 = 10h R3 = 0E0000000h LUF LV UF N Z V C = 0 1 0 1 0 1 0

Example 2

ASH @98C3h,R5

Before Instruction:

DP = 80hR5 = 0AEC00001h Data at 8098C3h = 0FFE8 = -24 LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

 $DP = 80h \\ R5 = 0FFFFFAEh \\ Data at 8098C3h = 0FFE8 = -24 \\ LUF LV UF N Z V C = 0 0 0 1 0 0 1$

Syntax	ASH3	count, src, dst
--------	------	-----------------

Operation

If (*count* \geq 0):

 $src \ll count \rightarrow dst$

Else:

 $src >> |count| \rightarrow dst$

Operands

- count three-operand addressing modes (T):
 - 0 0 register (Rn2, $0 \le n2 \le 27$)
 - 0.1 register (Rn2, $0 \le n2 \le 27$)
 - 1 0 indirect (disp = 0, 1, IR0, IR1)
 - 1 1 indirect (disp = 0, 1, IR0, IR1)

src three-operand addressing modes (T):

- 0.0 register (Rn1, $0 \le n1 \le 27$)
- 0 1 indirect (disp = 0, 1, IR0, IR1)
- 10 register (Rn1, $0 \le n1 \le 27$)
- 1 1 indirect (disp = 0, 1, IR0, IR1)

dst register (Rn, $0 \le n \le 27$)

Encoding

31	24 23	16 15	8 7	0
0 0 1 0 0 0 1	0 1 T	dst sr	c count	1 1

Description

The seven least significant bits of the count operand are used to generate the twos-complement shift count of up to 32 bits.

If the *count* operand is greater than zero, the *src* operand is left-shifted by the value of the *count* operand. Low-order bits shifted in are zero-filled, and high-order bits are shifted out through the status register's C (carry) bit.

Arithmetic left-shift:

 $C \leftarrow src \leftarrow 0$

If the *count* operand is less than zero, the *src* operand is right-shifted by the absolute value of the *count* operand. The high-order bits of the *src* operand are sign-extended as they are right-shifted. Low-order bits are shifted out through the C (carry) bit.

Arithmetic right-shift:

sign of $src \rightarrow src \rightarrow C$

If the *count* operand is zero, no shift is performed, and the C (carry) bit is set to 0. The *count*, *src*, and *dst* operands are assumed to be signed integers.

Cycles	1				
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV 1 if an integer overflow occurs, unchanged otherwise. UF 0. N MSB of the output. Z 1 if a zero result is generated, 0 otherwise. V 1 if an integer overflow occurs, 0 otherwise. C Set to the value of the last bit shifted out. 0 for a shift <i>count</i> of 0. 				
Mode Bit	OVM Operation is not affected by OVM bit value.				
Example	ASH3 *AR3(1),R5,R0				
	Before Instruction:				
	AR3 = 809921h R5 = 02B0h R0 = 0h Data at 809921h = 10h = 16 LUF LV UF N Z V C = 0 0 0 0 0 0 0				
	After Instruction:				
	$\begin{array}{l} AR3 = 809920h \\ R5 = 000002B0h \\ R0 = 02B00000h \\ Data at 809921h = 10h = 16 \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 0 \end{array}$				
	Example ASH3 R1,R3,R5				
	Before Instruction:				

R1 = 0FFFFF8h = -8 R3 = 0FFFFCB00h R5 = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

 $\begin{array}{l} R1 = 0 FFFFF8h = -8 \\ R3 = 0 FFFFCB00h \\ R5 = 0 FFFFFCBh \\ LUF LV UF N Z V C = 0 0 0 1 0 0 0 \\ \end{array}$

Assembly Language Instructions

Syntax	ASH: STI	3 count, src2, dst1 src3, dst2
Operation	If (count) sro	≥ 0): c2 << count → dst1
	Else: <i>sr</i> e	$c2 >> count \rightarrow dst1$
	src3	→ dst2
Operands	src2 dst1	register (Rn3, $0 \le n3 \le 7$)
Encodina		

_31	24 23	16	615	8 7	0
1 1 0	1 0 0 1 dst1	count src3	dst2		src2

Description

The seven least significant bits of the *count* operand register are used to generate the twos-complement shift count of up to 32 bits.

If the *count* operand is greater than zero, the *dst* operand is left-shifted by the value of the *count* operand. Low-order bits shifted in are zero-filled, and high-order bits are shifted out through the C (carry) bit.

Arithmetic left-shift:

 $C \leftarrow src2 \leftarrow 0$

If the *count* operand is less than zero, the *dst* operand is right-shifted by the absolute value of the *count* operand. The high-order bits of the *dst* operand are sign-extended as it is right-shifted. Low-order bits are shifted out through the C (carry) bit.

Arithmetic right-shift:

sign of $src2 \rightarrow src2 \rightarrow C$

If the *count* operand is zero, no shift is performed, and the C (carry) bit is set to 0. The *count* and *dst* operands are assumed to be signed integers.


All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (ASH3) writes to the same register, then STI accepts as input the contents of the register before it is modified by the ASH3.

ASH3||STI Parallel ASH3 and STI

	If <i>src2</i> and <i>dst2</i> point to the same location, <i>src2</i> is read before the write to <i>dst2</i> .		
Cycles	1		
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV 1 if an integer overflow occurs, unchanged otherwise. UF 0. N MSB of the output. Z 1 if a zero result is generated, 0 otherwise. V 1 if an integer overflow occurs, 0 otherwise. C Set to the value of the last bit shifted out. 0 for a shift count of 0. 		
Mode Bit	OVM Operation is not affected by OVM bit value.		
Example	ASH3 R1,*AR6++(IR1),R0 STI R5,*AR2		
	Before Instruction:		
	$\begin{array}{l} AR6 = 809900h \\ IR1 = 8Ch \\ R1 = 0FFE8h = -24 \\ R0 = 0h \\ R5 = 35h = 53 \\ AR2 = 8098A2h \\ Data at 809900h = 0AE000000h \\ Data at 8098A2h = 0h \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \\ \end{array}$		
	After Instruction:		
	AR6 = 80998Ch $IR1 = 8Ch$ $R1 = 0FFE8h = -24$ $R0 = 0FFFFFAEh$ $R5 = 35h = 53$ $AR2 = 8098A2h$ $Data at 809900h = 0AE00000h$ $Data at 8098A2h = 35h = 53$ $LUF LV UF N Z V C = 0 0 0 1 0 0 0$		

Assembly Language Instructions

Syntax	Bcond src
Operation	If <i>cond</i> is true: If <i>src</i> is in register addressing mode (Rn, $0 \le n \le 27$), <i>src</i> \rightarrow PC. If <i>src</i> is in PC-relative mode (label or address), displacement + PC + 1 \rightarrow PC. Else, continue.
Operands	<i>src</i> conditional-branch addressing modes (B): 0 register 1 PC-relative



Description

Bcond signifies a standard branch that executes in four cycles. A branch is performed if the condition is true (since a pipeline flush also occurs on a true condition; see Section 9.2 on page 9-4). If the *src* operand is expressed in register addressing mode, the contents of the specified register are loaded into the PC. If the *src* operand is expressed in PC-relative mode, the assembler generates a displacement: displacement = label – (PC of branch instruction + 1). This displacement is stored as a 16-bit signed integer in the 16 least significant bits of the branch instruction word. This displacement is added to the PC of the branch instruction plus 1 to generate the new PC.

The TMS320C3x provides 20 condition codes that can be used with this instruction (see Section 10.2 on page10-9 for a list of condition mnemonics, encoding, and flags). Condition flags are set on a previous instruction only when the destination register is one of the extended-precision registers (R7–R0) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed.

Cycles	4	
Status Bits	LUF LV UF N Z V C	Unaffected. Unaffected. Unaffected. Unaffected. Unaffected. Unaffected. Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

BZ RO

Before Instruction:

PC = 2B00h R0 = 0003FF00h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

 $\begin{array}{l} PC = 3FF00h \\ R0 = 0003FF00h \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

Syntax	Bcond D src
Operation	If <i>cond</i> is true: If <i>src</i> is in register addressing mode (Rn, $0 \le n \le 27$), <i>src</i> \rightarrow PC. If <i>src</i> is in PC-relative mode (label or address), displacement + PC + 3 \rightarrow PC. Else, continue.
Operands	<i>src</i> conditional-branch addressing modes (B): 0 register 1 PC-relative

31	24 23	16 15	8 7	0
0 1 1 0 1 0 B	0 0 0 1	cond	register or displacement	1 1

Description

Bcond D signifies a delayed branch that allows the three instructions after the delayed branch to be fetched before the PC is modified. The effect is a singlecycle branch, and the three instructions following Bcond D will not affect the cond.

A branch is performed if the condition is true. If the src operand is expressed in register addressing mode, the contents of the specified register are loaded into the PC. If the src operand is expressed in PC-relative mode, the assembler generates a displacement: displacement = label - (PC of branch instruction + 3). This displacement is stored as a 16-bit signed integer in the 16 least signifiat hits of the branch instruction. This displacement is added to the PC of the ides ! on ition one ə in-

20 cor page ⁻ flags a of the	n instruction plus 3 to generate the new PC. The TMS320C3x provi ndition codes that can be used with this instruction (see Section 10.2 10-9 for a list of condition mnemonics, encoding, and flags). Condi ire set on a previous instruction only when the destination register is extended-precision registers (R7–R0) or when one of the compare ons (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed
1	
LUF LV UF N Z V C	Unaffected. Unaffected. Unaffected. Unaffected. Unaffected. Unaffected. Unaffected.
	20 cor page of flags a of the struction 1 LUF LV UF N Z V

Mode Bit

OVM Operation is not affected by OVM bit value.

BNZD 36 (36 = 24h)

Before Instruction:

PC = 50h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

PC = 77h LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	BR src
Operation	$src \rightarrow PC$
Operands	src long-immediate addressing mode
Encoding	
Г	31 24 23 16 15 87 0 0 1 1 0 0 0 0 0 src
Description	BR signifies a standard branch that executes in four cycles, since a pipeline flush also occurs upon execution of the branch; see Section 9.2. An unconditional branch is performed. The <i>src</i> operand is assumed to be a 24-bit unsigned integer. Note that bit $24 = 0$ for a standard branch.
Cycles	4
Status Bits	LUFUnaffected.LVUnaffected.UFUnaffected.ZUnaffected.ZUnaffected.VUnaffected.CUnaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	BR 805Ch
	Before Instruction:
	PC = 80h LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	PC = 805Ch LUF LV UF N Z V C = 0 0 0 0 0 0 0


BRD Branch Unconditionally (Delayed)

BRD	src
	BRD

Operation $src \rightarrow PC$

Operands src long-immediate addressing mode

Encoding



Description

BRD signifies a delayed branch that allows the three instructions after the delayed branch to be fetched before the PC is modified. The effect is a single-cycle branch.

An unconditional branch is performed. The *src* operand is assumed to be a 24-bit unsigned integer. Note that bit 24 = 1 for a delayed branch.

Cycles

Status Bits

LUF Unaffected.

1

- LV Unaffected.
- UF Unaffected.
- N Unaffected.
- Z Unaffected.
- V Unaffected.
- C Unaffected.

Mode Bit

Example

BRD 2Ch

Before Instruction:

PC = 1Bh LUF LV UF N Z V C = 0 0 0 0 0 0

OVM Operation is not affected by OVM bit value.

After Instruction:

PC = 2Ch LUF LV UF N Z V C = 0 0 0 0 0 0 0

Assembly Language Instructions

Syntax	CALL src
Operation	Next PC \rightarrow *++SP src \rightarrow PC
Operands	src long-immediate addressing mode
Encoding	
31 0 1 1 0	24 23 16 15 87 0 0 0 0 1 0 src
Description	A call is performed. The next PC value is pushed onto the system stack. The <i>src</i> operand is loaded into the PC. The <i>src</i> operand is assumed to be a 24-bit unsigned immediate operand.
Cycles	4
Status Bits	LUFUnaffected.LVUnaffected.UFUnaffected.NUnaffected.ZUnaffected.VUnaffected.CUnaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	CALL 123456h
	Before Instruction: PC = 5h SP = $809801h$ LUF LV UF N Z V C = 0 0 0 0 0 0 0 After Instruction: PC = $123456h$ SP = $809802h$ Data at $809802h = 6h$ LUF LV UF N Z V C = 0 0 0 0 0 0 0

CALLcond Call Subroutine Conditionally

Syntax	CALLcond src
Operation	If <i>cond</i> is true: Next PC \rightarrow *++SP If <i>src</i> is in register addressing mode (Rn, 0 \leq n \leq 27), <i>src</i> \rightarrow PC. If <i>src</i> is in PC-relative mode (label or address), displacement + PC + 1 \rightarrow PC.
	Else, continue.
Operands	<i>src</i> conditional-branch addressing modes (B): 0 register 1 PC-relative
Encoding	

31	24 23	16 15	87	0
0 1 1 1 0 0 B	0 0 0 0	cond	register or displacement	

Description

A call is performed if the condition is true. If the condition is true, the next PC value is pushed onto the system stack. If the *src* operand is expressed in register addressing mode, the contents of the specified register are loaded into the PC. If the *src* operand is expressed in PC-relative mode, the assembler generates a displacement: displacement = label – (PC of call instruction + 1). This displacement is stored as a 16-bit signed integer in the 16 least significant bits of the call instruction word. This displacement is added to the PC of the call instruction plus 1 to generate the new PC.

The TMS320C3x provides 20 condition codes that can be used with this instruction (see Section 10.2 for a list of condition mnemonics, encoding, and flags). Condition flags are set on a previous instruction only when the destination register is one of the extended-precision registers (R7–R0) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed.

Cycles	5	
Status Bits	LUF LV UF N Z V C	Unaffected. Unaffected. Unaffected. Unaffected. Unaffected. Unaffected. Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

CALLNZ R5

Before Instruction:

PC = 123h SP = 809835h R5 = 789h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

 $\begin{array}{l} PC = 789h \\ SP = 809836h \\ R5 = 789h \\ Data at 809836h = 124h \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

CMPF Compare Floating-Point

Syntax	CMPF src, dst		
Operation	dst – src		
Operands	srcgeneral addressing modes (G): $0 0$ register (Rn, $0 \le n \le 7$) $0 1$ direct $1 0$ indirect $1 1$ immediate		
	dst register (Rn, $0 \le n \le 7$)		
Encoding			
31	<u> </u>		
000	0 0 1 0 0 0 G dst src		
Description	The <i>src</i> operand is subtracted from the <i>dst</i> operand. The result is not loaded into any register, thus allowing for nondestructive compares. The <i>dst</i> and <i>src</i> operands are assumed to be floating-point numbers.		
Cycles	1		
Status Bits	 These condition flags are modified for all destination registers (R27 — R0). LUF 1 if a floating-point underflow occurs, unchanged otherwise. LV 1 if a floating-point overflow occurs, unchanged otherwise. UF 1 if a floating-point underflow occurs, 0 otherwise. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if a floating-point overflow occurs, 0 otherwise. C Unaffected. 		
Mode Bit	OVM Operation is not affected by OVM bit value.		
Example	CMPF *+AR4,R6		
	Before Instruction:		
	$\begin{array}{l} AR4 = 8098F2h \\ R6 = 070C80000h = 1.4050e+02 \\ Data at 8098F3h = 070C8000h = 1.4050e + 02 \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 0 \end{array}$		
	After Instruction:		
	AR4 = $8098F2h$ R6 = $070C80000h = 1.4050e + 02$ Data at $8098F3h = 070C8000h = 1.4050e + 02$ LUF LV UF N Z V C = 0 0 0 0 1 0 0		
10.00			

Syntax	CMPF3 src2, src1
Syntax	CMPF3 src2, src7

Operation

src1 – src2

Operands

- *src1* three-operand addressing modes (T):
 - 0.0 register (Rn1, $0 \le n1 \le 7$)
 - 0 1 indirect (disp = 0, 1, IR0, IR1)
 - 10 register (Rn1, $0 \le n1 \le 7$)
 - 1 1 indirect (disp = 0, 1, IR0, IR1)

src2 three-operand addressing modes (T):

- 0.0 register (Rn2, $0 \le n2 \le 7$)
- 0 1 register (Rn2, $0 \le n2 \le 7$)
- 1 0 indirect (disp = 0, 1, IR0, IR1)
- 1 1 indirect (disp = 0, 1, IR0, IR1)

Encoding

31 24	4 23 16	15 8	7 0
0 0 1 0 0 0 1 1	о т о о о о о	src1	src2

Description	The <i>src2</i> operand is subtracted from the <i>src1</i> operand. The result is not loaded into any register, thus allowing for nondestructive compares. The <i>src1</i> and <i>src2</i> operands are assumed to be floating-point numbers. Although this instruction has only two operands, it is designated as a three-operand instruction because operands are specified in the three-operand format.
Cycles	1
Status Bits	 These condition flags are modified for all destination registers (R27 — R0). LUF 1 if a floating-point underflow occurs, unchanged otherwise. LV 1 if a floating-point overflow occurs, unchanged otherwise. UF 1 if a floating-point underflow occurs, 0 otherwise. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if a floating-point overflow occurs, 0 otherwise. C Unaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.

CMPF3 *AR2, *AR3--(1)

Before Instruction:

 $\begin{array}{l} AR2 = 809831h\\ AR3 = 809852h\\ Data at 809831h = 77A7000h = 2.5044e + 02\\ Data at 809852h = 57A2000h = 6.253125e + 01\\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

After Instruction:

AR2 = 809831h AR3 = 809851h Data at 809831h = 77A7000h = 2.5044e + 02 Data at 809852h = 57A2000h = 6.253125e + 01 LUF LV UF N Z V C = 0 0 0 1 0 0 0

Syntax CMPI src, dst

Operation

Operands

src general addressing modes (G):


- 0.0 register (Rn, $0 \le n \le 27$)
- 01 direct

dst – src

- 10 indirect
- 11 immediate

dst register (Rn, $0 \le n \le 27$)

Encoding



Description	The <i>src</i> operand is subtracted from the <i>dst</i> operand. The result is not loaded into any register, thus allowing for nondestructive compares. The <i>dst</i> and <i>src</i> operands are assumed to be signed integers.
Cycles	: 1
Status Bits	 These condition flags are modified for all destination registers (R27 — R0). LUF Unaffected. LV 1 if an integer overflow occurs, unchanged otherwise. UF 0. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if an integer overflow occurs, 0 otherwise. C 1 if a borrow occurs, 0 otherwise.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	CMPI R3, R7 Before Instruction:
	R3 = 898h = 2200 R7 = 3E8h = 1000 LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	R3 = 898h = 2200 R7 = 3E8h = 1000 LUF LV UF N Z V C = 0 0 0 1 0 0 0

Syntax CMPI3 src2, src1

Operation src1 – src2

Operands

- *src1* three-operand addressing modes (T):
 - 00 register (Rn1, $0 \le n1 \le 27$)
 - 0 1 indirect (disp = 0, 1, IR0, IR1)
 - 10 register (Rn1, $0 \le n1 \le 27$)
 - 1 1 indirect (disp = 0, 1, IR0, IR1)

src2 three-operand addressing modes (T):

- 0.0 register (Rn2, $0 \le n2 \le 27$)
- 0.1 register (Rn2, $0 \le n2 \le 27$)
- 1 0 indirect (disp = 0, 1, IR0, IR1)
- 1 1 indirect (disp = 0, 1, IR0, IR1)

Encoding

31 24 23	16 -	5 8	37 0
0 0 1 0 0 0 1 1 1	ТООООО	src1	src2

DescriptionThe src2 operand is subtracted from the src1 operand. The result is not loaded
into any register, thus allowing for nondestructive compares. The src1 and src2
operands are assumed to be signed integers. Although this instruction has only
two operands, it is designated as a three-operand instruction because oper-
ands are specified in the three-operand format.

Cycles	. 1
Status Bits	 These condition flags are modified for all destination registers (R27 — R0). LUF Unaffected. LV 1 if an integer overflow occurs, unchanged otherwise. UF 0. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if an integer overflow occurs, 0 otherwise. C 1 if a borrow occurs, 0 otherwise.
Mode Bit	OVM Operation is not affected by OVM bit value.

CMPI3 R7,R4

Before Instruction:

R7 = 03E8h = 1000 R4 = 0898h = 2200 LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

R7 = 03E8h = 1000 R4 = 0898h = 2200 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	DBcond ARn, src
Operation	$\begin{array}{l} ARn-1 \rightarrow ARn \\ If \ \textit{cond} \ is \ true \ and \ ARn \geq 0 : \\ If \ \textit{src} \ is \ in \ register \ addressing \ mode \ (Rn, \ 0 \leq n \leq 27), \\ \textit{src} \rightarrow PC. \\ If \ \textit{src} \ is \ in \ PC\text{-relative} \ mode \ (label \ or \ address), \\ displacement + PC + 1 \rightarrow PC. \\ Else, \ continue. \end{array}$
Operands	srcconditional-branch addressing modes (B):0register1PC-relativeARn register ($0 \le n \le 7$)
(

31	24 23	16	15 87	0
0 1 1 0	1 1 B ARn	0 cond	register or displacement	-11

Description

DB*cond* signifies a standard branch that executes in four cycles because the pipeline must be flushed if *cond* is true. The specified auxiliary register is decremented and a branch is performed if the condition is true and the specified auxiliary register is greater than or equal to zero. The condition flags are those set by the last previous instruction that affects the status bits.

The auxiliary register is treated as a 24-bit signed integer. The most significant eight bits are unmodified by the decrement operation. The comparison of the auxiliary register uses only the 24 least significant bits of the auxiliary register. Note that the branch condition does not depend on the auxiliary register decrement.

If the *src* operand is expressed in register addressing mode, the contents of the specified register are loaded into the PC. If the *src* operand is expressed in PC-relative addressing mode, the assembler generates a displacement: displacement = label – (PC of branch instruction + 1). This integer is stored as a 16-bit signed integer in the 16 least significant bits of the branch instruction word. This displacement is added to the PC of the branch instruction plus 1 to generate the new PC.

The TMS320C3x provides 20 condition codes that can be used with this instruction (see Section 10.2 for a list of condition mnemonics, encoding, and flags). Condition flags are set on a previous instruction only when the destination register is one of the extended-precision registers (R0–R7) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed. Decrement and Branch Conditionally (Standard) DBcond

Cycles	4
Status Bits	LUFUnaffected.LVUnaffected.UFUnaffected.NUnaffected.ZUnaffected.VUnaffected.CUnaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	CMPI 200,R3 DBLT AR3,R2
	Before Instruction:
•	PC = 5Fh AR3 = 12h R2 = 9Fh R3 = 80h LUF LV UF N Z V C = 0 0 0 1 0 0 0
	After Instruction:
	PC = 9Fh AR3 = 11h R2 = 9Fh

Syntax	DBcondD ARn, src
Operation	$\begin{array}{l} ARn-1 \rightarrow ARn \\ \mbox{If cond is true and } ARN \geq 0: \\ \mbox{If src is in register addressing mode (Rn, 0 \leq n \leq 27)} \\ src \rightarrow PC \\ \mbox{If src is in PC-relative mode (label or address)} \\ \mbox{displacement + PC + 3 \rightarrow PC.} \end{array}$
	Else, continue.
Operands	<i>src</i> conditional-branch addressing modes (B): 0 register 1 PC-relative
	ARn register ($0 \le n \le 7$)
Encodina	

31	24 23	16 15	87	<u> </u>
0 1 1 0 1 1 B	ARn 1	cond	register or displacement	1 1-1-

Description

DB*cond* D signifies a delayed branch that allows the three instructions after the delayed branch to be fetched before the PC is modified. The effect is a single-cycle branch. The specified auxiliary register is decremented and a branch is performed if the condition is true and the specified auxiliary register is greater than or equal to zero. The condition flags are those set by the last previous instruction that affects the status bits. The three instructions following the DB*cond*D do not affect the *cond*.

The auxiliary register is treated as a 24-bit signed integer. The most significant eight bits are unmodified by the decrement operation. The comparison of the auxiliary register uses only the 24 least significant bits of the auxiliary register. Note that the branch condition does not depend on the auxiliary register decrement.

If the *src* operand is expressed in register addressing mode, the contents of the specified register are loaded into the PC. If the *src* is expressed in PC-relative addressing, the assembler generates a displacement: displacement = label – (PC of branch instruction + 3). This displacement is added to the PC of the branch instruction plus 3 to generate the new PC. Note that bit 21 = 1 for a delayed branch.

The TMS320C3x provides 20 condition codes that can be used with this instruction (see Section 10.2 for a list of condition mnemonics, encoding, and flags). Condition flags are set on a previous instruction only when the destination register is one of the extended-precision registers (R7–R0) or when one Decrement and Branch Conditionally (Delayed) DBcondD

of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed.

Cycles	1
Status Bits	LUFUnaffected.LVUnaffected.UFUnaffected.NUnaffected.ZUnaffected.VUnaffected.CUnaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	CMPI 0,R2 DBZD AR5, \$+110h
	Before Instruction:
	PC = 100h R2 = 26h AR5 = 67h LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:

After Instruction:

PC = 210h R2 = 26h AR5 = 66h LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	FIX src, dst
Operation	$fix(src) \rightarrow dst$
Operands	srcgeneral addressing modes (G): $0 0$ register (Rn, $0 \le n \le 7$) $0 1$ direct $1 0$ indirect $1 1$ immediate
	dst register (Rn, $0 \le n \le 27$)
Encoding	
31	
0 0 0	0 0 1 0 1 0 G dst src
L. L.	
Description	The floating-point operand <i>src</i> is converted to the nearest integer less than or equal to it in value, and the result is loaded into the <i>dst</i> register. The <i>src</i> operand is assumed to be a floating-point number and the <i>dst</i> operand a signed integer.
	The exponent field of the result register (if it has one) is not modified.
	Integer overflow occurs when the floating-point number is too large to be repre- sented as a 32-bit twos-complement integer. In the case of integer overflow, the result will be saturated in the direction of overflow.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV 1 if an integer overflow occurs, unchanged otherwise. UF 0. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if an integer overflow occurs, 0 otherwise. C Unaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.

FIX R1,R2

Before Instruction:

 $\begin{array}{l} R1 = 0A28200000h = 1.3454e + 3 \\ R2 = 0h \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

After Instruction:

R1 = 0A28200000h = 13454e + 3 R2 = 541h = 1345 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	FIX src2, dst1 STI src3, dst2
Operation	fix(src2) \rightarrow dst1 src3 \rightarrow dst2
Operands	src2indirect (disp = 0, 1, IR0, IR1) $dst1$ register (Rn1, $0 \le n1 \le 7$) $src3$ register (Rn2, $0 \le n2 \le 7$) $dst2$ indirect (disp = 0, 1, IR0, IR1)
Encoding	

31	24 23	16 1	5 8	7 0
1 1	0 1 0 1 0 dst1	0 0 0 src3	dst2	src2

Description

A floating-point to integer conversion is performed. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register, and the operation being performed in parallel (FIX) writes to the same register, then STI accepts as input the contents of the register before it is modified by FIX.

If src2 and dst2 point to the same location, src2 is read before the write to dst2.

Integer overflow occurs when the floating-point number is too large to be represented as a 32-bit twos-complement integer. In the case of integer overflow, the result will be saturated in the direction of overflow.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected.

- LV 1 if an integer overflow occurs, unchanged otherwise.

UF 0.

1

- Ν 1 if a negative result is generated, 0 otherwise.
- 1 if a zero result is generated, 0 otherwise. Ζ
- 1 if an integer overflow occurs, 0 otherwise. V
- С Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

FIX *++AR4(1),R1 ||STI R0,*AR2

Before Instruction:

 $\begin{array}{l} AR4 = 8098A2h \\ R1 = 0h \\ R0 = 0DCh = 220 \\ AR2 = 80983Ch \\ Data at 8098A3h = 733C000h = 1.7950e + 02 \\ Data at 80983Ch = 0h \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

After Instruction:

 $\begin{array}{l} AR4 = 8098A3h \\ R1 = 0B3h = 179 \\ R0 = 0DCh = 220 \\ AR2 = 80983Ch \\ Data at 8098A3h = 733C000h = 1.79750e + 02 \\ Data at 80983Ch = 0DCh = 220 \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

Syntax	FLOAT src, dst
Operation	float (src) \rightarrow dst
Operands	src general addressing modes (G): $0 0$ register (Rn, $0 \le n \le 27$) $0 1$ direct $1 0$ indirect $1 1$ immediate
	<i>dst</i> register (Rn, $0 \le n \le 7$)
Encoding	
	24 23 16 15 87 0 0 0 1 0 1 1 G dst src
Description	The integer operand <i>src</i> is converted to the floating-point value equal to it, and the result loaded into the <i>dst</i> register. The <i>src</i> operand is assumed to be a signed integer, and the <i>dst</i> operand a floating-point number.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV Unaffected. UF 0. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 0. C Unaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	FLOAT *++AR2(2),R5
	Before Instruction:
•	AR2 = 809800h R5 = 034C2000h = 1.27578125e + 01 Data at 809802h = 0AEh = 174 LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	AR2 = 809802h R5 = 072E00000h = 1.74e + 02 Data at 809802h = 0AEh = 174 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	FLOAT src2, dst1 STF src3, dst2	
Operation	float(src2) \rightarrow dst1 src3 \rightarrow dst2	
Operands	src2indirect (disp = 0, 1, IR0, IR1)dst1register (Rn1, $0 \le n1 \le 7$)src3register (Rn2, $0 \le n2 \ 3 \ 7$)dst2register (disp = 0, 1, IR0, IR1)	
Encoding		
31 1 1 0	24 23 16 15 8 7 0 1 0 1 1 dst1 0 0 0 src3 dst2 src2	
Description	An integer to floating-point conversion is performed. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STF) reads from a register and the operation being performed in parallel (FLOAT) writes to the same register, then STF ac- cepts as input the contents of the register before it is modified by FLOAT. If <i>src2</i> and <i>dst2</i> point to the same location, <i>src2</i> is read before the write to <i>dst2</i> .	
Cycles	1 .	
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV Unaffected. UF 0. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 0. C Unaffected. 	
Mode Bit	OVM Operation is affected by OVM bit value.	

FLOAT *+AR2(IR0),R6
|| STF R7,*AR1

Before Instruction:

 $\begin{array}{l} AR2 = 8098C5h \\ IR0 = 8h \\ R6 = 0h \\ R7 = 034C200000h = 1.27578125e + 01 \\ AR1 = 809933h \\ Data at 8098CDh = 0AEh = 174 \\ Data at 809933h = 0h \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 0 \end{array}$

After Instruction:

AR2 = 8098C5h IR0 = 8h R6 = 072E00000h = 1.740e + 02 R7 = 034C20000h = 1.27578125e + 01 AR1 = 809933h Data at 8098CDh = 0AEh = 174 Data at 809933h = 034C2000h = 1.27578125e + 01 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	IACK src
Operation	Perform a dummy read operation with $\overline{IACK} = 0$. At end of dummy read, set \overline{IACK} to 1.
Operands	<i>src</i> general addressing modes (G): 0 1 direct 1 0 indirect
Encoding	
31 0 0 0	24 23 16 15 87 0 1 1 0 1 1 0 G 0 0 0 0 0 src
Description	A dummy read operation is performed with $\overline{IACK} = 0$. At the end of the dummy read, \overline{IACK} is set to 1. This instruction can be used to generate an external interrupt acknowledge. If the address specified is off-chip, a read operation from that address is performed. The \overline{IACK} signal and the address can then be used to signal interrupt acknowledge to external devices. The data read by the processor is unused.
Cycles	1
Status Bits	LUFUnaffected.LVUnaffected.UFUnaffected.XUnaffected.ZUnaffected.VUnaffected.CUnaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	IACK *AR5
	Before Instruction:
	IACK = 1 PC = 300h LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	IACK = 1 PC = 301h LUF LV UF N Z V C = 0 0 0 0 0 0 0

IDLE Idle Until Inte	errupt
Syntax	IDLE
Operation	$1 \rightarrow ST(GIE)$ Next PC \rightarrow PC Idle until interrupt.
Operands	None
Encoding	
31 0 0 0	24 23 16 15 87 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Description	The global interrupt enable bit is set, the next PC value is loaded into the PC, and the CPU idles until an interrupt is received. When the interrupt is received, the contents of the PC are pushed onto the active system stack.
Cycles	1
Status Bits	LUFUnaffected.LVUnaffected.UFUnaffected.ZUnaffected.ZUnaffected.VUnaffected.CUnaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.

Syntax	LDE src, dst

Operation

 $src(exp) \rightarrow dst(exp)$

Operation

src general addressing modes (G):

- 00 register (Rn, $0 \le n \le 7$)
- 01 direct
- 10 indirect
- 11 immediate

dst register (Rn, $0 \le n \le 7$)

Encoding

31	24 23	16 15	87	0
0 0 0	0 0 1 1 0 1 G	dst	src	1 1 1

Description

The exponent field of the src operand is loaded into the exponent field of the dst register. No modification of the dst register mantissa field is made unless the value of the exponent loaded is the reserved value of the exponent for zero as determined by the precision of the src operand. Then the mantissa field of the dst register is set to zero. The src and dst operands are assumed to be floating-point numbers. Immediate values are evaluated in the short floating point format.

Cycles

Status Bits

LUF Unaffected.

1

- LV Unaffected.
- UF Unaffected.
- Ν Unaffected.
- Ζ Unaffected.
- V Unaffected.
- С Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

Example

Before Instruction:

LDE R0,R5

R0 = 0200056F30h = 4.00066337e + 00R5 = 0A056FE332h = 1.06749648e + 03 LUF LV UF N Z V C=0 0 0 0 0 0

After Instruction:

R0 = 0200056F30h = 4.00066337e + 00R5 = 02056FE332h = 4.16990814e + 00LUF LV UF N Z V C=0 0 0 0 0 0

Syntax L	_D	F	
----------	----	---	--

Operation

LDF src, dst src \rightarrow dst

Operands

src general addressing modes (G):

- 0.0 register (Rn, $0 \le n \le 7$)
- 01 direct
- 10 indirect
- 11 immediate

dst register (Rn, $0 \le n \le 7$)

Encoding

31	24 23	16 15	. 87	0
0 0 0	0 0 1 1 1 0 G	dst	src	

These condition flags are modified only if the destination register is R7 — R0.

Description	The <i>src</i> operand is loaded into the <i>dst</i> register. The <i>dst</i> and <i>src</i> operands are
	assumed to be floating-point numbers.

Cycles

Status Bits

LUF Unaffected.

LV Unaffected.

UF 0.

1

- **N** 1 if a negative result is generated, 0 otherwise.
- **Z** 1 if a zero result is generated, 0 otherwise.

OVM Operation is not affected by OVM bit value.

- **V** 0.
- C Unaffected.

Mode Bit

Example

LDF @9800h,R2

Before Instruction:

DP = 80h R2 = 0h Data at 809800h = 10C52A00h = 2.19254303e + 00 LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

Syntax LDFcond src, dst

Operation

If cond is true: $src \rightarrow dst$.

Else:

dst is unchanged.

Operands

src general addressing modes (G):

- 0.0 register (Rn, $0 \le n \le 7$)
- 01 direct
- 10 indirect
- 11 immediate

dst register (Rn, $0 \le n \le 7$)

Encoding

31	24 23		16	15	87	0
0 1 0 0	cond	G	dst		src	1 1 1 1

Description

If the condition is true, the *src* operand is loaded into the *dst* register. Otherwise, the *dst* register is unchanged. The *dst* and *src* operands are assumed to be floating-point numbers.

The TMS320C3x provides 20 condition codes that can be used with this instruction (see Section 10.2 for a list of condition mnemonics, encoding, and flags). Note that an LDFU (load floating-point unconditionally) instruction is useful for loading R7 — R0 without affecting condition flags. Condition flags are set on a previous instruction only when the destination register is one of the extended-precision registers (R7–R0) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed.

Cycles

Status Bits

- LUF Unaffected. LV Unaffected.
- UF Unaffected.

1

- N Unaffected.
- Z Unaffected.
- V Unaffected.
- V Unallected.
- C Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

LDFZ R3,R5

Before Instruction:

R3 = 2CFF2CD500h = 1.77055560e +13 R5 = 5F0000003Eh = 3.96140824e + 28 LUF LV UF N Z V C = 0 0 0 0 1 0 0

After Instruction:

R3 =	2CF	F2C	D5	00	h ≒	1.7705	5560)e +	13			
R5 =	2CF	FF2C	D5	00	h =	1.7705	5560)e +	13			
LUF	LV	UF	Ν	Ζ	۷	C = 0	0	0	0	1	0	0

Syntax	LDFI src, dst				
Operation	Signal interlocked operation. $src \rightarrow dst$				
Operands	<i>src</i> general addressing modes (G): 0 1 direct 1 0 indirect				
	dst register (Rn, $0 \le n \le 7$)				
Encoding	24 23 16 15 8 7 0 0 0 1 1 1 1 G dst src				
Description	The <i>src</i> operand is loaded into the <i>dst</i> register. An interlocked operation is sig- naled over XF0 and XF1. The <i>src</i> and <i>dst</i> operands are assumed to be floating- point numbers. Note that only direct and indirect modes are allowed. Refer to Section 6.4 for detailed description.				
Cycles	1 if $XF1 = 0$ (see Section 6.4)				
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV Unaffected. UF 0. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 0. C Unaffected. 				
Mode Bit	OVM Operation is not affected by OVM bit value.				
Example	LDFI *+AR2,R7				
	Before Instruction:				
	$\begin{array}{l} AR2 = 8098F1h \\ R7 = 0h \\ Data at 8098F2h = 584C000h = - \ 6.28125e + 01 \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$				
• · · · · ·	After Instruction:				
	$\begin{array}{l} AR2 = 8098F1h \\ R7 = 0584C00000h = - \ 6.28125e + 01 \\ Data \ at \ 8098F2h = 584C000h = - \ 6.28125e + 01 \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 1 \end{array}$				

LDF||LDF Parallel LDF and LDF

Syntax	LDF src2, dst2 LDF src1, dst1
Operation	$src2 \rightarrow dst2$ $src1 \rightarrow dst1$
Operands	src1indirect (disp = 0, 1, IR0, IR1) $dst1$ register (Rn1, $0 \le n1 \le 7$) $src2$ indirect (disp = 0, 1, IR0, IR1) $dst2$ register (Rn2, $0 \le n2 \le 7$)
Encoding	

_31	24 23	16 15	87	0
1 1 0 0 0) 1 0 dst2 dst1	0 0 0 sr	c1 sro	2

Description

Two floating-point loads are performed in parallel. If the LDFs load the same register, the assembler issues a warning. The result is that of LDF *src2*, *dst2*.

Cycles	1	
Status Bits	LUF LV UF N Z V C	Unaffected. Unaffected. Unaffected. Unaffected. Unaffected. Unaffected. Unaffected.
Mode Bit	OVM	Operation is not affected by OVM bit value.

Assembly Language Instructions

LDF *-- AR1(IR0),R7

Before Instruction:

 $\begin{array}{l} AR1 = 80985Fh \\ IR0 = 8h \\ R7 = 0h \\ AR7 = 80988Ah \\ R3 = 0h \\ Data at 809857h = 70C8000h = 1.4050e + 02 \\ Data at 80988Ah = 57B4000h = 6.281250e + 01 \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

After Instruction:

 $\begin{array}{l} AR1 = 809857h \\ R0 = 8h \\ R7 = 070C800000h = 1.4050e + 02 \\ AR7 = 80988Bh \\ R3 = 057B400000h = 6.281250e + 01 \\ Data at 809857h = 70C8000h = 1.4050e + 02 \\ Data at 80988Ah = 57B4000h = 6.281250e + 01 \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \\ \end{array}$

LDF||STF Parallel LDF and STF

Syntax		LDF src2, dst1 STF src3, dst2	
Operation		$src2 \rightarrow dst1$ $src3 \rightarrow dst2$	
Operands		src2 indirect (disp = 0, 1, IR0, IR1) dst1 register (Rn1, $0 \le n1 \le 7$) src3 register (Rn2, $0 \le n2 \le 7$) dst2 indirect (disp = 0, 1, IR0, IR1)	
Encoding			
	31	24 23 16 15	

31	2	24 23	16 15	87	0
1 1	0 1 1 0 0	dst1 0 0 0	src3	dst2	src2

Description

A floating-point load and a floating-point store are performed in parallel.

If src2 and dst2 point to the same location, src2 is read before the write to dst2.

Cycles	1	
Status Bits	LUF	Unaffected.
	LV	Unaffected.
	UF	Unaffected.
	Ν	Unaffected.
	Z	Unaffected.
	V	Unaffected.
	С	Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

LDF *AR2--(1),R1 || STF R3,*AR4++(IR1)

Before Instruction:

 $\begin{array}{l} AR2 = 8098E7h \\ R1 = 0h \\ R3 = 057B40000h = 6.28125e + 01 \\ AR4 = 809900h \\ IR1 = 10h \\ Data at 8098E7h = 70C8000h = 1.4050e + 02 \\ Data at 809900h = 0h \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 0 \end{array}$

After Instruction:

 $\begin{array}{l} AR2 = 8098E6h \\ R1 = 070C80000h = 1.4050e + 02 \\ R3 = 057B40000h = 6.28125e + 01 \\ AR4 = 809910h \\ IR1 = 10h \\ Data at 8098E7h = 70C8000h = 1.4050e + 02 \\ Data at 809900h = 57B4000h = 6.28125e + 01 \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \\ \end{array}$

LDI Load Integer

Syntax	LDI src, dst
Operation	$src \rightarrow dst$
Operands	src general addressing modes (G): $0 0$ register (Rn, $0 \le n \le 27$) $0 1$ direct $1 0$ indirect $1 1$ immediate
	dst register (Rn, $0 \le n \le 27$)
Encoding	
31 0 0 0	24 23 16 15 8 7 0 0 1 0 0 0 0 G dst src 1
Description	The <i>src</i> operand is loaded into the <i>dst</i> register. The <i>dst</i> and <i>src</i> operands are assumed to be signed integers. An alternate form of LDI, LDP, is used to load the data page pointer register (DP), or any other register with the eight MSBs of a relocatable address. See the LDP instruction and subsection 10.3.2.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. UF 0. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 0. C Unaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.

LDI *-AR1(IR0),R5

Before Instruction:

 $\begin{array}{l} AR1 = 2Ch \\ IR0 = 5h \\ R5 = 3C5h = 965 \\ Data at 27h = 26h = 38 \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

After Instruction:

 $\begin{array}{l} AR1 = 2Ch \\ IR0 = 5h \\ R5 = 26h = 38 \\ Data at 27h = 26h = 38 \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \\ \end{array}$

LDIcond Load Integer Conditionally

Syntax LDIcond src, dst

Operation

If cond is true:

 $src \rightarrow dst$,

Else: dst is unchanged.

Operands

src general addressing modes (G):

- 0.0 register (Rn, $0 \le n \le 27$)
- 0 1 direct 1 0 indirect
- 1 1 immediate

i i inneulate

dst register (Rn, $0 \le n \le 27$)

Encoding

31	24 23	16_15	87	0
0 1 0 1	cond G	dst	src	

Description

If the condition is true, the *src* operand is loaded into the *dst* register. Otherwise, the *dst* register is unchanged. The *dst* and *src* operands are assumed to be signed integers.

The TMS320C3x provides 20 condition codes that can be used with this instruction (see Section 10.2 for a list of condition mnemonics, encoding, and flags). Note that an LDIU (load integer unconditionally) instruction is useful for loading R7 — R0 without affecting the condition flags. Condition flags are set on a previous instruction only when the destination register is one of the extended-precision registers (R7–R0) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed.

Cycles 1 Status Bits LUF Unaffected. LV Unaffected. UF Unaffected. Ν Unaffected. Ζ Unaffected. v Unaffected. С Unaffected. Mode Bit **OVM** Operation is not affected by OVM bit value.

Assembly Language Instructions

LDIZ R4,R6

Before Instruction:

 $\begin{array}{l} R4 = 027Ch = 636 \\ R6 = 0FE2h = 4,066 \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

After Instruction:

R4 = 027Ch = 636 R6 = 0FE2h = 4,066 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	LDII src, dst
Operation	Signal interlocked operation. $src \rightarrow dst$
Operands	<i>src</i> general addressing modes (G): 0 1 direct 1 0 indirect
•	dst register (Rn, $0 \le n \le 27$)
Encoding	
31	24 23 16 15 8 7 0 0 1 0 0 0 1 G dst src
Description	The <i>src</i> operand is loaded into the <i>dst</i> register. An interlocked operation is sig- naled over XF0 and XF1. The <i>src</i> and <i>dst</i> operands are assumed to be signed integers. Note that only the direct and indirect modes are allowed. Refer to Section 6.4 for detailed description.
Cycles	1 if $XF = 0$ (see Section 6.4 on page 6-10)
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV Unaffected. UF 0. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 0. C Unaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	LDII @985Fh,R3
	Before Instruction:
	DP = 80 R3 = 0h Data at 80985Fh = 0DCh LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
• · · · ·	DP = 80 R3 = 0DCH Data at 80985Fh = 0DCh LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	LDI src2, dst2 LDI src1, dst1
Operation	$src2 \rightarrow dst2$ $src1 \rightarrow dst1$
Operands	src1indirect (disp = 0, 1, IR0, IR1)dst1register (Rn1, $0 \le n1 \le 7$)src2indirect (disp = 0, 1, IR0, IR1)dst2register (Rn2, $0 \le n2 \le 7$)
Encoding	

31	24 23	16 15	87	. 0
1 1 0 0) 0 1 1 dst2 dst1	0 0 0 sr	rc1 src2	

Description

Two integer loads are performed in parallel. A warning is issued by the assembler if the LDIs load the same register. The result is that of LDI *src2*, *dst2*.

Cycles	1	
Status Bits	LUF LV UF N Z V C	Unaffected. Unaffected. Unaffected. Unaffected. Unaffected. Unaffected. Unaffected.
Mode Bit	OVM C	Operation is not affected by OVM bit value.

10-95

LDI *-AR1(1),R7 ||LDI *AR7++(IR0),R1

Before Instruction:

 $\begin{array}{l} AR1 = 809826h \\ R7 = 0h \\ AR7 = 8098C8h \\ IR0 = 10h \\ R1 = 0h \\ Data at 809825h = 0FAh = 250 \\ Data at 8098C8h = 2EEh = 750 \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 0 \end{array}$

After Instruction:

AR1 = 809826h R7 = 0FAh = 250 AR7 = 8098D8h IR0 = 10h R1 = 02EEh = 750 Data at 809825h = 0FAh = 250 Data at 8098C8h = 2EEh = 750 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	LDI src2, dst1 STI src3, dst2
Operation	$src2 \rightarrow dst1$ $src3 \rightarrow dst2$
Operands	src2indirect (disp = 0, 1, IR0, IR1)dst1register (Rn1, $0 \le n1 \le 7$)src3register (Rn2, $0 \le n2 \le 7$)dst2indirect (disp = 0, 1, IR0, IR1)
Encoding	
31 1 1 0	24 23 16 15 8 7 0 1 1 0 1 dst1 0 0 0 src3 dst2 src2
Description	An integer load and an integer store are performed in parallel. If <i>src2</i> and <i>dst2</i> point to the same location, <i>src2</i> is read before the write to <i>dst2</i> .
Cycles	1
Status Bits	LUFUnaffected.LVUnaffected.UFUnaffected.NUnaffected.ZUnaffected.VUnaffected.CUnaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.

LDI *-AR1(1),R2 || STI R7,*AR5++(IR0)

Before Instruction:

 $\begin{array}{l} AR1 = 8098E7h \\ R2 = 0h \\ R7 = 35h = 53 \\ AR5 = 80982Ch \\ IR0 = 8h \\ Data at 8098E6h = 0DCh = 220 \\ Data at 80982Ch = 0h \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 0 \end{array}$

After Instruction:

 $\begin{array}{l} AR1 = 8098E7h \\ R2 = 0DCh = 220 \\ R7 = 35h = 53 \\ AR5 = 809834h \\ IR0 = 8h \\ Data at 8098E6h = 0DCh = 220 \\ Data at 80982Ch = 35h = 53 \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \end{array}$

Syntax	LDM	src, dst
--------	-----	----------

Operation

Operands

- src general addressing modes (G):
 - register (Rn, $0 \le n \le 7$) 00
 - 01 direct

src (man) \rightarrow dst (man)

- 10 indirect
- 11 immediate

dst register (Rn, $0 \le n \le 7$)

Encoding

31	24 23	16 15	87	00
0 0 0	0 1 0 0 1 0 G	dst	src	

Description

The mantissa field of the src operand is loaded into the mantissa field of the dst register. The dst exponent field is not modified. The src and dst operands are assumed to be floating-point numbers. If the src operand is from memory, the entire memory contents are loaded as the mantissa. If immediate addressing mode is used, bits 15 --- 12 of the instruction word are forced to 0 by the assembler.

Cycles

Status Bits

Unaffected. LUF

1

- Unaffected. LV
- UF Unaffected.
- N Unaffected.
- Ζ Unaffected.
- V Unaffected.
- С Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

Example

LDM 156.75, R2 (156.75 = 071CC00000h)

Before Instruction:

R2 = 0hLUF LV UF N Z V C = 00 0 0 0 0 0

After Instruction:

R2 = 001CC00000h = 1.22460938e + 00LUF LV UF N Z V C=0 0 0 0 0 0 0

Syntax	LDP src, DP
Operation	$src \rightarrow$ Data page pointer
Operands	<i>src</i> is the 8 MSBs of the absolute 24-bit source address (<i>src</i>). The ",DP" in the operand is optional.
	dst register (Rn, $0 \le n \le 7$)
Encoding	
31 0 0 0	24 23 16 15 87 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
Description	This pseudo-op is an alternate form of the LDI instruction, except that LDP is always in the immediate addressing mode. The <i>src</i> operand field contains the eight MSBs of the absolute 24-bit <i>src</i> address (essentially, only bits 23 —16 of <i>src</i> are used). These eight bits are loaded into the eight LSBs of the data page pointer.
	The eight LSBs of the pointer are used in direct addressing as a pointer to the page of data being addressed. There is a total of 256 pages, each page 64K words long. Bits 31 — 8 of the pointer are reserved and should be kept to zero.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV Unaffected. UF Unaffected. N Unaffected. Z Unaffected. V Unaffected. C Unaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	LDP @809900h, DP or LDP @809900h
	Before Instruction:
	DP = 65h LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	DP = 80h LUF LV UF N Z V C = 0 0 0 0 0 0 0
	Accomply I an an instructions

Syntax LSH count, dst

Operation

If *count* \geq 0:

 $dst \ll count \rightarrow dst$

Else: $dst >> |count| \rightarrow dst$

Operands

- count general addressing modes (G):
 - 0.0 register (Rn, $0 \le n \le 27$)
 - 01 direct
 - 10 indirect
 - 11 immediate

dst register (Rn, $0 \le n \le 27$)

Encoding

31	24 23	16 15	87	. 0
0 0 0	0 1 0 0 1 1 G	dst	count	

Description

The seven least significant bits of the *count* operand are used to generate the twos-complement shift count. If the *count* operand is greater than zero, the *dst* operand is left-shifted by the value of the *count* operand. Low-order bits shifted in are zero-filled, and high-order bits are shifted out through the C (carry) bit.

Logical left-shift:

 $C \leftarrow dst \leftarrow 0$

If the *count* operand is less than zero, the *dst* is right-shifted by the absolute value of the *count* operand. The high-order bits of the *dst* operand are zero-filled as shifted to the right. Low-order bits are shifted out through the C (carry) bit.

Logical right-shift:

 $0 \rightarrow dst \rightarrow C$

If the *count* operand is 0, no shift is performed and the C (carry) bit is set to 0. The *count* operand is assumed to be a signed integer and the *dst* operand is assumed to be an unsigned integer.

Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0 LUF Unaffected. LV Unaffected. UF 0. N MSB of the output. Z 1 if a zero output is generated, 0 otherwise. V 0. C Set to the value of the last bit shifted out. 0 for a shift <i>count</i> of 0.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example 1	LSH R4,R7
	Before Instruction:
	R4 = 018h = 24 R7 = 02ACh LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	R4 = 018h = 24 R7 = 0AC000000h LUF LV UF N Z V C = 0 0 0 1 0 1 0
Example 2	LSH *-AR5(IR1),R5
	Before Instruction:
	AR5 = 809908h IR0 = 4h R5 = 0012C00000h Data at 809904h = 0FFFFFF4h = -12 LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	AR5 = 809908h IR0 = 4h R5 = 0000012C00h Data at 809904h = 0FFFFFF4h = -12 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	LSH3	count, src, dst	
--------	------	-----------------	--

Operation

If *count* \geq 0:

 $src \ll count \rightarrow dst$

Else:

 $src >> |count| \rightarrow dst$

Operands

src three-operand addressing modes (T):

- 0.0 register (Rn1, $0 \le n \le 27$)
- 0 1 indirect (disp = 0, 1, IR0, IR1)
- 10 register (Rn1, $0 \le n1 \le 27$)
- 1 1 indirect (disp = 0, 1, IR0, IR1)

count three-operand addressing modes (T):

- 0 0 register (Rn2, $0 \le n2 \le 27$)
- 0.1 register (Rn2, $0 \le n2 \le 27$)
- 1 0 indirect (disp = 0, 1, IR0, IR1)
- 1 1 indirect (disp = 0, 1, IR0, IR1)

dst register (Rn, $0 \le n \le 27$)

Encoding

31	24 23	16 15	87	0
0 0 1	0 0 1 0 0 0 T	dst src	count	

Description

The seven least significant bits of the *count* operand are used to generate the twos-complement shift *count*.

If the *count* operand is greater than zero, the *dst* operand is left-shifted by the value of the *count* operand. Low-order bits shifted in are zero-filled, and high-order bits are shifted out through the C (carry) bit.

Logical left-shift:

 $C \leftarrow src \leftarrow 0$

If the *count* operand is less than zero, the *src* operand is right-shifted by the absolute value of the *count* operand. The high-order bits of the *dst* operand are zero-filled as shifted to the right. Low-order bits are shifted out through the C (carry) bit.

Logical right-shift:

 $0 \rightarrow \text{src} \rightarrow C$

If the *count* operand is 0, no shift is performed and the C (carry) bit is set to 0. The *count* operand is assumed to be a signed integer. The *src* and *dst* operands are assumed to be unsigned integers.

	· · · · · · · · · · · · · · · · · · ·
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV Unaffected. UF 0. N MSB of the output. Z 1 if a zero output is generated, 0 otherwise. V 0. C Set to the value of the last bit shifted out. 0 for a shift <i>count</i> of 0. Unaffected if <i>dst</i> is not R7 — R0.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example 1	LSH3 R4,R7,R2
	Before Instruction:
	R4 = 018h = 24 R7 = 02ACh R2 = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
•	R4 = 018h = 24 R7 = 02ACh R2 = 0AC000000h LUF LV UF N Z V C = 0 0 0 1 0 1 0
Example 2	LSH3 *-AR4(IR1),R5,R3
	Before Instruction:
	AR4 = 809908h $IR1 = 4h$ $R5 = 012C00000h$ $R3 = 0h$ $Data at 809904h = 0FFFFFF4h = -12$ $LUF LV UF N Z V C = 0 0 0 0 0 0 0$
	After Instruction:
	AR4 = 809908h IR1 = 4h R5 = 012C00000h R3 = 0000012C00h Data at 809904h = 0FFFFFF4h = -12

Syntax

LSH3 count, src2, dst1 STI Н src3, dst2 Operation If *count* \geq 0: $src2 \ll count \rightarrow dst1$ Else: $src2 >> |count| \rightarrow dst1$ $\parallel src3 \rightarrow dst2$ Operands *count* register (Rn1, $0 \le n1 \le 7$) src1 indirect (disp = 0, 1, IR0, IR1) dst1 register (Rn3, $0 \le n3 \le 7$) src2 register (Rn4, $0 \le n4 \le 7$) dst2 indirect (disp = 0, 1, IR0, IR1)

Encoding

_31	24 23	16 15	87	0
1 1 0 1 1 1 0	dst1 count	src3 d	st2 sr	rc2

Description

The seven least significant bits of the *count* operand are used to generate the twos-complement shift count.

If the *count* operand is greater than zero, the *dst* operand is left-shifted by the value of the count operand. Low-order bits shifted in are zero-filled and high-order bits are shifted out through the C (carry) bit.

Logical left-shift:

 $C \leftarrow dst2 \leftarrow 0$

If the *count* operand is less than zero, the *dst* operand is right-shifted by the absolute value of the *count* operand. The high-order bits of the *dst* operand are zero-filled as shifted to the right. Low-order bits are shifted out through the C (carry bit).

Logical right-shift:

 $0 \rightarrow dst2 \rightarrow C$

If the *count* operand is 0, no shift is performed and the carry bit is set to 0.

The *count* operand is assumed to be a 7-bit signed integer, and the *src2* and dst1 operands are assumed to be unsigned integers. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (LSH3) writes to the same register, then STI accepts as input the contents of the register before it is modified by the LSH3.

If src2 and dst2 point to the same location, src2 is read before the write to dst2.

LSH3||STI Parallel LSH3 and STI

Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV Unaffected. UF 0. N MSB of the output. Z 1 if a zero output is generated, 0 otherwise. V 0. C Set to the value of the last bit shifted out. 0 for a shift <i>count</i> of 0.
Mode Bit	OVM Operation is affected by OVM bit value.
Example	LSH3 R2,*++AR3(1),R0 STI R4,*-AR5
	Before Instruction:
	R2 = 18h = 24 AR3 = 8098C2h

AR3 = 8098C2h R0 = 0h R4 = 0DCh = 220 AR5 = 8098A3h Data at 8098C3h = 0ACh Data at 8098A2h = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0 0

After Instruction:

 $\begin{array}{l} R2 = 18h = 24 \\ AR3 = 8098C3h \\ R0 = 0AC00000h \\ R4 = 0DCh = 220 \\ AR5 = 8098A3h \\ Data at 8098C3h = 0ACh \\ Data at 8098A2h = 0DCh = 220 \\ LUF LV UF N Z V C = 0 0 0 1 0 1 0 \end{array}$

LSH3 R7,*AR2--(1),R2 ||STI R0,*+AR0(1)

Before Instruction:

 $\begin{array}{l} R7 = 0 FFFFFF4h = -12 \\ AR2 = 809863h \\ R2 = 0h \\ R0 = 12Ch = 300 \\ AR0 = 8098B7h \\ Data at 809863h = 2C00000h \\ Data at 8098B8h = 0h \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \end{array}$

After Instruction:

 $\begin{array}{l} R7 = 0 FFFFFF4h = -12 \\ AR2 = 809862h \\ R2 = 2C000h \\ R0 = 12Ch = 300 \\ AR0 = 8098B7h \\ Data at 809863h = 2C00000h \\ Data at 8098B8h = 12Ch = 300 \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 0 \end{array}$

MPYF *Multiply Floating-Point*

Syntax	MPYF src, dst
Operation	$dst \times src \rightarrow dst$
Operands	src general addressing modes (G):0 0register (Rn, $0 \le n \le 7$)0 1direct1 0indirect1 1immediate
	dst register (Rn, $0 \le n \le 7$)
Encoding	
31	<u>24 23 16 15 8 7 0</u>
0 0 0 0	0 1 0 1 0 0 G dst src
. L	
Description	The product of the <i>dst</i> and <i>src</i> operands is loaded into the <i>dst</i> register. The <i>src</i> operand is assumed to be a single-precision floating-point number, and the <i>dst</i> operand is an extended-precision floating-point number.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF 1 if a floating-point underflow occurs, unchanged otherwise. LV 1 if a floating-point overflow occurs, unchanged otherwise. UF 1 if a floating-point underflow occurs, 0 otherwise. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if a floating-point is overflow occurs, 0 otherwise. C Unaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	MPYF R0,R2
	Before Instruction:
	R0 = 070C800000h = 1.4050e + 02 R2 = 034C200000h = 1.27578125e + 01 LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	R0 = 070C800000h = 1.4050e + 02 R2 = 0A600F2000h = 1.79247266e + 03 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax MPYF3 src2, src1, dst

Operation

 $src1 \times src2 \rightarrow dst$

Operands

src1 three-operand addressing modes (T):

- 0.0 register (Rn1, $0 \le n1 \le 7$)
- 0 1 indirect (disp = 0, 1, IR0, IR1)
- 10 register (Rn1, $0 \le n1 \le 7$)
- 1 1 indirect (disp = 0, 1, IR0, IR1)

src2 three-operand addressing modes (T):

- 0.0 register (Rn2, $0 \le n2 \le 7$)
- 0.1 register (Rn2, $0 \le n2 \le 7$)
- 1 0 indirect (disp = 0, 1, IR0, IR1)
- 1 1 indirect (disp = 0, 1, IR0, IR1)

dst register (Rn, $0 \le n \le 7$)

Encoding

31	24 23	16 15	87	0
0 0 1 0 0	1 0 0 1 T	dst src1	src2	1 1

Description	The product of the <i>dst1</i> and <i>src2</i> operands is loaded into the <i>dst</i> register. The <i>src1</i> and <i>src2</i> operands are assumed to be single-precision floating-point numbers, and the <i>dst</i> operand is an extended-precision floating-point number.		
Cycles	1		
Status Bits	 These condition flags are modified only if the destination register is R7 — R0 LUF 1 if a floating-point underflow occurs, unchanged otherwise. LV 1 if a floating-point overflow occurs, unchanged otherwise. UF 1 if a floating-point underflow occurs, 0 otherwise. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if a floating-point is overflow occurs, 0 otherwise. C Unaffected. 		
Mode Bit	OVM Operation is not affected by OVM bit value.		

Example 1 MPYF3 R0, R7, R1

Before Instruction:

1

R0 = 057B400000h = 6.281250e + 01 R7 = 0733C00000h = 1.79750e + 02 R1 = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

R0 = 057B400000h = 6.281250e + 01 R7 = 0733C00000h = 1.79750e + 02 R1 = 0D306A3000h = 1.12905469e + 04 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Example 2

MPYF3 *+AR2(IR0),R7,R2

MPYF3 R7, *+AR2(IR0), R2

Before Instruction:

or


 $\begin{array}{l} AR2 = 809800h \\ IR0 = 12Ah \\ R7 = 057B400000h = 6.281250e + 01 \\ R2 = 0h \\ Data at 80992Ah = 70C8000h = 1.4050e + 02 \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

After Instruction:

 $\begin{array}{l} AR2 = 809800h\\ IR0 = 12Ah\\ R7 = 057B400000h = 6.281250e + 01\\ R2 = 0D09E4A000h = 8.82515625e + 03\\ Data at 80992Ah = 70C8000h = 1.4050e + 02\\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \end{array}$

MPYF3||ADDF3

Syntax	MPYF3 srcA, srcB, dst1 ADDF3 srcC, srcD, dst2			
Operation	$srcA \times srcB \rightarrow dst1$ $srcC + srcD \rightarrow dst2$			
ຣ ຣ			ect (disp = 0,1,IR0,IR1) ter ($0 \le Rn \le 7$)	
	dst1	register (a 0 = R0 1 = R1	11):	
	dst2	register (<i>a</i> 0 = R2 1 = R3	(2):	
	src1 src2 src3 src4	register register indirect indirect	$(Rn, 0 \le n \le 7)$ $(Rn, 0 \le n \le 7)$ (disp = 0, 1, IR0, IR1) (disp = 0, 1, IR0, IR1)	
	Р	parallel ad	dressing modes $(0 \le P \le 3)$	
	Operation	Operation (P Field)		
		00 01 10 11	$src3 \times src4$, $src1 + src2$ $src3 \times src1$, $src4 + src2$ $src1 \times src2$, $src3 + src4$ $src3 \times src1$, $src2 + src4$	
Encoding				



Description

A floating-point multiplication and a floating-point addition are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (MPYF3) reads from a register and the operation being performed in parallel (ADDF3) writes to the same register, then MPYF3 accepts as input the contents of the register before it is modified by the ADDF3.

1

Any combination of addressing modes may be coded for the four possible source operands as long as two are coded as indirect and two are register. The assignment of the source operands srcA - srcD to the src1 - src4 fields varies, depending on the combination of addressing modes used, and the P field is encoded accordingly. The assembler may, when not significant, change the order of operands in commutative operations in order to simplify processing.

If *src2* and *dst2* point to the same location, *src2* is read before the write to *dst2*.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0. LUF 1 if a floating-point underflow occurs, unchanged otherwise. LV 1 if a floating-point overflow occurs, unchanged otherwise. UF 1 if a floating-point underflow occurs, 0 otherwise. Ν 0. Ζ 0. V 1 if a floating-point overflow occurs, 0 otherwise. С

Unaffected.

Mode Bit

Example

*AR5++(1), *--AR1(IR0), R0 MPYF3 || ADDF3 R5, R7, R3

OVM Operation is not affected by OVM bit value.

Before Instruction:

AR5 = 8098C5hAR1 = 8098A8hIR0 = 4hR0 = 0hR5 = 0733C0000h = 1.79750e + 02R7 = 070C800000h = 1.4050e + 02R3 = 0hData at 8098C5h = 34C0000h = 1.2750e + 01 Data at 8098A4h = 1110000h = 2.2500e + 00 LUF LV UF N Z V C=0 0 0 0 0 0

MPYF3||ADDF3

After Instruction:

 $\begin{array}{l} AR5 = 8098C6h \\ AR1 = 8098A4h \\ IR0 = 4h \\ R0 = 0467180000h = 2.88867188e + 01 \\ R5 = 0733C00000h = 1.79750e + 02 \\ R7 = 070C800000h = 1.4050e + 02 \\ R3 = 0820200000h = 3.20250e + 02 \\ Data at 8098C5h = 34C0000h = 1.2750e + 01 \\ Data at 8098A4h = 1110000h = 2.2500e + 00 \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \\ \end{array}$

MPYF3||**STF** *Parallel MPYF3 and STF*

Syntax	MPYF3	src2, src1, dst src3, dst2
Operation	$src1 \times sr$ $src3 \rightarrow c$	c2 → dst1 lst2
Operands	<i>src2</i> indire <i>dst1</i> regist <i>src3</i> regist	ter (Rn1, $0 \le n1 \le 7$) ter (disp = 0, 1, IR0, IR1) ter (Rn3, $0 \le n3 \le 7$) ter (Rn4, $0 \le n4 \le 7$) ter (disp = 0, 1, IR0, IR1)

Encoding

31	24 23	16 15	87	0
	dst1 src1	src3 d	st2 src2	1 T T 2

Description

A floating-point multiplication and a floating-point store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (MPYF3) writes to a register and the operation being performed in parallel (STF) reads from the same register, then the STF accepts as input the contents of the register before it is modified by the MPYF3.

If *src2* and *dst2* point to the same location, then *src2* is read before the write to *dst2*.

Cycle	95
-------	----

Status Bits

These condition flags are modified only if the destination register is R7 — R0.

- **LUF** 1 if a floating-point underflow occurs, 0 unchanged otherwise.
- LV 1 if a floating-point overflow occurs, unchanged otherwise.

UF 1 if a floating-point underflow occurs, 0 otherwise.

- **N** 1 if a negative result is generated, 0 otherwise.
- **Z** 1 if a zero result is generated, 0 otherwise.
- V 1 if a floating-point overflow occurs, 0 otherwise.
- **C** Unaffected.

1

Mode Bit

OVM Operation is not affected by OVM bit value.

MPYF3 *-AR2(1),R7,R0 || STF R3,*AR0--(IR0)

Before Instruction:

 $\begin{array}{l} AR2 = 80982Bh \\ R7 = 057B400000h = 6.281250e + 01 \\ R0 = 0h \\ R3 = 086B280000h = 4.7031250e + 02 \\ AR0 = 809860h \\ IR0 = 8h \\ Data at 80982Ah = 70C8000h = 1.4050e + 02 \\ Data at 809860h = 0h \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \\ \end{array}$

After Instruction:

 $\begin{array}{l} AR2 = 80982Bh \\ R7 = 057B400000h = 6.281250e + 01 \\ R0 = 0D09E4A000h = 8.82515625e + 03 \\ R3 = 086B280000h = 4.7031250e + 02 \\ AR0 = 809858h \\ IR0 = 8h \\ Data at 80982Ah = 70C8000h = 1.4050e + 02 \\ Data at 809860h = 86B280000h = 4.7031250e + 02 \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \\ \end{array}$

MPYF3||SUBF3 Parallel MPYF3 and SUBF3

Syntax		srcA, srcB, dst1 srcC, srcD, dst2

Operation

 $srcA \times srcB \rightarrow dst1$ || $srcD - srcC \rightarrow dst2$

Operands

srcA srcB srcC srcD		rct (disp = 0,1,IR0,IR1) ter (0 ≤ Rn ≤ 7)
dst1	register (<i>d</i> 0 = R0 1 = R1	1):
dst2	register (<i>d</i> 0 = R2 1 = R3	2):
src1	register	$(Rn, 0 \le n \le 7)$
src2	-	$(Rn, 0 \le n \le 7)$
src3	indirect	(disp = 0, 1, IR0, IR1)
src4	indirect	(disp = 0, 1, IR0, IR1)
P	parallel ad	dressing modes ($0 \le P \le 3$)
Opera	ation (P Field)	
	00	src3 × src4, src1 – src2
	01	src3 × src1, src4 – src2
	10	src1 × src2, src3 – src4
	11	src3 × src1, src2 – src4

Encoding

31	24 23	16 15	87	0
1 0 0 0 1	P d1 d2 src1	src2 src	c3 src	24

Description

A floating-point multiplication and a floating-point subtraction are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (MPYF3) reads from a register, and the operation being performed in parallel (SUBF3) writes to the same register, then MPYF3 accepts as input the contents of the register before it is modified by the SUBF3.

	Any combination of addressing modes may be coded for the four possible source operands as long as two are coded as indirect and two are register. The assignment of the source operands $srcA - srcD$ to the $src1 - src4$ fields varies, depending on the combination of addressing modes used, and the P field is encoded accordingly. The assembler may, when not significant, change the order of operands in commutative operations in order to simplify processing.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF 1 if a floating-point underflow occurs, unchanged otherwise. LV 1 if a floating-point overflow occurs, unchanged otherwise. UF 1 if a floating-point underflow occurs, 0 otherwise. N 0. Z 0. V 1 if a floating-point overflow occurs, 0 otherwise. C Unaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	<pre>MPYF3 R5,*++AR7(IR1),R0 SUBF3 R7,*AR3(1),R2 or MPYF3 *++AR7(IR1), R5,R0 SUBF3 R7,*AR3(1),R2</pre>
	Before Instruction:
	R5 = 034C00000h = 1.2750e + 01 $AR7 = 809904h$ $IR1 = 8h$ $R0 = 0h$ $R7 = 0733C0000h = 1.79750e + 02$ $AR3 = 8098B2h$ $R2 = 0h$ $Data at 80990Ch = 111000h = 2.250e + 00$ $Data at 8098B2h = 70C800h = 1.4050e + 02$ $LUF LV UF N Z V C = 0 0 0 0 0 0 0$

After Instruction:

 $\begin{array}{l} R5 = 0.34C00000h = 1.2750e + 01\\ AR7 = 80990Ch\\ IR1 = 8h\\ R0 = 0.467180000h = 2.88867188e + 01\\ R7 = 0.733C00000h = 1.79750e + 02\\ AR3 = 8098B1h\\ R2 = 0.5E3000000h = - 3.9250e + 01\\ Data at 80990Ch = 1110000h = 2.250e + 00\\ Data at 8098B2h = 70C8000h = 1.4050e + 02\\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \end{array}$

Syntax	MPYI	src, dst	

Operation

 $dst \times src \rightarrow dst$

Operands

src general addressing modes (G):

- 0.0 register (Rn, $0 \le n \le 27$)
- 01 direct
- 10 indirect
- 11 immediate

dst register (Rn, $0 \le n \le 27$)

Encoding

31	24 23	16 15	87	0
0 0 0 0	1 0 1 0 1 G	dst	src	-1-1

Description

The product of the *dst* and *src* operands is loaded into the *dst* register. The *src* and *dst* operands, when read, are assumed to be 24-bit signed integers. The result is assumed to be a 48-bit signed integer. The output to the *dst* register is the 32 least significant bits of the result.

Integer overflow occurs when any of the most significant 16 bits of the 48-bit result differs from the most significant bit of the 32-bit output value.

Status Bits

Mode Bit

Cycles

These condition flags are modified only if the destination register is R7 - R0. **LUF** Unchanged.

- LV 1 if an integer overflow occurs, unchanged otherwise.
- **UF** 0.

1

- **N** 1 if a negative result is generated, 0 otherwise.
- Z 1 if a zero result is generated, 0 otherwise.
- V 1 if an integer overflow occurs, 0 otherwise.
- **C** Unaffected.

OVM Operation is affected by OVM bit value.

Example MPYI R1, R5

Before Instruction:

R1 = 000033C251h = 3,392,081 R5 = 000078B600h = 7,910,912 LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

R1 = 000033C251h = 3,392,081 R5 = 00E21D9600h = - 501,377,536 LUF LV UF N Z V C = 0 1 0 1 0 1 0

MPYI3 Multiply Integer, 3-Operand

Syntax	MPY13	src2, src1, dst

Operation

 $src1 \times src2 \rightarrow dst$

Operands

- *src1* three-operand addressing modes (T):
 - 0.0 register (Rn1, $n1 \le 27$)
 - 0.1 indirect (disp = 0, 1, IR0, IR1)
 - 10 register (Rn1, \leq n1 \leq 27)
 - 1 1 indirect (disp = 0, 1, IR0, IR1)

src2 three-operand addressing modes (T):

- 0.0 register (Rn2, \leq n2 \leq 27)
- 0.1 register (Rn2, \leq n2 \leq 27)
- 10 indirect (disp = 0, 1, IR0, IR1)
- 1 1 indirect (disp = 0, 1, IR0, IR1)

dst register (Rn, $0 \le n \le 27$)

Encoding

31	24 23	16 15	87	0
0 0 1	0 0 1 0 1 0 T	dst	src1	src2

DescriptionThe product of the src1 and src2 operands is loaded into the dst register. The
src1 and src2 operands are assumed to be 24-bit signed integers. The result
is assumed to be a signed 48-bit integer. The output to the dst register is the
32 least significant bits of the result.

Integer overflow occurs when any of the most significant 16 bits of the 48-bit result differs from the most significant bit of the 32-bit output value.

Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unchanged. LV 1 if an integer overflow occurs, unchanged otherwise. UF 0. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if an integer overflow occurs, 0 otherwise. C Unaffected.
Mode Bit	OVM Operation is affected by OVM bit value.

MPYI3 *AR4, *-AR1(1), R2

Before Instruction:

AR4 = 809850h AR1 = 8098F3h R2 = 0h Data at 809850h = 0ADh = 173 Data at 8098F2h = 0DCh = 220 LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

AR4 = 809850h AR1 = 8098F3h R2 = 094ACh = 38,060 Data at 809850h = 0ADh = 173 Data at 8098F2h = 0DCh = 220 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Example 2

MPYI3 *--AR4(IR0),R2,R7

Before Instruction:

AR4 = 8099F8h IR0 = 8h R2 = 0C8h = 200 R7 = 0hData at 8099F0h = 32h = 50 LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

AR4 = 8099F0h $IR0 = 8h^{-}$ R2 = 0C8h = 200 R7 = 02710h = 10,000Data at 8099F0h = 32h = 50 LUF LV UF N Z V C = 0 0 0 0 0 0 0

MPYI3 ADDI3 Parallel MPYI3 and ADDI3

Syntax		srcA, srcB, dst1 srcC, srcD, dst2

Operation $srcA \times srcB \rightarrow dst1$ || $srcD + srcC \rightarrow dst2$

Operands

srcA srcB srcC srcD		by two indirect (disp = 0,1,IR0,IR1) by two register ($0 \le Rn \le 7$)			
dst1	register (c 0 = R0 1 = R1	(1):			
dst2	register (<i>c</i> 0 = R2 1 = R3	<i> 2</i>):			
src1 src2 src3 src4	register register indirect indirect				
Ρ	parallel ac	ddressing modes ($0 \le P \le 3$)			
Operation (P Field)					
	00 01 10	src3 × src4, src1 + src2 src3 × src1, src4 + src2 src1 × src2, src3 + src4			

11

Encoding

31	24 23	16 15	87	0
100010	P d1 d2 src1	src2 sr	c3 src4	

src3 × src1, src2 + src4

Description

An integer multiplication and an integer addition are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (MPYI3) reads from a register and the operation being performed in parallel (ADDI3) writes to the same register, then MPYI3 accepts as input the contents of the register before it is modified by the ADDI3.

Any combination of addressing modes may be coded for the four possible source operands as long as two are coded as indirect and two are register. The assignment of the source operands srcA - srcD to the src1 - src4 fields varies, depending on the combination of addressing modes used, and the P field is encoded accordingly. The assembler may, when not significant, change the order of operands in commutative operations in order to simplify processing.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0. **LUF** Unchanged.

LV 1 if an integer overflow occurs, unchanged otherwise.

UF 0.

1

N

0.

Z 0.

MPYI3

- V 1 if an integer overflow occurs, 0 otherwise.
- **C** Unaffected.

Mode Bit

Example

OVM Operation is affected by OVM bit value.

R7, R4, R0

|| ADDI3 *-AR3,*AR5--(1),R3

Before Instruction:

 $\begin{array}{l} {\rm R7}=14{\rm h}=20\\ {\rm R4}=64{\rm h}=100\\ {\rm R0}=0{\rm h}\\ {\rm AR3}=80981{\rm Fh}\\ {\rm AR5}=80996{\rm Eh}\\ {\rm R3}=0{\rm h}\\ {\rm Data\ at\ 80981{\rm Eh}=0FFFFFCBh=-53}\\ {\rm Data\ at\ 80996{\rm Eh}=35{\rm h}=53}\\ {\rm LUF\ LV\ UF\ N\ Z\ V\ C=0\ 0\ 0\ 0\ 0\ 0\ 0} \end{array}$

After Instruction:

 $\begin{array}{l} R7 = 14h = 20 \\ R4 = 64h = 100 \\ R0 = 07D0h = 2000 \\ AR3 = 80981Fh \\ AR5 = 80996Dh \\ R3 = 0h \\ Data at 80981Eh = 0FFFFFCBh = -53 \\ Data at 80996Eh = 35h = 53 \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \end{array}$

MPYI3||STI Parallel MPYI3 and STI3

Syntax		MPYI3 STI	src2, src1, dst1 src3, dst2
Operation		src1 imes src3 o c	rc2 → dst1 dst2
Operands	src1 src2 dst1 src3 dst2	indire registe registe	er (Rn1, $0 \le n1 \le 7$) ct (disp = 0, 1, IR0, IR1) er (Rn3, $0 \le n3 \le 7$) er (Rn4, $0 \le n4 \le 7$) ct (disp = 0, 1, IR0, IR1)

Encoding

_31	24 23		16 15	87 0
1 1 1	0 0 0 0 dst1	src1 src3	dst2	src2

Description

An integer multiplication and an integer store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (MPYI3) writes to the same register, then STI accepts as input the contents of the register before it is modified by the MPYI3.

If src2 and dst2 point to the same location, src2 is read before the write to dst2.

Integer overflow occurs when any of the most significant 16 bits of the 48-bit result differs from the most significant bit of the 32-bit output value.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0. **LUF** Unchanged.

LV 1 if an integer overflow occurs, unchanged otherwise.

UF 0.

1

N 1 if a negative result is generated, 0 otherwise.

Z 1 if a zero result is generated, 0 otherwise.

- V 1 if an integer overflow occurs, 0 otherwise.
- C Unaffected.

Mode Bit

OVM Operation is affected by OVM bit value.

MPYI3 *++AR0(1),R5,R7 ||STI R2,*-AR3(1)

Before Instruction:

AR0 = 80995Ah R5 = 32h = 50 R7 = 0h R2 = 0DCh = 220 AR3 = 80982Fh Data at 80995Bh = 0C8h = 200 Data at 80982Eh = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

AR0 = 80995Bh R5 = 32h = 50 R7 = 2710h = 10000 R2 = 0DCh = 220 AR3 = 80982Fh Data at 80995Bh = 0C8h = 200 Data at 80982Eh = 0DCh = 220 LUF LV UF N Z V C = 0 0 0 0 0 0 0

MPYI3||SUBI3 Parallel MPYI3 and SUBI3

Syntax		MPYI3	srcA, srcB, dst1
		SUBI3	srcC, srcD, dst2

Operation $srcA \times srcB \rightarrow dst1$ || $srcD - srcC \rightarrow dst2$

Operands

srcA srcB srcC srcD		ect (disp = 0,1,IR0,IR1) ster (0 \leq Rn \leq 7)	
dst1	register (0 = R0 1 = R1	d1):	
dst2	register (/ 0 = R2 1 = R3	d2):	
src1 src2 src3 src4	register register indirect indirect	(Rn, 0 ≤ n ≤ 7) (Rn, 0 ≤ n ≤ 7) (disp = 0, 1, IR0, IR1) (disp = 0, 1, IR0, IR1)	
Р	parallel a	parallel addressing modes ($0 \le P \le 3$)	
Operat	ion (P Field)		
	00 01 10 11	src3 × src4, src1 – src2 src3 × src1, src4 – src2 src1 × src2, src3 – src4 src3 × src1, src2 – src4	

Encoding

31	24 23	16 15	87	0
1 0 0	0 1 1 P d1 d2 src1	src2 src	3 src4	TT

Description

An integer multiplication and an integer subtraction are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (MPYI3) reads from a register and the operation being performed in parallel (SUBI3) writes to the same register, then MPYI3 accepts as input the contents of the register before it is modified by the SUBI3.

Any combination of addressing modes may be coded for the four possible
source operands as long as two are coded as indirect and two are register. The
assignment of the source operands <i>srcA</i> – <i>srcD</i> to the <i>src1</i> – <i>src4</i> fields varies,
depending on the combination of addressing modes used, and the P field is
encoded accordingly. The assembler may, when not significant, change the or-
der of operands in commutative operations in order to simplify processing.

Integer overflow occurs when any of the most significant 16 bits of the 48-bit result differs from the most significant bit of the 32-bit output value.

Cycles	1 .
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unchanged. LV 1 if an integer overflow occurs, unchanged otherwise. UF 1 if an integer underflow occurs, 0 otherwise. N 0. Z 0. V 1 if an integer overflow occurs, 0 otherwise. C Unaffected.
Mode Bit	OVM Operation is affected by OVM bit value.
Example	<pre>MPYI3 R2,*++AR0(1),R0 SUBI3 *AR5(IR1),R4,R2 or MPYI3 *++AR0(1),R2,R0 SUBI3 *AR5(IR1),R4,R2</pre>

Before Instruction:

 $\begin{array}{l} R2 = 32h = 50 \\ AR0 = 8098E3h \\ R0 = 0h \\ AR5 = 8099FCh \\ IR1 = 0Ch \\ R4 = 07D0h = 2000 \\ Data at 8098E4h = 62h = 98 \\ Data at 8099FCh = 4B0h = 1200 \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 0 \end{array}$

1

After Instruction:

 $\begin{array}{l} R2 = 320h = 800 \\ AR0 = 8098E4h \\ R0 = 01324h = 4900 \\ AR5 = 8099F0h \\ IR1 = 0Ch \\ R4 = 07D0h = 2000 \\ Data at 8098E4h = 62h = 98 \\ Data at 8099FCh = 4B0h = 1200 \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 0 \end{array}$

Syntax	NEGB src, dst
Operation	$0 - src - C \rightarrow dst$
Operands	src general addressing modes (G): $0 0$ register (Rn, $0 \le n \le 27$) $0 1$ direct $1 0$ indirect $1 1$ immediate
	<i>dst</i> register (Rn, $0 \le n \le 27$)
Encoding	
	24 23 16 15 87 0 0 1 0 1 1 0 G dst src
Description	The difference of the 0, <i>src</i> , and C operands is loaded into the <i>dst</i> register. The dst and <i>src</i> are assumed to be signed integers.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV 1 if an integer overflow occurs, unchanged otherwise. UF 0. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if an integer overflow occurs, 0 otherwise. C 1 if a borrow occurs, 0 otherwise.
Mode Bit	OVM Operation is affected by OVM bit value.
Example	NEGB R5,R7
	Before Instruction:
	$\begin{array}{l} R5 = 0 FFFFFCBh = -53 \\ R7 = 0h \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 1 \end{array}$
	After Instruction:
	R5 = 0FFFFFCBh = - 53 R7 = 34h = 52 LUF LV UF N Z V C = 0 0 0 0 0 1

NEGF Negate Floating-Point

Syntax	NEGF src, dst
Operation	$0 - src \rightarrow dst$
Operands	src general addressing modes (G): $0 0$ register (Rn, $0 \le n \le 7$) $0 1$ direct $1 0$ indirect $1 1$ immediate
	dst register (Rn, $0 \le n \le 7$)
Encoding	
	24 23 16 15 87 0 1 0 1 1 1 G dst src
Description	The difference of the 0 and <i>src</i> operands is loaded into the <i>dst</i> register. The <i>dst</i> and <i>src</i> operands are assumed to be floating-point numbers.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF 1 if a floating-point underflow occurs, unchanged otherwise. LV 1 if a floating-point overflow occurs, unchanged otherwise. UF 1 if a floating-point underflow occurs, 0 otherwise. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if a floating-point overflow occurs, 0 otherwise. C Unaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	NEGF *++AR3(2),R1
	Before Instruction:
	AR3 = 809800h R1 = 057B400025h = 6.28125006e + 01 Data at 809802h = 70C8000h = 1.4050e + 02 LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	AR3 = $809802h$ R1 = $07F3800000h = -1.4050e + 02$ Data at $809802h = 70C8000h = 1.4050e + 02$ LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	NEGF src2, dst1 STF src3, dst2
Operation	$\begin{array}{l} 0 - src2 \rightarrow dst1 \\ src3 \rightarrow dst2 \end{array}$
Operands	src2indirect (disp = 0, 1, IR0, IR1)dst1register (Rn1, $0 \le n1 \le 7$)src3register (Rn2, $0 \le n2 \le 7$)dst2indirect (disp = 0, 1, IR0, IR1)
Encoding	
31 1 1 1	24 23 16 15 87 0 0 0 0 1 dst1 0 0 0 src3 dst2 src2
Description	A floating-point negation and a floating-point store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STF) reads from a reg- ister and the operation being performed in parallel (NEGF) writes to the same register, then STF accepts as input the contents of the register before it is modi- fied by the NEGF.
	If $src2$ and $dst2$ point to the same location, $src2$ is read before the write to $dst2$.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF 1 if a floating-point underflow occurs, 0 unchanged otherwise. LV 1 if a floating-point overflow occurs, unchanged otherwise. UF 1 if a floating-point underflow occurs, 0 otherwise. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if a floating-point overflow occurs, 0 otherwise. C Unaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.

NEGF *AR4--(1),R7 || STF R2,*++AR5(1)

Before Instruction:

 $\begin{array}{l} AR4 = 8098E1h \\ R7 = 0h \\ R2 = 0733C00000h = 1.79750e + 02 \\ AR5 = 809803h \\ Data at 8098E1h = 57B400000h = 6.281250e + 01 \\ Data at 809804h = 0h \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

A fter Instruction:

 $\begin{array}{l} \mathsf{AR4} = 8098\mathsf{E0h} \\ \mathsf{R7} = 0584\mathsf{C00000h} = -\ 6.281250\mathsf{e} + 01 \\ \mathsf{R2} = 0733\mathsf{C00000h} = 1.79750\mathsf{e} + 02 \\ \mathsf{AR5} = 809804\mathsf{h} \\ \mathsf{Data} \ at \ 8098\mathsf{E1h} = 57\mathsf{B4000h} = 6.281250\mathsf{e} + 01 \\ \mathsf{Data} \ at \ 809804\mathsf{h} = 733\mathsf{C000h} = 1.79750\mathsf{e} + 02 \\ \mathsf{LUF} \ \mathsf{LV} \ \mathsf{UF} \ \mathsf{N} \ \mathsf{Z} \ \mathsf{V} \ \mathsf{C} = 0 \ \mathsf{0} \ \mathsf{0} \ \mathsf{0} \ \mathsf{0} \ \mathsf{0} \ \mathsf{0} \end{array}$

Syntax	NEGI	src, dst

Operation

Operands

- src general addressing modes (G):
 - 00 register (Rn, $0 \le n \le 27$)
 - 01 direct
 - indirect 10

 $0 - src \rightarrow dst$

immediate 11

dst register (Rn, $0 \le n \le 27$)

Encodina

Encounty				,		
	31 0 0 0 0 1 1	24 23 0 0 0 G	16 dst	15	87 0 111111111 src]
Description				erands is loaded in to be signed intege	ito the <i>dst</i> register. The <i>ds</i> ers.	st
Cycles	. 1					
Status Bits	Thes LUF LV UF N Z V C	Unaffecter 1 if an inter 0. 1 if a nega 1 if a zero 1 if an inter	d. eger overflow o ative result is g result is gene	occurs, unchanged generated, 0 otherw rated, 0 otherwise occurs, 0 otherwise	vise.).
Mode Bit	OVM	Operation is	affected by O	VM bit value.	`	
Example	NEGI	174 , R5	(174 = 02	AEh)		

Before Instruction:

R5 = 0DCh = 220LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

R5 = 0FFFFF52 = -174LUF LV UF N Z V C = 0 0 0 1 0 0 1

NEGI||STI Parallel NEGI and STI

Syntax	NEGI src2, dst1 STI src3, dst2
Operation	$\begin{array}{l} 0 - src2 \rightarrow dst1 \\ src3 \rightarrow dst2 \end{array}$
Operands	src2indirect (disp = 0, 1, IR0, IR1)dst1register (Rn1, $0 \le n1 \le 7$)src3register (Rn2, $0 \le n2 \le 7$)dst2indirect (disp = 0, 1, IR0, IR1)
Encoding	

31	24 23	16 15	8	7 0
	0 0 1 0 dst1	0 0 0 src3	dst2	src2

Description

An integer negation and an integer store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (NEGI) writes to the same register, then STI accepts as input the contents of the register before it is modified by the NEGI.

If *src2* and *dst2* point to the same location, *src2* is read before the write to *dst2*.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0. **LUF** Unaffected.

LV 1 if an integer overflow occurs, unchanged otherwise.

UF 0.

1

N 1 if a negative result is generated, 0 otherwise.

Z 1 if a zero result is generated, 0 otherwise.

V 1 if an integer overflow occurs, 0 otherwise.

C 1 if a borrow occurs, 0 otherwise.

Mode Bit

OVM Operation is affected by OVM bit value.

NEGI *-AR3,R2 · || STI R2,*AR1++

Before Instruction:

 $\begin{array}{l} AR3 = 80982Fh \\ R2 = 19h = 25 \\ AR1 = 8098A5h \\ Data at 80982Eh = 0DCh = 220 \\ Data at 8098A5h = 0h \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 0 \end{array}$

After Instruction:

 $\begin{array}{l} AR3 = 80982Fh \\ R2 = 0FFFFFF24h = -220 \\ AR1 = 8098A6h \\ Data at 80982Eh = 0DCh = 220 \\ Data at 8098A5h = 19h = 25 \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1 \end{array}$

Syntax	NOP src
Operation	No ALU or multiplier operations. ARn is modified if <i>src</i> is specified in indirect mode.
Operands	<pre>src general addressing modes (G): 0 0 register (no operation) 1 0 indirect (modify ARn, 0 ≤ n ≤ 7)</pre>
Encoding	
31	24 23 16 15 8 7 0 0 1 1 0 0 1 G 0 0 0 0 0 src
Description	If the <i>src</i> operand is specified in the indirect mode, the specified addressing operation is performed and a dummy memory read occurs. If the <i>src</i> operand is omitted, no operation is performed.
Cycles	1
Status Bits	LUFUnaffected.LVUnaffected.UFUnaffected.NUnaffected.ZUnaffected.VUnaffected.CUnaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example 1	NOP
	Before Instruction:
•	PC = 3Ah
	After Instruction:
	PC = 3Bh
Example 2	NOP *AR3(1)
	Before Instruction:
	PC = 5h AR3 = 809900h
	After Instruction:
	PC = 6h AR3 = 8098FFh

Syntax	NORM src, dst
Operation	norm (<i>src</i>) \rightarrow <i>dst</i>
Operands	src general addressing modes (G): $0 0$ register (Rn, $0 \le n \le 7$) $0 1$ direct $1 0$ indirect $1 1$ immediate

Encoding

31	24 23	16 15	87	0
0 0 0	0 1 1 0 1 0 G	dst	src	

Description

The *src* operand is assumed to be an unnormalized floating-point number; i.e., the implied bit is set equal to the sign bit. The *dst* is set equal to the normalized *src* operand with the implied bit removed. The *dst* operand exponent is set to the *src* operand exponent minus the size of the left-shift necessary to normalize the *src*. The *dst* operand is assumed to be a normalized floating-point number.

If *src* (exp) = -128 and *src* (man) = 0, then *dst* = 0, *Z* = 1, and UF = 0. If *src* (exp) = -128 and *src* (man) \neq 0, then *dst* = 0, *Z* = 0, and UF = 1. For all other cases of the *src*, if a floating-point underflow occurs, then *dst* (man) is forced to 0 and *dst* (exp) = -128. If *src* (man) = 0, then *dst* (man) = 0 and *dst* (exp) = -128. Refer to Section 4.6.

Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF 1 if a floating-point underflow occurs, unchanged otherwise. LV Unaffected. UF 1 if a floating-point underflow occurs, 0 otherwise. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 0. C Unaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.

NORM R1, R2

Before Instruction:

R1 = 0400003AF5h R2 = 070C80000h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

R1 = 0400003AF5h R2 = F26BD40000h = 1.12451613e - 04 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	NOT src, dst
Operation	$\sim src \rightarrow dst$
Operands	src general addressing modes (G): $0 0$ register (Rn, $0 \le n \le 27$) $0 1$ direct $1 0$ indirect $1 1$ immediate
	dst register (Rn, $0 \le n \le 27$)
Encoding 31 0 0 0	24 23 16 15 8 7 0 1 1 0 1 1 G dst src
Description	The bitwise logical-complement of the <i>src</i> operand is loaded into the <i>dst</i> regis- ter. The complement is formed by a logical-NOT of each bit of the <i>src</i> operand. The <i>dst</i> and <i>src</i> operands are assumed to be unsigned integers.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV Unaffected. UF 0. N MSB of the output. Z 1 if a zero result is generated, 0 otherwise. V 0. C Unaffected.
Mode Bit	OVM Operation is affected by OVM bit value.
Example	NOT @982Ch,R4
	Before Instruction: $DP = 80h$ $R4 = 0h$ Data at $80982Ch = 5E2Fh$ LUF LV UF N Z V C = 0 0 0 0 0 0 0After Instruction:
	DP = 80h R4 = 0FFFFA1D0h Data at 80982Ch = 5E2Fh LUF LV UF N Z V C = 0 0 0 1 0 0 0

NOT||STI Parallel NOT and STI

1 1 1 0 0 1 1

Syntax	NOT src2, dst1
Operation	\sim src2 \rightarrow dst1 src3 \rightarrow dst2
Operands	src2indirect (disp = 0, 1, IR0, IR1) $dst1$ register (Rn1, $0 \le n1 \le 7$) $src3$ register (Rn2, $0 \le n2 \le 7$) $dst2$ indirect (disp = 0, 1, IR0, IR1)
Encoding	
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

0 0 0

Description A bitwise logical-NOT and an integer store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (NOT) writes to the same register, then STI accepts as input the contents of the register before it is modified by the NOT.

src3

If *src2* and *dst2* point to the same location, *src2* is read before the write to *dst2*.

dst2

src2

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 - R0. LUF Unaffected.

LV Unaffected.

dst1

UF 0.

1

- **N** MSB of the output.
- Z 1 if a zero result is generated, 0 otherwise.
- **V** 0.
- **C** Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

NOT *+AR2,R3

Before Instruction:

AR2 = 8099CBh R3 = 0h R7 = 0DCh = 220 AR4 = 809850h IR1 = 10h Data at 8099CCh = 0C2Fh Data at 809840h = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

AR2 = 8099CBh R3 = 0FFFFF3D0h R7 = 0DCh = 220 AR4 = 809840h IR1 = 10h Data at 8099CCh = 0C2Fh Data at 809840h = 0DCh = 220 LUF LV UF N Z V C = 0 0 0 1 0 0 0

OR Bitwise Logical-OR

Syntax	OR src, dst
Operation	$dst OR src \rightarrow dst$
Operands	src general addressing modes (G): $0 0$ register (Rn, $0 \le n \le 27$) $0 1$ direct $1 0$ indirect $1 1$ immediate (not sign-extended)
	dst register (Rn, $0 \le n \le 27$)
Encoding 31 0 0 0	24 23 16 15 8 7 0 1 0 0 0 0 0 G dst src src
Description	The bitwise logical OR between the <i>src</i> and <i>dst</i> operands is loaded into the <i>dst</i> register. The <i>dst</i> and <i>src</i> operands are assumed to be unsigned integers.
Cycles	1
Status Bits	These condition flags are modified only if the destination register is R7 — R0.LUFUnaffected.LVUnaffected.UF0.NMSB of the output.Z1 if a zero result is generated, 0 otherwise.V0.CUnaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	OR *++AR1(IR1), R2
	Before Instruction: AR1 = 809800h IR1 = 4h R2 = 012560000h Data at 809804h = 2BCDh LUF LV UF N Z V C = 0 0 0 0 0 0 0 0
	After Instruction:
	$\begin{array}{l} AR1 = 809804h \\ IR1 = 4h \\ R2 = 012562BCDh \\ Data at 809804h = 2BCDh \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \end{array}$

Operation

src1 OR src2 \rightarrow dst

Operands

src1 three-operand addressing modes (T):

- 0.0 register (Rn1, 0 n1 \leq 27)
- 0 1 indirect (disp = 0, 1, IR0, IR1)
- 10 register (Rn1, $0 \le n1 \le 27$)
- 1 1 indirect (disp = 0, 1, IR0, IR1)

src2 three-operand addressing modes (T):

- 0 0 register (Rn2, $0 \le n2 \le 27$)
- 0.1 register (Rn2, $0 \le n2 \le 27$)
- 1 0 indirect (disp = 0, 1, IR0, IR1)
- 1 1 indirect (disp = 0, 1, IR0, IR1)

dst register (Rn, $0 \le n \le 27$)

Encoding

31	24 23		16 15	8	7	0
0 0 1	0 0 1 0 1 1	T dst	src1		src2	1 1

Description

The bitwise logical-OR between the *src1* and *src2* operands is loaded into the *dst* register. The *src1*, *src2*, and *dst* operands are assumed to be unsigned integers.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0.

- LUF Unaffected.
- LV Unaffected.

UF 0.

1

- N MSB of the output.
- **Z** 1 if a zero result is generated, 0 otherwise.
- **V** 0.
- C Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

OR3 *++AR1(IR1),R2,R7

Before Instruction:

 $\begin{array}{l} AR1 = 809800h \\ IR1 = 4h \\ R2 = 012560000h \\ R7 = 0h \\ Data at 809804h = 2BCDh \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \end{array}$

After Instruction:

 $\begin{array}{l} AR1 = 809804h \\ IR1 = 4h \\ R2 = 012560000h \\ R7 = 012562BCDh \\ Data at 809804h = 2BCDh \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \end{array}$

Syntax	OR3 src2, src1, dst1 STI src3, dst2
Operation	src1 OR src2 \rightarrow dst1 src3 \rightarrow dst2
Operands	$\begin{array}{l} src1 \text{ register (Rn1, 0 \le n1 \le 7)} \\ src2 \text{ indirect (disp = 0, 1, IR0, IR1)} \\ dst1 \text{ register (Rn2, 0 \le n2 \le 7)} \\ src3 \text{ register (Rn3, 0 \le n3 \le 7)} \\ dst2 \text{ indirect (disp = 0, 1, IR0, IR1)} \end{array}$

Encoding

31	24 23	16	15 8	7 0
1 1 -	0 1 0 0 dst1	src1 src3	dst2	src2

A bitwise logical-OR and an integer store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (OR3) writes to the same register, then STI accepts as input the contents of the register before it is modified by the OR3.

If *src2* and *dst2* point to the same location, *src2* is read before the write to *dst2*.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0.

- LUF Unaffected.
- LV Unaffected.
- **UF** 0.

1

- N MSB of the output.
- **Z** 1 if a zero result is generated, 0 otherwise.
- **V** 0.
- C Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

OR3 *++AR2,R5,R2 || STI R6,*AR1--

Before Instruction:

 $\begin{array}{l} AR2 = 809830h \\ R5 = 800000h \\ R2 = 0h \\ R6 = 0DCh = 220 \\ AR1 = 809883h \\ Data at 809831h = 9800h \\ Data at 809883h = 0h \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \end{array}$

After Instruction:

 $\begin{array}{l} AR2 = 809831h\\ R5 = 80000h\\ R2 = 809800h\\ R6 = 0DCh = 220\\ AR1 = 809882h\\ Data at 809831h = 9800h\\ Data at 80983h = 0DCh = 220\\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \end{array}$

Syntax	POP dst
Operation	*SP- $- \rightarrow dst$
Operands	dst register (Rn, $0 \le n \le 27$)
Encoding	
31	24 23 16 15 87 0 0 1 1 1 0 0 0 1 dst 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Description	The top of the current system stack is popped and loaded into the <i>dst</i> register (32 LSBs). The top of the stack is assumed to be a signed integer. The POP is performed with a postdecrement of the stack pointer. The exponent bits of an extended precision register (R7–R0) are left unmodified.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV Unaffected. UF 0. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 0. C Unaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	POP R3
	Before Instruction:
	SP = 809856h R3 = 012DAh = 4,826 Data at 809856h = 0FFFF0DA4h = - 62,044 LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	SP = 809855h R3 = 0FFFF0DA4h = $-62,044$ Data at 809856h = 0FFFF0DA4h = $-62,044$ LUF LV UF N Z V C = 0 0 0 1 0 0 0

POPF POP Floating-Point

6.02	
Syntax	POPF dst
Operation	*SP- \rightarrow dst1
Operands	dst register (Rn, $0 \le n \le 7$)
Encoding	
31 0 0 0 0 0	24 23 16 15 87 0 1 1 1 0 1 0 1 dst 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Description	The top of the current system stack is popped and loaded into the <i>dst</i> register (32 MSBs). The top of the stack is assumed to be a floating-point number. The POP is performed with a postdecrement of the stack pointer. The 8 LSBs of an extended precision register (R7–R0) are zero filled.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. UF 0. LV Unaffected. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 0. C Unaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	POPF R4
	Before Instruction:
	SP = 80984Ah R4 = 025D2E0123h = 6.91186578e + 00 Data at 80984Ah = 5F2C1302h = 5.32544007e + 28 LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	$\begin{array}{l} SP = 809849h \\ R4 = 5F2C130200h = 5.32544007e + 28 \\ Data at 80984Ah = 5F2C1302h = 5.32544007e + 28 \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 0 \end{array}$

Syntax	PUSH src
Symax	FUSH SIC

Operation $src \rightarrow *++SP$

Operands

src register (Rn, $0 \le n \le 27$)

Encoding

31	24 23	16 15 8 7	0
0 0 0	0 1 1 1 1 0 0 1	src 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0

Description

The contents of the *src* register (32 LSBs) are pushed on the current system stack. The *src* is assumed to be a signed integer. The PUSH is performed with a preincrement of the stack pointer. The integer or mantissa portion of an extended precision register (R7–R0) is saved with this instruction.

Cycles

Status Bits

LUF Unaffected.

1

- LV Unaffected.
- UF Unaffected.
- N Unaffected.
- Z Unaffected.
- V Unaffected.
- **C** Unaffected:

Mode Bit

OVM Operation is not affected by OVM bit value.

Example

Before Instruction:

PUSH R6

SP = 8098AEh R6 = 815Bh = 33,115 Data at 8098AFh = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

SP = 8098AFh R6 = 815Bh = 33,115 Data at 8098AFh = 815Bh = 33,115 LUF LV UF N Z V C = 0 0 0 0 0 0 0

PUSHF PUSH Floating-Point

Syntax	PUSHF src
•	
Operation	$src \rightarrow *++SP$
Operands	<i>src</i> register (Rn, $0 \le n \le 7$)
Encoding	
	24 23 16 15 87 0 0 1 1 1 1 0 1 src 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Description	The contents of the <i>src</i> register (32 MSBs) are pushed on the current system stack. The <i>src</i> is assumed to be a floating-point number. The PUSH is performed with a preincrement of the stack pointer. The 8 LSBs of the mantissa are not saved. (Note the difference in R2 and the value on the stack in the example below.)
Cycles	1
Status Bits	LUFUnaffected.LVUnaffected.UFUnaffected.NUnaffected.ZUnaffected.VUnaffected.CUnaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	PUSHF R2
	Before Instruction:
	SP = 809801h R2 = 025C128081h = 6.87725854e + 00 Data at 809802h = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	SP = 809802h R2 = 025C128081h = 6.87725854e + 00 Data at 809802h = 025C1280h = 6.87725830e + 00 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	RETIcond
Operation	If <i>cond</i> is true: *SP $ \rightarrow$ PC 1 \rightarrow ST (GIE).
	Else, continue.
Operands	None
Encoding	
31 0 1 1	24 23 16 15 87 0 1 1 0 0 0 0 0 0 cond 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Description	A conditional return is performed. If the condition is true, the top of the stack is popped to the PC, and 1 is written to the global interrupt enable (GIE) bit of the status register. This has the effect of enabling all interrupts for which the corresponding interrupt enable bit is a 1.
	The TMS320C3x provides 20 condition codes that can be used with this in- struction (see Section 10.2 for a list of condition mnemonics, encoding, and flags). Condition flags are set on a previous instruction only when the destina- tion register is one of the extended-precision registers (R7–R0) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed.
Cycles	4
Status Bits	LUFUnaffected.LVUnaffected.UFUnaffected.NUnaffected.ZUnaffected.VUnaffected.CUnaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.

RETINZ

Before Instruction:

PC = 456h SP = 809830h ST = 0h Data at 809830h = 123h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

PC = 123h SP = 80982Fh ST = 2000h Data at 809830h = 123h LUF LV UF N Z V C = 0 0 0 0 0 0 0

Return From Subroutine Conditionally RETScond

Syntax	RETScond
Operation	If <i>cond</i> is true: *SP $ \rightarrow$ PC. Else, continue.
Operands	None
Encoding	
31 0 1 1	24 23 16 15 87 0 1 1 0 0 0 1 0 0 cond 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Description	A conditional return is performed. If the condition is true, the top of the stack is popped to the PC.
	The TMS320C3x provides 20 condition codes that can be used with this in- struction (see Section 10.2 for a list of condition mnemonics, encoding, and flags). Condition flags are set on a previous instruction only when the destina- tion register is one of the extended-precision registers (R7–R0) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed.
Cycles	4
Status Bits	LUFUnaffected.LVUnaffected.UFUnaffected.ZUnaffected.ZUnaffected.CUnaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	RETSGE
	Before Instruction:
	PC = 123h SP = 80983Ch Data at 80983Ch = 456h LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	PC = 456h SP = 80983Bh Data at 80983Ch = 456h LUF LV UF N Z V C = 0 0 0 0 0 0 0


Syntax	RND src, dst
Operation	$rnd(src) \rightarrow dst$
Operands	src general addressing modes (G): $0 0$ register (Rn, $0 \le n \le 7$) $0 1$ direct $1 0$ indirect $1 1$ immediate
	dst register (Rn, $0 \le n \le 7$)
Encoding	
31 0 0 0	24 23 16 15 87 0 1 0 0 0 1 0 G dst src
Description	The result of rounding the <i>src</i> operand is loaded into the <i>dst</i> register. The <i>src</i> operand is rounded to the nearest single-precision floating-point value. If the <i>src</i> operand is exactly half-way between two single-precision values, it is rounded to the most positive of those values.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF 1 if a floating-point underflow occurs, unchanged otherwise. LV 1 if a floating-point overflow occurs, unchanged otherwise. UF 1 if a floating-point underflow occurs, 0 otherwise. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if a floating-point overflow occurs, 0 otherwise. C Unaffected.
Mode Bit	OVM Operation is affected by OVM bit value.
Example	RND R5, R2
	Before Instruction:
	R5 = 0733C16EEFh = 1.79755599e + 02 R2 = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	R5 = 0733C16EEFh = 1.79755599e + 02 R2 = 0733C16F00h = 1.79755600e + 02 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax ROL dst

Operation dst left-rotated 1 bit $\rightarrow dst$

Operands dst register (Rn, $0 \le n \le 27$)

Encoding




Description

The contents of the *dst* operand are left-rotated one bit and loaded into the *dst* register. This is a circular rotate with the MSB transferred into the LSB.

Rotate left:

1



Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0.

- LUF Unaffected.
- LV Unaffected.

UF 0.

- **N** MSB of the output.
- **Z** 1 if a zero output is generated, 0 otherwise.
- **V** 0.
- **C** Set to the value of the bit rotated out of the high-order bit. Unaffected if *dst* is not R7 R0.

Mode Bit

OVM Operation is not affected by OVM bit value.

Example

ROL R3

Before Instruction:

R3 = 80025CD4h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

R3 = 0004B9A9h LUF LV UF N Z V C = 0 0 0 0 0 1

ROLC Rotate Left Through Carry

Syntax	ROLC dst
Operation	dst left-rotated 1 bit through carry bit \rightarrow dst
Operands	dst register (Rn, $0 \le n \le 27$)
Encoding	
31 0 0 0	24 23 16 15 87 0 1 0 0 1 0 0 1 1 dst 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Description	The contents of the <i>dst</i> operand are left-rotated one bit through the carry bit and loaded into the <i>dst</i> register. The MSB is rotated to the carry bit, at the same time the carry bit is transferred to the LSB.
	Rotate left through carry bit:
	$ \begin{array}{c} \longleftarrow C \longrightarrow dst \longrightarrow \\ \hline \end{array} $
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV Unaffected. UF 0. N MSB of the output. Z 1 if a zero output is generated, 0 otherwise. V 0. C Set to the value of the bit rotated out of the high-order bit. If <i>dst</i> is not R7 — R0, then C is shifted into the <i>dst</i> but not changed.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example 1	ROLC R3
	Before Instruction:
	R3 = 00000420h LUF LV UF N Z V C = 0 0 0 0 0 1
	After Instruction:
	R3 = 000000841h LUF LV UF N Z V C = 0 0 0 0 0 0 0

Before Instruction:

ROLC R3

R3 = 80004281h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

R3 = 00008502h LUF LV UF N Z V C = 0 0 0 0 0 1

ROR Rotate Right

Syntax	ROR
--------	-----

Operation

dst

dst right-rotated 1 bit through carry bit \rightarrow dst

Operands dst register (Rn, $0 \le n \le 27$)

Encoding

31	24 23	16 15	87	0
0 0 0	10010111	dst 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0

Description

The contents of the *dst* operand are right-rotated one bit and loaded into the dst register. The LSB is rotated into the carry bit and also transferred into the MSB.

Rotate right:

1

dst -→ C

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected.

- LV Unaffected.
- UF
 - 0.
- N MSB of the output.
- Ζ 1 if a zero output is generated, 0 otherwise.

V 0.

С Set to the value of the bit rotated out of the high-order bit. Unaffected if dst is not R7 - R0.

OVM Operation is not affected by OVM bit value.

Example

Mode Bit

ROR R7

Before Instruction:

R7 = 00000421hLUF LV UF N Z V C=0 0 0 0 0 0 0

After Instruction:

R7 = 80000210hLUF LV UF N Z V C=0 0 0 1 0 0 1 Syntax RORC dst

Operation dst right-rotated 1 bit through carry bit $\rightarrow dst$

dst register (Rn, $0 \le n \le 27$)

Operands

Encoding

31	24 23	16 15	87	0
0 0 0	10011011	dst 1 1 1 1		1 1 1

Description

The contents of the *dst* operand are right-rotated one bit through the status register's carry bit. This could be viewed as a 33-bit shift. The carry bit value is rotated into the MSB of the *dst*, while at the same time, the *dst* LSB is rotated into the carry bit.

Rotate right through carry bit:

 \rightarrow C \rightarrow dst \rightarrow

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 - R0.

- LUF Unaffected.
- LV Unaffected.

UF 0.

1

- N MSB of the output.
- **Z** 1 if a zero output is generated, 0 otherwise.

OVM Operation is not affected by OVM bit value.

V 0.

C Set to the value of the bit rotated out of the high-order bit. If *dst* is not R7 — R0, then C is shifted in but not changed.

Mode Bit

Example

RORC R4

Before Instruction:

R4 = 80000081h LUF LV UF N Z V C = 0 0 0 1 0 0 0

After Instruction:

R4 = 40000040h LUF LV UF N Z V C = 0 0 0 0 0 1

RPTB Repeat Block

Syntax	RPTB src
Operation	$src \rightarrow RE$ 1 \rightarrow ST (RM) Next PC \rightarrow RS
Operands	src long-immediate addressing mode
Encoding 31 0 1 1	24 23 16 15 87 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Description	RPTB allows a block of instructions to be repeated a number of times without any penalty for looping. This instruction activates the block repeat mode of up- dating the PC. The <i>src</i> operand is a 24-bit unsigned immediate value that is loaded into the repeat end address (RE) register. A 1 is written into the repeat mode bit of status register St (RM) to indicate that the PC is being updated in the repeat mode. The address of the next instruction is loaded into the repeat start address (RS) register.
Cycles	4
Status Bits	LUFUnaffected.LVUnaffected.UFUnaffected.NUnaffected.ZUnaffected.VUnaffected.CUnaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	RPTB 127h
a.	Before Instruction:
	PC = 123h ST = 0h RE = 0h RS = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	PC = 124h ST = 100h RE = 127h RS = 124h LUF LV UF N Z V C = 0 0 0 0 0 0 0
10-160	Assembly Language Instructions

Assembly Language Instructions

Syntax	RPTS	src

Operation

 $src \rightarrow RC$ 1 \rightarrow ST (RM)

Next PC \rightarrow RS Next PC \rightarrow RE

 $1 \rightarrow S$

Operands

<i>src</i> general	addressing	modes	(G):

- 00 register
- 01 direct
- 10 indirect
- 11 immediate

Encoding

31	24 23	16 15	87	0
0 0 0 1	0 0 1 1 1 G	1 1 0 1 1	src	

Description

The RPTS instruction allows a single instruction to be repeated a number of times without any penalty for looping. Fetches can also be made from the instruction register (IR), thus avoiding repeated memory access.

The *src* operand is loaded into the repeat counter (RC). A 1 is written into the repeat mode bit of the status register ST (RM). A 1 is also written into the repeat single bit (S). This indicates that the program fetches are to be performed only from the instruction register. The next PC is loaded into the repeat end address (RE) register and the repeat start address (RS) register.

For the immediate mode, the *src* operand is assumed to be an unsigned integer and is not sign-extended.

Cycles Status Bits

LUF Unaffected.

4

- LV Unaffected.
- UF Unaffected.
- N Unaffected.
- Z Unaffected.
- V Unaffected.
- C Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

Before Instruction:

PC = 123h							
ST = 0h							
RS = 0h							
RE = 0h							
RC = 0h							
AR5 = 0FFh							
LUF LV UF N Z V $C = 0$	0	0	0	0	0	0	

After Instruction:

PC = 124	1h										
ST = 100)h										
RS = 124	1h										
RE = 124	1h										
RC = 0FI	Fh										
AR5 = 0F	Fh										
LUF LV	UF	Ν	Ζ	V	C = 0	0	0	0	0	0	0

Syntax	SIGI
Operation	Signal interlocked operation. Wait for interlock acknowledge. Clear interlock.
Operands	None
Encoding	
31 0 0 0 1	24 23 16 15 87 0 0 1 0 0 0 0 0 0 0 0 0 0 0
Description	An interlocked operation is signaled over XF0 and XF1. After the interlocked operation is acknowledged, the interlocked operation ends. SIGI ignores the external ready signals. Refer to Section 6.4 on page 6-10 for detailed information.
Cycles	1
Status Bits	LUFUnaffected.LVUnaffected.UFUnaffected.NUnaffected.ZUnaffected.VUnaffected.CUnaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.

STF Store Floating-Point

Syntax	STF src, dst	
Operation	$src \rightarrow dst$	
Operands	src register (Rn, $0 \le n \le 7$)	
	<i>dst</i> general addressing modes (G): 0 1 direct 1 0 indirect	
Encoding		
31 0 0 0 1	24 23 16 15 87 0 0 1 0 G src dst	
Description	The <i>src</i> register is loaded into the <i>dst</i> memory location. The <i>src</i> and <i>dst</i> oper- ands are assumed to be floating-point numbers.	
Cycles	1	
Status Bits	LUFUnaffected.LVUnaffected.UFUnaffected.NUnaffected.ZUnaffected.VUnaffected.CUnaffected.	
Mode Bit	OVM Operation is not affected by OVM bit value.	
Example	STF R2,@98A1h	
	Before Instruction:	
	DP = 80h R2 = 052C501900h = 4.30782204e + 01 Data at 8098A1h = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0	
	After Instruction:	
	DP = 80h R2 = 052C501900h = 4.30782204e + 01 Data at 8098A1h = 52C5019h = 4.30782204e + 01 LUF LV UF N Z V C = 0 0 0 0 0 0 0	

Syntax	STFI src, dst
Operation	$src \rightarrow dst$ Signal end of interlocked operation.
Operands	<i>src</i> register (Rn, $0 \le n \le 7$)
. ·	<i>dst</i> general addressing modes (G): 0 1 direct 1 0 indirect

Encoding

31	24 23	16 15	8 7	0
0 0 0	101001 G	src	dst	

Description

The src register is loaded into the dst memory location. An interlocked operation is signaled over pins XF0 and XF1. The src and dst operands are assumed to be floating-point numbers. Refer to Section 6.4 on page 6-10 for detailed information.

Cycles Status Bits

LUF Unaffected.

1

- LV Unaffected.
- UF Unaffected.
- Unaffected. Ν
- Ζ Unaffected.
- V Unaffected. С
- Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

Example

STFI R3,*-AR4

Before Instruction:

R3 = 0733C00000h = 1.79750e + 02 AR4 = 80993Ch Data at 80993Bh = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

R3 = 0733C00000h = 1.79750e + 02AR4 = 80993Ch Data at 80993Bh = 733C000h = 1.79750e + 02 LUF LV UF N Z V C=0 0 0 0 0 0 0

STF||STF Parallel Store Floating-Point

Syntax		STF src2, dst2
Oymax		STF src1, dst1
Operation		$src2 \rightarrow dst2$ $src1 \rightarrow dst1$
Operands		src1register (Rn1, $0 \le n1 \le 7$)dst1indirect (disp = 0, 1, IR0, IR1)src2register (Rn2, $0 \le n2 \le 7$)dst2indirect (disp = 0, 1, IR0, IR1)
Encoding	31	24 23 16 15 8 7 0
		0 0 0 src2 0 0 0 src1 dst1 dst2
Description		Two STF instructions are executed in parallel. Both <i>src1</i> and <i>src2</i> are assumed to be floating-point numbers.
Cycles		1
Status Bits		LUFUnaffected.LVUnaffected.UFUnaffected.XUnaffected.ZUnaffected.VUnaffected.CUnaffected.
Mode Bit		OVM Operation is not affected by OVM bit value.
Example		STF R4,*AR3 STF R3,*++AR5
		Before Instruction:
• •		$\begin{array}{l} R4 = 070C800000h = 1.4050e + 02\\ AR3 = 809835h\\ R3 = 0733C00000h = 1.79750e + 02\\ AR5 = 8099D2h\\ Data at 809835h = 0h\\ Data at 8099D3h = 0h\\ LUF LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$
		After Instruction:
		$\begin{array}{l} R4 = 070C800000h = 1.4050e + 02\\ AR3 = 809834h\\ R3 = 0733C00000h = 1.79750e + 02\\ AR5 = 8099D3h\\ Data \ at \ 809835h = 070C8000h = 1.4050e + 02\\ Data \ at \ 8099D3h = 0733C000h = 1.79750e + 02\\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

Syntax	STI src, dst
Operation	$src \rightarrow dst$
Operands	<i>src</i> register (Rn, $0 \le n \le 27$)
	<i>dst</i> general addressing modes (G): 0 1 direct 1 0 indirect
Encoding	
31 0 0 0 1	24 23 16 15 87 0 0 1 0 1 0 G src . dst
Description	The <i>src</i> register is loaded into the <i>dst</i> memory location. The <i>src</i> and <i>dst</i> oper- ands are assumed to be signed integers.
Cycles	1
Status Bits	LUFUnaffected.LVUnaffected.UFUnaffected.NUnaffected.ZUnaffected.VUnaffected.CUnaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	STI R4,0982Bh
	Before Instruction:
	DP = 80h R4 = 42BD7h = 273,367 Data at 80982Bh = 0E5FCh = 58,876 LUF LV UF N Z V C = 0 0 0 0 0 0 0 After Instruction:
	After Instruction: DP = 80h R4 = 42BD7h = 273,367 Data at 80982Bh = 42BD7h = 273,367 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	STII src, dst
Operation	$src \rightarrow dst$ Signal end of interlocked operation.
Operands	<i>src</i> register (Rn, $0 \le n \le 27$)
•	<i>dst</i> general addressing modes (G): 0 1 direct 1 0 indirect
Encoding	
31 0 0 0 1	24 23 16 15 87 0 0 1 0 1 1 G src dst
Description	The <i>src</i> register is loaded into the <i>dst</i> memory location. An interlocked opera- tion is signaled over pins XF0 and XF1. The <i>src</i> and <i>dst</i> operands are assumed to be signed integers. Refer to Section 6.4 for detailed information.
Cycles	1
Status Bits	LUFUnaffected.LVUnaffected.UFUnaffected.NUnaffected.ZUnaffected.VUnaffected.CUnaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	STII R1,098AEh
	Before Instruction:
· · ·	DP = 80h R1 = 78Dh Data at 8098AEh = 25Ch
	After Instruction:
	DP = 80h R1 = 78Dh Data at 8098AEh = 78Dh

Syntax	STI src2, dst2 STI src1, dst1
Operation	$src2 \rightarrow dst2$ $src1 \rightarrow dst1$
Operands	src1register (Rn1, $0 \le n1 \le 7$)dst1indirect (disp = 0, 1, IR0, IR1)src2register (Rn2, $0 \le n2 \le 7$)dst2indirect (disp = 0, 1, IR0, IR1)
Encoding	
31 1 1 0	24 23 16 15 8 7 0 0 0 0 1 src2 0 0 src1 dst1 dst2
Description	Two integer stores are performed in parallel. If both stores are executed to the same address, the value written is that of STI <i>src2, dst2.</i>
Cycles	1
Status Bits	LUFUnaffected.LVUnaffected.UFUnaffected.NUnaffected.ZUnaffected.VUnaffected.CUnaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	STI R0,*++AR2(IR0) STI R5,*AR0
	Before Instruction:
	$ \begin{array}{l} R0 = 0DCh = 220 \\ AR2 = 809830h \\ IR0 = 8h \\ R5 = 35h = 53 \\ AR0 = 8098D3h \\ Data at 809838h = 0h \\ Data at 8098D3h = 0h \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \\ \end{array} $

After Instruction:

 $\begin{array}{l} R0 = 0DCh = 220\\ AR2 = 809838h\\ IR0 = 8h\\ R5 = 35h = 53\\ AR0 = 8098D3h\\ Data at 809838h = 0DCh = 220\\ Data at 8098D3h = 35h = 53\\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 0 \end{array}$

Syntax	SUBB src, dst	
Operation	$dst - src - C \rightarrow dst$	
Operands	src general addressing modes (G): $0 0$ register (Rn, $0 \le n \le 27$) $0 1$ direct $1 0$ indirect $1 1$ immediate	
	dst register (Rn, $0 \le n \le 27$)	
Encoding		
31 0 0 0	24 23 16 15 87 0 1 0 1 1 0 1 G dst src	
Description	The difference of the <i>dst, src,</i> and C operands is loaded into the <i>dst</i> register. The <i>dst</i> and <i>src</i> operands are assumed to be signed integers.	
Cycles	1	
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV 1 if an integer overflow occurs, unchanged otherwise. UF 0. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if an integer overflow occurs, 0 otherwise. C 1 if a borrow occurs, 0 otherwise. 	
Mode Bit	OVM Operation is affected by OVM bit value.	
Example	SUBB *AR5++(4),R5	
	Before Instruction:	
	AP5 - 800800b	

AR5 = 809800h R5 = 0FAh = 250Data at 809800h = 0C7h = 199 LUF LV UF N Z V C=0 0 0 0 0 1

After Instruction:

AR5 = 809804h R5 = 032h = 50Data at 809800h = 0C7h = 199 LUF LV UF N Z V C=0 0 0 0 0 0 0

Syntax SUBB	13 src2, src1, dst
-------------	---------------------------

Operation

```
src1 – src2 – C \rightarrow dst
```

Operands

- src1 three-operand addressing modes (T):
 - 00 register (Rn1, $0 \le n1 \le 27$)
 - 0 1 indirect (disp = 0, 1, IR0, IR1)
 - 10 register (Rn1, $0 \le n1 \le 27$)
 - 1 1 indirect (disp = 0, 1, IR0, IR1)

src2 three-operand addressing modes (T):

- 0.0 register(Rn2, $0 \le n2 \le 27$)
- 0.1 register (Rn2, $0 \le n2 \le 27$)
- 10 indirect (disp = 0, 1, IR0, IR1)
- 1 1 indirect (disp = 0, 1, IR0, IR1)

dst register (Rn, $0 \le n \le 27$)

Encoding

31	24 23	16 15	87	0
0 0 1 0	0 1 1 0 0 T	dst src	1 src2	

Description

The difference of the *src1* and *src2* operands and the C (carry) flag is loaded into the *dst* register. The *src1*, *src2*, and *dst* operands are assumed to be signed integers.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 - R0. LUF Unaffected.

LV 1 if an integer overflow occurs, unchanged otherwise.

UF 0.

1

N 1 if a negative result is generated, 0 otherwise.

Z 1 if a zero result is generated, 0 otherwise.

V 1 if an integer overflow occurs, 0 otherwise.

C 1 if a borrow occurs, 0 otherwise.

Mode Bit

OVM Operation is affected by OVM bit value.

SUBB3 R5, *AR5++(IR0), R0

Before Instruction:

 $\begin{array}{l} AR5 = 809800h \\ IR0 = 4h \\ R5 = 0C7h = 199 \\ R0 = 0h \\ Data at 809800h = 0FAh = 250 \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 1 \end{array}$

After Instruction:

 $\begin{array}{l} AR5 = 809804h \\ IR0 = 4h \\ R5 = 0C7h = 199 \\ R0 = 32h = 50 \\ Data at 809800h = 0FAh = 250 \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

SUBC Subtract Integer Conditionally

Syntax	SUBC src, dst
Operation	If $(dst - src \ge 0)$: $(dst - src << 1)$ OR $1 \rightarrow dst$ Else: $dst << 1 \rightarrow dst$
Operands	srcgeneral addressing modes (G): $0 0$ register (Rn, $0 \le n \le 27$) $0 1$ direct $1 0$ indirect $1 1$ immediate

dst register (Rn, $0 \le n \le 27$)

Encoding

31 2	24 23	16 15 <u>8 7</u> <u>0</u>
	1 0 G dst	src

Description

The *src* operand is subtracted from the *dst* operand. The *dst* operand is loaded with a value dependent upon the result of the subtraction. If (dst - src) is greater than or equal to zero, then (dst - src) is left-shifted one bit, the least significant bit is set to 1, and the result is loaded into the *dst* register. If (dst - src) is less than zero, *dst* is left-shifted one bit and loaded into the *dst* register. The *dst* and *src* operands are assumed to be unsigned integers.

SUBC may be used to perform a single step of a multibit integer division. See subsection 11.3.4 for a detailed description.

Status Bits

Cycles

LUF	Unaffected.
LV	Unaffected.
UF	Unaffected.
Ν	Unaffected.
Z	Unaffected.
V	Unaffected.

1

C Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

Example 1 SUBC @98C5h,R1

Before Instruction:

DP = 80h R1 = 04F6h = 1270 Data at 8098C5h = 492h = 1170 LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

Example 2

SUBC 3000, R0 (3000 = 0BB8h)

Before Instruction:

R0 = 07D0h = 2000 LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

R0 = 0FA0h = 4000 LUF LV UF N Z V C = 0 0 0 0 0 0 0

SUBF Subtract Floating-Point

Syntax	SUBF src, dst
Operation	$dst - src \rightarrow dst$
Operands	src general addressing modes (G): $0 0$ register (Rn, $0 \le n \le 7$) $0 1$ direct $1 0$ indirect $1 1$ immediate
	<i>dst</i> register (Rn, $0 \le n \le 7$)
Encoding	
31 0 0 0 1	24 23 16 15 8 7 0 0 1 1 1 1 G dst src
Description	The difference of <i>the dst</i> operand minus the <i>src</i> operand is loaded into the <i>dst</i> register. The <i>dst</i> and <i>src</i> operands are assumed to be floating-point numbers.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF 1 if a floating-point underflow occurs, unchanged otherwise. LV 1 if an floating-point overflow occurs, unchanged otherwise. UF 1 if a floating-point underflow occurs, 0 otherwise. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if an floating-point overflow occurs, 0 otherwise. C Unaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	SUBF *AR0(IR0),R5
	Before Instruction:
	AR0 = 809888h $IR0 = 80h$ $R5 = 0733C00000h = 1.79750000e + 02$ $Data at 809888h = 70C8000h = 1.4050e + 02$ $LUF LV UF N Z V C = 0 0 0 0 0 0 0$
	After Instruction:
·	AR0 = 809808h $IR0 = 80h$ $R5 = 051D000000h = 3.9250e + 01$ $Data at 809888h = 70C8000h = 1.4050e + 02$ $LUF LV UF N Z V C = 0 0 0 0 0 0 0$

Operation

 $src1 - src2 \rightarrow dst$

Operands

src1 three-operand addressing modes (T):

0.0 register (Rn1, \leq n1 \leq 7)

0 1 indirect (disp = 0, 1, IR0, IR1)

- 10 register (Rn1, \leq n1 \leq 7)
- 1 1 indirect (disp = 0, 1, IR0, IR1)

src2 three-operand addressing modes (T):

- 0 0 register (Rn2, \leq n2 \leq 7)
- 0.1 register (Rn2, \leq n2 \leq 7)
- 1 0 indirect (disp = 0, 1, IR0, IR1)
- 1 1 indirect (disp = 0, 1, IR0, IR1)

dst register (Rn, $0 \le n \le 7$)

Encoding

31	24 23	16 15	87	0
0 0 1	0 0 1 1 0 1 T	dst src	1 src2	1 1

Description

The difference of the *src1* and *src2* operands is loaded into the *dst* register. The *src1*, *src2*, and *dst* operands are assumed to be floating-point numbers.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0.

LUF 1 if a floating-point underflow occurs, unchanged otherwise.

- **LV** 1 if an floating-point overflow occurs, unchanged otherwise.
- **UF** 1 if a floating-point underflow occurs, 0 otherwise.
- **N** 1 if a negative result is generated, 0 otherwise.
- **Z** 1 if a zero result is generated, 0 otherwise.
- V 1 if an floating-point overflow occurs, 0 otherwise.
- C Unaffected.

1

Mode Bit

OVM Operation is not affected by OVM bit value.

SUBF3 *AR0--(IR0),*AR1,R4

Before Instruction:

AR0 = 809888h IR0 = 80h AR1 = 809851h R4 = 0h Data at 809888h = 70C8000h = 1.4050e + 02 Data at 809851h = 733C000h = 1.79750e + 02 LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

AR0 = 809808h IR0 = 80h AR1 = 809851h R4 = 51D000000h = 3.9250e + 01 Data at 809888h = 70C8000h = 1.4050e + 02 Data at 809851h = 733C000h = 1.79750e + 02 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Example 2

SUBF3 R7,R0,R6

Before Instruction:

R7 = 57B400000h = 6.281250e + 01R0 = 34C200000h = 1.27578125e + 01 R6 = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

 $\begin{array}{l} R7 = 57B40000h = 6.281250e + 01 \\ R0 = 34C20000h = 1.27578125e + 01 \\ R6 = 5B7C80000h = -5.00546875e + 01 \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 1 \ 0 \ 0 \end{array}$

Syntax	SUBF3	src1, src2, dst1 src3, dst2
Operation	src2– sı src3→d	rc1 → dst1 lst2
Operands	<i>src2</i> indire <i>dst1</i> regist <i>src3</i> regist	ter (Rn1, $0 \le n1 \le 7$) ct (disp = 0, 1, IR0, IR1) ter (Rn2, $0 \le n2 \le 7$) ter (Rn3, $0 \le n3 \le 7$) ct (disp = 0, 1, IR0, IR1)

Encoding

31	24 23	16 15	87	0
1 1 1 0 1 0 1	dst1 src1	src3 dst2	src2	

Description

A floating-point subtraction and a floating-point store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STF) reads from a register and the operation being performed in parallel (SUBF3) writes to the same register, then STF accepts as input the contents of the register before it is modified by the SUBF3.

If *src3* and *dst1* point to the same location, *src3* is read before the write to *dst1*.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0.

- **LUF** 1 if a floating-point underflow occurs, unchanged otherwise.
- **LV** 1 if an floating-point overflow occurs, unchanged otherwise.
- **UF** 1 if a floating-point underflow occurs, 0 otherwise.
- **N** 1 if a negative result is generated, 0 otherwise.
- **Z** 1 if a zero result is generated, 0 otherwise.
- V 1 if an floating-point overflow occurs, 0 otherwise.
- C Unaffected.

1

Mode Bit

OVM Operation is not affected by OVM bit value.

SUBF3 R1,*-AR4(IR1),R0 || STF R7,*+AR5(IR0)

Before Instruction:

 $\begin{array}{l} R1 = 057B400000h = 6.28125e + 01\\ AR4 = 8098B8h\\ IR1 = 8h\\ R0 = 0h\\ R7 = 0733C00000h = 1.79750e + 02\\ AR5 = 809850h\\ IR0 = 10h\\ Data at 8098B0h = 70C8000h = 1.4050e + 02\\ Data at 809860h = 0h\\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \end{array}$

After Instruction:

 $\begin{array}{l} R1 = 057B400000h = 6.28125e + 01\\ AR4 = 8098B8h\\ IR1 = 8h\\ R0 = 061B600000h = 7.768750e + 01\\ R7 = 0733C00000h = 1.79750e + 02\\ AR5 = 809850h\\ IR0 = 10h\\ Data at 8098B0h = 70C8000h = 1.4050e + 02\\ Data at 809860h = 733C000h = 1.79750e + 02\\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \end{array}$

Operation	$dst - src \rightarrow dst$
Operands	src general addressing modes (G): $0 0$ register (Rn, $0 \le n \le 27$) $0 1$ direct $1 0$ indirect $1 1$ immediate
	dst register (Rn, $0 \le n \le 27$)
Encoding	
	24 23 16 15 87 0 1 1 0 0 0 G dst src
Description	The difference of the <i>dst</i> operand minus the <i>src</i> operand is loaded into the <i>dst</i> register. The <i>dst</i> and <i>src</i> operands are assumed to be signed integers.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV 1 if an integer overflow occurs, unchanged otherwise. UF 0. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if an integer overflow occurs, 0 otherwise. C 1 if a borrow occurs, 0 otherwise.
Mode Bit	OVM Operation is affected by OVM bit value.
Example	SUBI 220,R7
	Before Instruction:
	R7 = 226h = 550 LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	R7 = 14Ah = 330 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax

SUBI src, dst

Syntax	SUBI3 src2, src1, dst
Operation	$src1 - src2 \rightarrow dst$
Operands	src1 three-operand addressing modes (T):0 0register (Rn1, $0 \le n1 \le 27$)0 1indirect (disp = 0, 1, IR0, IR1)1 0register (Rn1, $0 \le n1 \le 27$)1 1indirect (disp = 0, 1, IR0, IR1)src2 three-operand addressing modes (T):
	0 0 register (Rn2, $0 \le n2 \le 27$) 0 1 register (Rn2, $0 \le n2 \le 27$) 1 0 indirect (disp = 0, 1, IR0, IR1) 1 1 indirect (disp = 0, 1, IR0, IR1)
	dst register (Rn, $0 \le n \le 27$)
Encoding	

:ncoaing

31			24 23		16	i 15 8	37 0
0 0	0 1 0 0	1 1	1 0	T	dst	src1	src2

Description

The difference of the *src1* operand minus the *src2* operand is loaded into the dst register. The src1, src2, and dst operands are assumed to be signed integers.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected.

LV 1 if an integer overflow occurs, unchanged otherwise.

UF 0.

1

Ν 1 if a negative result is generated, 0 otherwise.

Ζ 1 if a zero result is generated, 0 otherwise.

V 1 if an integer overflow occurs, 0 otherwise.

С 1 if a borrow occurs, 0 otherwise.

Mode Bit

OVM Operation is affected by OVM bit value.

SUBI3 R7,R2,R0

Before Instruction:

R2 = 0866h = 2150 R7 = 0834h = 2100 R0 = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

R2 = 0866h = 2150 R7 = 0834h = 2100 R0 = 032h = 50 LUF LV UF N Z V C = 0 0 0 1 0 0 0

Example 2

SUBI3 *-AR2(1),R4,R3

Before Instruction:

AR2 = 80985Eh R4 = 0226h = 550 R3 = 0h Data at 80985Dh = 0DCh = 220 LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

AR2 = 80985Eh R4 = 0226h = 550 R3 = 014Ah = 330 Data at 80985Dh = 0DCh = 220 LUF LV UF N Z V C = 0 0 0 0 0 0 0

SUBI3||STI Parallel SUBI3 and STI

Syntax	SUBI3 src1, src2, dst1 STI src3, dst2
Operation	$src2 - src1 \rightarrow dst1$ $src3 \rightarrow dst2$
Operands	src1register (Rn1, $0 \le n1 \le 7$)src2indirect (disp = 0, 1, IR0, IR1)dst1register (Rn2, $0 \le n2 \le 7$)src3register (Rn3, $0 \le n3 \le 7$)dst2indirect (disp = 0, 1, IR0, IR1)

Encoding

31	24 23	16 15	87	0
	1 1 0 dst1 s	rc1 src3 ds	t2 src2	- 1 -

Description

An integer subtraction and an integer store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (SUBI3) writes to the same register, then STI accepts as input the contents of the register before it is modified by the SUBI3.

If *src3* and *dst1* point to the same location, *src3* is read before the write to *dst1*.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0.

- LUF Unaffected.
- LV 1 if an integer overflow occurs, unchanged otherwise.
- **UF** 0.

1

- **N** 1 if a negative result is generated, 0 otherwise.
- **Z** 1 if a zero result is generated, 0 otherwise.
- V 1 if an integer overflow occurs, 0 otherwise.
- **C** 1 if a borrow occurs, 0 otherwise.

Mode Bit

OVM Operation is affected by OVM bit value.

SUBI3 R7,*+AR2(IR0),R1 || STI R3,*++AR7

Before Instruction:

 $\begin{array}{l} R7 = 14h = 20 \\ AR2 = 80982Fh \\ IR0 = 10h \\ R1 = 0h \\ R3 = 35h = 53 \\ AR7 = 80983Bh \\ Data at 80983Fh = 0DCh = 220 \\ Data at 80983Ch = 0h \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \end{array}$

After Instruction:

 $\begin{array}{l} R7 = 14h = 20 \\ AR2 = 80982Fh \\ IR0 = 10h \\ R1 = 0C8h = 200 \\ R3 = 35h = 53 \\ AR7 = 80983Ch \\ Data at 80983Fh = 0DCh = 220 \\ Data at 80983Ch = 35h = 53 \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \end{array}$

SUBRB Subtract Reverse Integer With Borrow

Syntax	SUBRB src, dst
Operation	$src - dst - C \rightarrow dst$
Operands	src general addressing modes (G): $0 0$ register (Rn, $0 \le n \le 27$) $0 1$ direct $1 0$ indirect $1 1$ immediate
	dst register (Rn, $0 \le n \le 27$)
Encoding	
31 0 0 0 1	24 23 16 15 87 0 1 1 0 0 0 1 G dst src
Description	The difference of the <i>src, dst</i> , and C operands is loaded into the <i>dst</i> register. The <i>dst</i> and <i>src</i> operands are assumed to be signed integers.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV 1 if an integer overflow occurs, unchanged otherwise. UF 0. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if an integer overflow occurs, 0 otherwise. C 1 if a borrow occurs, 0 otherwise.
Mode Bit	OVM Operation is affected by OVM bit value.
Example	SUBRB R4,R6
	Before Instruction:
	R4 = 03CBh = 971 R6 = 0258h = 600 LUF LV UF N Z V C = 0 0 0 0 0 1
	After Instruction:
	R4 = 03CBh = 971 R6 = 0172h = 370 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	SUBRF src, dst
Operation	$src - dst \rightarrow dst$
Operands	src general addressing modes (G): $0 0$ register (Rn, $0 \le n \le 7$) $0 1$ direct $1 0$ indirect $1 1$ immediate
	dst register (Rn, $0 \le n \le 7$)
Encoding	
31	24 23 16 15 87 0
000	1 1 0 0 1 0 G dst . src
Description	The difference of the <i>src</i> operand minus the <i>dst</i> operand is loaded into the <i>dst</i> register. The <i>dst</i> and <i>src</i> operands are assumed to be floating-point numbers.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF 1 if a floating-point underflow occurs, unchanged otherwise. LV 1 if a floating-point overflow occurs, unchanged otherwise. UF 1 if a floating-point underflow occurs, 0 otherwise. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if a floating-point overflow occurs, 0 otherwise. C Unaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.
Example	SUBRF @9905h,R5
	Before Instruction:
	DP = 80h R5 = 057B400000h = 6.281250e + 01 Data at 809905h = 733C000h = 1.79750e + 02 LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	DP = 80h R5 = 0669E00000h = 1.16937500e + 02 Data at 809905h = 733C000h = 1.79750e + 02 LUF LV UF N Z V C = 0 0 0 0 0 0 0

SUBRI Subtract Reverse Integer

Syntax	SUBRI src, dst
Operation	$src - dst \rightarrow dst$
Operands	src general addressing modes (G): $0 0$ register (Rn, $0 \le n \le 27$) $0 1$ direct $1 0$ indirect $1 1$ immediate
	dst register (Rn, $0 \le n \le 27$)
Encoding	24 23 16 15 8 7 0 0 1 1 0 0 1 1 G dst src
Description .	The difference of the <i>src</i> operand minus the <i>dst</i> operand is loaded into the <i>dst</i> register. The <i>dst</i> and <i>src</i> operands are assumed to be signed integers.
Cycles	1
Status Bits	 These condition flags are modified only if the destination register is R7 — R0. LUF Unaffected. LV 1 if an integer overflow occurs, unchanged otherwise. UF 0. N 1 if a negative result is generated, 0 otherwise. Z 1 if a zero result is generated, 0 otherwise. V 1 if an integer overflow occurs, 0 otherwise. C 1 if a borrow occurs, 0 otherwise.
Mode Bit	OVM Operation is affected by OVM bit value.
Example	SUBRI *AR5++(IR0),R3
	Before Instruction:
	AR5 = 809900h IR0 = 8h R3 = 0DCh = 220 Data at 809900h = 226h = 550 LUF LV UF N Z V C = 0 0 0 0 0 0 0
	After Instruction:
	AR5 = 809908h IR0 = 8h R3 = 014Ah = 330 Data at 809900h = 226h = 550 LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	SWI
Operation	Performs an emulation interrupt
Operands	None
Encoding	
31 0 1 1 0	24 23 16 15 87 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Description	The SWI instruction performs an emulator interrupt. This is a reserved instruc- tion and should not be used in normal programming.
Cycles	4
Status Bits	LUFUnaffected.LVUnaffected.UFUnaffected.VUnaffected.ZUnaffected.VUnaffected.CUnaffected.
Mode Bit	OVM Operation is not affected by OVM bit value.

TRAPcond Trap Conditionally

Syntax

Operation

TRAP*cond* N

 $0 \rightarrow ST(GIE)$ If *cond* is true: Next PC \rightarrow *++SP, Trap vector N \rightarrow PC.

Else:

Set ST(GIE) to original state. Continue.

Operands

 $N (0 \le N \le 31)$

Encoding

31	24 23 16	6 15 8 7				
0 1 1 1 0 1 0		0 0 0 0 0 0 0 0 0 0 0 0 N				

Description

Interrupts are disabled globally when 0 is written to ST(GIE). If the condition is true, the contents of the PC are pushed onto the system stack, and the PC is loaded with the contents of the specified trap vector (N). If the condition is not true, ST(GIE) is set to its value before the TRAP*cond* instruction changes it.

The TMS320C3x provides 20 condition codes that can be used with this instruction (see Section 10.2 on page 10-9 for a list of condition mnemonics, encoding, and flags). Condition flags are set on a previous instruction only when the destination register is one of the extended-precision registers (R7–R0) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed.

Cycles

Status Bits

LUF Unaffected.

5

- LV Unaffected.
- UF Unaffected.
- N Unaffected.
- Z Unaffected.
- V Unaffected.
- C Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

Example

TRAPZ 16

Before Instruction:

 $\begin{array}{l} PC = 123h \\ SP = 809870h \\ ST = 0h \\ Trap \ Vector \ 16 = 10h \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \end{array}$

After Instruction:

PC = 10h SP = 809871h Data at 809871h = 124h ST = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0

TSTB Test Bit Fields

Syntax	TSTB src, dst						
Operation	dst AND src						
Operands	src general addressing modes (G): $0 0$ register (Rn, $0 \le n \le 27$) $0 1$ direct $1 0$ indirect $1 1$ immediate						
	dst register (Rn, $0 \le n \le 27$)						
Encoding	24 23 16 15 8 7 0						
	1 1 0 1 0 0 G dst src						
Description	The bitwise logical-AND of the <i>dst</i> and <i>src</i> operands is formed, but the result is not loaded in any register. This allows for nondestructive compares. The <i>dst</i> and <i>src</i> operands are assumed to be unsigned integers.						
Cycles	1						
Status Bits	 These condition flags are modified for all destination registers (R27 — R0). LUF Unaffected. UF 0. N MSB of the output. Z 1 if a zero output is generated, 0 otherwise. V 0. C Unaffected. 						
Mode Bit	OVM Operation is not affected by OVM bit value.						
Example	TSTB *-AR4(1),R5						
	Before Instruction:						
· · · · · · ·	AR4 = 8099C5h R5 = 898h = 2200 Data at 8099C4h = 767h = 1895 LUF LV UF N Z V C = 0 0 0 0 0 0 0						
	After Instruction:						
	AR4 = 8099C5h R5 = 898h = 2200						

Data at 8099C4h = 767h = 1895 LUF LV UF N Z V C = 0 0 0 0 1 0 0

Syntax	TSTB3	src2, src1
--------	-------	------------

Operation

src1 AND src2

Operation

src1 three-operand addressing modes (T):

- 0.0 register (Rn1, $0 \le n1 \le 27$)
- 0 1 indirect (disp = 0, 1, IR0, IR1)
- 10 register (Rn1, $0 \le n1 \le 27$)
- 1 1 indirect (disp = 0, 1, IR0, IR1)

src2 three-operand addressing modes (T):

- 0.0 register (Rn2, $0 \le n2 \le 27$)
- 0.1 register (Rn2, $0 \le n2 \le 127$)
- 1 0 indirect (disp = 0, 1, IR0, IR1)
- 1 1 indirect (disp = 0, 1, IR0, IR1)

Encoding

31	24 23				16 15					87 (J														
								T						1		rc1	- 1	-1		I	Т	1	src	2	Т-		

DescriptionThe bitwise logical-AND between the src1 and src2 operands is formed, but
is not loaded into any register. This allows for nondestructive compares. The
src1 and src2 operands are assumed to be unsigned integers. Although this
instruction has only two operands, it is designated as a three operand instruc-
tion because operands are specified in the three-operand format.

Cycles	1	
Status Bits	These LUF LV UF N Z V C	condition flags are modified for all destination registers (R27 — R0). Unaffected. Unaffected. 0. MSB of the output. 1 if a zero output is generated, 0 otherwise. 0. Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

Example 1

TSTB3 *AR5--(IR0), *+AR0(1)

Before Instruction:

AR5 = 809885h IR0 = 80h AR0 = 80992Ch Data at 809885h = 898h = 2200 Data at 80992Dh = 767h = 1895 LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

AR5 = 809805h IR0 = 80h AR0 = 80992Ch Data at 809885h = 898h = 2200 Data at 80992Dh = 767h = 1895 LUF LV UF N Z V C = 0 0 0 0 1 0 0

Example 2

TSTB3 R4,*AR6--(IR0)

Before Instruction:

R4 = 0FBC4h AR6 = 8099F8h IR0 = 8h Data at 8099F8h = 1568h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

 $\label{eq:R4} \begin{array}{l} \text{R4} = 0 \text{FBC4h} \\ \text{AR6} = 8099 \text{F0h} \\ \text{IR0} = 8h \\ \text{Data at } 8099 \text{F8h} = 1568h \\ \text{LUF LV UF N Z V C} = 0 \quad 0 \quad 0 \quad 0 \quad 0 \quad 0 \end{array}$

Syntax	XOR	src, dst

Operation

dst XOR src \rightarrow dst

Operands

src general addressing modes (G):

- 0 0 register (Rn, $0 \le n \le 27$)
- 0 1 direct
- 10 indirect
- 11 immediate

dst register (Rn, $0 \le n \le 27$)

Encoding

31	24 23	16 15	87	0
0 0 0 1	10101 G	dst	src	

Description The bitwise exclusive-OR of the *src* and *dst* operands is loaded into the *dst* register. The *dst* and *src* operands are assumed to be unsigned integers.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0. **LUF** Unaffected.

LV Unaffected.

UF 0.

1

N MSB of the output.

Z 1 if a zero output is generated, 0 otherwise.

- **V** 0.
- C Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

Example

XOR R1,R2

Before Instruction:

R1 = 0FFA32h R2 = 0FF5C1h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

R1 = 0FF412h R2 = 000FF3h LUF LV UF N Z V C = 0 0 0 0 0 0 0

Syntax	XOR3	src2, src1, dst
--------	------	-----------------

Operation src1 XOR src2 \rightarrow dst

Operands

- *src1* three-operand addressing modes (T):
 - 00 register (Rn1, $0 \le n1 \le 27$)
 - 0.1 indirect (disp = 0, 1, IR0, IR1)
 - 10 register (Rn1, $0 \le n1 \le 27$)
 - 1 1 indirect (disp = 0, 1, IR0, IR1)

src2 three-operand addressing modes (T):

- 0 0 register (Rn2, $0 \le n2 \le 27$)
- 0.1 register (Rn2, $0 \le n2 \le 27$)
- 1 0 indirect (disp = 0, 1, IR0, IR1)
- 1 1 indirect (disp = 0, 1, IR0, IR1)

dst register (Rn, $0 \le n \le 27$)

Encoding

Cycles

Status Bits

31	24 23	16 15	87	0
0 0 1	0 1 0 0 0 0 T	dst sr	c1 src2	

Description The bitwise exclusive-OR between the *src1* and *src2* operands is loaded into the *dst* register. The *src1*, *src2*, and *dst* operands are assumed to be unsigned integers.

These condition flags are modified only if the destination register is R7 — R0. **LUF** Unaffected.

- LV Unaffected.
- **UF** 0.
- N MSB of the output.
- Z 1 if a zero output is generated, 0 otherwise.
 - 0.

1

v

C Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

Example 1

XOR3 *AR3++(IR0),R7,R4

Before Instruction:

AR3 = 809800h IR0 = 10h R7 = 0FFFFh R4 = 0hData at 809800h = 5AC3h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

AR3 = 809810h IR0 = 10h R7 = 0FFFFh R4 = 0A53ChData at 809800h = 5AC3h LUF LV UF N Z V C = 0 0 0 0 0 0 0

Example 2

XOR3 R5, *-AR1(1), R1

Before Instruction:

 $\begin{array}{l} R5 = 0 FFA32h \\ AR1 = 809826h \\ R1 = 0h \\ Data at 809825h = 0 FF5C1h \\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 \\ \end{array}$

After Instruction:

 $\begin{array}{l} R5 = 0 FFA32h \\ AR1 = 809826h \\ R1 = 000F33h \\ Data at 809825h = 0 FF5C1h \\ LUF \ LV \ UF \ N \ Z \ V \ C = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

XOR3||**STI** Parallel XOR3 and STI

Syntax		OR3 TI	src2, src1, dst1 src3, dst2
Operation		c1 XOF c3 → d	R src2 → dst1 st2
Operands	src1 src2 dst1 src3 dst2	indire regist regist	er (Rn1, $0 \le n1 \le 7$) ct (disp = 0, 1, IR0, IR1) er (Rn2, $\le n2 \le 7$) er (Rn3, $\le n3 \le 7$) ct (disp = 0, 1, IR0, IR1)

Encoding

31	24 23	16 15	87	0
	dst src1	src3 dst	2 src	2

Description

A bitwise exclusive-XOR and an integer store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (XOR3) writes to the same register, then STI accepts as input the contents of the register before it is modified by the XOR3.

If *src2* and *dst2* point to the same location, *src2* is read before the write to *dst2*.

Cycles

Status Bits

These condition flags are modified only if the destination register is R7 — R0.

- LUF Unaffected.
- LV Unaffected.

UF 0.

1

- N MSB of the output.
- **Z** 1 if a zero output is generated, 0 otherwise.

V 0.

C Unaffected.

Mode Bit

OVM Operation is not affected by OVM bit value.

Example


XOR3 *AR1++,R3,R3 || STI R6,*-AR2(IR0)

Before Instruction:

AR1 = 80987Eh R3 = 85h R6 = 0DCh = 220 AR2 = 8098B4h IR0 = 8h Data at 80987Eh = 85h Data at 8098ACh = 0h LUF LV UF N Z V C = 0 0 0 0 0 0 0

After Instruction:

 $\begin{array}{l} AR1 = 80987Fh\\ R3 = 0h\\ R6 = 0DCh = 220\\ AR2 = 8098B4h\\ IR0 = 8h\\ Data at 80987Eh = 85h\\ Data at 8098ACh = 0DCh = 220\\ LUF LV UF N Z V C = 0 0 0 0 0 0 0 0 \end{array}$



	Introduction
	Architectural Overview 2
,	CPU Registers, Memory, and Cache
	Data Formats and Floating-Point Operation
	Addressing 5
	Program Flow Control 6
	External Bus Operation 7
	Peripherals 8
	Pipeline Operation 9
	Assembly Language Instructions 10
	Software Applications 11
	Software Applications11Hardware Applications12
	Hardware Applications 12
	Hardware Applications 12 TMS320C3x Signal Description and Electrical Characteristics 13
	Hardware Applications 12 TMS320C3x Signal Description and Electrical Characteristics 13 Instruction Opcodes A
	Hardware Applications 12 TMS320C3x Signal Description and Electrical Characteristics 13 Instruction Opcodes A Development Support/Part Order Information B
	Hardware Applications 12 TMS320C3x Signal Description and Electrical Characteristics 13 Instruction Opcodes A Development Support/Part Order Information B Quality and Reliability C

•

Software Applications

Chapter 11

Software Applications

The TMS320C3x is a powerful digital signal processor with an architecture and instruction set designed to make easy system solutions to DSP problems. There are instructions specifically designed for efficient implementation of DSP algorithms as well as general-purpose instructions that make the device suitable for more general tasks, like any microprocessor. The floating-point and integer arithmetic supported by the device permits the designer to concentrate on the algorithm with minimal concerns about scaling, dynamic range, and overflows.

The purpose of this chapter is to explain how to use the instruction set, the architecture, and the interface of the TMS320C3x processor. It presents coding examples for frequently used applications and discusses more involved examples and applications. This chapter defines the principles involved in the application and gives the corresponding assembly-language code for instructional purposes and for immediate use. Whenever the detailed explanation of the underlying theory is too extensive to be included in this manual, appropriate references are given for further information.

Major topics discussed in this chapter are listed below.

Processor Initialization (Section 11.1 on page 11-3)

Program Control (Section 11.2 on page 11-7)

- Subroutine calls
- Software stack
- Interrupt handling
- Delayed branches
- Repeat modes
- Computed GOTO's

Logical and Arithmetic Operations (Section 11.3 on page 11-21)

- Bit manipulation
- Block moves
- Bit-reversed addressing
- Division
- Square root

- Extended-precision arithmetic
- IEEE <==> C3x floating-point conversions

Application-Oriented Operations (Section 11.4 on page 11-48)

- Companding (A-law, μ-law)
- FIR/IIR filters (fixed and adaptive)
- Matrix math
- FFT
- Lattice filters

Programming Tips (Section 11.5 on page 11-88)

- C-callable routines
- Code optimization check list

For convenience, the code in this section is located on the TI DSP Bulletin Board System (BBS) at 713–274–2323.

11.1 Processor Initialization

Before you execute a digital signal processing algorithm, it is necessary to initialize the processor. Generally, initialization takes place any time the processor is reset.

When reset is activated by applying a low level to the RESET input for several cycles, the TMS320C3x terminates execution and puts the reset vector (i.e., the contents of memory location 0) in the program counter. The reset vector normally contains the address of the system initialization routine. The hardware reset also initializes various registers and status bits.

After reset, initialize the processor further by executing instructions that set up operational modes, memory pointers, interrupts, and the remaining functions needed to meet system requirements.

To configure the processor at reset, the following internal functions should be initialized:

Memory-mapped registers

Interrupt structure

Example 11–1 shows coding for initializing the TMS320C3x to the following machine state, in addition to the initialization performed during the hardware reset (for conditions after hardware reset, see Chapter 12):

All interrupts are enabled.

The overflow mode is disabled.

The data memory page pointer is set to zero.

The internal memory is filled with zeros.

Note that all constants larger than 16 bits should be placed in memory and accessed through direct or indirect addressing.

Example	11-1	. <i>TMS320C3x</i>	Processor	Initialization
---------	------	--------------------	-----------	----------------

```
*
  TITL
         'PROCESSOR INITIALIZATION EXAMPLE'
  .global
             RESET, INIT, BEGIN
             INTO, INT1, INT2, INT3
  .global
             ISRO, ISR1, ISR2, ISR3
  .global
  .global
             DINT, DMA
  .global
             TINTO, TINT1, XINTO, RINTO, XINT1, RINT1
  .global
             TIME0, TIME1, XMT0, RCV0, XMT1, RCV1
             TRAPO, TRAP1, TRAP2, TRPO, TRP1, TRP2
  .global
*
 PROCESSOR INITIALIZATION FOR THE TMS320C3x.
*
* RESET AND INTERRUPT VECTOR SPECIFICATION. THIS
* ARRANGEMENT ASSUMES THAT DURING LINKING, THE FOLLOWING
  TEXT SEGMENT WILL BE PLACED TO START AT MEMORY
*
* LOCATION 0.
         .sect "init"
                             ; Named section
RESET
         .word INIT
                             ; RS- load address INIT to PC
INT0
         .word ISR0
                             ; INTO-
                                      loads address ISR0 to PC
INT1
         .word ISR1
                             ; INT1- loads address ISR1 to PC
INT2
         .word ISR2
                             ; INT2-
                                      loads address ISR2 to PC
INT3
         .word ISR3
                             ; INT3-
                                      loads address ISR3 to PC
XINTO
                            ; Serial port 0 transmit interrupt processing
         .word XMT0
RINTO
       .word RCV0
                            ; Serial port 0 receive interrupt processing
                            ; Serial port 1 transmit interrupt processing
XINT1
         .word XMT1
         .word RCV1
                            ; Serial port 1 receive interrupt processing
RINT1
TINTO
      . .word TIME0
                            ; Timer 0 interrupt processing
         .word TIME1
.word DMA
TINT1
                            ; Timer 1 interrupt processing
DINT
                            ; DMA interrupt processing
         .space 20
                            ; Reserved space
       .word TRP0
.word TRP1
.word TRP2
TRAP0
                             ; Trap 0 vector processing begins
TRAP1
                             ; Trap 1 vector processing begins
TRAP2
                           ; Trap 2 vector processing begins
         .space 29
                             ; Leave space for the other 29 traps
*
*IN THIS SECTION, CONSTANTS THAT CANNOT BE REPRESENTED
*IN THE SHORT FORMAT ARE INITIALIZED. THE NUMBERS IN PARENTHESIS
*AT THE END OF THE COMMENTS REPRESENT THE OFFSET OF A
*PARTICULAR CONTROL REGISTER FROM
*CTRL (808000H)
         .data
MASK
         .word OFFFFFFFFH
BLK0
         .word 0809800H
                              ; Beginning address of RAM block 0
         .word 0809C00H
                             ; Beginning address of RAM block 1
BLK1
STCK
         .word 0809F00H
                             ; Beginning of stack
                             ; Pointer for peripheral-bus memory map
CTRL
         .word 0808000H
                             ; Initialization for DMA control (0)
DMACTL
         .word
                0000000H
TIMOCTL
        .word
                0000000H
                             ; Initialization of timer 0 control (32)
TIM1CTL .word 0000000H
                             ; Initialization of timer 1 control (48)
SERGLOBO .word 000000H
                             ; Init of serial 0 glbl control (64)
SERPRTXO .word 0000000H
                             ; Init of serial 0 xmt port control (66)
SERPRTRO .word 0000000H
                             ; Init of serial 0 rcv port control (67)
```

SERTIMO .word 0000000H ; Init of serial 0 timer control (68) ; Init of serial 1 glbl control (80) SERGLOB1 .word 000000H SERPRTX1 .word 0000000H ; Init of serial 1 xmt port control (82) ; Init of serial 1 rcv port control (83) SERPRTR1 .word 000000H ; Init of serial 1 timer control (84) SERTIM1 .word 000000H PARINT .word 0000000H ; Init parallel interface control (100) IOINT .word 000000H ; Init I/O interface control (96) * .text * * THE ADDRESS AT MEMORY LOCATION 0 DIRECTS EXECUTION TO BEGIN HERE * FOR RESET PROCESSING THAT INITIALIZES THE PROCESSOR. WHEN RESET * IS APPLIED, THE FOLLOWING REGISTERS ARE INITIALIZED TO ZERO: * ST -- CPU STATUS REGISTER * IE -- CPU/DMA INTERRUPT ENABLE FLAGS IF -- CPU INTERRUPT FLAGS * * IOF-- I/O FLAGS * THE STATUS REGISTER HAS THE FOLLOWING ARRANGEMENT: BITS: 31-14 13 12 11 10 9 8 7 6 5 4 3 2 FUNCTION: RESRV GIE CC CE CF RESRV RM OVM LUF LV UF N Z * 2 1 0 * V C * INIT LDP 0,DP ; Point the DP register to page 0 LDI 1800H,ST ; Clear and enable cache, and disable OVM ; Unmask all interrupts LDI @MASK, IE INTERNAL DATA MEMORY INITIALIZATION TO FLOATING POINT ZERO * @BLKO,ARO ; ARO points to block 0 LDI LDI @BLK1,AR1 ; AR1 points to block 1 ; Zero register RO LDF 0.0,R0 ; Repeat 1024 times ... RPTS 1023 R0,*AR0++(1) ; Zero out location in RAM block 0 and ... R0,*AR1++(1) ; zero out location in RAM block 1. STF STE * * THE PROCESSOR IS INITIALIZED. THE REMAINING APPLICATION-* DEPENDENT PART OF THE SYSTEM (BOTH ON- AND OFF-CHIP SHOULD NOW BE INITIALIZED. * * FIRST, INITIALIZE THE CONTROL REGISTERS. IN THIS EXAMPLE, * EVERYTHING IS INITIALIZED TO ZERO SINCE THE ACTUAL INITIALIZATION IS APPLICATION DEPENDENT. * LDI @CTRL, ARO ; LOAD in ARO the pointer to control * ; registers LDT @DMACTL.RO STI R0,*+AR0(0) ; Init DMA control

т т

0.000

Ъ 0

LDI	@TIMOCTL,RO		
STI	R0,*+AR0(32)	;	Init timer 0 control
LDI	@TIM1CTL,R0		
STI	R0,*+AR0(48)	;	Init timer 1 control
LDI	@SERGLOB0,R0		
STI	R0,*+AR0(64)	;	Init serial 0 global control
LDI	@SERPRTX0,R0		
STI	R0,*+AR0(66)	;	Init serial 0 mmt control
LDI	@SERPRTRO,RO		
STI	RO,*+ARO(67)	;	Init serial 0 rcv control
	@SERTIMO,RO		
STI	R0,*+AR0(68)	;	Init serial 0 timer control
	@SERGLOB1,R0		
STI	R0,*+AR0(80)	;	Init serial 1 global control
	@SERPRTX1,R0		
STI	R0,*+AR0(82)	;	Init serial 1 xmt control
	@SERPRTR1,R0		
STI	R0,*+AR0(83)	;	Init serial 1 rcv control
	@SERTIM1,R0		
STI	R0,*+AR0(84)	;	Init serial 1 timer control
LDI	@PARINT,RO		Trit neurllel interface centural (C20 enlu)
	R0,*+AR0(100)	;	Init parallel interface control (C30 only)
	@IOINT,R0		Thit I/O interface control
STI	R0,*+AR0(96)	;	Init I/O interface control
LDI	@STCK, SP		Initialize the stack pointer
OR			-
OR	2000H,ST	;	Global interrupt enable
BR	BEGIN		Branch to the beginning of application.
D1/	DEGTN	,	branch to the begrinning of apprication.

.end

+

*

11.2 Program Control

One group of TMS320C3x instructions provides program control and facilitates all types of high-speed processing. These instructions directly handle:

- subroutine calls,
- software stack,
- interrupts,
- zero-overhead branches, and
- single- and multiple-instruction loops without any overhead.

11.2.1 Subroutines

The TMS320C3x has a 24-bit program counter (PC) and a practically unlimited software stack. The CALL and CALLcond subroutine calls cause the stack pointer to increment and store the contents of the next value of the PC counter on the stack. At the end of the subroutine, RETScond performs a conditional return.

Example 11–2 illustrates the use of a subroutine to determine the dot product between two vectors. Given two vectors of length N, represented by the arrays a [0], a [1],..., a [N - 1] and b [0], b [1],..., b [N - 1], the dot product is computed from the expression

d = a [0] b [0] + a [1] b [1] + ... + a [N - 1] b [N - 1]

Processing proceeds in the main routine to the point where the dot product is to be computed. It is assumed that the arguments of the subroutine have been appropriately initialized. At this point, a CALL is made to the subroutine, transferring control to that section of the program memory for execution, then returning to the calling routine via the RETS instruction when execution has completed. Note that for this particular example, it would suffice to save the register R2. However, a larger number of registers are saved for demonstration purposes. The saved registers are stored on the system stack. This stack should be large enough to accommodate the maximum anticipated storage requirements. Other methods of saving registers could be used equally well.

Example 11–2. Subroutine Call (Dot Product)

```
*
*
   TITLE SUBROUTINE CALL (DOT PRODUCT)
*
*
*
   MAIN ROUTINE THAT CALLS THE SUBROUTINE 'DOT' TO COMPUTE THE
*
   DOT PRODUCT OF TWO VECTORS.
*
*
       . .
*
              @blk0,AR0 ; AR0 points to vector a
@blk1,AR1 ; AR1 points to vector b
*
       LDI
*
       LDI
*
       LDI
              N,RC
                           ; RC contains the number of elements
*
       CALL DOT
*
        •
*
*
   SUBROUTINE DOT
*
*
*
   EQUATION: d = a(0) * b(0) + a(1) * b(1) + ... + a(N-1) * b(N-1)
*
*
   THE DOT PRODUCT OF a AND b IS PLACED IN REGISTER RO. N MUST
*
   BE GREATER THAN OR EQUAL TO 2.
*
*
   ARGUMENT ASSIGNMENTS:
*
    ARGUMENT | FUNCTION
*
    ------
                                _____
*
    AR0
            | ADDRESS OF a(0)
*
    AR1
           | ADDRESS OF b(0)
*
    RC
            | LENGTH OF VECTORS (N)
*
*
   REGISTERS USED AS INPUT: ARO, AR1, RC
*
   REGISTER MODIFIED: R0
*
   REGISTER CONTAINING RESULT: RO
*
*
*
      .global DOT
*
DOT
     PUSH
              ST
                            ; Save status register
                           ; Use the stack to save R2's
              R2
     PUSH
                           ; lower 32 and upper 32 bits
              R2
     PUSHF
                           ; Save ARO
; Save AR1
; Save RC
              AR0
     PUSH
      PUSH
              AR1
      PUSH
              RC
```

```
*
                                ; Initialize R0:
      MPYF3.
              *AR0, *AR1, R0
                                ; a(0) * b(0) \rightarrow R0
      LDF
              0.0,R2
                                ; Initialize R2.
              2,RC
      SUBI
                                ; Set RC = N-2
*
*
  DOT PRODUCT (1 \le i \le N)
*
      RPTS
              RC
                                ; Setup the repeat single.
      MPYF3
              *++ARO(1), *++AR1(1), RO ; a(i) * b(i) -> RO
      ADDF3
              R0, R2, R2
                                ; a(i-1)*b(i-1) + R2 -> R2
11
*
      ADDF3
              R0, R2, R0
                                ; a(N-1)*b(N-1) + R2 -> R0
*
*
   RETURN SEQUENCE
      POP
              RC
                               ; Restore RC
      POP
              AR1
                               ; Restore AR1
      POP
              AR0
                               ; Restore AR0
      POPF
              R2
                               ; Restore top 32 bits of R2
                               ; Restore bottom 32 bits of R2
      POP
              R2
                               ; Restore ST
      POP
              ST
      RETS
                               ; Return
*
*
   end
*
    .end
```

11.2.2 Software Stack

The TMS320C3x has a software stack whose location is determined by the contents of the stack pointer register SP. The stack pointer increments from low to high values, and provisions should be made to accommodate the anticipated storage requirements. The stack can be used not only during the subroutine CALL and RETS, but also inside the subroutine as a place of temporary storage of the registers as shown in Example 11–2. SP always points to the last value pushed on the stack.

The CALL and CALLcond instructions push the value of the program counter onto the stack, as do the interrupt routines. Then, RETScond and RETIcond pop the stack and place the value in the program counter. The integer value of any register can also be pushed onto and popped off the stack using the PUSH and POP instructions. There are two additional instructions, PUSHF and POPF, for floating point numbers. These instructions can be used to pop and push floating point numbers to registers R7 — R0. This feature is very useful for saving all 40 bits of the extended precision registers (see Example 11–2). Using PUSH and PUSHF on the same register saves the lower 32 and upper 32 bits. PUSH saves the lower 32; PUSHF, the upper 32. To recover this extended precision number, a POPF can be done, followed by POP. It is important to do the integer and floating-point PUSH and POP in the above order. POPF forces the least significant eight bits of the extended-precision registers to zero, and therefore must be performed first. The stack pointer (SP) can be read as well as written to. Multiple stacks for different program segments may be easily created. SP is not initialized by the hardware during reset. It is therefore important to remember to initialize its value so that SP points to a predetermined memory location. This avoids the problem of SP attempting to write into ROM or over other useful data.

11.2.3 Interrupt Service Routines

Interrupts on the TMS320C3x are prioritized and vectored. When an interrupt occurs, the corresponding flag is set in the Interrupt Flag Register IF. If the corresponding bit in the Interrupt Enable Register IE is set, and interrupts are enabled by having the GIE bit in the status register set to 1, interrupt processing begins. You can also write to the Interrupt flag register, allowing you to force an interrupt by software, or to clear interrupts without processing them.

The Interrupt Flag Register IF can be read, and action can be taken, depending on whether the interrupt has occurred. This is true even when the interrupt is disabled. This can be useful when an interrupt-driven interface is not implemented. Example 11–3 shows the case where a subroutine is called when interrupt 1 has not occurred.

Example 11–3. Use of Interrupts for Software Polling

* TITLE INTERRUPT POLLING

. TSTB 2,IF ; Test if interrupt 1 has occurred CALLZ SUBROUTINE ; If not, call subroutine .

When interrupt processing begins, the program counter is pushed on the stack, and the interrupt vector is loaded in the program counter. Interrupts are then disabled by setting the GIE=0, and the program continues from the address loaded in the program counter. Since all interrupts are disabled, interrupt processing may proceed without further interruption, unless the interrupt service routine re-enables interrupts.

Except for very simple interrupt service routines, it is important to assure that the processor context is saved during execution of this routine. The context must be saved before you execute the routine itself, and restored after the routine is finished. The procedure is called context switching. Context switching is also useful for subroutine calls, especially when extensive use is made of the auxiliary and the extended precision registers. Code examples of context switching and an interrupt service routine are provided in this section.

11.2.3.1 Context Switching

Context switching is commonly required when processing a subroutine call or an interrupt. It may be quite extensive or simple, depending on system requirements. On the TMS320C3x, the program counter is automatically pushed onto the stack. Important information in other TMS320C3x registers, such as the status, auxiliary, or extended-precision registers, must be saved by special commands. In order to preserve the state of the status register, it should be pushed first and popped last. This avoids the effects on the status register that result when the extended precision registers are restored.

Example 11–4 and Example 11–5 show saving and restoring of the TMS320C3x state. In both examples, the stack is used for saving the registers, and it expands towards higher addresses. If you don't want to use the stack pointed at by SP, you can create a separate stack by using an auxiliary register as the stack pointer. Registers saved in these examples:

- Extended-precision registers R7 through R0,
- Auxiliary registers AR7 through AR0,
- Data-page pointer DP,
- Index registers IR0 and IR1,
- Block-size register BK,
- Status register ST,
- Interrupt-related registers IE and IF,
- □ I/O flag IOF,
- Repeat-related registers RS, RE, and RC.

Example 11–4. Context-Save for the TMS320C3x

```
*
   TITLE CONTEXT-SAVE FOR THE TMS320C3x
*
*
      .global
                 SAVE
*
*
   CONTEXT SAVE ON SUBROUTINE CALL OR INTERRUPT.
*
SAVE:
      PUSH
             ST
                        ; Save status register
*
*
   SAVE THE EXTENDED PRECISION REGISTERS
*
      PUSH
             R0
                        ; Save the lower 32 bits of R0
      PUSHF RO
                              and the upper 32 bits
                        ;
      PUSH
             R1
                        ; Save the lower 32 bits of R1
      PUSHF R1
                              and the upper 32 bits
                        ; .
                        ; Save the lower 32 bits of R2
      PUSH
             R2
      PUSHF R2
                              and the upper 32 bits
                        ;
                       ; Save the lower 32 bits of R3
      PUSH
             R3
      PUSHF R3
                              and the upper 32 bits
                        ;
                       ; Save the lower 32 bits of R4
      PUSH
             R4
      PUSHF R4
                              and the upper 32 bits
                        ;
                       ; Save the lower 32 bits of R5
      PUSH
             R5
      PUSHF R5
                              and the upper 32 bits
                       ;
      PUSH
             R6
                       ; Save the lower 32 bits of R6
      PUSHF R6
                              and the upper 32 bits
                       ;
      PUSH
                        ; Save the lower 32 bits of R7
             R7
      PUSHF R7
                               and the upper 32 bits
                        ;
*
   SAVE THE AUXILIARY REGISTERS
      PUSH
             AR0
                        ; Save ARO
                        ; Save AR1
      PUSH
             AR1
                        ; Save AR2
      PUSH
             AR2
                        ; Save AR3
             AR3
      PUSH
      PUSH
             AR4
                        ; Save AR4
      PUSH
             AR5
                        ; Save AR5
                        ; Save AR6
      PUSH
             AR6
      PUSH
             AR7
                        ; Save AR7
*
*
   SAVE THE REST REGISTERS FROM THE REGISTER FILE
      PUSH
             DP
                        ; Save data page pointer
      PUSH
             IR0
                        ; Save index register IRO
      PUSH
             IR1
                        ; Save index register IR1
      PUSH
             ΒK
                        ; Save block-size register
      PUSH
             ΙE
                        ; Save interrupt enable register
      PUSH
             IF
                        ; Save interrupt flag register
      PUSH
             IOF
                        ; Save I/O flag register
      PUSH
             RS
                        ; Save repeat start address
      PUSH
             RE
                       ; Save repeat end address
      PUSH
             RC
                        ; Save repeat counter
   SAVE IS COMPLETE
```

Software Applications

11-12

Example 11–5. Context-Restore for the TMS320C3x * * TITLE CONTEXT-RESTORE FOR THE TMS320C3x * .global RESTR * * CONTEXT RESTORE AT THE END OF A SUBROUTINE CALL OR INTERRUPT. * RESTR: * RESTORE THE REST REGISTERS FROM THE REGISTER FILE * POP RC ; Restore repeat counter POP RE ; Restore repeat end address ; Restore repeat start address POP RS POP IOF ; Restore I/O flag register POP IF ; Restore interrupt flag register POP ΙE ; Restore interrupt enable register POP ; Restore block-size register BK ; Restore index register IR1 ; Restore index register IR0 POP IR1 POP IR0 ; Restore data page pointer POP DP * * RESTORE THE AUXILIARY REGISTERS POP ; Restore AR7 AR7 ; Restore AR6 POP AR6 ; Restore AR5 POP AR5 POP AR4 ; Restore AR4 ; Restore AR3 POP AR3 POP AR2 ; Restore AR2 POP ; Restore AR1 AR1 POP ; Restore AR0 AR0 * RESTORE THE EXTENDED PRECISION REGISTERS POPF R7 ; Restore the upper 32 bits and the lower 32 bits of R7 POP R7 ; POPF R6 ; Restore the upper 32 bits and the lower 32 bits of R6 POP R6 ; POPF R5 ; Restore the upper 32 bits and POP R5 ; the lower 32 bits of R5 POPF R4 ; Restore the upper 32 bits and the lower 32 bits of R4 POP R4 ; POPF R3 ; Restore the upper 32 bits and POP R3 ; the lower 32 bits of R3 POPF R2 ; Restore the upper 32 bits and POP R2 ; the lower 32 bits of R2 POPF R1 ; Restore the upper 32 bits and POP R1 the lower 32 bits of R1 ; POPF RO ; Restore the upper 32 bits and POP R0 ; the lower 32 bits of R0 POP ST ; Restore status register *

RESTORE IS COMPLETE

11.2.3.2 Interrupt Priority

Interrupts on the TMS320C3x are automatically prioritized. This allows interrupts that occur simultaneously to be serviced in a predefined order. Infrequent, but lengthy, interrupt service routines may need to be interrupted by more frequently occurring interrupts. In Example 11–6, the interrupt service routine for INT2 temporarily modifies the interrupt enable register (IE) to permit interrupt processing when an interrupt to INT0 (but no other interrupt) occurs. When the routine has finished processing, the IE register is restored to its original state. Notice that the RETIcond instruction not only pops the next program counter address from the stack, but also sets the GIE bit of the status register. This enables all interrupts that have their interrupt-enable bit set.

Example 11–6. Interrupt Service Routine

```
TITLE INTERRUPT SERVICE ROUTINE
*
                ISR2
       .global
                2000h
ENABLE
      .set
MASK
       .set
                1
*
*
   INTERRUPT PROCESSING FOR EXTERNAL INTERRUPT INT2-
*
ISR2:
       PUSH
                ST
                              ; Save status register
       PUSH
                DP
                              ; Save data page pointer .
       PUSH
                IΕ
                              ; Save interrupt enable register
                           ; Save lower 32 bits and
       PUSH
                RO
       PUSHF
                RO
                              ; upper 32 bits of R0
                R1
                             ; Save lower 32 bits and
       PUSH
       PUSHF
                R1
                              ; upper 32 bits of R1
                MASK,IE
       LDI
                              ; Unmask only INTO
                ENABLE,ST
       OR
                               ; Enable all interrupts
   MAIN PROCESSING SECTION FOR ISR2
       XOR
                ENABLE, ST
                               ; Disable all interrupts
       POPF
                R1
                               ; Restore upper 32 bits and
       POP
                R1
                                   lower 32 bits of R1
                              ;
       POPF
                R0
                              ; Restore upper 32 bits and
       POP
                R0
                              ;
                                   lower 32 bits of R0
       POP
                IΕ
                              ; Restore interrupt enable register
       POP
                DP
                              ; Restore data page register
       POP
                ST
                               ; Restore status register
       RETI
                               ; Return and enable interrupts
```

11.2.4 Delayed Branches

The TMS320C3x uses delayed branches to create single-cycle branching. The delayed branches operate like regular branches but do not flush the pipeline. Instead, the three instructions following a delayed branch are also executed. As discussed in Chapter 6, *Program Flow Control*, the only limitations are that none of the three instructions following a delayed branch can be a

Branch (standard or delayed),

Call to a subroutine,

Return from a subroutine,

Return from an interrupt,

Repeat instruction,

TRAP instruction,

IDLE instruction.

Conditional delayed branches use the conditions that exist at the end of the instruction immediately preceding the delayed branch. Sometimes, a branch is necessary in the flow of a program, but fewer than three instructions can be placed after a delayed branch. For faster execution, it is still advantageous to use a delayed branch. This is shown in Example 11–7, with NOPs taking the place of the unused instructions. The trade-off is more instruction words for less execution time.

Example 11–7. Delayed Branch Execution

* TITLE DELAYED BRANCH EXECUTION

	•			
*	LDF BGED LDFN SUBF NOP	*+AR1(5),R2 SKIP R2,R1 3.0,R1	;;;	Load contents of memory to R2 If loaded number >=0, branch (delayed) If loaded number <0, load it to R1 Subtract 3 from R1 Dummy operation to complete delayed branch
	MPYF	1.5,R1	;	Continue here if loaded number <0
	•			
SKIP	LDF	R1,R3	;	Continue here if loaded number >=0

11.2.5 Repeat Modes

The TMS320C3x supports looping without any overhead. For that purpose, there are two instructions: RPTB repeats a block of code, and RPTS repeats a single instruction. There are three control registers: RS (repeat start address), RE (repeat end address), and RC (repeat counter). These contain the parameters that specify loop execution (refer to Section 7.1 for a complete description of RPTB and RPTS). RS and RE are automatically set from the code, while RC must be set by the user, as shown in the examples below.

11.2.5.1 Block Repeat

Example 11–8 shows an application of the block repeat construct. In this example, an array of 64 elements is flipped over by exchanging the elements that are equidistant from the end of the array. In other words, if the original array is

a(1), a(2),..., a(31), a(32),..., a(64);

the final array after the rearrangement will be

a(64), a(63),..., a(32), a(31),..., a(1).

Because the exchange operation is done on two elements at the same time, it requires 32 operations. The repeat counter RC is initialized to 31. In general, if RC contains the number N, the loop will be executed N +1 times. The loop is defined by the RPTB instruction and the EXCH label.

Example 11–8. Loop Using Block Repeat

*	TITLE LOOP	USING BLOCK REP	EAT
, * * *		GMENT EXCHANGES OUND THE MIDDLE	THE VALUES OF ARRAY ELEMENTS THAT ARE OF THE ARRAY.
•	LDI LDI ADDI LDI	ARO,AR1 63,AR1 ; ;	ARO points to the beginning of the array AR1 points to the end of the 64- element array Initialize repeat counter
* EX 	RPTB LDI LDI CH STI STI	*AR1,R1 ;	Repeat RC+1 times between here and EXCH Load one memory element in R0, and the other in R1 Then, exchange their locations

Subsection 6.1.2 specifies restrictions in the block-repeat construct. Because the program counter is modified at the end of the loop according to the contents of the registers RS, RE, and RC, no operation should attempt to modify the repeat counter or the program counter at the end of the loop in a different way.

In principle, it is possible to nest repeat blocks. However, there is only one set of control registers: RS, RE, and RC. It is therefore necessary to save these registers before entering an inside loop. It may be more economical to implement a nested loop by the more traditional method of using a register as a counter and then using a delayed branch rather than using the nested repeat block approach.

Example 11–9 shows another example of using the block repeat to find a maximum of 147 numbers.

Example 11–9. Use of Block Repeat to Find a Maximum

* TITL USE OF BLOCK REPEAT TO FIND A MAXIMUM * * THIS ROUTINE FINDS THE MAXIMUM OF N=147 NUMBERS LDI 146,RC ; Initialize repeat counter to 147-1 LDI @ADDR, ARO ; ARO points to the beginning of the array *AR0++(1),R0; Initialize MAX to the first value LD RPTB LOOP CMPF *AR0++(1),R0; Compare number to the maximum LOOP LDFLT *-ARO(1), RO ; If greater, this is a new maximum

11.2.5.2 Single-Instruction Repeat

The single-instruction repeat uses the control registers RS, RE, and RC in the same way as the block repeat. The advantage over the block repeat is that the instruction is fetched only once, and then the buses are available for moving operands. One difference to note is that the single-instruction repeat construct is not interruptible, while block repeat is interruptible.

Example 11–10 shows an application of the repeat-single construct. In this example, the sum of the products of two arrays is computed. The arrays are not necessarily different. If the arrays are a(i) and b(i), each of length N = 512, register R0 will contain, after computation, this quantity:

a(1) b(1) + a(2) b(2) + ... + a(N) b(N).

The value of the repeat counter (RC) is specified to be 511 in the instruction. If RC contains the number N, the loop will be executed N +1 times.

Example 11–10. Loop Using Single Repeat

* *	TITL LOOP US:	ING SINGLE REPE	AT	
*	THIS CODE SE	EGMENT COMPUTES		SUM[a(i)b(i)] FOR i = 1 to N
*				
*				
	•			
*	LDI LDI	@ADDR1,AR0 @ADDR2,AR1		ARO points to array a(i) ARI points to array b(i)
*	LDF	0.0,R0	;	Initialize R0
*	MPYF3	*AR0++(1),*AR1	.++ ;	· · · · · · · · · · · · · · · · · · ·
*	RPTS	511		Repeat 512 times
. *	MPYF3 ADDF3	*AR0++(1),*AR1 R1,R0,R0		(1),R1,R0 ; Compute next product and accumulate the previous one
	ADDF •	R1,R0	;	One final addition

11.2.6 Computed GOTO's

Occasionally, it is convenient to select during runtime, and not during assembly, the subroutine to be executed. The TMS320C3x's computed GOTO supports this selection. The computed GOTO is implemented using the CALLcond instruction in the register addressing mode. This instruction uses the contents of the register as the address of the call. Example 11–11 shows the case of a task controller.

Example 11–11. Computed GOTO

TITL COMPUTED GOTO

*										
* TAS	TASK CONTROLLER									
*										
* דעד	THIS MAIN ROUTINE CONTROLS THE ORDER OF TASK EXECUTION(6 TASKS									
	IN THE PRESENT EXAMPLE). TASKO THROUGH TASK5 ARE THE NAMES OF									
	SUBROUTINES TO BE CALLED. THEY ARE EXECUTED IN ORDER, TASKO,									
	TASK1,TASK5. WHEN AN INTERRUPT OCCURS, THE INTERRUPT SERVICE ROUTINE IS EXECUTED, AND THE PROCESSOR CONTINUES									
** ** *				ING THE IDLE INSTRUCTION. THIS						
1.00				PROPRIATE FOR THE CURRENT CYCLE,						
				INE, AND BRANCHES BACK TO THE IDLE						
				INTERRUPT WHEN THE SCHEDULED TASK						
				HOLDS THE OFFSET FROM THE BASE						
	RESS OF TH	HE TASK TO BE	E:	XECUTED.						
*										
*										
	LDI	,		Initialize RO						
	LDI	@ADDR,AR1	;	AR1 holds the base address of the table						
WAIT	IDLE			Wait for the next interrupt						
	ADDI3	*AR1,R0,AR2	;	Add the base address to the table						
*			;	Entry number						
	SUBI	1,R0	;	Decrement RO						
	LDILT		;	If RO<0, reinitialize it to 5						
	LDI	*AR2,R1	:	Load the task address						
	CALLU	R1	;	Execute appropriate task						
	BR	WAIT								
*										
TSKSEO	.word	TASK5	;	Address of TASK5						
_	.word	TASK4	;	Address of TASK4						
	.word	TASK3	•	Address of TASK3						
	.word	TASK2		Address of TASK2						
	.word	TASK1	•	Address of TASK1						
	.word	TASKO		Address of TASK0						
ADDR	.word	TSKSEO	'							

11.3 Logical and Arithmetic Operations

The TMS320C3x instruction set supports both integer and floating-point arithmetic and logical operations. The basic functions of such instructions can be combined to form more complex operations. This section examines examples of these operations:

- Bit manipulation
- Block moves
- Bit-reversed addressing
- Integer and floating-point division
- Square root
- **Extended-precision arithmetic**
- Floating-point format conversion between IEEE and TMS320C3x formats

11.3.1 Bit Manipulation

Instructions for logical operations, such as AND, OR, NOT, ANDN, and XOR, can be used together with the shift instructions for bit manipulation. A special instruction, TSTB, tests bits. TSTB does the same operation as AND, but the result of the logical AND is used only to set the condition flags and is not written anywhere. Example 11–12 and 11–13 demonstrate the use of the several instructions for bit manipulation and testing.

Example 11–12. Use of TSTB for Software-Controlled Interrupt


```
* TITLE USE OF TSTB FOR SOFTWARE-CONTROLLED INTERRUPT
```

- * IN THIS EXAMPLE, ALL INTERRUPTS HAVE BEEN DISABLED BY
- * RESETTING THE GIE BIT OF THE STATUS REGISTER. WHEN AN
- * INTERRUPT ARRIVES, IT IS STORED IN THE IF REGISTER. THE
- * PRESENT EXAMPLE ACTIVATES THE INTERRUPT SERVICE ROUTINE INTR

```
* WHEN IT DETECTS THAT INT2- HAS OCCURRED.
```

TSTB 0100b, IF	;	Check	if	bit	2 of	E IF	is	set,	
CALLNZ INTR	;	and, i	if s	so,	call	subi	out	ine	INTR

Example 11–13. Copy a Bit From One Location to Another



11.3.2 Block Moves

Since the TMS320C3x directly addresses a large amount of memory, blocks of data or program code can be stored off-chip in slow memories and then loaded on-chip for faster execution. Data can also be moved from on-chip to off-chip for storage or for multiprocessor data transfers.

Such data transfers can be accomplished efficiently in parallel with CPU operations, using the DMA. The DMA operation is explained in detail in subsection 8.3 on page 8-38. An alternative to DMA is to perform data transfers under program control using load and store instructions in a repeat mode. Example 11–14 shows the transfer of a block of 512 floating-point numbers from external memory to block 1 of the on-chip RAM.

Example 11–14. Block Move Under Program Control

* TITLE BLOCK MOVE UNDER PROGRAM CONTROL

extern block1	.word .word	01000H 0809C00H			
11	LDI LDI LDF RPTS LDF STF STF	- /	;;;;;;;	Source address Destination address Load the first number Repeat following instruction 511 Load the next number, and store the previous one Store the last number	times

11.3.3 Bit-Reversed Addressing

The TMS320C3x can implement Fast Fourier Transforms (FFT) with bit-reversed addressing. If the data to be transformed is in the correct order, the final result of the FFT is scrambled in bit-reversed order. To recover the frequencydomain data in the correct order, certain memory locations must be swapped. The bit-reversed addressing mode makes swapping unnecessary. The next time data needs to be accessed, the access is done in a bit-reversed manner rather than sequentially. The base address of bit-reversed addressing must be located on a boundary of the size of the table. For example, if IR0 = 2^{n-1} , the n LSBs of the base address must be zero (0).

In bit-reversed addressing, IR0 holds a value equal to one-half the size of the FFT, if real and imaginary data are stored in separate arrays. During accessing, the auxiliary register is indexed by IR0, but with reverse carry propagation. Example 11–15 illustrates a 512-point complex FFT being moved from the place of computation (pointed at by AR0) to a location pointed at by AR1. In

this example, real and imaginary parts XR(i) and XI(i) of the data are not stored in separate arrays, but they are interleaved XR(0), XI(0), XR(1), XI(1), ..., XR(N-1), XI(N-1). Because of this arrangement, the length of the array is 2N instead of N, and IR0 is set to 512 instead of 256.

Example 11–15. Bit-Reversed Addressing

*				
* *	TITLE BIT-REV	VERSED ADDRESSING		· · · · · · · · · · · · · · · · · · ·
* * *	COMPUTATION,	POINTED AT BY AR	з,	THE 512-POINT FFT TO A LOCATION POINTED AT TS ARE ALTERNATING.
	•			
	•			н. Н
*	LDI LDI LDI LDF RFTB	512, IRO 2, IR1 511, RC *+ARO (1), R1 LOOP		Repeat 511+1 times Load first imaginary point
 *	LDF STF	R1,*+AR1(1) *+AR0(1),R1	:;;	Load real value (and point to next location) and store the imaginary value Load next imaginary point and store
I	STF •	R0,*AR1++(IR1)	;	previous real value

11.3.4 Integer and Floating-Point Division

Although division is not implemented as a single instruction in the TMS320C3x, the instruction set has the capacity to perform an efficient division routine. Integer and floating-point division are examined separately because different algorithms are used.

11.3.4.1 Integer Division

Division is implemented on the TMS320C3x by repeated subtractions using SUBC, a special conditional subtract instruction. Consider the case of a 32-bit positive dividend with i significant bits (and 32 - i sign bits), and a 32-bit positive divisor with j significant bits (and 32 - j sign bits). The repetition of the SUBC command i - j + 1 times produces a 32-bit result where the lower i - j + 1 bits are the quotient, and the upper 31 - i + j bits are the remainder of the division.

SUBC implements binary division in the same manner as long division. The divisor (assumed to be smaller than the dividend) is shifted left i - j times to be aligned with the dividend. Then, using SUBC, the shifted divisor is subtracted from the dividend. For each subtract that does not produce a negative answer,

the dividend is replaced by the difference. It is then shifted to the left, and a one is put in the LSB. If the difference is negative, the dividend is simply shifted left by one. This operation is repeated i - j + 1 times.

As an example, consider the division of 33 by 5 using both long division and the SUBC method. In this case, i = 6, j = 3, and the SUBC operation is repeated 6 - 3 + 1 = 4 times.

LONG DIVISION:

	00000000000000000000000000000000000000
	11 Remainder
SUBC METHOD:	
00000000000000000000000000000000000000	Dividend Divisor (aligned) (1st SUBC command)
↓ 000000000000000000000000000000000000	New Dividend + Quotient Divisor Difference (>0) (2nd SUBC command)
00000000000000000000000000000000000000	
00000000000000000000000000000000000000	New Dividend + Quotient Divisor
00000000000000000000000000000000000000	Difference (>0) (3rd SUBC command)
000000000000000000000000000000000000000	New Dividend + Quotient Divisor
Negative difference	(4th SUBC command)
00000000000000000000000000000000000000	Final Result

When the SUBC command is used, both the dividend and the divisor must be positive. Example 11–16 shows a realization of the integer division in which the sign of the quotient is properly handled. The last instruction before returning modifies the condition flag in case subsequent operations depend on the sign of the result.

Example 11–16. Integer Division

```
*
*
   TITLE INTEGER DIVISION
*
    SUBROUTINE DIVI
*
*
*
                     SIGNED INTEGER DIVIDEND IN RO,
    INPUTS:
*
                     SIGNED INTEGER DIVISOR IN R1.
*
*
                     R0/R1 into R0.
    OUTPUT:
*
*
    REGISTERS USED: R0-R3, IR0, IR1
*
                     1. NORMALIZE DIVISOR WITH DIVIDEND
*
    OPERATION:
                     2. REPEAT SUBC
*
*
                     3. QUOTIENT IS IN LSBs OF RESULT
*
*
                     31-62 (DEPENDS ON AMOUNT OF NORMALIZATION)
    CYCLES:
       .globl
                DIVI
SIGN
       .set
                R2
TEMPF
       .set
                R3
       .set
TEMP
                IR0
COUNT
       .set
                IR1
*
    DIVI - SIGNED DIVISION
DIVI:
*
*
    DETERMINE SIGN OF RESULT. GET ABSOLUTE VALUE OF OPERANDS.
*
       XOR
                R0,R1,SIGN
                               ; Get the sign
       ABSI
                RO
       ABSI
                R1
       CMPI
                R0,R1
                               ; Divisor > dividend ?
                               ; If so, return 0
       BGTD
                 ZERO
*
*
   NORMALIZE OPERANDS. USE DIFFERENCE IN EXPONENTS AS SHIFT COUNT
*
   FOR DIVISOR, AND AS REPEAT COUNT FOR 'SUBC'.
*
       FLOAT
                 RO, TEMPF
                               ; Normalize dividend
       PUSHF
                               ; PUSH as float
                 TEMPF
       POP
                 COUNT
                               ; POP as int
       LSH
                               ; Get dividend exponent
                -24, COUNT
                 R1, TEMPF
       FLOAT
                               ; Normalize divisor
       PUSHF
                 TEMPF
                               ; PUSH as float
       POP
                               ; POP as int
                 TEMP
       LSH
                 -24, TEMP
                               ; Get divisor exponent
       SUBI
                 TEMP, COUNT
                               ; Get difference in exponents
       LSH
                 COUNT,R1
                               ; Align divisor with dividend
*
   DO COUNT+1 SUBTRACT & SHIFTS.
       RPTS
                COUNT
       SUBC
                 R1, R0
```

```
MASK OFF THE LOWER COUNT+1 BITS OF RO
*
       SUBRI
                31, COUNT
                             ; Shift count is (32 - (COUNT+1))
                COUNT, RO
       LSH
                             ; Shift left
      NEGI
                COUNT
      LSH
               COUNT, RO
                             ; Shift right to get result
*
   CHECK SIGN AND NEGATE RESULT IF NECESSARY.
*
      NEGT .
               R0,R1
                             ; Negate result
      ASH
               -31,SIGN
                             ; Check sign
      LDINZ
               R1,R0
                             ; If set, use negative result
      CMPI
               0,R0
                             ; Set status from result
      RETS
*
*
   RETURN ZERO.
*
ZERO:
      LDI
               0,R0
      RETS
      .end
```

If the dividend is less than the divisor and you want fractional division, you can perform a division after you determine the desired accuracy of the quotient in bits. If the desired accuracy is k bits, start by shifting the dividend left by k positions. Then apply the algorithm described above, where i should now be replaced by i + k. It is assumed that i + k is less than 32.

11.3.4.2 Computation of Floating-Point Inverse and Division

This section presents a method of implementing floating-point division on the TMS320C3x. Since the algorithm outlined here computes the inverse of a number v, to divide y/v, multiply y by the inverse of v.

The computation of 1/v is based on the following iterative algorithm. At the i-th iteration, the estimate x [i] of 1/v is computed from v, and the previous estimate x[i–1] according to the formula:

x [i] = x [i-1] * (2.0 - v * x [i-1])

To start the operation, an initial estimate x [0] is needed. If $v=a^{*2e}$, a good initial estimate is

x[0] = 1.0 * 2 - e - 1

Example 11–17 shows the implementation of this algorithm on the TMS320C3x, where the iteration has been applied 5 times. Both accuracy and speed are affected by the number of iterations. The accuracy offered by the single-precision floating-point format is $2^{-23} = 1.192E - 7$. If you want more accuracy, use more iterations. If less accuracy is acceptable, reduce the number of iterations to increase the execution speed of this implementation.

This algorithm properly treats the boundary conditions when the input number either is zero or has a very large value. When the input is zero, the exponent e = -128. Then the calculation of x [0] yields an exponent equal to -(-128) - 1 = 127, and the algorithm will overflow and saturate. On the other hand, in the case of a very large number, e = 127, the exponent of x [0] will be -127 - 1 = -128. This will cause the algorithm to yield zero, which is a reasonable handling of that boundary condition.

Example 11–17. Inverse of a Floating-Point Number

- -

```
*
*
    TITL INVERSE OF A FLOATING-POINT NUMBER
*
*
*
   SUBROUTINE INVF
*
*
*
   THE FLOATING-POINT NUMBER v IS STORED IN RO. AFTER THE
*
   COMPUTATION IS COMPLETED, 1/v IS ALSO STORED IN RO.
*
*
   TYPICAL CALLING SEQUENCE:
*
         LDF
                v, R0
*
         CALL
                INVF
*
*
   ARGUMENT ASSIGNMENTS:
    ARGUMENT| FUNCTION
*
                                  ______
*
    R0
            | v = NUMBER TO FIND THE RECIPROCAL OF (UPON THE CALL)
*
    R0
            | 1/v (UPON THE RETURN)
*
    REGISTER USED AS INPUT: RO
*
    REGISTERS MODIFIED: R0, R1, R2, R3
*
    REGISTER CONTAINING RESULT: RO
*
        CYCLES: 35
                           WORDS: 32
*
*
        .global INVF
*
INVF:
        LDF
               R0,R3
                          ; v is saved for later.
        ABSF
               R0
                           ; The algorithm uses v = |v|.
*
*
   EXTRACT THE EXPONENT OF v.
*
        PUSHF
               R0
        POP
               R1
        ASH
               -24,R1
                           ; The 8 LSBs of R1 contain the exponent
*
                            ; of v.
*
   \times [0] FORMATION GIVEN THE EXPONENT OF v.
*
*
        NEGI
               R1
        SUBI
               1,R1
                          ; Now we have -e-1, the exponent of x[0].
        ASH
               24,R1
        PUSH
               R1
        POPF
               R1
                          ; Now R1 = x[0] = 1.0 * 2**(-e-1).
*
```

```
NOW THE ITERATIONS BEGIN.
              R1,R0,R2
                          ; R2 = v * x[0]
       MPYF
                          ; R2 = 2.0 - v * x[0]
       SUBRF 2.0,R2
                          ; R1 = x[1] = x[0] * (2.0 - v * x[0])
       MPYF
              R2,R1
*
              R1,R0,R2
                          ; R2 = v * x[1]
       MPYF
                          ; R2 = 2.0 - v * x[1]
       SUBRF 2.0,R2
                          ; R1 = x[2] = x[1] * (2.0 - v * x[1])
       MPYF
              R2,R1
              R1,R0,R2
                          ; R2 = v * x[2]
       MPYF
                          ; R2 = 2.0 - v * x[2]
        SUBRF 2.0,R2
                          ; R1 = x[3] = x[2] * (2.0 - v * x[2])
              R2,R1
       MPYF
               R1,R0,R2
                          ; R2 = v * x[3]
       MPYF
                          ; R2 = 2.0 - v * x[3]
        SUBRF 2.0,R2
                           ; R1 = x[4] = x[3] * (2.0 - v * x[3])
               R2,R1
        MPYF
*
                           ; This minimizes error in the LSBs.
        RND
               R1
*
   FOR THE LAST ITERATION WE USE THE FORMULATION:
*
   x[5] = (x[4] * (1.0 - (v * x[4]))) + x[4]
*
                                   = v * x[4] = 1.0.01.. => 1
                           ; R2
        MPYF
               R1,R0,R2
                                  = 1.0 - v * x[4] = 0.0..01... => 0
        SUBRF 1.0,R2
                          ; R2
                                   = x[4] * (1.0 - v * x[4])
                           ; R2
        MPYF
               R1,R2
                                   = x[5] = (x[4] * (1.0 - (v * x[4]))) + x[4]
                           ; R2
        ADDF
               R2,R1
*
                           ; Round since this is follow by a MPYF.
        RND
               R1,R0
*
   NOW THE CASE OF v < 0 IS HANDLED.
*
               R0, R2
        NEGF
                           ; This sets condition flags.
        LDF
               R3,R3
                          ; If v < 0, then R0 = -R0
               R2,R0
        LDFN
        RETS
   END
        .end
```

11.3.5 Square Root

An iterative algorithm computes square root on the TMS320C3x and is similar to the one used for the computation of the inverse. This algorithm computes the inverse of the square root of a number v, 1/SQRT(v). To derive SQRT(v), multiply this result by v. Since in many applications, division by the square root of a number is desirable, the output of the algorithm saves the effort to compute the inverse of the square root.

At the i-th iteration, the estimate x[i] of 1/SQRT(v) is computed from v and the previous estimate x[i-1] according to this formula:

$$x[i] = x[i-1] * (1.5 - (v/2) * x[i-1] * x[i-1])$$

Software Applications

To start the operation, an initial estimate x[0] is needed. If $v = a^*2^e$, a good initial estimate is

x[0] = 1.0 * 2 - e/2

Example 11–18 shows the implementation of this algorithm on the TMS320C3x, where the iteration has been applied 5 times. Both accuracy and speed are affected by the number of iterations. If you want more accuracy, use more iterations. If less accuracy is acceptable, reduce the number of iterations to increase the execution speed of this implementation.

Example 11–18. Square Root of a Floating-Point Number

```
TITLE SQUARE ROOT OF A FLOATING-POINT NUMBER
   SUBROUTINE SQRT
   THE FLOATING POINT NUMBER v IS STORED IN RO. AFTER THE
   COMPUTATION S COMPLETED, SQRT(v) IS ALSO STORED IN RO. NOTE
   THAT THE ALGORITHM ACTUALLY COMPUTES 1/SQRT(v).
*
*
*
   TYPICAL CALLING SEQUENCE:
*
*
        LDF v, RO
*
        CALL SQRT
   ARGUMENT ASSIGNMENTS:
*
    ARGUMENT! FUNCTION
                                _____
    R0
            V = NUMBER TO FIND THE SQUARE ROOT OF
            | (UPON THE CALL)
    R0
            | SQRT(v) (UPON THE RETURN)
*
*
    REGISTER USED AS INPUT: RO
*
    REGISTERS MODIFIED: R0, R1, R2, R3
    REGISTER CONTAINING RESULT: RO
    CYCLES: 50 WORDS: 39
*
                .global SQRT
*
*
    EXTRACT THE EXPONENT OF V.
SQRT:
        LDF
                R0,R3
                         ; Save v
         RETSLE
                          ; Return if number non-positive
         PUSHF RO
         POP
                R1
                -24,R1
                          ; The 8 LSBs of R1 contain the exponent of v.
         ASH
                          ; Add a rounding bit in the exponent
         ADDI
                1,R1
                -1,R1
         ASH
                          ; e/2
*
   X[0] FORMATION GIVEN THE EXPONENT OF V.
         NEGI
                R1
         ASH
                24,R1
         PUSH
                R1
         POPF
                R1
                           ; Now R1 = x[0] = 1.0 + 2 + (-e/2).
*
   GENERATE V/2.
*
         MPYF
                0.25,R0
                           ; V/2 and take rounding bit out
*
   NOW THE ITERATIONS BEGIN.
         MPYF
                R1,R1,R2
                         ; R2 = x[0] * x[0]
         MPYF
                R0,R2
                        ; R2 = (v/2) * x[0] * x[0]
                1.5,R2
                          ; R2 = 1.5 - (v/2) * x[0] * x[0]
         SUBRF
```

MPYF R2,R1 ; R1 = x[1] = x[0] ** (1.5 - (v/2) * x[0] * x[0]): RND R1 MPYF R1, R1, R2 ; R2 = x[1] * x[1]MPYF ; R2 = (v/2) * x[1] * x[1]R0,R2 SUBRF 1.5,R2 ; R2 = 1.5 - (v/2) * x[1] * x[1]MPYF ; R1 = x[2] = x[1] *R2,R1 * (1.5 - (v/2) * x[1] * x[1]); RND R1 MPYF R1, R1, R2 ; R2 = x[2] * x[2]MPYF R0,R2 ; R2 = (v/2) * x[2] * x[2]SUBRF 1.5,R2 ; R2 = 1.5 - (v/2) * x[2] * x[2]MPYF R2,R1 ; R1 = x[3] = x[2]* ; * (1.5 - (v/2) * x [2] * x [2])RND R1 * MPYF R1,R1,R2 ; R2 = x[3] * x[3]MPYF R0,R2 ; R2 = (v/2) * x[3] * x[3]SUBRF 1.5,R2 ; R2 = 1.5 - (v/2) * x[3] * x[3]; R1 = x[4] = x[3]MPYF R2,R1 * * (1.5 - (v/2) * x[3] * x[3]); RND R1 * MPYF R1,R1,R2 ; R2 = x[4] * x[4]MPYF R0,R2 ; R2 = (v/2) * x[4] * x[4]; R2 = 1.5 - (v/2) * x[4] * x[4]SUBRF 1.5,R2 MPYF R2,R1 ; R1 = x[5] = x[4]* * (1.5 - (v/2) * x[4] * x[4]); * * RND R1, R0 ; Round * MPYF R3,R0 ; Sqrt(v) from sqrt($v^{**}(-1)$) * RETS * * end

.end

- - .

11.3.6 Extended-Precision Arithmetic

The TMS320C3x offers 32 bits of precision for integer arithmetic, and 24 bits of precision in the mantissa for floating-point arithmetic. For higher precision in floating-point operations, the eight extended-precision registers R7 to R0 contain eight additional bits of accuracy. Since no comparable extension is available for fixed-point arithmetic, this section discusses how fixed-point double precision can be achieved by using the capabilities of the processor. The technique consists of performing the arithmetic by parts, similar to the way in which longhand arithmetic is done.

In the instruction set, operations ADDC (Add with Carry) and SUBB (Subtract with Borrow) use the status carry bit for extended-precision arithmetic. The carry bit is affected by the arithmetic operations of the ALU and by the rotate and shift instructions. It can also be manipulated directly by setting the status register to certain values. For proper operation, the overflow mode bit should be reset (OVM = 0) so the accumulator results will not be loaded with the saturation values. Example 11–19 and Example 11–20 show 64-bit addition and 64-bit subtraction. The first operand is stored in the registers R0 (low word) and R1 (high word). The second operand is stored in R2 and R3, respectively. The result is stored in R0 and R1.

Example 11–19. 64-Bit Addition

*	TITLE 64-BIT	F ADDITION
*		
*	TWO 64-BIT NU	IMBERS ARE ADDED TO EACH OTHER PRODUCING
*	A 64-BIT RESU	JLT. THE NUMBERS X (R1,R0) AND Y (R3,R2)
*	ADDED, RESULT	TING IN W (R1,R0).
*	-1 -0	
*	R1 R0 + R3 R2	
*	+ R3 R2	
*	R1 R0	-
*		
	ADDI	R2,R0
	ADDC	R3, R1

Example 11–20. 64-Bit Subtraction

TITLE 64-H	BIT SUBTRACTION
TWO 64-BIT	NUMBERS ARE SUBTRACTED FROM EACH OTHER
PRODUCING A	A 64-BIT RESULT. THE NUMBERS X (R1,R0) AND
Y (R3,R2) A	ARE SUBTRACTED, RESULTING IN W (R1,R0).
	RO
+ R3 H	R2
R1 I	RO
	R2, R0
SUBB	R3, R1
	TWO 64-BIT PRODUCING A Y (R3,R2) A R1 H + R3 H

When two 32-bit numbers are multiplied, a 64-bit product results. The procedure for multiplication is to split the 32-bit magnitude values of the multiplicand X and the multiplier Y into two parts (X1,X0) and (X3,X2), respectively, with 16 bits each. The operation is done on unsigned numbers, and the product is adjusted for the sign bit. Example 11–21 shows the implementation of a 32-bit by 32-bit multiplication. Example 11-21. 32-Bit by 32-Bit Multiplication

* * SUBR	SUBROUTINE EXTMPY					
k						
			BERS ARE MULTIPLIED, PR (X and Y) ARE EACH SEPA			
			(X AND I) ARE EACH SEPA			
			IS THE SIGN BIT. THE P			
		•	. THE MULTIPLICATION IS			
* POSI *	TIVE NUM	BERS, AND TH	E SIGN IS DETERMINED AT	THE END.		
*						
*		X0	BITS OF PRODUCTS			
	X Y1	YO	(NOT COUNTING SIGN)	PRODUCT		
* - *	ΧO	*Y0	16+16	P1 .		
k,	X0*Y1		16+16	P2		
*	X1*Y0		16+16	P3		
*	X1*Y1		16+16	P4		
* *	F.7.3	140				
*	Wl	WO				
*						
* ARGU	MENT ASS	IGNMENTS:				
* ARG						
	UMENT F	JNCTION				
	+	UNCTION				
* R0	 M	UNCTION ULTIPLIER AN	D LOW WORD OF THE PRODU			
* R0 * R1	 M	UNCTION ULTIPLIER AN	D LOW WORD OF THE PRODU			
* R0 * R1 *	 M	UNCTION ULTIPLIER AN				
* R0 * R1 *	+ Mi Mi	UNCTION ULTIPLIER AN ULTIPLICAND	AND UPPER WORD OF THE P			
* R0 * R1 * * REGI	I MI	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT:	AND UPPER WORD OF THE P	RODUCT		
* R0 * R1 * * REGI * REGI	STERS US	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT:	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR	RODUCT		
* R0 * R1 * * REGI * REGI * REGI *	STERS US	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0,	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR	RODUCT		
* R0 * R1 * * REGI * REGI * REGI *	STERS US STERS MO STER CON	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0, TAINING RESU	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR ULT: R0,R1	RODUCT		
* R0 * R1 * * REGI * REGI * REGI * *	STERS US STERS MO STER CON	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0, TAINING RESU	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR	RODUCT		
* R0 * R1 * * REGI * REGI * REGI *	STERS US STERS MO STER CON CYCLES	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0, TAINING RESU 28 (WORST	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR ULT: R0,R1	RODUCT		
* R0 * R1 * * REGI * REGI * REGI * *	Mi Mi STERS US STERS MO STER CON CYCLES: .global	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0, TAINING RESU 28 (WORST E 28 (WORST E EXTMPY	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR ULT: R0,R1 CASE) WORDS: 25	RODUCT 1,		
* R0 * R1 * * REGI * REGI * REGI * *	Mi Mi STERS US STERS MO STER CON CYCLES: .global	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0, TAINING RESU 28 (WORST E 28 (WORST E EXTMPY	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR ULT: R0,R1 CASE) WORDS: 25	RODUCT 1,		
* R0 * R1 * REGI * REGI * REGI * *	I MI I MI STERS US STERS MO STER CON CYCLES: .global XOR3 ABSI	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0, TAINING RESU 28 (WORST 28 (WORST EXTMPY R0,R1,AR0 R0	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR ULT: R0,R1 CASE) WORDS: 25 ; Store sign ; Absolute values of	RODUCT 1,		
* R0 * R1 * * * REGI * REGI * * * * *	Mi Mi STERS US STERS MO STER CON CYCLES: .global	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0, TAINING RESU 28 (WORST E 28 (WORST E EXTMPY	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR ULT: R0,R1 CASE) WORDS: 25	RODUCT 1,		
* R0 * R1 * * * REGI * REGI * * * * * *	STERS US STERS MO STER CON CYCLES: .global XOR3 ABSI ABSI	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0, TAINING RESU 28 (WORST 28 (WORST 28 (WORST 28 (WORST 28 (WORST 20 (RO, R1, ARO R0 R1	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR ULT: R0,R1 CASE) WORDS: 25 ; Store sign ; Absolute values of ; and Y	RODUCT 1, X		
* R0 * R1 * * * REGI * REGI * * * * * *	STERS US STERS MO STER CON CYCLES: .global XOR3 ABSI ABSI	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0, TAINING RESU 28 (WORST 28 (WORST 28 (WORST 28 (WORST 28 (WORST 20 (RO, R1, ARO R0 R1	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR ULT: R0,R1 CASE) WORDS: 25 ; Store sign ; Absolute values of	RODUCT 1, X		
* R0 * R1 * REGI * REGI * REGI * REGI * * * SEPA	STERS US STERS MO STER CON CYCLES: .global XOR3 ABSI ABSI RATE MUL	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0, TAINING RESU 28 (WORST 28 (WORST 28 (WORST 28 (WORST 28 (WORST 20 R1, ARO R0 R1 TIPLIER AND	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR ULT: R0,R1 CASE) WORDS: 25 ; Store sign ; Absolute values of ; and Y	RODUCT 1, X		
* R0 * R1 * REGI * REGI * REGI * REGI * * * SEPA	STERS US STERS MO STER CON CYCLES: .global XOR3 ABSI ABSI	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0, TAINING RESU 28 (WORST 28 (WORST 28 (WORST 28 (WORST 20 R0 R0 R1 TIPLIER AND -16, AR1	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR ULT: R0,R1 CASE) WORDS: 25 ; Store sign ; Absolute values of ; and Y MULTIPLICAND INTO TWO P	RODUCT 1, X ARTS		
* R0 * R1 * REGI * REGI * REGI * REGI * * * SEPA	STERS US STERS MO STER CON CYCLES: .global XOR3 ABSI ABSI RATE MUL LDI	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0, TAINING RESU 28 (WORST 28 (WORST 28 (WORST 28 (WORST 20 R0 R0 R1 TIPLIER AND -16, AR1	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR ULT: R0,R1 CASE) WORDS: 25 ; Store sign ; Absolute values of ; and Y	RODUCT 1, X ARTS bits of X		
* R0 * R1 * REGI * REGI * REGI * REGI * * * SEPA	I MI I MI STERS US STERS MO STER CON CYCLES: .global XOR3 ABSI ABSI RATE MUL LDI LSH3	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0, TAINING RESU 28 (WORST 28 (WORST 28 (WORST 28 (WORST 20 R1, AR0 R0 R1 TIPLIER AND -16, AR1 AR1, R0, R2	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR LT: R0,R1 CASE) WORDS: 25 ; Store sign ; Absolute values of ; and Y MULTIPLICAND INTO TWO P ; R2 = X1 = Upper 16	RODUCT 1, X ARTS bits of X bits of X		
* R0 * R1 * REGI * REGI * REGI * * * SEPA *	I MI I MI STERS US STERS MO STER CON CYCLES: .global XOR3 ABSI ABSI RATE MUL LDI LSH3 AND	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0, TAINING RESU 28 (WORST 28 (WORST 28 (WORST 28 (WORST 20,R1,AR0 R0 R1 TIPLIER AND -16,AR1 AR1,R0,R2 0FFFFH,R0	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR ULT: R0,R1 CASE) WORDS: 25 ; Store sign ; Absolute values of ; and Y MULTIPLICAND INTO TWO P ; R2 = X1 = Upper 16 ; R0 = X0 = Lower 16	RODUCT 1, X ARTS bits of X bits of X bits of Y		
* R0 * R1 * REGI * REGI * REGI * * * SEPA * *	I MI I MI STERS US STERS MO STER CON CYCLES .global XOR3 ABSI ABSI RATE MUL LDI LSH3 AND LSH3 AND LSH3 AND	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0, TAINING RESU 28 (WORST 28 (WORST 28 (WORST 28 (WORST 20, R1, AR0 R0 R1 TIPLIER AND -16, AR1 AR1, R0, R2 OFFFFH, R1 OFFFFH, R1	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR ULT: R0,R1 CASE) WORDS: 25 ; Store sign ; Absolute values of ; and Y MULTIPLICAND INTO TWO P ; R2 = X1 = Upper 16 ; R0 = X0 = Lower 16 ; R3 = Y1 = Upper 16 ; R1 = Y0 = Lower 16	RODUCT 1, X ARTS bits of X bits of X bits of Y		
* R0 * R1 * REGI * REGI * REGI * REGI * * * SEPA * SEPA * *	I MI I MI STERS US STERS MO STER CON CYCLES .global XOR3 ABSI ABSI RATE MUL LDI LSH3 AND LSH3 AND LSH3 AND	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0, TAINING RESU 28 (WORST 28 (WORST 28 (WORST 28 (WORST 20,R1,AR0 R0 R1 TIPLIER AND -16,AR1 AR1,R0,R2 OFFFFH,R0 AR1,R1,R3	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR ULT: R0,R1 CASE) WORDS: 25 ; Store sign ; Absolute values of ; and Y MULTIPLICAND INTO TWO P ; R2 = X1 = Upper 16 ; R0 = X0 = Lower 16 ; R3 = Y1 = Upper 16 ; R1 = Y0 = Lower 16	RODUCT 1, X ARTS bits of X bits of X bits of Y		
* R0 * R1 * REGI * REGI * REGI * * * SEPA * *	I MI I MI STERS US STERS MO STER CON CYCLES: .global XOR3 ABSI ABSI RATE MUL LDI LSH3 AND LSH3 AND X OUT TH	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0, TAINING RESU 28 (WORST 28 (WORST 28 (WORST 28 (WORST 28 (WORST 20 (W	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR ULT: R0,R1 CASE) WORDS: 25 ; Store sign ; Absolute values of ; and Y MULTIPLICAND INTO TWO P ; R2 = X1 = Upper 16 ; R0 = X0 = Lower 16 ; R1 = Y0 = Lower 16 ; R1 = Y0 = Lower 16 ; TION	RODUCT 1, X ARTS bits of X bits of X bits of Y		
* R0 * R1 * REGI * REGI * REGI * REGI * * * SEPA * SEPA * *	I MI I MI STERS US STERS MO STER CON CYCLES .global XOR3 ABSI ABSI RATE MUL LDI LSH3 AND LSH3 AND LSH3 AND	UNCTION ULTIPLIER AN ULTIPLICAND ED AS INPUT: DIFIED: R0, TAINING RESU 28 (WORST 28 (WORST 28 (WORST 28 (WORST 20, R1, AR0 R0 R1 TIPLIER AND -16, AR1 AR1, R0, R2 OFFFFH, R1 OFFFFH, R1	AND UPPER WORD OF THE P R0, R1 R1, R2, R3, R4, AR0, AR ULT: R0,R1 CASE) WORDS: 25 ; Store sign ; Absolute values of ; and Y MULTIPLICAND INTO TWO P ; R2 = X1 = Upper 16 ; R0 = X0 = Lower 16 ; R3 = Y1 = Upper 16 ; R1 = Y0 = Lower 16	RODUCT 1, X ARTS bits of X bits of X bits of Y		

	ADDI	R0,R1	; P2+P3
	MPYI	R2, R3	; $X1*Y1 = P4$
*			,
	LDI	R1,R2	
	LSH	16,R2	; Lower 16 bits of P2+P3
	CMPI	0, AR0	; Check the sign of the product
	BGED	DONE	; If >0, multiplication complete (delayed)
	LSH	-16,R1	; Upper 16 bits of P2+P3
	ADDI3	R4, R2, R0	; W0 = R0 = Lower word of the product
	ADDC3	R1,R3,R1	; W1 = R1 = Upper word of the product
*			, and affer and a set because
* NEGA	TE THE PI	RODUCT IF THE	E NUMBERS ARE OF OPPOSITE SIGN
*			
	NOT	R0	
	ADDI	1,R0	
	NOT	R1	
	ADDC	0.R1	
*	11000	~, m±	
DONE	RETS		
DONE			
	.end		

11.3.7 Floating-Point Format Conversion: IEEE to/from TMS320C3x

In fixed-point arithmetic, the binary point that separates the integer from the fractional part of the number is fixed at a certain location. For example, if a 32-bit number has the binary point after the most significant bit (which is also the sign bit), only fractional numbers (numbers with absolute values less than 1), can be represented. In other words, there is a number called a Q31 number, which is a number with 31 fractional bits. All operations assume that the binary point is fixed at this location. The fixed-point system, although simple to implement in hardware, imposes limitations in the dynamic range of the represented number, which causes scaling problems in many applications. You can avoid this difficulty by using floating-point numbers.

A floating-point number consists of a mantissa m multiplied by base b raised to an exponent e:

m * be

In current hardware implementations, the mantissa is typically a normalized number with an absolute value between 1 and 2, and the base is b = 2. Although the mantissa is represented as a fixed-point number, the actual value of the overall number floats the binary point because of the multiplication by b^e . The exponent e is an integer whose value determines the position of the binary point in the number. IEEE has established a standard format for the representation of floating-point numbers.

In order to achieve higher efficiency in the hardware implementation, the TMS320C3x uses a floating-point format that differs from the IEEE standard. This section describes briefly the two formats and presents software routines to convert between them.

TMS320C3x floating-point format:

8	1	23
е	s	f

In a 32-bit word representing a floating-point number, the first 8 bits correspond to the exponent expressed in twos-complement format. There is one bit for sign and 23 bits for the mantissa. The mantissa is expressed in twos-complement form with the binary point after the most significant non-sign bit. Since this bit is the complement of the sign bit s, it is suppressed. In other words, the mantissa actually has 24 bits. One special case occurs when e = -128. In this case, the number is interpreted as zero, independently of the values of s and f (which are by default set to zero). To summarize, the values of the represented numbers in the TMS320C3x floating-point format are as follows:

2 ^e * (01.f)	if s = 0
2 ^e * (10.f)	if s = 1
0	if e = -128

IEEE floating-point format:

1 8	23
s e	f

The IEEE floating-point format uses sign-magnitude notation for the mantissa, and offset by 127 for the exponent. In a 32-bit word representing a floating-point number, the first bit is the sign bit. The next 8 bits correspond to the exponent, expressed in an offset-by-127 format (the actual exponent is e -127). The following 23 bits represent the absolute value of the mantissa with the most significant 1 implied. The binary point is after this most significant 1. In other words, the mantissa actually has 24 bits. There are several special cases, summarized below.

These are values of the represented numbers in the IEEE floating-point format:

 $(-1)^{s} 2^{e} - \frac{127}{t} (01.f)$ if 0 < e < 255

Special cases:

(-1) ^s * 0.0	if $e = 0$ and $f = 0$ (zero)
(-1) ^s * 2 -126 * (0.f)	if $e = 0$ and $f < > 0$ (denormalized)
(-1) ^s * infinity	if $e = 255$ and $f = 0$ (infinity)
NaN (not a number	if $e = 255$ and $f < > 0$)

Based on these definitions of the formats, two versions of the conversion routines were developed. One version handles the complete definition of the formats. The other ignores some of the special cases (typically the ones that are very rarely used), but it has the benefit that it executes faster than the complete conversion. For this discussion, they are referred to as the complete version and the fast version.

11.3.7.1 IEEE to TMS320C3x Floating-Point Format Conversion

Example 11–22 shows the fast conversion from IEEE to TMS320C3x floatingpoint format¹. It properly handles the general case when 0 < e < 255, and also handles zeros (i.e., e = 0 and f = 0). The other special cases (denormalized, infinity, and NaN) are not treated and, if present, will give erroneous results.

Example 11–22. IEEE toTMS320C3x Conversion (Fast Version)

TITLE	IEEE TO TMS320C3x CONVERSION (FAST VERSION)
SUBROU	TINE FMIEEE
FUNCTI	ON: CONVERSION BETWEEN THE IEEE FORMAT AND THE TMS320C3x FLOATING POINT NUMBERS. THE NUMBER TO BE CONVERTED IS IN THE LOWER 32 BITS OF R0. THE RESULT IS STORED IN THE UPPER 32 BITS OF R0 UPON ENTERING THE ROUTINE, AR1 POINTS TO THE FOLLOWING TABLE:
(1 (2 (3 (4 ARGUME ARGUM) 0xFF800000 < AR1) 0xFF000000) 0x7F000000) 0x80000000) 0x81000000 :NT ASSIGNMENTS: MENT FUNCTION
RO	NUMBER TO BE CONVERTED POINTER TO TABLE WITH CONSTANTS
REGIST	ERS USED AS INPUT: RO, AR1 ERS MODIFIED: RO, R1 ER CONTAINING RESULT: RO
	SINCE THE STACK POINTER SP IS USED, MAKE SURE TO INITIALIZE IT IN THE CALLING PROGRAM.
CYCLES	5: 12 (WORST CASE) WORDS: 12
	.global FMIEEE

(Example continues on next page)

¹The fast version of the IEEE-to-TMS320C3x conversion routine was originally developed by Keith Henry of Apollo Computer, Inc. The other routines were based on this initial input.

(Example continued from previous page)

*	AND3 BND ADDI LDIZ SUBI PUSH POPF RETS	R0,*AR1,R1 NEG R0,R1 *+AR1(1),R1 *+AR1(2),R1 R1 R0	;;;;;	Replace fraction with 0 Test sign Shift sign and exponent inserting 0 If all zero, generate C30 zero Unbias exponent Load this as a flt. pt. number
NEG	PUSH POPF NEGF RETS	R1 R0 R0,R0		Load this as a flt. pt. number Negate if original sign negative

Example 11–23 shows the complete conversion between IEEE and TMS320C3x formats. In addition to the general case and the zeros, it handles the special cases as follows:

- If NaN (e = 255, f< >0), the number is returned intact.
- □ If infinity (e = 255, f = 0), the output is saturated to the most positive or negative number, respectively.
- If denormalized (e = 0, f< >0), two cases are considered. If the MSB of f is 1, the number is converted to TMS320C3x format. Otherwise, an underflow occurs and the number is set to zero.

Example 11–23. IEEE to TMS320C3x Conversion (Complete Version)

* * *	TITLE IE	EE TO TMS320C	3x CONVERSION	(COMPLETE	E VERSION)	
* *	SUBROUTIN	E FMIEEE1				
* * * * * *	FUNCTION:	IS IN THE LO	ETWEEN THE IEE NT NUMBERS. TH WER 32 BITS OF 32 BITS OF RC	IE NUMBER RÛ. THE	TO BE CONV	VERTED
*	UPON ENTE	RING THE ROUT	INE, AR1 POINT	S TO THE	FOLLOWING	TABLE:
* * * * * * * * * *		(1) (2) (3) (4) (5) (6) (7) (8)	0xFF800000 <- 0xFF000000 0x7F000000 0x8100000 0x8100000 0x7F800000 0x00400000 0x007FFFFF 0x7F7FFFFF	- — AR1	• • •	
* * *		ASSIGNMENTS:				
* *	R0	NUMBER TO B POINTER TO		NSTANTS		
* * *	REGISTERS	S USED AS INPU S MODIFIED: RO CONTAINING RE	, R1			

(Example continues on next page)

(Example continued from previous page)

NOTE: SINCE THE STACK POINTER SP IS USED, MAKE SURE TO INITIALIZE * * IT IN THE CALLING PROGRAM. * * * CYCLES: 23 (WORST CASE) WORDS: 34 * .global FMIEEE1 * FMIEEE1 LDI R0,R1 AND *+AR1(5),R1 ΒZ UNNORM ; If e = 0, number is either 0 or * ; unnormalized XOR *+AR1(5),R1 BNZ NORMAL ; If e < 255, use regular routine * HANDLE NAN AND INFINITY TSTB *+AR1(7),R0 ; Return if NaN RETSNZ R0,R0 LDI LDFGT *+AR1(8),R0 ; If positive, infinity= ; most positive number LDFN *+AR1(5),R0 ; If negative, infinity= ; most negative number RETS RETS HANDLE ZEROS AND UNNORMALIZED NUMBERS UNNORM TSTB *+AR1(6),R0 ; Is the msb of f equal to 1? LDFZ *+AR1(3),R0 ; If not, force the number to zero RETSZ ; and return XOR *+AR1(6),R0 ; If (msb of f) = 1, make it 0 BND NEG1 LSH 1,R0 ; Eliminate sign bit and line up mantissa SUBI *+AR1(2), R0; Make e = -127 PUSH R0 POPF R0 ; Put number in floating point format RETS NEG1 POPF R0 NEGF RO,RO ; If negative, negate R0 RETS HANDLE THE REGULAR CASES * NORMAL AND3 R0,*AR1,R1 ; Replace fraction with 0 BND NEG ; Test sign ADDI RO,R1 ; Shift sign and exponent inserting 0 SUBI *+AR1(2),R1 ; Unbias exponent PUSH R1 POPF R0 ; Load this as a flt. pt. number RETS NEG POPF RO ; Load this as a flt. pt. number NEGF RO,RO ; Negate if original sign negative RETS

11.3.7.2 TMS320C3x to IEEE Floating-Point Format Conversion

The vast majority of the numbers represented by the TMS320C3x floating-point format are covered by the general IEEE format and the representation of zeros. The only special case to consider is when e = -127 in the TMS320C3x format; this corresponds to a denormalized number in IEEE format. It is ignored in the fast version, while it is treated properly in the complete version. Example 11–24 shows the fast, and Example 11–25, the complete version of the TMS320C3x-to-IEEE conversion.

```
Example 11–24. TMS320C3x to IEEE Conversion (Fast Version)
```

```
*
*
   TITLE TMS320C3x TO IEEE CONVERSION (FAST VERSION)
*
*
*
   SUBROUTINE TOIEEE
*
*
   FUNCTION: CONVERSION BETWEEN THE TMS320C3x FORMAT AND THE IEEE
*
             FLOATING POINT NUMBERS. THE NUMBER TO BE CONVERTED
             IS IN THE UPPER 32 BITS OF RO. THE RESULT WILL BE IN
*
             THE LOWER 32 BITS OF R0.
*
      UPON ENTERING THE ROUTINE, AR1 POINTS TO THE FOLLOWING TABLE:
       (0)
                  0xFF800000 <-- AR1
*
       (1)
                 0xFF000000
*
       (2)
                  0x7F000000
*
       (3)
                  0x80000000
*
       (4)
                  0x81000000
*
*
   ARGUMENT ASSIGNMENTS:
*
    ARGUMENT | FUNCTION
*
    ______
*
    R0
             I NUMBER TO BE CONVERTED
*
    AR1
            | POINTER TO TABLE WITH CONSTANTS
*
*
   REGISTERS USED AS INPUT: RO, AR1
*
   REGISTERS MODIFIED: R0
*
   REGISTER CONTAINING RESULT: RO
   NOTE: SINCE THE STACK POINTER 'SP' IS USED, MAKE SURE TO
*
         INITIALIZE IT IN THE CALLING PROGRAM.
*
   CYCLES: 14 (WORST CASE)
                               WORDS: 15
         .global TOIEEE
*
TOIEEE
         LD
                  R0,R0
                               ; Determine the sign of the number
         LDFZ
                  *+AR1(4),R0 ; If zero, load appropriate number
                  NEG ; Branch to NEG if negative (delayed)
         BND
                              ; Take the absolute value of the number
         ABSF
                 R0
         LSH
                  1,R0
                              ; Eliminate the sign bit in RO
         PUSHF
                 R0
         POP
                 R0
                               ; Place number in lower 32 bits of R0
         ADDI
                 *+AR1(2),R0 ; Add exponent bias (127)
         LSH
                 -1,R0
                               ; Add the positive sign
         RETS
NEG
         POP
                               ; Place number in lower 32 bits of RO
                  R0
         ADDI
                  *+AR1(2),R0 ; Add exponent bias (127)
                  -1,R0 ; Make space for the sign 
*+AR1(3),R0 ; Add the negative sign
         LSH
                  -1,R0
         ADDI
         RETS
```

Example 11–25. TMS320C3x to IEEE Conversion (Complete Version)

```
*
   TITLE TMS320C3x TO IEEE CONVERSION (COMPLETE VERSION)
*
*
*
   SUBROUTINE TOIEEE1
*
*
*
   FUNCTION: CONVERSION BETWEEN THE TMS320C3: FORMAT AND THE IEEE
*
             FLOATING POINT NUMBERS. THE NUMBER TO BE CONVERTED
             IS IN THE UPPER 32 BITS OF RO. THE RESULT WILL BE
*
*
             IN THE LOWER 32 BITS OF RO.
*
*
*
        UPON ENTERING THE ROUTINE, AR1 POINTS TO THE FOLLOWING TABLE:
*
*
         (0)
                      0xFF800000 <-- AR1
*
        (1)
                     0xFF000000
*
         (2)
                      0x7F000000
*
         (3)
                     0x80000000
*
         (4)
                     0x81000000
*
         (5)
                     0 \times 7 F 800000
*
         (6)
                     0 \times 00400000
*
         (7)
                      0x007FFFFF
*
         (8)
                      0x7F7FFFFF
*
*
   ARGUMENT ASSIGNMENTS:
*
    ARGUMENT| FUNCTION
*
    *
    R0
            | NUMBER TO BE CONVERTED
*
    AR1
            | POINTER TO TABLE WITH CONSTANTS
*
*
   REGISTERS USED AS INPUT: RO, AR1
   REGISTERS MODIFIED: R0
   REGISTER CONTAINING RESULT: RO
  NOTE: SINCE THE STACK POINTER 'SP' IS USED, MAKE SURE TO
*
*
        INITIALIZE IT IN THE CALLING PROGRAM.
*
*
      CYCLES: 31 (WORST CASE)
                                  WORDS: 25
       .global TOIEEE1
                               ; Determine the sign of the number
TOIEEE1 LDF
                 R0,R0
                  *+AR1(4),R0 ; If zero, load appropriate number
        LDFZ
                               ; Branch to NEG if negative (delayed)
        BND
                 NEG
                               ; Take the absolute value of the number
        ABSF
                 RO
                              ; Eliminate the sign bit in RO
        LSH
                  1,R0
        PUSHF
                 RO
                               ; Place number in lower 32 bits of RO
        POP
                 RO
                  *+AR1(2),R0 ; Add exponent bias (127)
        ADDI
        LSH
                 -1,R0
                               ; Add the positive sign
```

(Example continues on next page)

CONT	TSTB RETSNZ TSTB	*+AR1(5),R0 *+AR1(7),R0		If E>0, return
	RETSZ PUSH POPF	R0 R0	;	If E=0 & F=0, return
	LSH PUSHF POP	-1,R0 R0 R0	;;	Move F right by one bit
	ADDI RETS	*+AR1(6),RO	;	Add to F a msb of 1
NEG	POP BRD	R0 CONT	;	Place number in lower 32 bits of R0
	ADDI	*+ARI(2),R0	;	Add exponent bias (127)
	LSH	-1,R0		Make space for the sign
	ADDI	*+AR1(3),RO	;	Add the negative sign

(Example continued from previous page)

11.4 Application-Oriented Operations

Certain features of the TMS320C3x architecture and instruction set facilitate the solution of numerically intensive problems. This section presents examples of applications using these features, such as companding, filtering, Fast Fourier Transforms (FFT), and matrix arithmetic.

11.4.1 Companding

In the area of telecommunications, one of the primary concerns is to conserve the channel bandwidth, and, at the same time, preserve high speech quality. This is achieved by quantizing the speech samples logarithmically. It has been demonstrated that an 8-bit logarithmic quantizer produces speech quality equivalent to a 13-bit uniform quantizer. The logarithmic quantization is achieved by companding (COMpress/exPANDing). Two international standards have been established for companding: the μ -law (used in the United States and Japan), and the A-law (used in Europe). Detailed descriptions of μ -law and A-law companding are presented in an application report on companding routines included in the book *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A).

During transmission, logarithmically compressed data in sign-magnitude form are transmitted along the communications channel. If any processing is necessary, these data should be expanded to a 14-bit (for μ -law) or 13-bit (for A-law) linear format. This operation is done upon receiving the data at the digital signal processor. After processing, and in order to continue transmission, the result is compressed back to 8-bit format and transmitted through the channel.

Example 11–26 and Example 11–27 show μ -law compression and expansion (i.e., linear to μ -law and μ -law to linear conversion), while Example 11–28 and Example 11–29 show A-law compression and expansion. For expansion, using a look-up table is an alternative approach. It trades memory space for speed of execution. Since the compressed data is 8-bits long, a table with 256 entries can be constructed containing the expanded data. If the compressed data is stored in the register AR0, the following two instructions will put the expanded data in register R0:

ADDI @TABL,ARO ; @TABL = BASE ADDRESS OF TABLE LDI *ARO,RO ; PUT EXPANDED NUMBER IN RO

The same look-up table approach could be used for compression, but the required table length would then be 16,384 words for μ -law or 8,192 words for A-law. If this memory size is not acceptable, the subroutines presented in Example 11–26 or Example 11–28 should be used. Example 11–26. µ-Law Compression

```
*
 *TITLE U-LAW COMPRESSION
 *
    SUBROUTINE MUCMPR
 *
 *
 *
    ARGUMENT ASSIGNMENTS:
 *
     ARGUMENT | FUNCTION
 *
     ------
                                     _____
 *
             | NUMBER TO BE CONVERTED
     R0
 *
 *
    REGISTERS USED AS INPUT: RO
 *
    REGISTERS MODIFIED: R0, R1, R2, SP
 *
    REGISTER CONTAINING RESULT: RO
 *
 *
    NOTE: SINCE THE STACK POINTER 'SP' IS USED IN THE COMPRESSION
         ROUTINE 'MUCMPR', MAKE SURE TO INITIALIZE IT IN THE
 *
 *
          THE CALLING PROGRAM.
 *
 *
 *
    CYCLES: 20
                       WORDS: 17
 *
 *
          .global MUCMPR
 *
MUCMPR
         LDI
                  R0,R1
                               ; Save sign of number
          ABSI
                  R0,R0
          CMPI
                   1FDEH,R0
                               ; If R0>0x1FDE,
          LDIGT
                   1FDEH,R0
                                ; saturate the result
          ADDI
                   33,R0
                                ; Add bias
         FLOAT
                   R0
                                ; Normalize: (seg+5)0WXYZx...x
         MPYF
                   0.03125,R0
                              ; Adjust segment number by 2**(-5)
          LSH
                   1,R0
                                ; (seg)WXYZx...x
          PUSHF
                   R0
          POP
                  R0
                                ; Treat number as integer
          LSH
                  -20,R0
                                ; Right-justify
          LDI
                   0,R2
          LDI
                   R1,R1
                                ; If number is negative,
          LDILT
                   80H,R2
                               ;
                                    set sign bit
          ADDI
                               ; R0 = compressed number
                   R2,R0
          NOT
                               ; Reverse all bits for transmission
                  R0
          RETS
```

Example 11–27. µ-Law Expansion

```
*
*
   TITLE 'U-LAW EXPANSION'
*
*
*
   SUBROUTINE MUXPND
*
*
*
   ARGUMENT ASSIGNMENTS:
*
*
    ARGUMENT | FUNCTION
*
    *
    R0
          | NUMBER TO BE CONVERTED
*
*
    REGISTERS USED AS INPUT: RO
*
    REGISTERS MODIFIED: R0, R1, R2, SP
*
    REGISTER CONTAINING RESULT: RO
*
*
*
   CYCLES: 20 (WORST CASE)
                               WORDS: 14
*
*
         .global MUXPND
*
MUXPND
        NOT
                              ; Complement bits
                 R0,R0
         LDI
                 R0,R1
         AND
                 0FH,R1
                              ; Isolate quantization bin
         LSH
                 1,R1
                            ; Add bias to introduce 1xxxx1
         ADDI
                  33,R1
                        •
         LDI
                              ; Store for sign bit
                 R0,R2
         LSH
                 -4,R0
                 7,R0 ; Isolate segment code
R0,R1,R0 ; Shift and put result in R0
33,R0 ; Subtract bias
         AND
         LSH3
         SUBI
                 80H, R2
         TSTB
                              ; Test sign bit
         RETSZ
         NEGI
                 R0
                            ; Negate if a negative number
         RETS
```

```
Example 11–28. A-Law Compression
```

*

```
TITLE A-LAW COMPRESSION
*
*
*
   SUBROUTINE ACMPR
*
*
*
   ARGUMENT ASSIGNMENTS:
*
    ARGUMENT| FUNCTION
*
    _____
                               _____
*
    R0
            | NUMBER TO BE CONVERTED
*
*
   REGISTERS USED AS INPUT: RO
   REGISTERS MODIFIED: R0, R1, R2, SP
*
*
   REGISTER CONTAINING RESULT: RO
*
*
   NOTE: SINCE THE STACK POINTER 'SP' IS USED IN THE COMPRESSION
*
        ROUTINE 'ACMPR', MAKE SURE TO INITIALIZE IT IN THE
*
         CALLING PROGRAM.
*
*
*
   CYCLES:22
                  WORDS: 19
         .global ACMPR
*
ACMPR
                  R0,R1
                               ; Save sign of number
         LDI
         ABSI
                  R0,R0
         CMPI
                  1FH,RO
                               ; If R0<0x20,
         BLED
                  END
                               ; Do linear coding
                               ; If R0>0xFFF,
         CMPI
                  OFFFH,RO
         LDIGT
                  OFFFH,RO
                               ;
                                    saturate the result
         LSH
                  -1,R0
                               ; Eliminate rightmost bit
        FLOAT
                               ; Normalize: (seg+3)OWXYZx...x
                  R0
        MPYF
                  0.125,R0
                               ; Adjust segment number by 2**(-3)
         LSH
                  1,R0
                               ; (seg)WXYZz...x
         PUSHF
                  R0
         POP
                               ; Treat number as integer
                  R0
         LSH
                  -20,R0
                               ; Right-justify
END
         LDI
                  0,R2
                               ; If number is negative,
         LDI
                  R1,R1
         LDILT
                  80H,R2
                                    set sign bit
                               ;
                               ; R0 = compressed number
         ADDI
                  R2,R0
         XOR
                  0D5H,R0
                               ; Invert even bits for transmission
         RETS
```

Example 11–29. A-Law Expansion

* * TITLE A-LAW EXPANSION * * * * SUBROUTINE AXPND * * * ARGUMENT ASSIGNMENTS: * ARGUMENT | FUNCTION * _____ * R0 | NUMBER TO BE CONVERTED * * REGISTERS USED AS INPUT: RO * REGISTERS MODIFIED: R0, R1, R2, SP * REGISTER CONTAINING RESULT: RO * * * CYCLES: 25 (WORST CASE) WORDS: 16 * * .global AXPND * D5H,RO AXPND XOR ; Invert even bits R0,R1 LDI OFH,R1 ; Isolate quantization bin AND 1,R1 LSH ; Store for bit sign LDI R0,R2 -4,RO LSH AND 7,R0 ; Isolate segment code ΒZ SKIP1 1,R0 SUBI ; Create 1xxxx1 ADDI 32,R1 ; OR 0xxxx1 SKIP1 ADDI 1,R1 R0,R1,R0 ; Shift and put result in R0 LSH3 TSTB 80H,R2 ; Test sign bit RETSZ NEGI R0 ; Negate if a negative number RETS

11.4.2 FIR, IIR, and Adaptive Filters

Digital filters are a common requirement for digital signal processing systems. There are two types of digital filters: Finite Impulse Response (FIR) and Infinite Impulse Response (IIR). Each of these types can have either fixed or adaptable coefficients. In this section, the fixed-coefficient filters are presented first, and then the adaptive filters are discussed.


11.4.2.1 FIR Filters


If the FIR filter has an impulse response h [0], h [1],..., h [N –1], and x[n] represents the input of the filter at time n, the output y [n] at time n is given by this equation:

y[n] = h[0] x[n] + h[1] x[n-1] + ... + h[N-1] x[n-(N-1)]

Two features of the TMS320C3x that facilitate the implementation of the FIR filters are parallel multiply/add operations and circular addressing. The first one permits the performance of a multiplication and an addition in a single machine cycle, while the second one makes a finite buffer of length N sufficient for the data x.

Figure 11–1 shows the arrangement of the memory locations in order to implement circular addressing, while Example 11–30 presents the TMS320C3x assembly code for an FIR filter.





In order to set up circular addressing, initialize the block-size register BK to block length N. Also, the locations for signal x should start from a memory location whose address is a multiple of the smallest power of 2 that is greater than N. For instance, if N = 24, the first address for x should be a multiple of 32 (the lower 5 bits of the beginning address should be zero). To understand this requirement, look at section 5.3 on page 5-24, the section describing circular addressing.

In Example 11–30, the pointer to the input sequence x is incremented and assumed to be moving from an older input to a newer input. At the end of the subroutine, AR1 will be pointing to the position for the next input sample.

```
Example 11-30. FIR Filter
            *
               TITLE FIR FILTER
            *
            *
            *
               SUBROUTINE FIR
            *
            *
               EQUATION: y(n) = h(0) * x(n) + h(1) * x(n-1) +
                                 \dots + h(N-1) * x(n-(N-1))
            *
            *
               TYPICAL CALLING SEQUENCE:
            *
            *
            *
                     LOAD
                               AR0
            *
                     LOAD
                               AR1
            *
                     LOAD
                               RC
            *
                     LOAD
                               ΒK
            *
                     CALL
                               FIR
            *
            *
            *
               ARGUMENT ASSIGNMENTS:
            *
                ARGUMENT | FUNCTION
            *
                ____+
            *
                ARO
                         | ADDRESS OF h(N-1)
            *
                AR1
                         | ADDRESS OF x(n-(N-1))
            *
                 RC
                         | LENGTH OF FILTER - 2 (N-2)
            *
                ΒK
                         | LENGTH OF FILTER (N)
            *
               REGISTERS USED AS INPUT: ARO, AR1, RC, BK
            *
            *
                REGISTERS MODIFIED: R0, R2, AR0, AR1, RC
               REGISTER CONTAINING RESULT: RO
            *
            *
            *
            *
               CYCLES: 11 + (N-1)
                                             WORDS: 6
            *
            *
                      .global FIR
                                              ; Initialize RO:
            *
                               *AR0++(1),*AR1++(1)%,R0
            FIR
                     MPYF3
                                             ; h(N-1) * x(n-(N-1)) \rightarrow R0
            *
                               0.0,R2
                                             ; Initialize R2.
                      LDF
            *
                FILTER (1 <= i < N)
            *
                                             ; Setup the repeat cycle.
                      RPTS
                               RC
                               *AR0++(1),*AR1++(1)%,R0; h(N-1-i)*x(n-(N-1-i))->R0
                      MPYF3
                                           ; Multiply and add operation
             11
                      ADDF3
                               R0,R2,R2
             *
                      ADDF
                               R0,R2,R0
                                             ; Add last product
```

```
* RETURN SEQUENCE
* RETS ; Return
* end
* .end
```

11.4.2.2 IIR Filters

The transfer function of the IIR filters has both poles and zeros. Its output depends on both the input and the past output. As a rule, the filters need less computation than an FIR with similar frequency response, but the filters have the drawback of being sensitive to coefficient quantization. Most often, the IIR filters are implemented as a cascade of second-order sections, called biquads. Example 11–31 and Example 11–32 show the implementation for one biquad and for any number of biquads, respectively.

This is the equation for a single biquad:


$$y[n] = a1 \quad y[n-1] + a2 \quad y[n-2] + b0 \quad x[n] + b1 \quad x[n-1] + b2 \quad x[n-2]$$

However, the following two equations are more convenient and have smaller storage requirements:

d[n] = a2 d[n-2] + a1 d[n-1] + x[n]y[n] = b2 d[n-2] + b1 d [n-1] + b0 d[n]

Figure 11–2 shows the memory organization for this two-equation approach, and Example 11–31 is an implementation of a single biquad on the TMS320C3x.





As in the case of FIR filters, the address for the start of the values d must be a multiple of 4; i.e., the last two bits of the beginning address must be zero. The block-size register BK must be initialized to 3.

*

Example 11–31. IIR Filter (One Biguad)

```
*
   TITLE IIR filter
*
*
  SUBROUTINE I I R 1
   IIR1 == IIR FILTER (ONE BIQUAD)
*
*
   EQUATIONS: d(n) = a2 * d(n-2) + a1 * d(n-1) + x(n)
*
             y(n) = b2 * d(n-2) + b1 * d(n-1) + b0 * d(n)
*
*
   OR
             y(n) = a1*y(n-1) + a2*y(n-2) + b0*x(n)
                       + b1*x(n-1) + b2*x(n-2)
   TYPICAL CALLING SEQUENCE:
         load
                  R2
         load
                  AR0
         load
                  AR1
         load
                  BK
         CALL
                  IIR1
   ARGUMENT ASSIGNMENTS:
*
    ARGUMENT | FUNCTION
*
    _____
    R2
             | INPUT SAMPLE X(N)
*
    AR0
            | ADDRESS OF FILTER COEFFICIENTS (A2)
*
    AR1
             | ADDRESS OF DELAY MODE VALUES (D(N-2))
    BK
             | BK = 3
   REGISTERS USED AS INPUT: R2, AR0, AR1, BK
   REGISTERS MODIFIED: R0, R1, R2, AR0, AR1
   REGISTER CONTAINING RESULT: R0
*
   CYCLES: 11
                     WORDS: 8
*
*
*
   FILTER
         .global IIR1
*
IIR1
         MPYF3
                  *AR0,*AR1,R0
*
                                   ; a2 * d(n-2) -> R0
                  *++ARO(1),*AR1--(1) % ,R1
         MPYF3
                                   ; b2 * d(n-2) -> R1
*
         MPYF3
                  *++ARO(1),*AR1,R0 ; a1 * d(n-1) -> R0
                                  ; a2*d(n-2)+x(n) \rightarrow R2
11
         ADDF3
                  R0,R2,R2
         MPYF3
                  *++ARO(1),*AR1--(1)%,R0 ; b1 * d(n-1) -> RO
11
         ADDF3
                  R0, R2, R2 ; a1*d(n-1)+a2*d(n-2)+x(n) \rightarrow R2
         MPYF3
                  *++ARO(1),R2,R2; b0 * d(n) -> R2
11
         STF
                  R2,*AR1++(1)%
```

* ; Store d(n) and point to d(n-1). * ADDF R0,R2 ; $b1*d(n-1)+b0*d(n) \rightarrow R2$ ADDF R1,R2,R0 ; b2*d(n-2)+b1*d(n-1)+b0*d(n) -> R0 * * RETURN SEQUENCE * RETS ; Return * * end .end

In the more general case, the IIR filter contains N > 1 biquads. The equations for its implementation are given by the following pseudo-C language code:

y[0,n] = x[n] $for (i = 0; i < N; i++) {$ d[i,n] = a2[i] d[i, n-2] + a1[i] d[i,n-1] + y[i-1,n]y[i,n] = b2[i] d[i-2] + b1[i] d[i,n-1] + b0[i] d[i,n] $}$ y[n] = y[N -1,n]

Figure 11–3 shows the corresponding memory organization, while Example 11–32 shows the TMS320C3x assembly-language code.




Figure 11–3. Data Memory Organization for N Biquads

High Address

The block register BK should be initialized to 3, and the beginning of each set of *d* values (i.e., d[i,n], i = 0...N - 1) should be at an address that is a multiple of 4 (the last two bits zero), as stated in the case of a single biquad.

Example 11–32. IIR Filters (N > 1 Biquads)

*

```
*
   TITLE IIR FILTERS (N > BIQUADS)
*
*
*
   SUBROUTINE IIR2
*
*
*
   EQUATIONS: y(0,n) = x(n)
*
*
   FOR (i = 0; i < N; i++)
*
       {
       d(i,n) = a2(i) * d(i,n-2) + a1(i) * d(i,n-1) * y(i-1,n)
       y(i,n) = b2(i) * d(i,n-2) + b1(i) * d(i,n-1) * b0(i) * d(i,n)
*
*
       TYPICAL CALLING SEQUENCE:
       ł
*
   y(n) = y(N-1,n)
*
*
   TYPICAL CALLING SEQUENCE:
*
*
         load
                  R2
*
         load
                   AR0
*
         load
                   AR1
*
         load
                   IR0
*
         load
                   IR1
*
         load
                   BK
*
         load
                   RC
*
         CALL
                   IIR2
*
*
*
   ARGUMENT ASSIGNMENT:
*
    ARGUMENT | FUNCTION
*
    _____+____
                                _____
*
    R2
             | INPUT SAMPLE x(n)
*
    ARO
             | ADDRESS OF FILTER COEFFICIENTS (a2(0))
*
    AR1
             | ADDRESS OF DELAY NODE VALUES (d(0, n-2))
*
             | BK = 3
    BK
*
    IRO
             | IR0 = 4
*
    IR1
             | IR1 = 4*N-4
    RC
             | NUMBER OF BIQUADS (N) -2
*
   REGISTERS USED AS INPUT; R2, AR0, AR1, IR0, IR1, BK, RC
*
   REGISTERS MODIFIED; R0, R1, R2, AR0, AR1, RC
*
   REGISTERS CONTAINING RESULT: RO
*
*
   CYCLES: 17 + 6(N-1)
                              WORDS: 17
*
*
*
*
         .global IIR2
*
IIR2
         MPYF3
                   *AR0, *AR1, R0
                                   : a2(0) * d(0, n-2) \rightarrow R0
*
         MPYF3
                   *AR1++(1), *AR1--(1)%, R1
```

*				; $b2(0) * d(0, n-2) \rightarrow R1$
*		MPYF3	*++>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	$P_1 = P_0 + 21(0) + P_0 + 20$
 *		ADDF		R1,R0 ; a1(0) * D(0,n-1) -> R0 ; First sum term of d(0,n).
H		MPYF3 ADDF3	RO, R2, R2	R1(1)%,R0 ;b1(0) * d(0,n-1) -> R0 ; Second sum term of d(0,n).
 *		MPYF3 STF	*++AR0(1),R2, R2, *AR1(1)	,R2;b0(0) * d(0,n) -> R2)%
*		RPTB	LOOP	<pre>; Store d(0,n) ; Point to d(0,n-2) ; Loop for 1 <= i < n</pre>
		MPYF3	*++AR0(1),*+-	+AR1(IR0),R0 ;a2(i) * d(i,n-2) -> R0
] *		ADDF3	R0,R2,R2	; First sum term of y(i-1,n).
		MPYF3	*++AR0(1),*AH	R1(1) % $R1$; $b2(i) * D(i, n-2) -> R1$
 *		ADDF3	R1,R2,R2	; Second sum term of y(i-1,n).
		MPYF3		R1,R0 ;a1(i) * d(i,n-1) -> R0
 *		ADDF3	R0,R2,R2	; First sum of d(i,n).
 *		MPYF3 ADDF3		R1(1)%,R0 ;b1(i) * d(i,n-1) -> R0 ; Second sum term of d(i,n).
		STF	R2, *AR1(1)) %
* LOC	P	MPYF3	*++AR0(1), R2	; Store d(i,n) ; point to d(i,n-2) 2,R2
*				; b0(i) * d(i,n) -> R2
* *				
* *	FINAI	L SUMMATIC	ИС	
		ADDF ADDF3	R0,R2 R1,R2,R0	; First sum term of y(n-1,n) ; Second sum term of y(n-1,n)
*		NOP	*AR1(IR1)	; Return to first biquad
*		NOP	*AR1 (1) %	; Point to d(0,n-1)
* *	RETUR	RN SEQUEN	CE	
		RETS		; Return
* *	end			
		end		

11.4.2.3 Adaptive Filters (LMS Algorithm)

In some applications in digital signal processing, a filter must be adapted over time to keep track of changing conditions. The book *Theory and Design of Adaptive Filters* by Treichler, Johnson, and Larimore (Wiley-Interscience, 1987) presents the theory of adaptive filters. Although in theory, both FIR and IIR structures can be used as adaptive filters, the stability problems and the local optimum points that the IIR filters exhibit make them less attractive for such an application. Hence, until further research makes IIR filters a better choice, only the FIR filters are used in adaptive algorithms of practical applications.

In an adaptive FIR filter, the filtering equation takes this form:

$$y[n] = h[n,0] x[n] + h[n,1]x[n-1] + ... + h[n,N-1]x[n-(N-1)]$$

The filter coefficients are time-dependent. In a least-mean-squares (LMS) algorithm, the coefficients are updated by an equation in this form:

$$h[n+1,i] = h[n,1] + \beta x[n-i], i = 0,1,...,N-1$$

 β is a constant for the computation. The updating of the filter coefficients can be interleaved with the computation of the filter output so that it takes 3 cycles per filter tap to do both. The updated coefficients are written over the old filter coefficients. Example 11–33 shows the implementation of an adaptive FIR filter on the TMS320C3x. The memory organization and the positioning of the data in memory should follow the same rules as the above FIR filter with fixed coefficients.

Example 11–33. Adaptive FIR Filter (LMS Algorithm)

```
*
   TITL ADAPTIVE FIR FILTER (LMS ALGORITHM)
*
*
   SUBROUTINE L M S
*
   LMS == LMS ADAPTIVE FILTER
*
*
   EQUATIONS: y(n) = h(n, 0) * x(n) + h(n, 1) * x(n-1) + ...
*
                      + h(n, N-1) * x(n-(N-1))
             FOR (i = 0; i < N; i++)
*
*
                      h(n+1,i) = h(n,i) + tmuerr * x(n-i)
*
*
   TYPICAL CALLING SEQUENCE:
*
*
      load
                R4
*
      load
                AR0
*
      load
                AR1
*
      load
                RC
*
      load
                BK
*
      CALL
                FIR
*
*
*
   ARGUMENT ASSIGNMENTS:
*
    ARGUMENT | FUNCTION
*
    *
    R4
             | SCALE FACTOR (2 * mu * err)
*
   · ARO
            | ADDRESS OF h(n, N-1)
*
    AR1
            | ADDRESS OF x(n-(N-1))
*
    RC
            | LENGTH OF FILTER -2 (N-2)
            | LENGTH OF FILTER (N)
*
    BK
*
*
   REGISTERS USED AS INPUT: R4, AR0, AR1, RC, BK
*
   REGISTERS MODIFIED: R0, R1, R2, AR0, AR1, RC
*
   REGISTER CONTAINING RESULT: RO
*
   PROGRAM SIZE: 10 words
*
   EXECUTION CYCLES: 12 + 3(N-1)
*
    SETUP (i = 0)
*
         .global LMS
                               ; Initialize RO:
*
                *AR0, *AR1, R0
LMS
       MPYF3
*
                               ; h(n, N-1) * x(n-(N-1)) \rightarrow R0
       LDF
                0.0,R2
                              ; Initialize R2.
*
*
                               ; Initialize R1:
                *AR1++(1)%, R4, R1
       MPYF3
*
                               ; x(n-(N-1)) * tmuerr \rightarrow R1
       ADDF3
                *AR0++(1), R1, R1
*
                               ; h(n, N-1) + x(n-(N-1)) *
```

```
*
                                 ; tmuerr -> R1
*
*
   FILTER AND UPDATE (1 \le I \le N)
*
       RPTB
                 LOOP
                                 ; Setup the repeat block.
*
*
                                 ; Filter:
                 *AR0--(1), AR1, R0 ; h(n, N-1-i) * x(n-(N-1-i)) \rightarrow R0
       MPYF3
11
       ADDF3
                 R0, R2, R2
                                 ; Multiply and add operation.
*
*
                                 ; UPDATE:
       MPYF3
                 *AR1++(1)%,R4,R1 ; x(n,N-(N-1-i)) * tmuerr -> R1
11
       STF
                 R1,*AR0++(1) ; R1 -> h(n+1,N-1-(i-1))
*
LOOP ADDF3 *AR0++(1), R1, R1
*
                                 ; h(n, N-1-i) + x(n-(N-1-i)) + tmuerr -> R1
*
       ADDF3
                R0,R2,R0
                                 ; Add last product.
       STF
                R1,*-AR0(1)
                                 ; h(n, 0) + x(n) * tmuerr \rightarrow h(n+1, 0)
*
*
   RETURN SEQUENCE
*
         RETS
                                  ; Return
*
*
   end
*
   .end
```

11.4.3 Matrix-Vector Multiplication

In matrix-vector multiplication, a K x N matrix of elements m(i,j) having K rows and N columns is multiplied by an N x 1 vector to produce a K x 1 result. The multiplier vector has elements v(j), and the product vector has elements p(i). Each one of the product-vector elements is computed by the following expression:


$$p(i) = m(i,0) v(0) + m(i,1) v(1) + ... + m(i,N-1) v(N-1) i = 0,1,...,K-1$$

This is essentially a dot product, and the matrix-vector multiplication contains, as a special case, the dot product presented in Example 11–2 on page 11-8. In pseudo-C format, the computation of the matrix multiplication is expressed by

for
$$(i = 0; i < K; i + +)$$
 {
 $p(i) = 0$
for $(j = 0; j < N; j + +)$
 $p(i) = p(i) + m(i,j) * v(j)$
}

Figure 11–4 shows the data memory organization for matrix-vector multiplication, and Example 11–34 shows the TMS320C3x assembly code to implement it. Note that in Example 11–34, K (number of rows) should be greater than 0, and N (number of columns) should be greater than 1.

Figure 11–4. Data Memory Organization for Matrix-Vector Multiplication



```
Example 11–34. Matrix Times a Vector Multiplication
```

*

```
*
   TITL MATRIX TIMES A VECTOR MULTIPLICATION
*
*
*
   SUBROUTINE M A T
*
   MAT == MATRIX TIMES A VECTOR OPERATION
*
*
*
   TYPICAL CALLING SEQUENCE:
      load
               AR0
      load
               AR1
      load
               AR2
*
      load
               AR3
*
      load
               R1
*
      CALL
               MAT
*
*
*
   ARGUMENT ASSIGNMENTS:
*
    ARGUMENT | FUNCTION
    _____+____
                              _____
    AR0
             | ADDRESS OF M(0,0)
    AR1
           | ADDRESS OF V(0)
    AR2
           | ADDRESS OF P(0)
    AR3
            | NUMBER OF ROWS - 1 (K-1)
    R1
            | NUMBER OF COLUMNS - 2 (N-2)
   REGISTERS USED AS INPUT: ARO, AR1, AR2, AR3, R1
   REGISTERS MODIFIED: R0, R2, AR0, AR1, AR2, AR3, IR0,
                       RC, RSA, REA
   PROGRAM SIZE: 11
*
   EXECUTION CYCLES: 6 + 10 * K + K * (N - 1)
*
       .global MAT
*
   SETUP
*
                             ; number of columns-2 -> IR0
MAT
      LDI
                R1,IRO
                              ; IRO = N
      ADDI
                2,IR0
+
   FOR (i = 0; i < K; i++) LOOP OVER THE ROWS.
*
*
ROWS
                0.0,R2
      LDF
                              ; initialize R2
                *AR0++(1),*AR1++(1),R0
      MPYF3
*
                              ; m(i,0) * v(0) \rightarrow R0
*
*
   FOR (j = 1; j < N; j++) DO DOT PRODUCT OVER COLUMNS
*
      RPTS
                R1
                              ; multiply a row by a column.
*
      MPYF3
                *ARO++(1),*AR1++(1),RO ; m(i,j) * v(j) -> RO
```

11 ADDF3 R0,R2,R2 ; $m(i, j-1) * v(j-1) + R2 \rightarrow R2$. DBD AR3, ROWS ; counts the number of rows left. * * ADDF R0,R2 ; last accumulate. STF R2,*AR2++(1) ; result \rightarrow p(i) ; set AR1 to point to v(0). NOP *--AR1(IRO) !!! DELAYED BRANCH HAPPENS HERE !!! * * * RETURN SEQUENCE * RETS ; return * end .end

11.4.4 Fast Fourier Transforms (FFT)

Fourier transforms are an important tool often used in digital signal processing systems. The purpose of the transform is to convert information from the time domain to the frequency domain. The inverse Fourier transform converts information back to the time domain from the frequency domain. Implementation of Fourier transforms that are computationally efficient are known as Fast Fourier Transforms (FFTs). The theory of FFTs can be found in books such as *DFT/FFT and Convolution Algorithms* by C.S. Burrus and T.W. Parks (John Wiley, 1985), and in the book *Digital Signal Processing Applications with the TMS320 Family*.

Certain TMS320C3x features that increase efficient implementation of numerically intensive algorithms are particularly well-suited for FFTs. The high speed of the device (50-ns cycle time) makes the implementation of real-time algorithms easier, while the floating-point capability eliminates the problems associated with dynamic range. The powerful indexing scheme in indirect addressing facilitates the access of FFT butterfly legs that have different spans. A construct that reduces the looping overhead in algorithms heavily dependent on loops (such as the FFTs) is the repeat block implemented by the RPTB instruction. This construct gives the efficiency of in-line coding but has the form of a loop. Since the output of the FFT is in scrambled (bit-reversed) order when the input is in regular order, it must be restored to the proper order. This rearrangement does not require extra cycles. The device has a special form of indirect addressing (bit-reversed addressing mode) that can be used when the FFT output is needed. This mode permits accessing the FFT output in the proper order.

Fast Fourier Transform is a label for a collection of algorithms that implement efficient conversion from time to frequency domain. There are several types of FFTs:

- Radix-2 and radix-4 algorithms (depending on the size of the FFT butterfly)
- Decimation in time or frequency (DIT or DIF)

Complex or real FFTs

FFTs of different lengths, etc.

The examples in this section of implementation of the FFT were based on programs contained in the Burrus and Parks book, and in the paper *Real-Valued Fast Fourier Transform Algorithms* by H.V. Sorensen, et al (IEEE Trans. on ASSP, June 1987).

Example 11–35 and Example 11–36 show the implementation of a complex radix-2, DIF FFT on the TMS320C3x. Example 11–35 contains the generic code of the FFT that can be used with any length number. However, for the complete implementation of an FFT, a table of twiddle factors (sines/cosines) is needed, and this table depends on the size of the transform. To retain the generic form of Example 11–35, the table with the twiddle factors (containing 1-1/4 complete cycles of a sine) is presented separately in Example 11–36 for the case of a 64-point FFT. A full cycle of a sine should have a number of points equal to the FFT size. In Example 11–36, the FFT length N and M, which is equal to the logarithm of N to base equal to the radix, are defined. M is the number of stages of the FFT. For a 64-point FFT, M = 6 when using a radix-2 algorithm or M = 3 when using a radix-4 algorithm. If the table with the twiddle factors and the FFT code are kept in separate files, they should be connected at link time.

Example 11–35. Complex, Radix-2, DIF FFT

*				
* TI *	TL COMPLE	X, RADIX-2, DIE	F F	FT
* GE *	NERIC PRO	gram for a loof	ED	-CODE RADIX-2 FFT COMPUTATION IN TMS320C3x
* TH * TH * IS	E (COMPLE DONE IN-	X) DATA RESIDE PLACE, BUT THE	IN RE	E BURRUS AND PARKS BOOK, P. 111. INTERNAL MEMORY. THE COMPUTATION SULT IS MOVED TO ANOTHER MEMORY IT-REVERSED ADDRESSING.
* TH * NA * N	IS DATA I TURE OF T	S INCLUDED IN A HE PROGRAM. FC N) ARE DEFINED	A SI DR '	LIED IN A TABLE PUT IN A .DATA SECTION. EPARATE FILE TO PRESERVE THE GENERIC THE SAME PURPOSE, THE SIZE OF THE FFT A .GLOBL DIRECTIVE AND SPECIFIED
	.globl .globl .globl .globl	FFT N M SINE	; ;	Entry point for execution FFT size LOG2(N) Address of sine table
INP	.usect .BSS	"IN",1024 OUTP,1024		Memory with input data Memory with output data
	.text			
* IN	ITIALIZE			
LOGFF SINTA INPUT	Z .word T .word B .word .word T .word	N M SINE INP OUTP		
FFT:	LDP	FFTSIZ	;	Command to load data page pointer
	LDI LSH LDI LSH LDI LDI LDI LDI	<pre>@FFTSIZ,IR1 -2,IR1 0,AR6 @FFTSIZ,IR0 1,IR0 @FFTSIZ,R7 1,AR7 1,AR5</pre>	;;;;;	<pre>IR1=N/4, pointer for SIN/COS table AR6 holds the current stage number IR0=2*N1 (because of real/imag) R7=N2 Initialize repeat counter of first loop Initialize IE inde:: (AR5=IE)</pre>
* OU	ITER LOOP			
LOOP:	NOP LDI ADDI LDI SUBI	*++AR6(1) @INPUT,AR0 R7,AR0,AR2 AR7,RC 1,RC	;;	Current FFT stage AR0 points to X(I) AR2 points to X(L) RC should be one less than desired #
* F]	RST LOOP			

 RPTB
 BLK1

 ADDF
 *AR0,*AR2,R0 ; R0=X(I)+X(L)

 SUBF
 *AR2++,*AR0++,R1 ; R1=X(I)-X(L)

 BLK1 *	SUBF */ STF R: STF R: STF R: STF R: STF R:	AR2, *AR0, R3 ; 2, *AR0 ; 3, *AR2 ; 0, *AR0++(IR0) ;	R3 Y(Y(X(X(L)=R1 and AR0, $2 = AR0, 2 + 2*n$
	CMP I BZD	@LOGFFT,AR6 END		
*	MAIN INNER 1			
INI	LDI LDI LDI ADDI ADDI ADDI LDI SUBI	2, AR1 @SINTAB, AR4 AR5, AR4 AR1, AR0 2, AR1 @INPUT, AR0 R7, AR0, AR2 AR7, RC 1, RC	;;;;;;	<pre>Init loop counter for inner loop Initialize IA index (AR4=IA) IA=IA+IE; AR4 points to cosine Increment inner loop counter (X(I),Y(I)) pointer (X(L),Y(L)) pointer RC should be one less than desired #</pre>
	LDF	*AR4,R6	;	R6=SIN
*	SECOND LOOP RPTB SUBF SUBF	BLK2 *AR2,*AR0,R2 *+AR2,*+AR0,R1	;	R2=X(I)-X(L)
* *	MPYF ADDF	R2,R6,R0 *+AR2,*+AR0,R3	;	R1=Y(I)-Y(L) R0=R2*SIN and R3=Y(I)+Y(L)
 *	MPYF STF SUBF MPYF ADDF MPYF STF	R3,*+AR0 R0,R3,R4 R1,R6,R0 *AR2,*AR0,R3	R3 ; ; ; ;	<pre>K3=F(1)+F(L) ; R3 = R1 * COS and Y(I)=Y(I)+Y(L) R4=R1*COS-R2*SIN R0=R1*SIN and R3=X(I)+X(L) ; R3 = R2 * COS and</pre>
* BLF 	ADDF K2 STF STF	R0,R3,R5 R5,*AR2++(IR0) R4,*+AR2	; ;	X(I)=X(I)+X(L) and AR0=AR0+2*N1 R5=R2*COS+R1*SIN X(L)=R2*COS+R1*SIN, incr AR2 and Y(L)=R1*COS-R2*SIN
	CMP I BNE	R7,AR1 INLOP	;	Loop back to the inner loop
*	LSH BRD LSH LDI LSH STORE RESUL	1,AR7 LOOP 1,AR5 R7,IR0 -1,R7 F OUT USING BIT-	;;;;;	Increment loop counter for next time Next FFT stage (delayed) IE=2*IE N1=N2 N2=N2/2 WERSED ADDRESSING
ENI	D: LDI SUBI LDI LDI LDI LDI LDI	@FFTSIZ,RC 1,RC @FFTSIZ,IRO 2,IR1 @INPUT,ARO @OUTPUT,AR1	;	RC=N RC should be one less than desired # IRO=size of FFT=N

 BITRV 	RPTB LDF LDF STF STF	BITRV *+AR0(1),R0 *AR0++(IR0)B,R R0,*+AR1(1) R1,*AR1++(IR1)	.1						
SELF	BR .end	SELF	;	Branch	to	itself	at	the	end

* *TITL T	ABLE WITH 7	WIDDLE FACTORS	FOR A	64-	POINT	י דדי		
*								
* FILE	TO BE LIN	KED WITH THE SOU	IRCE (CODE	FOR A	A 64-POI	NT, RADI	IX-2
*								
	.globl	SINE						
	.globl .globl	N M						
	-							
N M	.set .set	64 6						
11	.360	0						
OTIT	.data							
SINE	.float	0.00000						
	.float	0.098017						
	.float	0.195090						
	.float	0.290285						
	float	0.382683						
	.float	0.471397						
	.float .float	0.555570 0.634393						
	.float	0.707107						
	.float	0.773010						
	.float	0.831470						
	.float	0.881921						
	.float	0.923880						
	.float	0.956940						
	.float .float	0.980785 0.995185						
COSINE	• 120000	0.000100						
	.float	1.000000						
	.float	0.995185						
	.float .float	0.980785 0.956940						
	.float	0.923880						
	.float	0.881921						
	.float	0.831470						
	.float	0.773010						
	.float	0.707107						
	.float	0.634393						
	.float .float	0.555570 0.471397						
	.float	0.382683						
	.float	0.290285						
	.float	0.195090						
	.float	0.098017						
	.float	0.00000						
	.float	-0.098017						
•	.float	-0.195090						
	.float	-0.290285						
	.float	-0.382683						
	.float	-0.471397						
	.float	-0.555570						
	.float	-0.634393						
	.float	-0.707107						

. .

Example 11–36. Table With Twiddle Factors for a 64-Point FFT

.float	-0.773010
.float	-0.831470
.float	-0.881921
.float	-0.923880
.float	-0.956940
.float	-0.980785
.float	-0.995185
.float	-1.000000
.float	-0.995185
.float	-0.980785
.float	-0.956940
.float	-0.923880
.float	-0.881921
.float	-0.831470
.float	-0.773010
.float	-0.707107
.float	-0.634393
.float	-0.555570
.float	-0.471397
.float	-0.382683
.float	-0.290285
.float	-0.195090
.float	-0.098017
.float	0.000000
.float	0.098017
.float	0.195090
.float	0.290285
.float	0.382683
.float	0.471397
.float	0.555570
.float	0.634393
.float .float	0.707107 0.773010
.float	0.831470
.float	0.881921
.float	0.923880
.float	0.956940
.float	0.980785
.float	0.995185

The radix-2 algorithm has tutorial value because it is relatively easy to understand how the FFT algorithm functions. However, radix-4 implementations can increase the speed of the execution by reducing the overall arithmetic required. Example 11–37 shows the generic implementation of a complex, DIF FFT in radix-4. A companion table, like the one in Example 11–36, should have a value of M equal to the logN, where the base of the logarithm is four. Example 11–37. Complex, Radix-4, DIF FFT

		,											
* * *	TI	L COMPLE	X, RADIX-4, DIH	FF	FT								
* * *	* THE TMS320C3x.												
* * *	THE	THE PROGRAM IS TAKEN FROM THE BURRUS AND PARKS BOOK, P. 117. THE (COMPLEX) DATA RESIDE IN INTERNAL MEMORY, AND THE COMPUTATION S DONE IN-PLACE.											
* * * * *	 * THE TWIDDLE FACTORS ARE SUPPLIED IN A TABLE PUT IN A .DATA SECTION * THIS DATA IS INCLUDED IN A SEPARATE FILE TO PRESERVE THE GENERIC * NATURE OF THE PROGRAM. FOR THE SAME PURPOSE, THE SIZE OF THE * FFT N AND LOG4 (N) ARE DEFINED IN A .GLOBL DIRECTIVE AND SPECIFIED * DURING LINKING. 												
* * * * *	 * IN ORDER TO HAVE THE FINAL RESULT IN BIT-REVERSED ORDER, THE TWO * MIDDLE BRANCHES OF THE RADIX-4 BUTTERFLY ARE INTERCHANGED DURING * STORAGE. NOTE THIS DIFFERENCE WHEN COMPARING WITH THE PROGRAM IN * P. 117 OF THE BURRUS AND PARKS BOOK. 												
		.globl .globl .globl .globl	FFT N M SINE	; ;	Entry point for execution FFT size LOG4(N) Address of sine table								
			"IN",IN,1024	;	Memory with input data								
		.text											
*	INI	TIALIZE											
TEM STO		.word .word .word .word .word .word	\$+2 FFTSIZ M SINE INP	;	Beginning of temp storage area								
		.BSS .BSS .BSS .BSS .BSS .BSS .BSS .BSS	INPUT,1 STAGE,1 RPTCNT,1 IEINDX,1	;;;;;;;;	FFT size LOG4 (FFTSIZ) Sine/cosine table base Area with input data to process FFT stage # Repeat counter IE index for sine/cosine Second-loop count JT counter in program, P. 117 IA1 index in program, P. 117								

FFT: '

*	ΤΝΤͲΤΑΤ.Τ	ZE DATA LOCATIO	NS	
	LDP	TEMP		Command to load data page counter
	LDI	@TEMP, ARO		
	LDI	@STORE, AR1		
	LDI	*ARO++,RO	;	Xfer data from one memory to the other
	STI	R0,*AR1++		
	LDI	*AR0++,R0		
	STI	RO,*AR1++		·
	LDI	*ARO++,RO		
	STI LDI	R0,*AR1++ *AR0,R0		
	STI	R0,*AR1		
	LDP	FFTSIZ	;	Command to load data page pointer
	LDI	@FFTSIZ,RO		
	LDI LDI	@FFTSIZ,IRO		
	LDI	@FFTSIZ,IR1 0,AR7		
	STI	AR7,@STAGE		@STAGE holds the current stage number
	LSH	1,IR0	;	IRO=2*N1 (because of real/imag)
	LSH LDI	-2,IR1 1,AR7	;	IR1=N/4, pointer for SIN/COS table
	STI	AR7, @RPTCNT	;	Initialize repeat counter of first loop
	LSH	-2,R0	-	Triticlico ID indou
	STI	AR7,@IEINDX	;	Initialize IE index
	ADDI STI	2,R0		JT=R0/2+2
	SUBI	RO,@JT 2,RO	;	01-R0/2+2
	LSH	1,R0		RO=N2
		1/100	'	
	JTER LOOP			
LOOP:	LDI	@INPUT, ARO		ARO points to X(I)
	ADDI	RO, ARO, AR1		AR1 points to X(I1)
	ADDI	R0, AR1, AR2		AR2 points to X(I2)
	ADDI	R0, AR2, AR3		AR3 points to X(I3)
	LDI	@RPTCNT, RC	'	mo poinco co m(io)
	SUBI	1,RC	;	RC should be one less than desired #
* FT	RST LOOP			
		B T + 44		
	RPTB	BLK1		
*	ADDF	*+AR0,*+AR2,R1		
~		כמ רחגי+ כחגי+	;	R1=Y(I)+Y(I2)
*	ADDF	*+AR3,*+AR1,R3		$D_2 - V (T_1) + V (T_2)$
~	שחתא	D2 D1 D6		R3=Y(I1)+Y(I3)
	ADDF SUBF	R3,R1,R6 *+AR2,*+AR0,R4	;	R6=R1+R3
*	SOBE	"TAK2, "TAK0, K4		
^	CMP		;	R4=Y(I)-Y(I2)
	STF	R6,*+AR0	;	Y(I) = R1 + R3
	SUBF	R3,R1	;	R1=R1-R3
	LDF .	*AR2,R5	;	R5=X(I2)
11	LDF	*+AR1,R7	;	R7=Y(I1)
	ADDF	*AR3,*AR1,R3	;	R3=X(I1)+X(I3)
	ADDF	R5,*AR0,R1	;	R1=X(I)+X(I2)
	STF	R1,*+AR1	;	Y(II) = R1 - R3
	ADDF	R3,R1,R6	;	R6=R1+R3
	SUBF	R5,*AR0,R2	;	R2=X(I)-X(I2)
11	SUBF STF	R5,*AR0,R2 R6,*AR0++(IR0)	; ;	R2=X(I)-X(I2) X(I)=R1+R3

.

 	SUBF SUBF STF SUBF ADDF STF SUBF ADDF STF STF	R3,R1 *AR3,*AR1,R6 R7,*+AR3,R3 R1,*AR1++(IR0) R6,R4,R5 R6,R4 R5,*+AR2 R4,*+AR3 R3,R2,R5 R3,R2 R5,*AR2++(IR0) R2,*AR3++(IR0)	, , , , , , , , , , , , ,	R5=R4-R6 R4=R4+R6 Y(I2)=R4-R6 Y(I3)=R4+R6 R5=R2-R3 R2=R2+R3 X(I2)=R2-R3
* IF	THIS IS 7	THE LAST STAGE,	YC	DU ARE DONE
	LDI ADDI CMPI BZD STI	@STAGE,AR7 1,AR7 @LOGFFT,AR7 END AR7,@STAGE	;	Current FFT stage
* MAI	N INNER L	OOP		
THEOD	LDI STI LDI STI	1,AR7 AR7,@IA1 2,AR7 AR7,@LPCNT		Init IA1 index Init loop counter for inner loop
INLOP:	LDI ADDI LDI LDI ADDI ADDI	2, AR6 @LPCNT, AR6 @LPCNT, AR0 @IA1, AR7 @IEINDX, AR7 @INPUT, AR0	;	<pre>Increment inner loop counter IA1=IA1+IE (X(I),Y(I)) pointer</pre>
	STI ADDI STI	AR7,@IA1 R0,AR0,AR1 AR6,@LPCNT		(X(I1),Y(I1)) pointer
	ADDI ADDI LDI	R0,AR1,AR2 R0,AR2,AR3 @RPTCNT,RC	; ;	(X(I3),Y(I3)) pointer
	SUBI CMPI	1,RC @JT,AR6		RC should be one less than desired # If LPCNT=JT, go to
	BZD LDI LDI	SPCL @IA1,AR7 @IA1,AR4	;	
	ADDI ADDI	@SINTAB,AR4 AR4,AR7,AR5	;	Create cosine index AR4
	SUBI ADDI	1,AR5 AR7,AR5,AR6	;	IA2=IA1+IA1-1
	SUBI	1,AR6	;	IA3=IA2+IA1-1

	; SE	COND LOOP		
	RPTB	BLK2		
*	ADDF	*+AR2,*+AR0,R3	•	R3=Y(I)+Y(I2)
	ADDF	*+AR3,*+AR1,R5	'	10-1(1)(12)
*	ADDF	R5,R3,R6	;	R5=Y(I1)+Y(I3)
	SUBF	*+AR2,*+AR0,R4	;	R6=R3+R5
*			;	R4=Y(I)-Y(I2)
	SUBF	R5,R3	;	R3=R3-R5
	ADDF ADDF	*AR2,*AR0,R1 *AR3,*AR1,R5	;;	R1=X(I)+X(I2) R5=X(I1)+X(I3)
	MPYF	R3, *+AR5(IR1), R6		5=R3*CO2
11	STF	R6,*+AR0	;	Y(I)=R3+R5
	ADDF	R5,R1,R7	;	R7=R1+R5
	SUBF	*AR2,*AR0,R2	;	R2=X(I)-X(I2)
	SUBF	R5,R1	•	R1=R1-R5
11	MPYF STF	R1,*AR5,R7 R7,*AR0++(IR0)	<i>:</i>	R7=R1*SI2 X(I)=R1+R5
11	SUBF	R7, R6	;	R6=R3*C02-R1*SI2
	SUBF	*+AR3, *+AR1, R5	'	
*			;	R5=Y(I1)-Y(I3)
	MPYF	R1,*+AR5(IR1),R7	;	R7=R1*C02
11	STF	R6,*+AR1	;	Y(I1)=R3*CO2-R1*SI2
	MPYF	R3,*AR5,R6	;	R6=R3*SI2
	ADDF ADDF	R7,R6 R5,R2,R1	; ;	R6=R1*CO2+R3*SI2 R1=R2+R5
	SUBF	R5, R2		R2=R2-R5
	SUBF	*AR3,*AR1,R5	;	R5=X(I1)-X(I3)
	SUBF	R5, R4, R3	;	R3=R4-R5
	ADDF	R5,R4	;	R4=R4+R5
	MPYF	R3, *+AR4(IR1), R6		
11	STF MPYF	R6,*AR1++(IR0) R1,*AR4,R7	; ;	X(I1)=R1*CO2+R3*SI2 R7=R1*SI1
	SUBF	R7,R6	;	R6=R3*CO1-R1*SI1
	MPYF	R1,*+AR4(IR1),R6	;	-
11	STF	R6,*+AR2	;	Y(I2)=R3*CO1-R1*SI1
	MPYF	R3,*AR4,R7	;	R7=R3*SI1
	ADDF MPYF	R7,R6 R4,*+AR6(IR1),R6	;	R6=R1*CO1+R3*SI1 R6=R4*CO3
11	STF	R6,*AR2++(IR0)	;	X(I2)=R1*C01+R3*SI1
	MPYF	R2,*AR6,R7	;	R7=R2*SI3
	SUBF	R7,R6	;	R6=R4*CO3-R2*SI3
	MPYF	R2,*+AR6(IR1),R6	;	
11	STF	R6,*+AR3	;	Y(I3)=R4*CO3-R2*SI3
	MPYF ADDF	R4,*AR6,R7 R7,R6	;;	R7=R4*SI3 R6=R2*CO3+R4*SI3
			'	NO NZ COD-INA DID

Software Applications

BLK2 STF R6, *AR3++(IR0) * ; x(i3)=R2*CO3+R4*SI3 CMPI @LPCNT, RO ΒP INLOP ; LOOP BACK TO THE INNER LOOP BR CONT SPECIAL BUTTERFLY FOR W=J SPCL LDI IR1, AR4 LSH -1, AR4 ; Point to SIN(45) ADDI **@SINTAB, AR4** ; Create cosine index AR4=CO21 RPTB BLK3 ADDF *AR2,*AR0,R1 ; R1=X(I)+X(I2)SUBF *AR2, *AR0, R2 ; R2=X(I)-X(I2) ADDF *+AR2, *+AR0, R3 ; R3=Y(I)+Y(I2) *+AR2, *+AR0, R4 SUBF ; R4=Y(I)-Y(I2) ADDF *AR3, *AR1, R5 ; R5=X(I1)+X(I3) SUBF R1, R5, R6 ; R6=R5-R1 ADDF R5,R1 R1=R1+R5 ; *+AR3, *+AR1, R5 ADDF * ; R5=Y(I1)+Y(I3) SUBF ; R7=R3-R5 R5, R3, R7 ADDF R5,R3 R3=R3+R5 ; STF R3,*+AR0 ; Y(I)=R3+R5 11 STF R1,*AR0++(IR0); X(I)=R1+R5 SUBF *AR3, *AR1, R1 ; R1=X(I1)-X(I3) *+AR3, *+AR1, R3 SUBF * ; R3=Y(I1)-Y(I3) STF R6,*+AR1 ; Y(I1)=R5-R1 STF R7,*AR1++(IR0); X(I1)=R3-R5 11 ADDF R3, R2, R5 ; R5=R2+R3 SUBF R2,R3,R2 ; R2=-R2+R3 SUBF R1, R4, R3 ; R3=R4-R1 ADDF R1,R4 ; R4=R4+R1 SUBF R5,R3,R1 ; R1=R3-R5 MPYF *AR4,R1 ; R1=R1*C021 ADDF R5,R3 ; R3=R3+R5 *AR4,R3 MPYF ; R3=R3*C021 11 STF R1,*+AR2 ; Y(I2) = (R3 - R5) * C021SUBF R4, R2, R1 ; R1=R2-R4 MPYF *AR4,R1 ; R1=R1*CO21 11 STF R3, *AR2++(IR0); X(I2)=(R3+R5)*CO21 ADDF R4,R2 ; R2=R2+R4 MPYF *AR4,R2 ; R2=R2*C021 R1,*+AR3 BLK3 STF ; Y(I3) =- (R4-R2) *CO21 R2, *AR3++(IR0); X(I3)=(R4+R2)*CO21 11 STF CMPI @LPCNT,R0 BPD INLOP ; Loop back to the inner loop

CONT	LDI . LDI	<pre>@RPTCNT,AR7 @IEINDX,AR6</pre>		
	LSH	2,AR7	;	Increment repeat counter for
*			;	next time
	STI	AR7, @RPTCNT		
	LSH	2, AR6	;	IE=4*IE
	STI	AR6, @IEINDX		
	LDI	RO,IRO	;	N1=N2
	LSH	-3,R0		
	ADDI STI	2,R0 R0,QJT		JT=N2/2+2
	SUBI	2,R0	'	01-N2/2+2
	LSH	1,R0	:	N2 = N2/4
	BR	LOOP	;	Next FFT stage
* ST(ORE RESUL	T OUT USING BIT	-R	EVERSED ADDRESSING
END:	LDI	@FFTSIZ,RC	:	RC=N
	SUBI	1,RC	•	RC should be one less than desired
	LDI	@FFTSIZ, IRO	;	IRO=size of FFT=N
	LDI	2, IR1		
	LDI	@INPUT, ARO		
	LDP	STORE		
	LDI	@STORE, AR1		•

 BITRV 	RPTB LDF LDF STF STF	BITRV *+AR0(1),R0 *AR0++(IR0)B,F R0,*+AR1(1) R1,*AR1++(IR1)								
SELF	BR	SELF	;	Branch	to	itself	at	the	end.	

Most often, the data to be transformed is a sequence of real numbers. In this case, the FFT demonstrates certain symmetries that permit the reduction of the computational load even further. Example 11–38 shows the generic implementation of a real-valued, radix-2 FFT. For such an FFT, the total storage required for a length-N transform is only N locations; in a complex FFT, 2N are necessary. Recovery of the rest of the points is based on the symmetry conditions.

#

Example 11–38. Real, Radix-2 FFT

* * *	TII	L REAL, F	RADIX-2 FFT		
*	GEN	ERIC PROC	GRAM TO DO A R	ADI	X-2 REAL FFT COMPUTATION IN TMS320C3x.
* * *			IS TAKEN FROM TRANSACTIONS		E PAPER BY SORENSEN ET AL., JUNE 1987 ASSP.
* * *	DON		CE. THE BIT-RE		RNAL MEMORY. THE COMPUTATION IS SAL IS DONE AT THE BEGINNING OF
* * * * * *	SEC THE SIZ AND	TION. THI GENERIC E OF THE	IS DATA IS INC NATURE OF THE FFT N AND LOG ED DURING LINK	LUDI PRO	LIED IN A TABLE PUT IN A .DATA ED IN A SEPARATE FILE TO PRESERVE OGRAM. FOR THE SAME PURPOSE, THE) ARE DEFINED IN A .GLOBL DIRECTIVE . THE LENGTH OF THE TABLE IS
*		.qlobl	FFT	•	Entry point for execution
		.globl	N	;	FFT size
			M SINE		LOG2(N) Address of sine table
		.bss	INP,1024	;	Memory with input data
		.text			
*	INI	TIALIZE			
LOG SIN	FFT	.word .word .word .word	N M SINE INP		
FFT	:	LDP	FFTSIZ	;	Command to load data page printer
*	DO	THE BIT-F	REVERSING AT I	HE I	BEGINNING
		LDI SUBI LDI	@FFTSIZ,RC 1,RC @FFTSIZ,IR0		$\ensuremath{\texttt{RC=N}}$ RC should be one less than desired #
		LSH LDI LDI	-1,IR0 @INPUT,AR0 @INPUT,AR1	;	IRO=half the size of FFT=N/2
11		RPTB CMPI BGE LDF LDF STF STF	BITRV AR1,AR0 CONT *AR0,R0 *AR1,R1 R0,*AR1 R1,*AR0		Exchange locations only if AR0 <ar1< td=""></ar1<>

CONT NOP *AR0++ BITRV NOP *AR1++(IR0)B LENGTH-TWO BUTTERFLIES @INPUT, ARO T.D.T ; ARO points to X(I) LDI ; Repeat N/2 times IR0,RC SUBI 1, RC; RC should be one less than desired # RPTB BLK1 ADDF *+AR0,*AR0++,R0 ; R0=X(I)+X(I+1) * SUBF *AR0, *-AR0, R1 . * ; R1=X(I)-X(I+1) R0,*-AR0 BLK1 STF ; X(I)=X(I)+X(I+1) STF R1,*AR0++ ; X(I+1)=X(I)-X(I+1) FIRST PASS OF THE DO-20 LOOP (STAGE K=2 IN DO-10 LOOP) * ; ARO points to X(I) LDI @INPUT, ARO LDI ; IR0=2=N2 2,IR0 LDI @FFTSIZ,RC LSH -2, RC; Repeat N/4 times SUBI 1, RC; RC should be one less than desired # RPTB BLK2 ADDF *+AR0(IR0), *AR0++(IR0), R0 * ; R0=X(I)+X(I+2) SUBF *AR0, *-AR0(IR0), R1 ; R1=X(I)-X(I+2) ; R0=-X(I+3) NEGF *+AR0,R0 STF 11 R0, *-AR0(IR0) ; X(I) = X(I) + X(I+2) BLK2 STF R1,*AR0++(IR0) * ; X(I+2) = X(I) - X(I+2)STF R0, *+AR0 11 ; X(I+3) = - X(I+3) * MAIN LOOP (FFT STAGES) LDI @FFTSIZ, IRO LSH -2,IR0 ; IRO=index for E LDI 3,R5 ; R5 holds the current stage number LDI 1,R4 ; R4=N4 ; R3=N2 LDI 2,R3 LOOP LSH ; E=E/2 -1,IR0 LSH 1,R4 ; N4=2*N4 LSH 1,R3 ; N2=2*N2 * INNER LOOP (DO-20 LOOP IN THE PROGRAM) LDI @INPUT, AR5 ; AR5 points to X(I) INLOP LDI IRO, ARO ADDI @SINTAB, ARO ; ARO points to SIN/COS table LDI R4,IR1 ; IR1=N4 AR5, AR1 LDI ADDI 1,AR1 ; AR1 points to X(I1)=X(I+J) LDI AR1, AR3

Example 11–38. Real, Radix-2 FFT (Concluded)

Jo. neai,	nauix-2 FF i	(Concidded)		
	ADDI LDI	R3,AR3 AR3,AR2	;	AR3 points to $X(I3) = X(I+J+N2)$
	SUBI	2, AR2	;	AR2 points to $X(I2) = X(I - J + N2)$
	ADDI			AR4 points to X(I4)=X(I-J+N1)
*	LDF	*AR5++(IR1),R0	;	R0=X(I)
•	ADDF	*+AR5(IR1),R0,		
*	QUIDE	DO + 1 1 DE (TD1)		R1=X(I)+X(I+N2)
*	SUBF	R0,*++AR5(IR1)	•	
	STF	D1 + 3DE (TD1)	-	R0 = -X(I) + X(I + N2)
		R1,*-AR5(IR1)		X(I) = X(I) + X(I + N2)
	NEGF NEGF	R0 *++AR5(IR1),R1	;	R0=X(I)-X(I+N2)
*	MEGI		:	R1 = -X (I + N4 + N2)
11	STF	R0,*AR5		X(I+N2) = X(I) - X(I+N2)
	STF	R1,*AR5		X (I+N4+N2) = -X (I+N4+N2)
		ERMOST LOOP	•	
	LDI	@FFTSIZ, IR1		TD1-second is between CTN/COC this
	LSH LDI	-2,IR1 R4,RC	;	IR1=separation between SIN/COS tbls
	SUBI	2,RC	:	Repeat N4-1 times
			<i>`</i>	
	RPTB	BLK3	、	P.0
*	MPYF	*AR3,*+AR0(IR1		R0 R0=X(I3)*COS
	MPYF	*AR4,*AR0,R1	•	R1=X(14) *SIN
	MPYF	*AR4, *+AR0(IR1),	R1 ; R1=X(I4)*COS
11	ADDF	R0,R1,R2		R2=X(I3)*COS+X(I4)*SIN
*	MPYF	*AR3,*AR0++(IR		,RO RO=X(I3)*SIN
	SUBF	R0,R1,R0		R0=-X(I3)*SIN+X(I4)*COS
	SUBF			R1=-X(12)+R0
	ADDF	*AR2,R0,R1		R1=X(12)+R0
11	STF	R1,*AR3++		X(I3)=-X(I2)+R0
	ADDF			R1=X(I1)+R2
	STF			X(I4) = X(I2) + R0
11	SUBF STF			R1=X(I1)-R2
BLK3	STF	R1,*AR2		X (I1) = X (I1) + R2 X (I2) = X (I1) - R2
		-	'	X(12) - X(11) = X2
	SUBI ADDI	CINPUT, AR5 R4, AR5		AR5=I+N1
	CMPI	@FFTSIZ,AR5	'	ARG-1 (MI
	BLTD	INLOP	;	Loop back to the inner loop
	ADDI	@INPUT,AR5		
	NOP NOP			
	1101			
	ADDI	1,R5		
	CMPI	@LOGFFT,R5		
	BLE	LOOP		
END	BR	END		Branch to itself at the end.
	.end		'	branen to reberr at the end.

The TMS320C3x quickly executes FFT lengths up to 1024 points (complex) or 2048 (real), covering most applications, because it can do so almost entirely in on-chip memory. Table 11–1 summarizes the execution time required for FFT lengths between 64 and 1024 points for the three algorithms in Example 11–35, 11–37, and 11–38.

Table 11–1. TMS320C3x FFT Timing Benchmarks

Number of Points	FFT Timing in milliseconds RADIX-2 RADIX-4 RADIX-2 (Complex) (complex) (real)					
64	0.165	0.123	0.077			
128	0.370	-	0.174			
256	0.816	0.624	0.387			
512	1.784	-	0.857			
1024	3.873	3.040	1.879			
1024*	2.366					

* Code is found in *Digital Signal Processing Applications With the TMS320 Family*, Volume 3.

11.4.5 Lattice Filters

The lattice form is an alternative way of implementing digital filters; it has found applications in speech processing, spectral estimation, and other areas. In this discussion, the notation and terminology from speech processing applications are used.

If H(z) is the transfer function of a digital filter that has only poles, A(z) = 1/H(z) will be a filter having only zeros, and it will be called the inverse filter. The inverse lattice filter is shown in Figure 11–5. These equations describe the filter in mathematical terms:

f(i,n) = f(i-1,n) + k(i) b(i-1,n-1)b(i,n) = b(i-1,n-1) + k(i) f(i-1,n)


Initial conditions:

f(0,n) = b(0,n) = x(n)

Final conditions:

$$y(n) = f(p,n).$$

In the above equation, f(i,n) is the forward error, b(i,n) is the backward error, k(i) is the *i*-th reflection coefficient, x(n) is the input, and y(n) is the output signal. The order of the filter (i.e., the number of stages) is p. In the linear predictive coding (LPC) method of speech processing, the inverse lattice filter is used during analysis, and the (forward) lattice filter during speech synthesis.







Figure 11–6 shows the data memory organization of the inverse lattice-filter on the TMS320C3x.





Example 11–39. Inverse Lattice Filter

```
*.
   TITL INVERSE LATTICE FILTER
*
*
   SUBROUTINE L A T I N V
*
*
   LATINV == LATTICE FILTER (LPC INVERSE FILTER - ANALYSIS)
*
   TYPICAL CALLING SEQUENCE:
*
*
         load ·
                  R2
*
         load
                  AR0
*
                  AR1
         load
*
         load
                  RC
*
         CALL
                  LATINV
*
*
*
   ARGUMENT ASSIGNMENTS:
*
    ARGUMENT | FUNCTION
*
    -----
                                 _____
*
    R2
             | f(0,n) = x(n)
*
    AR0
             | ADDRESS OF FILTER COEFFICIENTS (k(1))
*
    AR1
             | ADDRESS OF BACKWARD PROPAGATION
*
                 VALUES (b(0, n-1))
             *
             | RC = p - 2
    RC
*
*
   REGISTERS USED AS INPUT: R2, AR0, AR1, RC
*
   REGISTERS MODIFIED: R0, R1, R2, R3, RS, RE, RC, AR0, AR1
*
   REGISTER CONTAINING RESULT: R2 (f(p,n))
*
*
*
   PROGRAM SIZE: 10 WORDS
*
*
   EXECUTION CYCLES: 13 + 3 \times (p-1)
         .global LATINV
*
   i = 1
LATINV MPYF3 *ARO, *AR1, RO
                                ; k(1) * b(0,n-1) -> R0
*
                                ; Assume f(0,n) \rightarrow R2.
                R2,R3
       LDF
                                ; Put b(0,n) = f(0,n) \rightarrow R3.
       MPYF3
                *ARO++(1),R2,R1
*
                                ; k(1) * f(0,n) -> R1
*
```

```
*
   2 <= i <= p
*
       RPTB
                 LOOP
       MPYF3
                 *AR0, *++AR1(1), R0 ; k(i) * b(i-1, n-1) -> R0
ADDF3
                 R2,R0,R2
                                ; f(i-1-1,n)+k(i-1)
*
                                 ; *b(i-1-1,n-1)
*
                                ; = f(i-1,n) \rightarrow R2
*
*
                                ; b(i-1-1,b-1)+k(i-1)*f(i-1-1,n)
                 *-AR1(1), R1, R3; = b(i-1,n) -> R3
       ADDF3
11
       STF
                R3, *-AR1(1); b(i-1-1,n) -> b(i-1-1,n-1)
LOOP
       MPYF3
                 *AR0++(1),R2,R1
*
                                ; k(i) * f(i-1,n) -> R1
*
*
       I = P+1 (CLEANUP)
       ADDF3
                R2,R0,R2
                                ; f(p-1,n)+k(p)*b(p-1,n-1)
                                ; = f(p,n) \rightarrow R2
*
*
                                ; b(p-1,n-1)+k(p)*f(p-1,n)
       ADDF3
                 *AR1, R1, R3
                                ; = b(p, n) -> R3
                                ; b(p-1,n) -> b(p-1,n-1)
11
       STF
                R3, *AR1
*
*
   RETURN SEQUENCE
*
       RETS
                                : RETURN
*
*
   end
*
   .end
```

The forward lattice filter is similar in structure to the inverse filter, as shown in Figure 11–7. These corresponding equations describe the lattice filter:

f(i-1,n) = f(i,n) - k(i) b(i-1,n-1)b(i,n) = b(i-1,n-1) + k(i) f(i-1,n)

Initial conditions:


f(p,n) = x(n), b(i,n-1) = 0 for i = 1,...,p

Final conditions:

y(n) = f(0,n).

The data memory organization is identical to that of the inverse filter, as shown in Figure 11–6. Example 11–40 shows the implementation of the lattice filter on the TMS320C3x.

Figure 11–7. Structure of the (Forward) Lattice Filter



Example 11–40. Lattice Filter

```
TITL LATTICE FILTER
*
   SUBROUTINE L A T I C E
*
            LOAD
                   AR0
            LOAD
                   AR1
            LOAD
                   RC
            CALL
                   LATICE
   ARGUMENT ASSIGNMENTS:
    ARGUMENT| FUNCTION
    R2
             | F(P,N) = E(N) = EXCITATION
*
    AR0
             | ADDRESS OF FILTER COEFFICIENTS (K(P))
*
    AR1
              ADDRESS OF BACKWARD PROPAGATION VALUES (B(P-1, N-1))
    IR0
             | 3
*
    RC
             | RC = P - 3
*
    REGISTERS USED AS INPUT: R2, AR0, AR1, RC
    REGISTERS MODIFIED: R0, R1, R2, R3, RS, RE, RC, AR0, AR1
    REGISTER CONTAINING RESULT: R2 (f(0,n))
    STACK USAGE: NONE
    PROGRAM SIZE: 12 WORDS
*
*
    EXECUTION CYCLES: 15 + 3 \times (P-2)
*
       .global LATICE
*
LATICE MPYF3
                 *AR0, *AR1, R0
*
                                 ; K(P) * B(P-1,N-1) -> RO
                                 ; ASSUME F(P,N) \rightarrow R2.
       SUBF3
                 R0, R2, R2
                                 ; F(P,N)-K(P) * B(P-1,N-1) = F(P-1,N) -> R2
11
       MPYF3
                 *--ARO(1), *--AR1(1), RO
                                 ; K(P-1) * B(P-2,N-1) -> R0
       SUBF3
                 R0, R2, R2
                                 ; F(P-1,N)-K(P-1) * B(P-2,N-1) = F(P-2,N) -> R2
11
       MPYF3
                 *--ARO(1), *--AR1(1), RO
                                 ; K(P-2) * B(P-3, N-1) \rightarrow R0
       MPYF3
                 R2,*+AR0(1),R1; F(P-2,N) * K(P-1) -> R1
       ADDF3
                 R1, *+AR1(1), R3; F(P-2, N) * K(P-1) + B(P-2, N-1) = B(P-1, N) \rightarrow R3
```

; 1 <= I <= P-2

RPTB

LOOP

*

11	SUBF3 MPYF3	R0,R2,R2 ; $F(I,N) - K(I) * B(I-1,N-1) = F(I-1,N) -> R2 *ARO(1),*ARI(1),R0$
		; K(I-1) * B(I-2,N-1) -> RO
	STF	R3,*+AR1(IR0) ; B(I+1,N) -> B(I+1,N-1)
11	MPYF3	R2,*+ARO(1),R1; F(I-1,N) * K(I) -> R1
LOOP	ADDF3	R1,*+AR1(1),R3; F(I-1,N) * K(I) + B(I-1,N-1) =B(I,N) -> R3
	STF	R3,*+AR1(2) ; B(1,N) -> B(1,N-1)
	STF	$R2, *+AR1(1)$; $F(0, N) \rightarrow B(0, N-1)$

RETURN SEQUENCE * *

RETS

*

* end

.end

11.5 Programming Tips

Programming style is highly personal and reflects each individual's preferences and experiences. The purpose of this section is not to impose any particular style. Instead, it emphasizes some of the features of the TMS320C3x that can help in producing faster and/or shorter programs. The tips cover both C compiler and assembly language programming.

11.5.1 C-Callable Routines

The TMS320C3x was designed with a large register file, software stack, and large memory space in order to implement a high-level language (HLL) compiler er easily. The first such implementation supplied is a C compiler. Use of the C compiler increases the transportability of applications that have been tested on large, general-purpose computers, and decreases their porting time.

For best usage of the compiler, complete the following steps:

- 1) Write the application in the high-level language.
- 2) Debug the program.
- 3) Estimate if it runs in real-time.
- 4) If it doesn't, identify places where most of the execution time is spent.
- 5) Optimize these areas by writing assembly language routines that implement the functions.
- 6) Call the routines from the C program as C functions.

When writing a C program, you can increase the execution speed by maximizing the use of register variables. For more information, refer to the *TMS320C3x C Compiler Reference Guide*.

Certain conventions must be observed in writing a C-callable routine. These conventions are outlined in the Runtime Environment chapter of the *TMS320C3x C Compiler Reference Guide*. Certain registers are saved by the calling function, and others need to be saved by the called function. The C compiler manual helps achieve a clean interface. The end result is the readability and natural flow of a high-level language combined with the efficiency and special-feature use of assembly language.

11.5.2 Hints for Assembly Coding

Each program has particular requirements. Not all possible optimizations will make sense in every case. The suggestions presented in this section can be used as a checklist of available software tools.

- □ Use delayed branches. Delayed branches execute in a single cycle; regular branches execute in four. The following three instructions are also executed whether the branch is taken or not. If fewer than three instructions can be used, use the delayed branch and append NOPs. Machine cycles (time) are still being saved.
- Apply the repeat single/block construct. In this way, loops are achieved with no overhead. Nesting such constructs will not normally increase efficiency, so try to use the feature on the most often performed loop. Note that RPTS is not interruptible, and the executed instruction is not refetched for execution. This frees the buses for operands.
- □ Use parallel instructions. It is possible to have a multiply in parallel with an add (or subtract) and to have stores in parallel with any multiply or ALU operation. This increases he number of operations executed in a single cycle. For maximum efficiency, observe the addressing modes used in parallel instructions and arrange the data appropriately.
- Maximize the use of registers. The registers are an efficient way to access scratch-pad memory. Extensive use of the register file facilitates the use of parallel instructions and helps avoid pipeline conflicts when you use the registers in addressing modes.
- **Use the cache**. Especially in conjunction with external slow memory. The cache is transparent to the user, so make sure that it is enabled.
- □ Use internal memory instead of external memory. The internal memory (2K x 32 bits RAM and 4K x 32 bits ROM) is considerably faster to access. In a single cycle, two operands can be brought from internal memory. You can maximize performance if you use the DMA in parallel with the CPU to transfer data to internal memory before you operate on them.
- Avoid pipeline conflicts. If there is no problem with program speed, ignore this suggestion. For time-critical operations, make sure that cycles are not missed because of conflicts. To identify conflicts, run the trace function on the development tools (simulator, emulators) with the program tracing option enabled. The tracing immediately identifies the pipeline conflicts. Consult the appropriate section of this User's Guide for an explanation of the reason for the conflict. You can then take steps to correct the problem.

The above checklist is not exhaustive, and it does not address the more detailed features outlined in the different sections of this manual. To learn how to exploit the full power of the TMS320C3x, TI recommends careful study of the architecture, hardware configuration, and instruction set of the device, described in earlier chapters.



Introduction 1
Architectural Overview 2
CPU Registers, Memory, and Cache 3
Data Formats and Floating-Point Operation 4
Addressing 5
Program Flow Control 6
External Bus Operation 7
Peripherals 8
Pipeline Operation 9
Assembly Language Instructions 10
Software Applications 11
Hardware Applications 12
TMS320C3x Signal Description and Electrical Characteristics 13
Instruction Opcodes A
Development Support/Part Order Information B
Quality and Reliability C
Calculation of TMS320C30 Power Dissipation D
SMJ320C30 Digital Signal Processor Data Sheet E
Quick Reference Guide

Hardware Applications

Chapter 12

Hardware Applications

The TMS320C3x's advanced interface design can be used to implement a wide variety of system configurations. Its two external buses and DMA capability provide a parallel 32-bit interface to external devices, while the interrupt interface, dual serial ports, and general-purpose digital I/O provide communication with a multitude of peripherals.

This chapter describes how to use the TMS320C3x's interfaces to connect to various external devices. Specific discussions include implementation of parallel interface to devices with and without wait states, use of general-purpose I/O, and system control functions. All interfaces shown in this chapter have been built and tested to verify proper operation and apply to the TMS320C30-33. Comparable designs for the other TMS320C3x devices can be implemented with appropriate logic.

Major topics discussed in this chapter are as follows:

- System Configuration Options Overview (Section 12.1 on page 12-2)
- Primary Bus Interface (Section 12.2 on page 12-4)
 - Zero Wait-State Interface to RAMs
 - Ready Generation

- Bank Switching Techniques
- Expansion Bus Interface (Section 12.3 on page 12-18)
 - A/D Converter Interface
 - D/A Converter Interface
- System Control Functions (Section 12.4 on page 12-25)
 - Clock Oscillator Circuitry
 - Reset Signal Generator
- Serial Port Interface (Section 12.5 on page12-30)
- User Target Design Considerations When Using the XDS1000 (Section 12.6 on page 12-34)
- ❑ User Target Design Considerations When Using the Hewlett Package 64776 Analysis Subsystem (Section 12.7 on page 12-37).
- TMS320C30 and TMS320C31 Differences (Section 12.8 on page 12-41).


12-1


12.1 System Configuration Options Overview

The various TMS320C3x interfaces connect to a wide variety of different device types. Each of these interfaces is tailored to a particular family of devices.

12.1.1 Categories of Interfaces on the TMS320C3x

The interface types on the TMS320C3x fall into several different categories, depending on the devices to which they are intended to be connected. Each interface comprises one or more signal lines that transfer information and control its operation. Shown in Figure 12–1 are the signal line groupings for each of these various interfaces.







All of the interfaces are independent of one another and different operations may be performed simultaneously on each interface.

The primary and expansion buses implement the memory-mapped interface to the device. The external DMA interface allows external devices to cause the processor to relinquish the primary bus and allow direct memory access.

12.1.2 Typical System Block Diagram

The devices that can be interfaced to the TMS320C3x include memory, DMA devices, and numerous parallel and serial peripherals and I/O devices. Figure 12–2 illustrates a typical configuration of a TMS320C3x system with different types of external devices and the interfaces to which they are connected.





This block diagram constitutes essentially a fully expanded system. In an actual design, any subset of the illustrated configuration may be used as appropriate.

12.2 Primary Bus Interface

The TMS320C3x uses the primary bus to access the majority of its memory-mapped locations. Therefore, typically, when a large amount of external memory is required in a system, it is interfaced to the primary bus. The expansion bus (discussed in Section 12.3 on page 12-18) actually comprises two mutually exclusive interfaces, controlled by the MSTRB and IOSTRB signals, respectively. Cycles on the expansion bus controlled by the MSTRB signal are essentially equivalent to cycles on the primary bus, with the exception that bank switching is not implemented on the expansion bus. Accordingly, the discussion of primary bus cycles in this section **applies equally** to MSTRB cycles on the **expansion bus**.

Although both the primary bus and the expansion bus may be used to interface to a wide variety of devices, the devices most commonly interfaced to these buses are memories. Therefore, detailed examples of memory interface are presented in this section.

12.2.1 Zero Wait-State Interface to Static RAMs


Zero wait-state read access time for the TMS320C3x is determined by the difference between the cycle time (specification 10 on page 13-21) and the sum of the times for H1 low to address valid (specification 11 on page 13-23) and data setup before next H1 low (specification 15.1 on page 13-23). For example, for full-speed, zero wait-state interface to any device, the 60-ns TMS320C3x requires a read access time of 30 ns from address stable to data valid. Because, for most memories, access time from chip select is the same as access time from address, it is theoretically possible to use 30-ns memories at full speed with the TMS320C3x-33. This, however, dictates that there be no delays present between the processor and the memories. This is usually not the case in practice, because of interconnection delays and the fact that some gating is normally required for chip-select generation. Therefore, slightly faster memories are generally required in most systems.


Among currently available RAMs, there are two distinct categories of devices with different interface characteristics: RAMs without output enable control lines (\overline{OE}), which include the 1-bit wide organized RAMs and most of the 4-bit wide RAMs, and those with \overline{OE} controls, which include the byte-wide and a few of the 4-bit wide RAMs. Many of the fastest RAMs do not provide \overline{OE} control; they use chip-select (\overline{CS}) controlled write cycles to insure that data outputs do not turn on for write operations. In \overline{CS} -controlled write cycles, the write control line (\overline{WE}) goes low before \overline{CS} goes low, and internal logic holds the outputs disabled until the cycle is completed. Using \overline{CS} -controlled write cycles is an efficient way to interface fast RAMs without \overline{OE} controls to the TMS320C30 at full speed.

In the case of RAMs with OE controls, the use of this signal can provide added flexibility in many systems. Additionally, many of these devices can be inter-

faced using \overline{CS} -controlled write cycles with \overline{OE} tied low, in the same manner as with RAMs without \overline{OE} controls. There are, however, two requirements for interfacing to \overline{OE} RAMs in this fashion. First, the RAMs \overline{OE} input must be gated with chip select and \overline{WE} internally so that the device's outputs do not turn on unless a read is being performed. Second, the RAM must allow its address inputs to change while \overline{WE} is low; some RAMs specifically prohibit this.

Figure 12–3 shows the TMS320C3x interfaced to Cypress Semiconductor's CY7C186 25-ns 8K x 8-bit CMOS static RAMs with the \overline{OE} control input tied low and using a \overline{CS} -controlled write cycle.







In this circuit, the two chip selects on the RAM are driven by $\overline{\text{STRB}}$ and $\overline{\text{A23}}$, which are ANDed together internally. The use of $\overline{\text{A23}}$ locates the RAM at addresses 00000h through 03FFFh in external memory, and $\overline{\text{STRB}}$ establishes the $\overline{\text{CS}}$ -controlled write cycle. The $\overline{\text{WE}}$ control input is then driven by the

TMS320C3x R/ \overline{W} signal, and the \overline{OE} input is not used and is therefore connected to ground.


The timing of read operations, shown in Figure 12–4, is very straightforward because the two chip select inputs are driven directly. The read access time of the circuit is therefore the inverter propagation delay added to the RAMs chip select access time, or $t_1 + t_2 = 5 + 25 = 30$ ns. This access time therefore meets the TMS320C3x-33's specified 30-ns read access time requirement.





During write operations, as shown in Figure 12–5, the RAM's outputs do not turn on at all, because of the use of the chip-select controlled write cycles. The chip-select controlled write cycles are generated because R/W goes active (low) before the STRB term of the chip-select input. Because the RAMs output drivers are disabled whenever the WE input is low (regardless of the state of the \overline{OE} input), bus conflicts with the TMS320C3x are automatically avoided with this interface. The circuit's data setup and hold times (t₁ and t₂ in the timing diagram) of approximately 50 and 20 ns, respectively, also easily meet the RAM's timing requirements of 10 and 0 ns.

Figure 12–5. Write Operations Timing



If more complex chip-select decode is required than can be accomplished in time to meet zero-wait state timing, wait states or bank switching techniques (discussed in a later section) should be used.

Note that the CY7C186's \overline{OE} control is gated internally with \overline{CS} ; therefore, the RAM's outputs are not enabled unless the device is selected. This is critical if there are any other devices connected to the same bus; if there are no other devices connected to the bus, then \overline{OE} need not be gated internally with chip select.

RAMs without OE controls can also be easily interfaced to the TMS320C3x by using a similar approach to that used with RAMs with \overline{OE} controls. If only one bank of memory is implemented, and no other devices are present on the bus, the memories' \overline{CS} input can usually be connected to \overline{STRB} directly. If several devices must be selected, however, a gate is generally required to AND the device select and \overline{STRB} to drive the \overline{CS} input to generate the chip-select controlled write cycles. In either case, the \overline{WE} input is driven by the TMS320C3x R/ \overline{W} signal. Provided sufficiently fast gating is used, 25-ns RAMs may still be used.

As with the case of RAMs with \overline{OE} control lines, this approach works well if only a few banks of memory are implemented where the chip-select decode can be accomplished with only one level of gating. If many banks are required to implement very large memory spaces, bank switching can be used to provide for multiple bank select generation while still maintaining full-speed accesses within each bank. Bank switching is discussed in detail in a later section.

12.2.2 Ready Generation

The use of wait states can greatly increase system flexibility and reduce hardware requirements over systems without wait-state capability. The TMS320C3x has the capability of generating wait states on either the primary bus or the expansion bus, and both buses have independent sets of ready control logic. This subsection discusses ready generation from the perspective of the primary bus interface; however, wait-state operation on the expansion bus is similar to that of the primary bus. Therefore, these discussions pertain equally well to expansion bus operation. Accordingly, ready generation is not included in the specific discussions of the expansion bus interface.

Wait states are generated on the basis of

the internal wait-state generator,

the external ready input (RDY), or

the logical AND or OR of the two.

When enabled, internally generated wait states effect all external cycles, regardless of the address accessed. If different numbers of wait states are required for various external devices, the external RDY input may be used to tailor wait-state generation to specific system requirements.

If the logical AND (electrical OR) of the wait count and external ready signals is selected, the later of the two signals will control the internal ready signal, *and both signals must occur*. Accordingly, external ready control must be implemented for each wait-state device, and the wait count ready signal must be enabled.

If the logical OR (or electrical AND, since the signals are low true) of the external and internal wait-count ready signals is selected, the earlier of the two signals will generate a ready condition and allow the cycle to be completed. It is not required that both signals be present.

ORing of the Ready Signals

The OR of the two ready signals can be used to implement wait states for devices that require a greater number of wait states than are implemented with external logic (up to seven). This feature is useful, for example, if a system contains some fast and some slow devices. In this case, fast devices can generate a ready signal externally with a minimum of logic, and slow devices can use the internal wait counter for larger numbers of wait states. Thus, *when fast devices are accessed*, the external hardware responds promptly with a ready signal that terminates the cycle. *When slow devices are accessed*, the external hardware does not respond, and the cycle is appropriately terminated after the internal wait count.

The OR of the two ready signals may also be used if conditions occur that require termination of bus cycles prior to the number of wait states implemented with external logic. In this case, a shorter wait count is specified internally than the number of wait states implemented with the external ready logic, and the bus cycle is terminated after the wait count. This feature may also be used as a safeguard against inadvertent accesses to nonexistent memory that would never respond with ready and would therefore lock up the TMS320C3x.

If the OR of the two ready signals is used, however, and the internal wait-state count is less than the number of wait states implemented externally, the external ready generation logic must have the ability to reset its sequencing to allow a new cycle to begin immediately following the end of the internal wait count. This requires that, under these conditions, consecutive cycles must be from independently decoded areas of memory and that the external ready generation logic be capable of restarting its sequence as soon as a new cycle begins. Otherwise, the external ready generation logic may lose synchronization with bus cycles and therefore generate improperly timed wait states.

ANDing of the Ready Signals

The AND of the two ready signals can be used to implement wait states for devices that are equipped to provide a ready signal but cannot respond quickly enough to meet the TMS320C3x's timing requirements. In particular, if these devices normally indicate a ready condition and, when accessed, respond with a wait until they become ready, the logical AND of the two ready signals can be used to save hardware in the system. In this case, the internal wait counter can provide wait states initially and becomes ready after the external device has had time to send a not ready indication. The internal wait counter then remains ready until the external device also becomes ready, which terminates the cycle.

Additionally, the AND of the two ready signals may be used for extending the number of wait states for devices that already have external ready logic implemented but require additional wait states under certain unique circumstances.

External Ready Generation

In the implementation of external ready generation hardware, the particular technique employed depends heavily on the specific characteristics of the system. The optimum approach to ready generation varies, depending on the relative number of wait-state and non-wait-state devices in the system and on the maximum number of wait states required for any one device. The approaches discussed here are intended to be general enough for most applications and are easily modifiable to comprehend many different system configurations.

In general, ready generation involves the following three functions:

1) Segmentation of the address space in some fashion to distinguish fast and slow devices.

- 2) Generating properly timed ready indications.
- Logically ORing all of the separate ready timing signals together to connect to the physical ready input.

Segmentation of the address space is required to obtain a unique indication of each particular area within the address space that requires wait states. This segmentation is commonly implemented in a system in the form of chip-select generation. Chip-select signals may be used to initiate wait states in many cases; however, occasionally, chip-select decoding considerations may provide signals that will not allow ready input timing requirements to be met. In this case, coarse address space segmentation may be made on the basis of a small number of address lines, where simpler gating allows signals to be generated more quickly. In either case, the signal indicating that a particular area of memory is being addressed is normally used to initiate a ready or wait-state indication.

Once the region of address space being accessed has been established, a timing circuit of some sort is normally used to provide a ready indication to the processor at the appropriate point in the cycle to satisfy each device's unique requirements.

Finally, since indications of ready status from multiple devices are typically present, the signals are logically ORed by using a single gate to drive the RDY input.

Ready Control Logic

One of two basic approaches can be taken in the implementation of ready control logic, depending upon the state of the ready input between accesses. If $\overline{\text{RDY}}$ is low between accesses, the processor is always ready unless a wait state is required; if $\overline{\text{RDY}}$ is high between accesses, the processor will always enter a wait state unless a ready indication is generated.

If RDY is low between accesses, control of full-speed devices is straightforward; no action is necessary because ready is always active unless otherwise required. Devices requiring wait states, however, must drive ready high fast enough to meet the input timing requirements. Then, after an appropriate delay, a ready indication must be generated. This can be quite difficult in many circumstances because wait-state devices are inherently slow and often require complex select decoding.

If RDY is high between accesses, zero wait-state devices, which tend to be inherently fast, can usually respond immediately with a ready indication. Waitstate devices may simply delay their select signals appropriately to generate a ready. Typically, this approach results in the most efficient implementation of ready control logic. Figure 12–6 shows a circuit of this type, which can be used to generate 0, 1, or 2 wait states for multiple devices in a system.




Figure 12–6. Circuit for Generation of 0, 1, or 2 Wait States for Multiple Devices

Example Circuit

In this circuit, full-speed devices drive ready directly through the '74AS21, and the two flip-flops delay wait-state devices' select signals one or two H1 cycles to provide 1 or 2 wait states.

Considering the TMS320C3x-33's ready delay time of 8 ns following address, zero wait-state devices must use ungated address lines directly to drive the input of the '74AS21, since this gate contributes a maximum propagation delay of 6 ns to the RDY signal. Thus, zero wait-state devices should be grouped together within a coarse segmentation of address space if other devices in the system require wait states.

With this circuit, devices requiring wait states may take up to 36 ns from a valid address on the TMS320C3x to provide inputs to the '74AS20's inputs. Typically, this allows sufficient time for any decoding required in generating select signals for slower devices in the system. For example, the 74ALS138, driven by address and STRB, can generate select decodes in 22 ns, which easily meets the TMS320C3x-33's timing requirements.

With this circuit, unused inputs to either the 74AS20s or the 74AS21 should be tied to a logic high level to prevent noise from generating spurious wait states.

If more than 2 wait states are required by devices within a system, other approaches may be employed for ready generation. If between three and seven wait states are required, additional flip-flops may be included in the same manner shown in Figure 12–6, or internally generated wait states may be used in conjunction with external hardware. If more than seven wait states are required, an external circuit using a counter may be used to supplement the capabilities of the internal wait-state generators.

12.2.3 Bank Switching Techniques

The TMS320C3x's programmable bank switching feature can greatly ease system design when large amounts of memory are required. Because, in general, devices take longer to release the bus than they take to drive the bus, bank switching is used to provide a period of time for disabling all device selects that would not normally be present otherwise (refer to Section 7.4 for further information regarding bank switching). During this interval, slow devices are allowed time to turn off before other devices have the opportunity to drive the data bus, thus avoiding bus contention.

When bank switching is enabled, any time a portion of the high order address lines changes, as defined by the contents of the BNKCMPR register, STRB goes high for one full H1 cycle. Provided STRB is included in chip-select decodes, this causes all devices to be disabled during this period. The next bank of devices is not enabled until STRB goes low again.

In general, bank switching is not required during writes, because these cycles always exhibit an inherent one-half H1 cycle setup of address information before STRB goes low. Thus, when you use bank switching for read/write devices, a minimum of half of one H1 cycle of address setup is provided for all accesses. Therefore, large amounts of memory can be implemented without wait states or extra hardware required for isolation between banks. Also, note that access time for cycles during bank switching is the same as that of cycles without bank switching, and, accordingly, full-speed accesses may still be accomplished within each bank.

When you use bank switching to implement large multiple-bank memory systems, an important consideration is address line fanout. Besides parametric specifications for which account must be made, AC characteristics are also crucial in memory system design. With large memory arrays, which commonly require large numbers of address line inputs to be driven in parallel, capacitive loading of address outputs is often quite large. Because all TMS320C3x timing specifications are guaranteed up to a capacitive load of 80 pF, driving greater loads will invalidate guaranteed AC characteristics. Therefore, it is often necessary to provide buffering for address lines when driving large memory arrays. AC timings for buffer performance may then be derated according to manufacturer specifications to accommodate a wide variety of memory array sizes.

The circuit shown in Figure 12–7 illustrates the use of bank switching with Cypress Semiconductor's 'CY7C18525-ns $8K \times 8$ CMOS static RAM. This circuit implements 32K 32-bit words of memory with one wait-state accesses within each bank.





Figure 12–7. Bank Switching for Cypress Semiconductor's CY7C185

A wait state is required with this implementation of bank memory because of the added propagation delay presented by the address bus buffers used in the circuit. The wait state is not a function of the memory organization of multiple banks or the use of bank switching. When bank switching is used, memory access speeds are the same as without bank switching, once bank boundaries are crossed. Therefore, no speed penalty is paid when bank switching is used, except for the occasional extra cycle inserted when bank boundaries are crossed. Note, however, that if the extra cycle inserted when bank boundaries are crossed does impact software performance significantly, code can often be restructured to minimize bank boundary crossings, thereby reducing the effect of these boundary crossings on software performance.

The wait state for this bank memory is generated by using the wait-state generator circuit presented in the previous section. Because A23 is the signal which enables the entire bank memory system, the inverted version of this signal is ANDed with STRB to derive a one wait-state device select. This signal is then connected in the circuit along with the other one-wait-state device selects. Thus, any time a bank memory access is made, one wait state is generated.

Each of the four banks in this circuit is selected by using a decode of A15–A13 generated by the 74AS138 (see Figure 12–8). With the BNKCMPR register set to 0Bh, the banks will be selected on even 8K-word boundaries starting at location 080A000h in external memory space.





The 74ALS2541 buffers used on the address lines are necessary in this design because the total capacitive load presented to each address line is a maximum of 20×5 pF or 100 pF (bank memory plus zero wait-state static RAM), which exceeds the TMS320C3x rated capacitive loading of 80 pF. Using the manufacturers derating curves for these devices at a load of 80 pF (the load presented by the bank memory) predicts propagation delays at the output of the

buffers of a maximum of 16 ns. The access time of a read cycle within a bank of the memory is therefore the sum of the memory access time and the maximum buffer propagation delay, or 25 + 16 = 41 ns, which, since it falls between 30 and 90 ns, requires one wait state on the TMS320C3x-33.

The 74ALS2541 buffers offer one additional system performance enhancement in that they include 25-ohm resistors in series with each individual buffer output. These resistors greatly improve the transient response characteristics of the buffers, especially when driving CMOS loads such as the memories used here. The effect of these resistors is to reduce overshoot and ringing, which is common when driving predominantly capacitive loads such as CMOS. The result of this is reduced noise and increased immunity to latchup in the circuit, which in turn results in a more reliable memory system. Having these resistors included in the buffers eliminates the need to put discrete resistors in the system, which is often required in high-speed memory systems.

This circuit cannot be implemented without bank switching, because data output's turn-on and turn-off delays cause bus conflicts. Here, the propagation delay of the 74AS138 is involved only during bank switches, where there is sufficient time between cycles to allow new chip selects to be decoded.

The timing of this circuit for read operations using bank switching is shown in Figure 12–9. With the BNKCMPR register set to 0Bh, when a bank switch occurs, the bank address on address lines A23 — A13 is updated during the extra H1 cycle while STRB is high. Then, after chip-select decodes have stabilized and the previously selected bank has disabled its outputs, STRB goes low for the next read cycle. Further accesses occur at normal bus timings with one wait state, as long as another bank switch is not necessary. Write cycles do not require bank switching due to the inherent address setup provided in their timings.




Figure 12–9. Timing for Read Operations Using Bank Switching

This timing is summarized in Table 12-1.

Table 12–1. Bank Switching Interface Timing

Time Interval	Event	Time† Period	
tı	H1 falling to address valid/STRB rising	14 ns	
t2	Address valid to select delay	10 ns	
t3	Memory disable from STRB	10 ns	
t4	H1 falling to STRB	10 ns	
t5	STRB to select delay	4.5 ns	
t ₆	Memory output enable delay	3 ns	

† Timing for the TMS320C3x-33.

12.3 Expansion Bus Interface

The TMS320C30's expansion bus interface provides a second complete parallel bus, which can be used to implement data transfers concurrently with, and independent of, operations on the primary bus. The expansion bus comprises two mutually exclusive interfaces controlled by the MSTRB and IOSTRB signals, respectively. This subsection discusses interface to the expansion bus using IOSTRB cycles; MSTRB cycles are essentially equivalent in timing to primary bus cycles and are discussed in Section 12.2. This section applies to TMS320C30 devices.

Unlike the primary bus, both read and write cycles on the I/O portion of the expansion bus are two H1 cycles in duration and exhibit the same timing. The XR/W signal is high for reads and low for writes. Since I/O accesses take two cycles, many peripherals that require wait states if interfaced either to the primary bus or by using MSTRB, may be used in a system without the need for wait states. Specifically, in cases where there is only one device on the expansion bus, devices with address access times greater than the 30 ns required by the primary bus, but less than 59 ns, can be interfaced to the I/O bus of the TMS320C30-33 without wait states.

A/D Converter Interface

A/D and D/A converters are components that are commonly required in DSP systems and interface efficiently to the I/O expansion bus. These devices are available in many speed ranges and with a variety of features. While some may require one or more wait states on the I/O bus, others may be used at full speed.

Figure 12–10 illustrates a TMS320C30 interface to an Analog Devices AD1678 analog-to-digital converter. The AD1678 is a 12-bit, 5- μ s converter that allows sample rates up to 200 kHz and has an input voltage range of 10 volts bipolar or unipolar. The converter is connected according to manufacturer's specifications to provide 0- to +10-volt operation. This interface illustrates a common approach to connecting devices such as this to the TMS320C30. Note that the interface requires only a minimum amount of control logic.




Figure 12–10. Interface to AD1678 A/D Converter

The AD1678 is a very flexible converter and is configurable in a number of different operating modes. These operating modes include byte or word data format, continuous or noncontinuous conversions, enabled or disabled chip-select function, and programmable end of conversion indication. This interface utilizes 12-bit word data format, rather than byte format to be compatible with the TMS320C3x. Noncontinuous conversions are selected so that variable sample rates may be used because continuous conversions occur only at a rate of 200 kHz. With noncontinuous conversions, the host processor determines the conversion rate by initiating conversions through write operations to the converter. The chip-select function is enabled, so the chip-select input is required to be active when accessing the device. Enabling the chip select function is necessary to allow a mechanism for the AD1678 to be isolated from other peripheral devices connected to the expansion bus. To establish the desired operating modes, the SYNC and $12/\overline{8}$ inputs to the converter are pulled high and EOCEN is grounded, as specified in the AD1678 data sheet.

In this application, the converter's chip select is driven by XA12, which maps this device at 804000h in I/O address space. Conversions are initiated by writing any data value to the device, and the conversion results are obtained by reading from the device after the conversion is completed. To generate the device's start conversion (SC) and output enable (\overline{OE}) inputs, \overline{IOSTRB} is ANDed with XR/W. Therefore, the converter is selected whenever XA12 is low; \overline{OE} is driven when reads are performed, while SC is driven when writes are performed.

As with many A/D converters, at the end of a read cycle the AD1678 data output lines enter a high-impedance state. This occurs after the output enable (\overline{OE}) or read control line goes inactive. Also common with these types of devices is that the data output buffers often require a substantial amount of time to actually attain a full high-impedance state. When used with the TMS320C30-33, devices must have their outputs fully disabled no later than 65 ns following the rising edge of IOSTRB because the TMS320C30 will begin driving the data bus at this point if the next cycle is a write. If this timing is not met, bus conflicts between the TMS320C30 and the AD1678 may occur, potentially causing degraded system performance and even failure due to damaged data bus drivers. The actual disable time for the AD1678 can be as long as 80 ns; therefore, buffers used here are 74LS244s that are enabled when the AD1678 is read and turned off 30.8 ns following IOSTRB going high. Therefore, the TMS320C30-33 requirement of 65 ns is met.

When data is read following a conversion, the AD1678 takes 100 ns after its \overline{OE} control line is asserted to provide valid data at its outputs. Thus, including the propagation delay of the 74LS244 buffers, the total access time for reading the converter is 118 ns. This requires two wait states on the TMS320C30-33 expansion I/O bus.


The two wait states required in this case are implemented using software wait states; however, depending on the overall system configuration, it may be necessary to implement a separate wait-state generator for the expansion bus (refer to section on ready generation). This would be the case if there were multiple devices that required different numbers of wait states connected to the expansion bus.

Figure 12–11 shows the timing for read operations between the TMS320C30-33 and the AD1678. At the beginning of the cycle, the address and XR/ \overline{W} lines become valid t₁ = 10 ns following the falling edge of H₁. Then,

Hardware Applications

after $t_2 = 10$ ns from the next rising edge of H_1 , \overline{IOSTRB} goes low, beginning the active portion of the read cycle. After $t_3 = 5.8$ ns, the control logic propagation delay, the \overline{IOR} signal goes low, asserting the \overline{OE} input to the AD1678. The '74LS244 buffers take $t_4 = 30$ ns to enable their outputs, and then, following the converters access delay and the buffer propagation delay ($t_5 = 100 + 18 = 118$ ns), data is provided to the TMS320C30. This provides approximately 46 ns of data setup before the rising edge of \overline{IOSTRB} . Therefore, this design easily satisfies the TMS320C30-33's requirement of 15 ns of data setup time for reads.

Figure 12–11. Read Operations Timing Between the TMS320C30 and AD1678



Unlike the primary bus, read and write cycles on the I/O expansion bus are timed the same with the exception that XR/W is high for reads and low for writes and that the data bus is driven by the TMS320C30 during writes. When writing to the AD1678, the '74LS244 buffers do not turn on and no data is transferred. The purpose of writing to the converter is only to generate a pulse on the converter's SC input, which initiates a conversion cycle. When a conversion cycle is completed, the AD1678's EOC output is used to generate an interrupt on the TMS320C30 to indicate that the converted data may be read.

It should be noted that for different applications, use of TLC1225 or TLC1550 A/D converters from Texas Instruments may be beneficial. The TLC1225 is a self-calibrating 12-bit-plus-sign bipolar or unipolar converter, which features 10-µs conversion times. The TLC1550 is a 10-bit, 6-µs converter with a high-speed DSP interface. Both converters are parallel-interface devices.

D/A Converter Interface

In many DSP systems, the requirement for generating an analog output signal is a natural consequence of sampling an analog waveform with an A/D converter and then processing the signal digitally internally. Interfacing D/A converters to the TMS320C30 on the expansion I/O bus is also quite straightforward. As with A/D converters, D/A converters are also available in a number of varieties. One of the major distinctions between various types of D/A converters is whether or not the converter includes both latches to store the digital value to be converted to an analog quantity, and the interface to control those latches. With latches and control logic included with the converter, interface design is often simplified; however, internal latches are often included only in slower D/A converters.

Because slower converters limit signal bandwidths, the converter used in this design was selected to allow a reasonably wide range of signal frequencies to be processed, and to illustrate the technique of interfacing to a converter that uses external data latches.

Figure 12–12 shows an interface to an Analog Devices AD565A digital-to-analog converter. This device is a 12-bit, 250-ns current output DAC with an onchip 10-volt reference. Using an offchip current-to-voltage conversion circuit connected according to manufacturers specifications, the converter exhibits output signal ranges of 0 to +10 volts, which is compatible with the conversion range of the A/D converter discussed in the previous section.





Figure 12-12. Interface Between the TMS320C30 and the AD565A

Because this DAC essentially performs continuous conversions based on the digital value provided at its inputs, periodic sampling is maintained by periodically updating the value stored in the external latches. Therefore, between sample updates, the digital value is stored and maintained at the latch outputs that provide the input to the DAC. This results in the analog output remaining stable until the next sample update is performed.

The external data latches used in this interface are '74LS377 devices that have both clock and enable inputs. These latches serve as a convenient interface with the TMS320C30; the enable inputs provide a device select function, and the clock inputs latch the data. Therefore, with the enable input driven by inverted XA12 and the clock input by IOW, which is the AND of IOSTRB and XR/W, data will be stored in the latches when a write is performed to I/O address 805000h. Reading this address has no effect on the circuit.

Figure 12–13 shows a timing diagram of a write operation to the D/A converter latches.

Figure 12–13. Write Operation to the D/A Converter Timing Diagram



Because the write is actually being performed to the latches, the key timings for this operation are the timing requirements for these devices. For proper operation, these latches require simply a minimal setup and hold time of data and control signals with respect to the rising edge of the clock input. Specifically, the latches require a data setup time of 20 ns, enable setup of 25 ns, disable setup of 10 ns, and data and enable hold times of 5 ns. This design provides approximately 60 ns of enable setup, 30 ns of data setup, and 7.2 ns of data hold time. Therefore, the setup and hold times provided by this design are well in excess of those required by the latches. The key timing parameters for this interface are summarized in Table 12–2.

Table 12–2. Key Timing Parameter for D/A Converter Write Opera
--

Time Interval	Event	Time† Period
t ₁	H1 falling to address valid	10 ns
t ₂	XA12 to XA12 delay	5 ns
t3	H1 rising to IOSTRB falling	10 ns
t4	IOSTRB to IOW delay	5.8 ns
t5	Data setup to IOW	30 ns
t ₆	Data hold from IOW	7.2 ns

Timing for the TMS320C30-33.

Hardware Applications

12.4 System Control Functions


Several aspects of TMS320C3x system hardware design are critical to overall system operation. These include such functions as clock and reset signal generation and interrupt control.

12.4.1 Clock Oscillator Circuitry

You may provide an input clock to the TMS320C3x either from an external clock input or by using the onboard oscillator. Unless special clock requirements exist, the onboard oscillator is generally a convenient method for clock generation. This method requires few external components and can provide stable, reliable clock generation for the device.

Figure 12–14 shows the external clock generator circuit designed to operate at 33.33 MHz and to use the internal oscillator circuitry of the TMS320C3x. Since crystals with fundamental oscillation frequencies of 30 MHz and above are not readily available, a parallel-resonant third-overtone circuit is used.

Figure 12–14. Crystal Oscillator Circuit



In a third-overtone oscillator, the crystal fundamental frequency must be attenuated so that oscillation is at the third harmonic. This is achieved with an LC circuit that filters out the fundamental, thus allowing oscillation at the third harmonic. The impedance of the LC circuit must be inductive at the crystal fundamental and capacitive at the third harmonic. The impedance of the LC circuit is represented by

$$Z(\omega) = \frac{\frac{L}{C}}{j[\omega_{L} - \frac{1}{\omega C}]}$$
(3)

Therefore, the LC circuit has a pole at

$$\omega_{\rm p} = \frac{1}{\sqrt{\rm LC}} \tag{4}$$

At frequencies significantly lower than ω_p , the 1/(ω C) term in (3) becomes the dominating term, while ω L can be neglected. This is expressed as


$$z(\omega) = j\omega L$$
 for $\omega < \omega_D$ (5)

In (5), the LC circuit appears inductive at frequencies lower than ω_p . On the other hand, at frequencies much higher than ω_p , the ω L term is the dominant term in (3), and 1/(ω C) can be neglected. This is expressed as

$$z(\omega) = \frac{1}{j \omega C} \qquad \text{for } \omega > \omega_p \qquad (6)$$

The LC circuit in (6) appears increasingly capacitive as the frequency increases above ω_p . This is shown in Figure 12–15, which is a plot of the magnitude of the impedance of the LC circuit of Figure 12–14 versus frequency.

Figure 12–15. Magnitude of the Impedance of the Oscillator LC Network



Based on the discussion above, the design of the LC circuit proceeds as follows:


- 1) Choose the pole frequency ω_p approximately halfway between the crystal fundamental and the third harmonic.
- The circuit now appears inductive at the fundamental frequency and capacitive at the third harmonic.

In the oscillator of Figure 12–13, choose $\omega_p = 22.2$ MHz, which is approximately halfway between the fundamental and the third harmonic. Choose C = 20 pF. Then, using equation (4), L = 2.6 μ H.

12.4.2 Reset Signal Generation


The reset input controls initialization of internal TMS320C3x logic and also causes execution of the system initialization software. For proper system initialization, the reset signal must be applied at least ten H1 cycles, i.e., 600 ns for a TMS320C3x operating at 33.33 MHz. Upon powerup, however, it can take 20 ms or more before the system oscillator reaches a stable operating state. Therefore, the powerup reset circuit should generate a low pulse on the reset line for 100 to 200 ms. Once a proper reset pulse has been applied, the processor fetches the reset vector from location zero, which contains the address of the system initialization routine. Figure 12–16 shows a circuit that will generate an appropriate powerup reset circuit.

Figure 12–16. Reset Circuit



The voltage on the reset pin ($\overline{\text{RESET}}$) is controlled by the R_1C_1 network. After a reset, this voltage rises exponentially according to the time constant R_1C_1 , as shown in Figure 12–17.

Figure 12–17. Voltage on the TMS320C30 Reset Pin



The duration of the low pulse on the reset pin is approximately t_1 , which is the time it takes for the capacitor C_1 to be charged to 1.5 V. This is approximately the voltage at which the reset input switches from a logic 0 to a logic 1. The capacitor voltage is expressed as

$$V = V_{\rm CC} \left[1 - e - \frac{t}{\tau} \right] \tag{7}$$

where $\tau = R_1C_1$ is the reset circuit time constant. Solving equation (7) for t results in

$$t = -R_1 C_1 \ln \left[1 - \frac{V}{V_{cc}} \right]$$
(8)

Setting the following:

$$R_1 = 100 KΩ$$

 $C_1 = 4.7 μF$
 $V_{CC} = 5 V$
 $V = V_1 = 1.5 V$

results in t = 167 ms. Therefore, the reset circuit of Figure 12–16 provides a low pulse of long enough duration to ensure the stabilization of the system oscillator.

Note that if synchronization of multiple TMS320C3xs is required, all processors should be provided with the same input clock and the same reset signal. After powerup, when the clock has stabilized, all processors may then be synchronized by generating a falling edge on the common reset signal. Because it is the falling edge of reset that establishes synchronization, reset must be high for at least ten H1 cycles initially. Following the falling edge, reset should remain low for at least ten H1 cycles and then be driven high. This sequencing of reset may be accomplished using additional circuitry based on either RC time delays or counters.


12.5 Serial Port Interface

For applications such as modems, speech, control, instrumentation, and analog interface for DSPs, a complete analog-to-digital (A/D) and digital-to-analog (D/A) input/output system on a single chip may be desired. The TLC32044 analog interface circuit (AIC) integrates a bandpass, switched-capacitor, antialiasing-input filter, 14-bit resolution A/D and D/A converters, and a lowpass, switched-capacitor, output-reconstruction filter, all on a single monolithic/ CMOS chip. The TLC32044 offers numerous combinations of master clock input frequencies and conversion/sampling rates, which can be changed via digital signal processor control.

Four serial port modes on the TLC32044 allow direct interface to TMS320C3x processors. When the transmit and receive sections of the AIC are operating synchronously, it can interface to two SN54299 or SN74299 serial-to-parallel shift registers. These shift registers can then interface in parallel to the TMS320C30, to other TMS320 digital processors, or to external FIFO circuitry. Output data pulses inform the processor that data transmission is complete or allow the DSP to differentiate between two transmitted bytes. A flexible control scheme is provided so that the functions of the AIC can be selected and adjusted coincidentally with signal processing via software control. Refer to the TLC32044 data sheet for detailed information.

When you interface the AIC to the TMS320C3x via one of the serial ports, no additional logic is required. This interface is shown in Figure 12–18. The serial data, control, and clock signals connect directly between the two devices, and the AIC's master clock input is driven from TCLK0, one of the TMS320C3x's internal timer outputs. The AIC's WORD/BYTE input is pulled high, selecting 16-bit serial port transfers to optimize serial port data transfer rate. The TMS320C3x's XF0 pin, configured as an output, is connected to the AIC's reset (RST) input to allow the AIC to be reset by the TMS320C3x under program control. This allows the TMS320C3x timer and serial port to be initialized before beginning conversions on the AIC.

Figure 12–18. AIC to TMS320C30 Interface



To provide the master clock input for the AIC, the TCLK0 timer is configured to generate a clock signal with a 50% duty cycle at a frequency of f(H1)/4 or 4.167 MHz. To accomplish this, the global control register for timer 0 is set to the value 3C1h, which establishes the desired operating modes. The period register for timer 0 is set to 1, which sets the required division ratio for the H1 clock.

To properly communicate with the AIC, the TMS320C30 serial port must be configured appropriately. To configure the serial port, several TMS320C30 registers and memory locations must be initialized. First, the serial port should be reset by setting the serial port global control register to 2170300h. (The AIC should also be reset at this time. See description below of resetting the AIC via XF0). This resets the serial port logic and configures the serial port operating modes, including data transfer lengths, and enables the serial port interrupts. This also configures another important aspect of serial port operation: polarity of serial port signals. Because active polarity of all serial port global control register that control this. In this application, all polarities are set to positive except FSX and FSR, which are driven by the AIC and are true low.

The serial port transmit and receive control registers must also be initialized for proper serial port operation. In this application, both of these registers are set to 111h, which configures all of the serial port pins in the serial port mode, rather than the general-purpose digital I/O mode.

When the operations described above completed, interrupts are enabled, and provided that the serial port interrupt vector(s) are properly loaded, serial port

transfers may begin after the serial port is taken out of reset. This is accomplished by loading E170300h into the serial port global control register.

To begin conversion operations on the AIC and subsequent transfers of data on the serial port, the AIC is first reset by setting XF0 to zero at the beginning of the TMS320C3x initialization routine. Setting XF0 to zero is accomplished by setting the TMS320C3x IOF register to 2. This sets the AIC to a default configuration and halts serial port transfers and conversion operations until reset is set high. Once the TMS320C3x serial port and timer have been initialized as described above, XF0 is set high by setting the IOF register to 6. This allows the AIC to begin operating in its default configuration, which in this application is the desired mode. In this mode, all internal filtering is enabled, sample rate is set at approximately 6.4 kHz, and the transmit and receive sections of the device are configured to operate synchronously. Conveniently, this mode of operation is appropriate for a variety of applications, and if a 5.184-MHz master clock input is used, the default configuration results in an 8-kHz sample rate, which makes this device ideal for speech and telecommunications applications.

In addition to the benefit of a convenient default operating configuration, the AIC can also be programmed for a wide variety of other operating configurations. Sample rates and filter characteristics may be varied, in addition to which, numerous connections in the device may be configured to establish different internal architectures, by enabling or disabling various functional blocks.

To configure the AIC in a fashion different from the default state, the device must first be sent a serial data word with the two LSBs set to one. The two LSBs of a transmitted data word are not part of the transferred data information and are not set to one during normal operation. This condition indicates that the next serial transmission will contain secondary control information, not data. This information is then used to load various internal registers and specify internal configuration options. There are four different types of secondary control words distinguished by the state of the two LSBs of the control information transferred. Note that each secondary control word transferred must be preceded by a data word with the two LSBs set to one.

The TMS320C3x can communicate with the AIC either synchronously or asynchronously, depending on the information in the control register. The operating sequence for synchronous communication with the TMS320C30 shown in Figure 12–19 is as follows:

- 1) The FSX or FSR pin is brought low.
- 2) One 16-bit word is transmitted, or one 16-bit word is received.
- 3) The FSX or FSR pin is brought high.
- 4) The EODX or OEDR pin emits a low-going pulse.





Figure 12–19. Synchronous Timing of TLC32044 to TMS320C3x

For asynchronous communication, the operating sequence is similar, but \overline{FSX} and \overline{FSR} do not occur at the same time (see Figure 12–20). After each receive and transmit operation, the TMS320C30 asserts an internal receive (RINT) and transmit (XINT) interrupt, which may be used to control program execution.

Figure 12–20. Asynchronous Timing of TLC32044 to TMS320C30




12.6 XDS1000 Target Design Considerations

The TMS320C3x Emulator is an Extended Development System (XDS500 and XDS1000) that uses a revolutionary technology to accomplish complete emulation via a serial scan path and has all the features necessary for full-speed emulation. To perform realtime emulation, you must provide a 12-pin header on the target system that is using the TMS320C30. Refer to the *TMS320C30 Emulator User's Guide* and to the *TMS320C30 Hewlett-Packard* 64776 Analysis Subsystem User's Guide for a more complete description of the XDS500 and XDS1000.

To use the emulation connector of the XDS500, supply the signals shown in Figure 12–21 to a 12-pin header (two rows of six pins) with pin 8 cut out to provide keying. Table 12–3 describes the pins and signals present on the header.

Figure 12–21. 12-Pin Header Signals



† These signals should always be pulled up with separate 20-k Ω resistors to +5 V on the TMS320C3x.

Table 12–3. Signal Description

Signal	Description	TMS320C30 Pin Number	TMS320C30 Pin Number	
EMU0	Emulation pin 0	F14	124	
EMU1	Emulation pin 1	E15	125	
EMU2	Emulation pin 2	F13	126	
EMU3	Emulation pin 3	E14	123	
GND	Ground			
НЗ	TMS320C3x H3	A1	82	
PD	Presence detect indicates that the cable is connected and the target system is powered up. It should be tied to +5 volts in the target system.			


In addition to the signals required at the emulation connector, the EMU4 through EMU6 signals on the TMS320C3x must also be appropriately connected to ensure proper emulation operation. The EMU4 signal should be tied through a pull-up resistor to +5 volts, and EMU5 and EMU6 must be left unconnected. Also, the RSV0 through RSV10 signals must be tied through pull-up resistors to +5 volts as described in Chapter 13.


The suggested parts and part numbers for the header are as follows:

- DuPont Electronics straight header, unshrouded. Part number 67996–112.
- DuPont Electronics right angle header, unshrouded. Part number 68405–112.

Amp right-angle header, four-wall shrouded. Part number 103167–3.

Figure 12–22 is a diagram of the typical setup for using the emulation connection of the XDS1000.





For unbuffered signals, the distance between the TMS320C30 emulation pins (EMU0, EMU1, EMU2, EMU3, and H3) and the 12-pin header should be less than two inches. If that distance is more than two inches but less than six inches, the EMU3 and H3 signals should be buffered. The buffer should be non-inverting with a worst case propagation delay of 6.0 ns. For emulation pins-to-header distances greater than six inches, all emulation signals should be buffered. Recall that EMU0, EMU1, and EMU2 are inputs, and EMU3 and H3 are outputs. The buffer should have the same characteristics as those given above.

12.7 Hewlett-Packard 64776 Analysis Subsystem Target Design Considerations

The Hewlett-Packard 64776 analysis subsystem is a hardware product that can be used only with the TMS320C30 emulator (XDS500). The analysis subsystem captures TMS320C30-33 bus cycle information in real time and can react to the captured information with an action such as a hardware breakpoint. Refer to the *TMS320C30 Hewlett-Packard 64776 Analysis Subsystem User's Guide* for a more complete description of the Hewlett-Packard 64776 Analysis Subsystem.


This subsection describes electrical information, timing specifications, and mechanical dimensions related to the analysis subsystem and the analysis subsystem connector pod. When designing your target system, take this information into consideration in order to ensure that the analysis subsystem can be used with your target system.

12.7.1 System Overview

Figure 12–23 illustrates a sample installation of an emulation system that uses the analysis subsystem.

- The TMS320C30 emulator is installed in a PC.
- The emulator target cable's 12-pin connector plugs into a header on the trace cable pod.
- The analysis subsystem communicates with the PC through a serial port; an RS-232 cable connects the analysis subsystem to the PC.
- The trace cable pod, which contains a TMS320C30-33 processor, inserts into the TMS320C30 socket on your target system.





12.7.2 Electrical Information

12.7.2.1 Capacitance of the Electrical Probe

The following lines will have approximately 25 picofarads of additional capacitance (10 pF for the FCT541A inputs, 10 pF for the PC board trace, and 5 pF for the processor socket).

RESET	INTO-INT3
IACK	XF0, XF1
TCLK0, TCLK1	H1, H3 clocks
EMU0-EMU6	A23–A0
D31–D0	R/W
HOLDA	XA12XA0
XD31–XD0	XR/W
STRB	IOSTRB
MSTRB	

The remaining processor lines have only 5 pF additional capacitance because the only electrical connection for each is the socket.

12.7.2.2 Power-Supply Loading of the Active Probe

The additional current load is:

Quantity	Part	Тур	Max	Typ Total	Max Total	Unit
1	TMS320C30	, 200	600	200	600	mA
1	16R47–7	120	180	120	180	mA
15	FCT541A	21.9	42.7	328.8	640.5	mA
				648.8	1420.5	mA

Note: The probe uses 448 mA more than the processor typ and 820 mA more than the processor max.

12.7.3 Timing Information

The active probe requires that some of the target system signals have slightly better timing characteristics than those required by the TMS320C30-33 processor.

- Expansion and primary address buses (XA12–XA0, A23–A0). The same electrical/timing specifications stated in Chapter 13 apply to these lines.
- Expansion and primary data buses (XD31–X0, D31–D0). Chapter 13 specifies that the hold time of the data on a read cycle must occur 0 ns after

the rising edge of the strobe (IOSTRB, STRB, or MSTRB). Also, the strobe can fall and rise 0 ns after the falling and rising edges of the H1 clock, respectively. Thus, if the data was not present 0 ns after the rising edge of the clock, the TMS320C30 would still operate correctly. The analysis subsystem, however, requires a 5-ns hold time after the rising edge of H1.

- Expansion and primary read/write (XR/W, R/W). The same electrical/ timing specifications stated in Chapter 13 apply to these lines.
- H1 and H3. The same electrical/timing specifications stated in Chapter 13 apply to these lines.
- RESET. While the analysis subsystem does load the reset line with some minor capacitance, it does not drive the line.
- EMU0–EMU6. The same electrical/timing specifications stated in Chapter 13 apply to these lines.
- **INTO-INT3.** Requirements for levels and transitions are different.
 - Requirements for levels on the interrupt lines:
 - The tck_clk=all setup time to falling H1 should be 18.5 ns, instead of 15 ns, to see the first edge. However, because interrupts must be low for a minimum of one full clock cycle, you will always see one low cycle.
 - The tck_clk=bus_cycle setup time to falling H1 should be 15 ns.
 - Requirements for transitions on the interrupt lines:
 - The tck_clk=bus_cycle setup time to falling H1 should be 15 ns.
 - The tck_clk=all setup time to falling H1 should be 15 ns.
- **IACK.** The same electrical/timing specifications stated in Chapter 13 apply to these lines.
- HOLDA. The same electrical/timing specifications stated in Chapter 13 apply to these lines.
- XF0, XF1, TCLK0, and TCLK1. Requirements for levels and transitions are different.
 - Requirements for levels on the XF and TCLK lines:
 - The tck_clk=all setup time to falling H1 should be 18.5 ns instead of 12 ns.
 - The tck_clk=bus_cycle setup time to falling H1 should be 12 ns.


- Requirements for transitions on the XF and TCLK lines:
 - The tck_clk=bus_cycle setup time to falling H1 should be 12 ns.
 - The tck_clk=all setup time to falling H1 should be 12 ns.
- STRB, IOSTRB, and MSTRB. No special timing is required on the strobes.

12.7.4 Mechanical Dimensions

Figure 12–24 shows the mechanical dimensions for the analysis subsystem's connector to the target system. Additional sockets may be added to the pod/ connector to increase the height clearance, if desired.

Figure 12–24. Analysis Subsystem Pod/Connector Dimensions







Notes: 1) All dimensions are in inches.

2) The cable is approximately 38 inches long. The portion of the cable that attaches to the pod is not as flexible as the rest of the cable, and effectively adds approximately 1/2 inch to 1 inch to the total length of the pod.







12.8 TMS320C30 and TMS320C31 Differences

This section addresses the major memory access differences between the TMS320C31 and the TMS320C30 devices. Observance of these considerations is critical for achieving design goal success.


Table 12–4 shows these differences, which are detailed in the following subsections.

Table 12–4. Feature Set Comparison

	Device							
Feature	TMS320C31	TMS320C30						
Data/program bus	Primary bus: one bus composed of a 32-bit data and a 24-bit ad- dress bus	Two buses: 1) Primary bus: a 32-bit data and a 24-bit address 2) Expansion bus: a 32-bit data and a 13-bit address						
Serial I/O ports	1 serial port (SP0)	2 serial ports (SP0, SP1)						
User program/data ROM	Not available	4K words/16K bytes						
Program boot loader	User selectable	Not available						

12.8.1 Data/Program Bus Differences

The TMS320C31 uses *only the primary bus* and reserves the memory space that was previously used for expansion bus operations.



12.8.2 Serial Port Differences

Serial port 1 references in Section 8.2 of the *TMS320C3x User's Guide* are not applicable to the TMS320C31. The memory locations identified for the associated control registers and buffers are reserved.

12.8.3 Reserved Memory Locations

Table 12–5 identifies TMS320C31 reserved memory locations in addition to those shown in Table 3–8.

		Device
Feature	TMS320C31	TMS320C30
0x000000-0x000FFF	Reserved [†]	Microcomputer program/data ROM mode†
0x800000-0x801FFF	Reserved	Expansion bus MSTRB space
0x804000-0x805FFF	Reserved	Expansion bus IOSTRB space
0x808050	Reserved	SP1 global-control register
0x808052-0x808056	Reserved	SP1 local-control registers
· 0x808058	Reserved	SP1 data-transmit buffer
0x80805C	Reserved	SP1 receive-transmit buffer
0x808060	Reserved	Expansion bus control register

Table 12–5. TMS320C31 Reserved Memory Locations

† Applies to the MCBL and MC modes only.

12.8.4 Effects on the IF and IE Interrupt Registers

The bits associated with serial port 1 in the IE (interrupt enable) register and the IF (interrupt flag) register for the TMS320C30 are not applicable to the TMS320C31. Write only logic 0 data to IE register bits 6, 7, 22, and 23 and to IF register bits 6 and 7. Writing logic 1s to these bits produces unpredictable results.

12.8.5 User Program/Data ROM

The user program/data ROM that is available for the TMS320C30 device does not exist for the TMS320C31. Rather, the memory locations that were allocated to support user program/data ROM operations have been reserved on the TMS320C31 to support microcomputer/boot loader accessing. See Chapter 3 for more information on using the microcomputer/boot loader function.

12.8.6 Development Considerations

For users who are developing application code using a TMS320C3x simulator, XDS, or ASM/LNK, TI recommends that you modify the *.cfm* and *.cmd* files by removing these memory spaces from the tool's configured memory. This ensures that your developed application performs as expected when the TMS320C31 device is used.

Introduction 1
Architectural Overview 2
CPU Registers, Memory, and Cache 3
Data Formats and Floating-Point Operation 4
Addressing 5
Program Flow Control 6
External Bus Operation 7
Peripherals 8
Pipeline Operation 9
Assembly Language Instructions 10
Software Applications 11
Hardware Applications
TMS320C3x Signal Description and Electrical Characteristics 13
Instruction Opcodes A
Development Support/Part Order Information B
Quality and Reliability
Calculation of TMS320C30 Power Dissipation D
SMJ320C30 Digital Signal Processor Data Sheet E
Quick Reference Guide

TMS320C3x Signal Description and Electrical Characteristics

13

Chapter 13

TMS320C3x Signal Descriptions and Electrical Characteristics

This chapter covers the TMS320C3x pinouts, signal descriptions, and electrical characteristics.

13.1 Pinout and Pin Assignments

13.1.1 TMS320C30 Pinouts and Pin Assignments

The TMS320C30 digital signal processor is available in a 181-pin grid array (PGA) package. The pinout of this package is shown in Figure 13–1 and Figure 13–2. The pin assignments are listed in Table 13–1 and Table 13–2.

Figure 13–1.	TMS320C30	Pinout ((Top	View)
--------------	-----------	----------	------	-------

	1	2	3	4	5	6	7	8	9	10	· 11	12	13	14	15
	НЗ	D2	D3	D7	D10	D13	D16	D17	D19 [.]	D22	D25	D28	XA0	XA1	XA5
А	0	С	0	0	С	0	С	0	С	0	С	С	С	С	C
	X2/CLKIN	CVSS	H1	D4	D8	D11	D15	D18	D20	D24	D27	D31	XA4	IVSS	XA6
В	0	0	С	С	0	0	0	С	С	0	С	С	0	С	0
	EMU5	X1	DVSS	D0	D5	D9	D14	VSS	D21	D26	D30	ХАЗ	DVSS	XA7	XA10
С	C	С	С	С	0	0	С	С	С	0	С	0	0	С	0
	XR/W	XRDY	VBBP		D1	D6	D12	VDD	D23	D29	XA2	ADVDD	XA9	XA11	MC/MP
D	0	С	С	С	С	0	С	С	С	0	С	С	С	С	0
	RDY	HOLDA	MSTRB	VSUBS	OCATOR			DDV _{DD}				XA8	XA12	EMU3	EMU1
Е	0	0	С	С	0			0				0	0	0	0
	RESET	STRB	HOLD	IOSTRB							1	EMU4/SHZ	EMU2	EMU0	A0
F	0	С	С	С								0	С	С	0
	IACK	XF0	XF1	R/W								A1	A2	A3	A4
G	0	С	С	С								С	С	С	° O
	INT1	INT0	VSS	V _{DD}	MDVDD			IS3200 op Vie			ADVDD	V _{DD}	VSS	A6	A5
Н	0	С	С	С	С		I	op vie	vv		С	С	С	С	0
	INT2	INT3	RSV0	RSV1								A11	A9	A8	A7
J	0	С	С	С								С	С	С	0
	RSV2	RSV3	RSV5	RSV7								A17	A14	A12	A10
К	C	0	С									С	С	С	0
	RSV4	RSV6	RSV9	CLKR1				IODVDD)			A22	A18	A15	A13
L	C	С	С	0				С				С	С	Ċ	С
	RSV8	RSV10	FSR1	PDVDD	CLKX0	EMU6	XD5	VDD	XD16	XD22	XD27	IODVDD	A21	A19	A16
М		0	С	С	С	С	С	0	0	С	С	0	С	С	С
N	DR1	CLKX1	DVSS	CLKR0	TCLK1	XD2	XD7	VSS	XD14	XD19	XD23	XD28	DVSS	A23	A20
Ν	С	0	С	C i	С	C	С	С	С	С	С		С	С	С
Р	FSX1	DX1	FSR0	TCLKO	XD1	XD4	XD8	XD10	XD13	XD17	XD20	XD24	XD29	CVSS	XD31
٢	C	0	С	С	С	С	С	0	С	С	С	С	С	С	C
	DR0	FSX0	DX0	XD0	XD3	XD6	XD9	XD11	XD12	XD15	XD18	XD21	XD25	XD26	XD30
R	C	0	0	С	С	С	С	0	С	С	C	С		0	С

TMS320C3x Signal Descriptions and Electrical Characteristics

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
XA5	XA1	XA0	D28	D25	D22	D19	D17	D16	D13	D10	D7	D3	D2	НЗ
•	•	۲	0	۲	0	6	9	۲	•	٩	9	0	0	•
XA6	IVSS	XA4	D31	D27	D24	D20	D18	D15	D11	D8	D4	H1	CVSS	X2/CLKIN
0	9	•	•	0	0	۹	•	•	Ø	0	0	۲	•	•
XA10	XA7	DVSS	XA3	D30	D26	D21	VSS	D14	D9	D5	D0	DVSS	X1	EMU5
•	•	0	0	۲	•	0	•	0	۲	۲	٠	0	0	۲
MC/MP	XA11	XA9	ADVDD	XA2	D29	D23	V _{DD}	D12	D6	D1	DDVDD	V_{BBP}	XRDY	XR/W
0	6	•	•	θ	0	•	•	G	0	6	0	0	0	6
EMU1	EMU3	XA12	XA8					D		LOCATO			HOLDA	RDY
61	0	0	6				0			0	0	0	0	0
A0	EMU0		EMU4/SH2	Z							IOSTRB	HOLD	STRB	RESET
0	•	0	8								٩	9	0	@ ·
A4	A3	A2	A1								R/W	XF1	XF0	IACK
ø	9	6	0			_					Ø	۲	0	9
A5	A6	VSS	V_{DD}	adv _{dd}			MS320 ottom '			MDVDD		VSS	INTO	INT1
•	0	•	Ø	0		D	onom	VIEW			Ø	•	•	0
A7	A8	A9	A11								RSV1	RSV0	INT3	INT2
θ	۲	•	0								()	6	٩	٩
A10	A12	A14	A17								RSV7	RSV5	RSV3	RSV2
•	0	۲	•								•	•	•	•
A13	A15	A18	A22				IODVD[)			CLKR1	RSV9	RSV6	RSV4
•	•	•	•				٠				•	0	•	
A16	A19	A21	IODVDD	XD27	XD22	XD16	VDD	XD5	EMU6	CLKX0	PDVDD	FSR1	RSV10	RSV8
•	•			•	•.	0	•	•		•	0.		•	•
A20	A23	DVSS	XD28	XD23	XD19	XD14	VSS	XD7	XD2	TCLK1	CLKR0	DVSS	CLKX1	DR1
•	•	0	0	0	•	. 9	0	۲	0	9	0	۵	0	٢
	CVSS	XD29	XD24	XD20	XD17	XD13	XD10	XD8	XD4	XD1	TCLKO	FSR0	DX1	FSX1
		-				_	-			•	8	6	6	A
XD31 • XD30	• 33 • XD26	O XD25	XD21	• XD18	XD15	XD12	XD11	XD9	XD6	XD3	XD0	DX0	FSX0	DRO

Figure 13–2. TMS320C30 Pinout (Bottom View)

Pinout and Pin Assignments

Function	Pin	Function	Pin	Function	Pin	Function	Pin	Function	Pin
A0 A1 A2 A3 A4	F15 G12 G13 G14 G15	D0 D1 D2 D3 D4	C4 D5 A2 A3 B4	FSR0 FSX0 CLKR0 CLKX0 DR0	P3 R2 N4 M5 R1	XA0 XA1 XA2 XA3 XA4	A13 A14 D11 C12 B13	XD0 XD1 XD2 XD3 XD4	R4 P5 N6 R5 P6
A5 A6 A7 A8 A9	H15 H14 J15 J14 J13	D5 D6 D7 D8 D9	C5 D6 A4 B5 C6	DX0 FSR1 FSX1 CLKR1 CLKX1	R3 M3 P1 L4 N2	XA5 XA6 XA7 XA8 XA9	A15 B15 C14 E12 D13	XD5 XD6 XD7 XD8 XD9	M7 R6 N7 P7 R7
A10 A11 A12 A13 A14	K15 J12 K14 L15 K13	D10 D11 D12 D13 D14	A5 B6 D7 A6 C7	DR1 DX1 EMU0 EMU1	N1 P2 F14 E15	XA10 XA11 XA12 RSV0 RSV1	C15 D14 E13 J3 J4	XD10 XD11 XD12 XD13 XD14	P8 R8 R9 P9 N9
A15 A16 A17 A18 A19	L14 M15 K12 L13 M14	D15 D16 D17 D18 D19	B7 A7 A8 B8 A9	EMU2 EMU3 EMU4/SHZ EMU5 EMU6	F13 E14 F12 C1 M6	RSV2 RSV3 RSV4 RSV5 RSV6	K1 K2 L1 K3 L2	XD15 XD16 XD17 XD18 XD19	R10 M9 P10 R11 N10
A20 A21 A22 A23 LOCATOR	N15 M13 L12 N14 E5	D20 D21 D22 D23 D24	B9 C9 A10 D9 B10	H1 H3 X1 X2/CLKIN	B3 A1 C2 B1	RSV7 RSV8 RSV9 RSV10 ADV _{DD}	K4 M1 L3 M2 D12	XD20 XD21 XD22 XD23 XD24	P11 R12 M10 N11 P12
IACK INTO INT1 INT2 INT3	G1 H2 H1 J1 J2	D25 D26 D27 D28 D29	A11 C10 B11 A12 D10	TCLK0 TCLK1 XF0 XF1	P4 N5 G2 G3	ADV _{DD} DDV _{DD} DDV _{DD} IODV _{DD} IODV _{DD}	H11 D4 E8 L8 M12	XD25 XD26 XD27 XD28 XD29	R13 R14 M11 N12 P13
MC/MP MSTRB RDY RESET R/W	D15 E3 E1 F1 G4	D30 D31 <u>HOLD</u> HOLDA	C11 B12 F3 E2	V _{BBP} VSUBS VDD VDD VDD VDD	D3 E4 H4 D8 M8	MDVDD PDVDD CVSS CVSS VSS	H5 M4 B2 P14 C8	XD30 XD31 DVSS DVSS DVSS DVSS	R15 P15 C3 C13 N3
STRB IOSTRB	F2 F4	XRDY XR/W	D2 D1	V _{DD} Vss	H12 N8	V _{SS} V _{SS}	H3 H13	DV _{SS} IV _{SS}	N13 B14

Table 13-1.	TMS320C30 Pin	Assianments(b	v Function)	(Figure 13-1	and Figure 13-2)
			j	1	

Notes: 1) ADV_{DD}, DDV_{DD}, IODV_{DD}, MDV_{DD}, and PDV_{DD} pins (D4, D12, E8, H5, H11, L8, M4, and M12) are on a common plane internal to the device.

2) V_{DD} pins (D8, H4, H12, and M8) are on a common plane internal to the device.

3) V_{SS}, CV_{SS}, and IV_{SS} pins (B2, B14, C8, H3, H13, N8, and P14) are on a common plane internal to the device.

4) DV_{SS} pins (C3, C13, N3, and N13) are on a common plane internal to the device.

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
A0 A1 A2 A3 A4	F15 G12 G13 G14 G15	D8 D9 D10 D11 D12	B5 C6 A5 B6 D7	EMU5 EMU6 FSR0 FSR1 FSX0	C1 M6 P3 M3 R2	TCLK1 VBBP VDD VDD VDD VDD	N5 D3 H4 D8 M8	XD14 XD15 XD16 XD17 XD18	N9 R10 M9 P10 R11
A5 A6 A7 A8 A9	H15 H14 J15 J14 J13	D13 D14 D15 D16 D17	A6 C7 B7 A7 A8	FSX1 H1 H3 HOLD HOLDA	P1 B3 A1 F3 E2	V _{DD} Vss Vss Vss Vss Vss	H12 N8 C8 H3 H13	XD19 XD20 XD21 XD22 XD22 XD23	N10 P11 R12 M10 N11
A10 A11 A12 A13 A14	K15 J12 K14 L15 K13	D18 D19 D20 D21 D22	B8 A9 B9 C9 A10	IACK INTO INT1 INT2 INT3	G1 H2 H1 J1 J2	VSUBS X1 X2/CLKIN XA0 XA1	E4 C2 B1 A13 A14	XD24 XD25 XD26 XD27 XD28	P12 R13 R14 M11 N12
A15 A16 A17 A18 A19	L14 M15 K12 L13 M14	D23 D24 D25 D26 D27	D9 B10 A11 C10 B11	IODV _{DD} IODV _{DD} IV <u>SS</u> IOSTRB LOCATOR	M12 L8 B14 F4 E5	XA2 XA3 XA4 XA5 XA6	D11 C12 B13 A15 B15	XD29 XD30 XD31 XF0 XF1	P13 R15 P15 G2 G3
A20 A21 A22 A23 ADV _{DD}	N15 M13 L12 N14 H11	D28 D29 D30 D31	A12 D10 C11 B12	MC/MP MDVDD MSTRB PDVDD R/W	D15 H5 E3 M4 G4	XA7 XA8 XA9 XA10 XA11	C14 E12 D13 C15 D14	XRDY XR/W	D2 D1
ADV _{DD} CLKR0 CLKR1 CLKX0 CLKX1	D12 N4 L4 M5 N2	DDVDD DDVDD DR0 DR1 DVSS	E8 D4 R1 N1 N13	RDY RESET RSV0 RSV1 RSV2	E1 F1 J3 J4 K1	XA12 XD0 XD1 XD2 XD3	E13 R4 P5 N6 R5		
CV _{SS} CV _{SS} D0 D1 D2	B2 P14 C4 D5 A2	DV _{SS} DV _{SS} - DV _{SS} DX0 DX1	N3 C3 C13 R3 P2	RSV3 RSV4 RSV5 RSV6 RSV7	K2 L1 K3 L2 K4	XD4 XD5 XD6 XD7 XD8	P6 M7 R6 N7 P7		
D3 D4 D5 D6 D7	A3 B4 C5 D6 A4	EMU0 EMU1 EMU2 EMU3 EMU4/SHZ	F14 E15 F13 E14 F12	RSV8 RSV9 RSV10 STRB TCLK0	M1 L3 M2 F2 P4	XD9 XD10 XD11 XD12 XD13	R7 P8 R8 R9 P9		

Table 13–2. TMS320C30 Pin Assignments(Alphabetical) (Figure 13–1 and Figure 13–2)

Notes:

1) ADV_{DD}, DDV_{DD}, IODV_{DD}, MDV_{DD}, and PDV_{DD} pins (D4, D12, E8, H5, H11, L8, M4, and M12) are on a common plane internal to the device.


2) V_{DD} pins (D8, H4, H12, and M8) are on a common plane internal to the device.


3) V_{SS}, CV_{SS}, and IV_{SS} pins (B2, B14, C8, H3, H13, N8, and P14) are on a common plane internal to the device.

4) DV_{SS} pins (C3, C13, N3, and N13) are on a common plane internal to the device.

13.1.2 TMS320C31 Pinouts and Pin Assignments

The TMS320C31 device is packaged in a 132-pin plastic quad flat pack (PQFP) JDEC standard package. Figure 13–3 shows the pinouts for this package, Figure 13–5 on page 13-16 shows the mechanical layout, and Table 13–3 shows the associated pin assignments alphabetically; Table 13–4 shows the associated pin assignments numerically.





TMS320C3x Signal Descriptions and Electrical Characteristics

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
A0 A1 A2 A3 A4	29 28 27 26 25	D4 D5 D6 D7 D8	76 75 73 72 68	EMU0 EMU1 EMU2 EMU3 FSR0	124 125 126 123 110	VDD VDD VDD VDD VDD VDD	40 49 59 65 66	V _{SS} V _{SS} V _{SS} V _{SS} V _{SS}	84 85 86 101 102
A5 A6 A7 A8 A9	23 22 21 20 18	D9 D10 D11 D12 D13	67 64 63 62 60	FSX0 HOLD HOLDA H1 H3	114 90 89 81 82	VDD VDD VDD VDD VDD VDD	74 83 91 97 104	V _{SS} VSS VSS VSS VSS	109 113 117 119 128
A10 A11 A12 A13 A14	16 14 13 12 11	D14 D15 D16 D17 D18	58 56 55 54 53	IACK INTO INT1 INT2 INT3	99 100 103 106 107	VDD VDD VDD VDD VDD VDD	105 115 121 131 132	X1 X2/CLKIN XF0 XF1	88 87 96 98
A15 A16 A17 A18 A19	10 9 8 7 5	D19 D20 D21 D22 D23	52 50 48 47 46	MCBL/MP R/W RDY RESET SHZ	127 94 92 95 118	VSS VSS VSS VSS VSS VSS	3 4 17 19 30		
A20 A21 A22 A23 CLKR0	2 1 130 129 111	D24 D25 D26 D27 D28	45 44 43 41 39	STRB TCLK0 TCLK1	93 120 122	Vss Vss Vss Vss Vss Vss	35 36 37 42 51		
CLKX0 D0 D1 D2 D3	112 80 79 78 77	D29 D30 D31 DR0 DX0	38 34 31 108 116	VDD VDD VDD VDD VDD VDD	6 15 24 32 33	VSS VSS VSS VSS VSS VSS	57 61 69 70 71		

Table 13–3. TMS320C31 Pin Assignments (Alphabetical) (Figure 13–3)

Pin	Signal	Pin	Signal	Pin	Signal	Π	Pin	Signal	Pin	Signal
1 2 3 4 5	A21 A20 VSS VSS A19	31 32 33 34 35	D31 VDD VDD D30 VSS	61 62 63 64 65	V _{SS} D12 D11 D10 V _{DD}		91 92 93 94 95	V _{DD} RDY STRB R/W RESET	121 122 123 124 125	VDD TCLK1 EMU3 EMU0 EMU1
6 7 8 9 10	V _{DD} A18 A17 A16 A15	36 37 38 39 40	VSS VSS D29 D28 VDD	66 67 68 69 70	V _{DD} D9 D8 V _{SS} V _{SS}		96 97 98 99 100	XF0 VDD XF1 IACK INT0	126 127 128 129 130	EMU2 MCBL/MP VSS A23 A22
11 12 13 14 15	A14 A13 A12 A11 VDD	41 42 43 44 45	D27 VSS D26 D25 D24	71 72 73 74 75	V _{SS} D7 D6 V _{DD} D5		101 102 103 104 105	VSS V <u>SS</u> INT1 V _{DD} V _{DD}	131 132	V _{DD} V _{DD}
16 17 18 19 20	A10 V _{SS} A9 V _{SS} A8	46 47 48 49 50	D23 D22 D21 VDD D20	76 77 78 79 80	D4 D3 D2 D1 D0		106 107 108 109 110	INT2 INT3 DR0 V _{SS} FSR0		
21 22 23 24 25	A7 A6 A5 V _{DD} A4	51 52 53 54 55	V _{SS} D19 D18 D17 D16	81 82 83 84 85	H1 H3 VDD <u>VSS</u> VSS		111 112 113 114 115	CLKR0 CLKX0 VSS FSX0 VDD		
26 27 28 29 30	A3 A2 A1 A0 V _{SS}	56 57 58 59 60	D15 VSS D14 VDD D13	86 87 88 89 90	V _{SS} X2/CLKIN X1 HOLDA HOLD		116 117 118 119 120	DX0 V <u>SS</u> SHZ VSS TCLK0		

Table 13–4. TMS320C31 Pin Assignments (Numerical) (Figure 13–3)

13.2 Signal Descriptions

13.2.1 TMS320C30 Signal Descriptions

Table 13–5 describes the signals that the TMS320C30 device uses in the microprocessor mode. They are listed according to the signal name; the number of pins allocated; the input (I), output (O), or high-impedance state (Z) operating modes; a brief description of the signal's function; and the condition that places an output pin in high impedance. A line over a signal name (for example, RESET) indicates that the signal is active low (true at a logic 0 level). Pins labeled NC are not to be connected by the user. The signals are grouped according to function.

Table 13–5. TMS320C30 Signal Descriptions

Signal	# Pins	I/O/Z†	Description		dition V I Is in H	
			Primary Bus Interface (61 Pins)			
D31–D0	32	1/0/Z	32-bit data port of the primary bus interface.	S	Н	R
A23-A0	24	O/Z	24-bit address port of the primary bus interface.	S	н	R
R/W	1	O/Z	Read/write signal for primary bus interface. This pin is high when a read is performed and low when a write is performed over the parallel interface.	S	Н	R
STRB	1	O/Z	External access strobe for the primary bus interface.	S	Н	
RDY	1	1	Ready signal. This pin indicates that the external device is prepared for a primary bus interface transaction to complete.	S		
HOLD	1		Hold signal for primary bus interface. When HOLD is a logic low, any ongoing transaction is completed. The A23–A0, D31–D0, STRB, and R/W signals are placed in a high-impedance state, and all transactions over the primary bus interface are held until HOLD becomes a logic high or the NOHOLD bit of the primary bus control register is set.			
HOLDA	1	O/Z	Hold acknowledge signal for primary bus interface. This signal is generated in response to a logic low on HOLD. It signals that A23–A0, D31–D0, STRB, and R/W are placed in a high-impedance state and that all transactions over the bus will be held. HOLDA will be high in response to a logic high of HOLD or when the NOHOLD bit of the primary bus control register is set.	S		
		••••••	Expansion Bus Interface (49 Pins)			
XD31-XD0	32	I/O/Z	32-bit data port of the expansion bus interface.	S		R
XA12-XA0	13	O/Z	13-bit address port of the expansion bus interface.	S		R
XR/W	1	O/Z	Read/write signal for expansion bus interface. When a read is performed, this pin is held high; when a write is performed, this pin is low.	S		R
MSTRB	1	O/Z	External memory access strobe for the expansion bus interface.	S		

† Input (I), output (O), high-impedance state (Z).

= S = SHZ active, H = Hold active, R = Reset active.

Table 13–5. TMS320C30 Signal Descriptions (Continued)

Signal	# Pins	I/O/Z†	Description	Conditio Signal Is i	
		Expai	nsion Bus Interface (49 Pins) (Concluded)		
IOSTRB	1	O/Z	External I/O access strobe for the expansion bus inter- face.	S	
XRDY	1	I	Ready signal. This pin indicates that the external device is prepared for an expansion bus interface transaction to complete.		
	1	1	Control Signals (9 Pins)	·	
RESET	1	I	Reset. When this pin is a logic low, the device is placed in the reset condition. After reset becomes a logic high, execution begins from the location specified by the re- set vector.		
INT3-INTO	4	1	External interrupts.		
TACK	1	O/Z	Interrupt acknowledge signal. IACK is set to 0 by the IACK instruction. This can be used to indicate the beginning or end of an interrupt service routine.	S	
MC/MP	1	T T	Microcomputer/microprocessor mode pin.		
XF1, XF0	2	I/O/Z	External flag pins. They are used as general-purpose I/O pins or to support interlocked processor instructions.	S	R
			Serial Port 0 Signals (6 Pins)		
CLKX0	1	I/O/Z	Serial port 0 transmit clock. This pin serves as the serial shift clock for the serial port 0 transmitter.	S	R
DX0	1	I/O/Z	Data transmit output. Serial port 0 transmits serial data on this pin.	Ş	R
FSX0	1	I/O/Z	Frame synchronization pulse for transmit. The FSX0 pulse initiates the transmit data process over pin DX0.	S	R
CLKR0	1	I/O/Z	Serial port 0 receive clock. This pin serves as the serial shift clock for the serial port 0 receiver.	S	R
DR0 /	1	I/O/Z	Data receive. Serial port 0 receives serial data via the DR0 pin.	S	R
FSR0	1	I/O/Z	Frame synchronization pulse for receive. The FSR0 pulse initiates the receive data process over DR0.	S	R
			Serial Port 1 Signals (6 Pins)		
CLKX1	1	I/O/Z	Serial port 1 transmit clock. This pin serves as the serial shift clock for the serial port 1 transmitter.	S	R
DX1	1	I/O/Z	Data transmit output. Serial port 1 transmits serial data on this pin.	S	R
FSX1	1	I/O/Z	Frame synchronization pulse for transmit. The FSX1 pulse initiates the transmit data process over pin DX1.	S	R
CLKR1	1	I/O/Z	Serial port 1 receive clock. This pin serves as the serial shift clock for the serial port 1 receiver.	S	R

† Input (I), output (O), high-impedance state (Z).
‡ S = SHZ active, H = Hold active, R = Reset active.

1.

Signals	# Pins	I/O/Z†	Description	Condition Whe Signal Is in High	
		Ser	ial Port 1 Signals (6 Pins) (Concluded)	· · · · · · · · · · · · · · · · · · ·	
DR1	1	I/O/Z	Data receive. Serial port 1 receives serial data via the DR1 pin.	S	R
FSR1	1	I/O/Z	Frame synchronization pulse for receive. The FSR1 pulse initiates the receive data process over DR1.	S I	R
·····			Timer 0 Signals (1 Pin)		
TCLK0	1	I/O/Z	Timer clock. As an input, TCLK0 is used by timer 0 to count external pulses. As an output pin, TCLK0 outputs pulses generated by timer 0.	S I	R
			Timer 1 Signals (1 Pin)		
TCLK1	1	1/O/Z	Timer clock. As an input, TCLK1 is used by timer 1 to count external pulses. As an output pin, TCLK1 outputs pulses generated by timer 1.	S I	R
		SL	pply and Oscillator Signals (29 Pins)		
V _{DD3} — V _{DD0}	4	1	Four +5-V supply pins. §	· · · · · · · · · · · · · · · · · · ·	
IODVDD1, IODVDD0	2	I	Two +5-V supply pins. §		
ADVDD1, ADVDD0	2	l	Two +5-V supply pins. §		
PDVDD	1	1	One +5-V supply pin. §		
DDV _{DD1} , DDV _{DD0}	2	I	Two +5-V supply pins. §		
MDVDD	1	l	One +5-V supply pin. §		
V _{SS3} -V _{SS0}	4	I	Four ground pins.		
$DV_{SS3} - DV_{SS0}$	4	I	Four ground pins.		
CV _{SS1} , CV _{SS0}	2	1	Two ground pins.		
IVSS	1	I	One ground pin.		
V _{BBP}	1	NC	VBB pump oscillator output.		
VSUBS	1	I	Substrate pin. Tie to ground.		
X1	1	O/Z	Output pin from the internal oscillator for the crystal. If a crystal is not used, this pin should be left uncon- nected.	S	
X2/CLKIN	KIN 1 I Input pin to the internal oscillator from the crystal or a clock.				
H1	1	O/Z	External H1 clock. This clock has a period equal to twice CLKIN.	S	
H3	1	O/Z	External H3 clock. This clock has a period equal to twice CLKIN.	S	
			Reserved (18 Pins) ¶		
EMU2 — EMU0	3	I	Reserved. Use pull-ups to +5 volts. See Section 12.6.		
EMU3	1	O/Z	Reserved. See Section 12.6.	S	

Table 10 E	TMS320C30 Signal Descriptions (Continued)
1adie 13-3.	

† Input (I), output (O), high-impedance state (Z).

= S = SHZ active, H = Hold active, R = Reset active.

 $\$ Recommended decoupling capacitor is 0.1 $\mu\text{F.}$

Signals	# Pins	I/O/Z†	Description	Condition When Signal Is in High Z‡
			Reserved (18 Pins) ¶ (Concluded)	· · · · ·
EMU4/SHZ	1	1	Shutdown high impedance. An active low shuts down the TMS320C30 and places all pins in a high-impe- dance state. This signal is used for board-level testing to ensure that no dual drive conditions occur. CAU- TION: An active low on the SHZ pin corrupts TMS320C30 memory and register contents. Reset the device with an SHZ=1 to restore it to a known operating condition.	
EMU6, EMU5	2	NC	Reserved.	
RSV10 — RSV0	11	I	Reserved. Use pull-ups on each pin to +5 volts.	
		-	Locator (1 Pin)	
Locator	1	NC	Reserved. See Figure 13–1 and Table 13–1.	

Table 13–5.	TMS320C30 Signal Descriptions	(Concluded)

[†] Input (I), output (O), high-impedance state (Z).

S = SHZ active, H = Hold active, R = Reset active.

¶ Follow the connections specified for the reserved pins. 18- to 22-kΩ pull-up resistors are recommended. All +5 volt supply pins must be connected to a common supply plane, and all ground pins must be connected to a common ground plane.

13.2.2 TMS320C31 Signal Descriptions

Table 13–6 describes the signals that the TMS320C31 device uses in the microprocessor mode. They are listed according to the signal name; the number of pins allocated; the input (I), output (O), or high-impedance state (Z) operatging modes; a brief description of the signal's function; and the condition that places an output pin in high impedance. A line over a signal name (for example, RESET) indicates that the signal is active low (true at a logic 0 level).

Table 13–6.	TMS320C31	Signal	Descriptions

Signal	# Pins	I/O/Z†	Description		ition WI I Is in H	
	Primary Bus Interface (61 Pins)					
D31–D0	32	1/O/Z	32-bit data port.		Н	R
A23-A0	24	O/Z	24-bit address port	S	Н	R
R∕₩	1	O/Z	Read/write signal. This pin is high when a read is per- formed; low when a write is performed over the parallel interface.	S	Н	R
STRB	1.	O/Z	External access strobe.	S	Н	
RDY	1	1	Ready signal. This pin indicates that the external device is prepared for a transaction completion.			
HOLD	1	1	Hold signal. When HOLD is a logic low, any ongoing transaction is completed. The A23–A0, D31–D0, STRB, and R/W signals are placed in a high-impedance state, and all transactions over the primary bus interface are held until HOLD becomes a logic high, or the NOHOLD bit of the primary bus control register is set.			

Input (I), output (O), high-impedance (Z)state.

= S = SHZ active, H = Hold active, R = Reset active.

Signal	# Pins	I/O/Z†	Description	Condition When Signal Is in High Z‡
		Prim	hary Bus Interface (61 Pins) (Concluded)	• • • • • • • • • • • • • • • • • • • •
HOLDA	1	0/Z	Hold acknowledge signal. This signal is generated in re- sponse to a logic low on HOLD. It signals that A23–A0, D31–D0, STRB, and R/W are placed in a high-impe- dance state and that all transactions over the bus will be held. HOLDA will be high in response to a logic high of HOLD, or the NOHOLD bit of the primary bus control register is set.	S
			Control Signals (10 Pins)	
RESET	1	l	Reset. When this pin is a logic low, the device is placed in the reset condition. When reset becomes a logic 1, execution begins from the location specified by the re- set vector.	
INT3 — INTO	4		External interrupts.	
IACK	1	O/Z	Interrupt acknowledge signal. IACK is set to 1 by the IACK instruction. This can be used to indicate the begin- ning or end of an interrupt service routine.	S
MCBL/MP	1		Microcomputer boot loader/microprocessor mode pin.	
SHZ	1	I	Shut down high Z. An active low shuts down the TMS320C31 and places all pins in a high-impedance state. This signal is used for board-level testing to ensure that no dual drive conditions occur. CAUTION: An active low on the SHZ pin corrupts TMS320C31 memory and register contents. Reset the device with an SHZ = 1 to restore it to a known operating condition.	
XF1, XF0	2	I/O/Z	External flag pins. They are used as general-purpose I/O pins or to support interlocked processor instructions.	S R
			Serial Port 0 Signals (6 Pins)	
CLKR0	1	I/O/Z	Serial port 0 receive clock. This pin serves as the serial shift clock for the serial port 0 receiver.	S R
CLKX0	1	I/O/Z	Serial port 0 transmit clock. This pin serves as the serial shift clock for the serial port 0 transmitter.	S R
DR0 ·	1	I/O/Z	Data receive. Serial port 0 receives serial data via the DR0 pin.	S R
DX0	1	I/O/Z	Data transmit output. Serial port 0 transmits serial data on this pin.	S R
FSR0	1	1/0/Z	Frame sychronization pulse for receive. The FSR0 pulse initiates the receive data process over DR0.	S R
FSX0	1	1/0/Z	Frame synchronization pulse for transmit. The FSX0 pulse initiates the transmit data process over pin DX0.	S R

Table 13–6. TMS320C31 Signal Descriptions' (Continued)

† Input (I), output (O), high-impedance state (Z).
‡ S = SHZ active, H = Hold active, R = Reset active.

Signal	# Pins	I/O/Z†	Description	Condition When Signal Is in High Z‡
			Timer Signals (2 Pins)	
TCLK0	1	1/0/Z	Timer clock 0. As an input, TCLK0 is used by timer 0 to count external pulses. As an output pin, TCLK0 outputs pulses generated by timer 0.	S
TCLK1	1	1/O/Z	Timer clock 1. As an input, TCLK0 is used by timer 1 to count external pulses. As an output pin, TCLK1 outputs pulses generated by timer 1.	S
		Sı	upply and Oscillator Signals (49 Pins)	
H1	1	O/Z	External H1 clock. This clock has a period equal to twice CLKIN.	S
НЗ	1	O/Z	External H3 clock. This clock has a period equal to twice CLKIN.	S
VDD	20	1	+5-V _{DC} supply pins. All pins must be connected to a common supply plane. §	
V _{SS}	25	I .	Ground pins. All ground pins must be connected to a common ground plane.	
X1	. 1	O/Z	Output pin from the internal crystal oscillator. If a crystal S is not used, this pin should be left unconnected.	
X2/CLKIN	1	1	The internal oscillator input pin from a crystal or a clock.	
	•	·	Reserved (4 Pins) 1	
EMU2 — EMU0	3	1	Reserved. Use 20-kΩ pull-up resistors to +5 volts.	
EMU3	1	O/Z	Reserved.	S


Table 13–6.	TMS320C31	Signal Descri	ntions	(Concluded)	r
10010100	11110000001	eigna booon	0.10110	0011010000	


† Input (I), output (O), high-impedance state (Z).
‡ S = SHZ active, H = Hold active, R = Reset active.

§ Recommended decoupling capacitor value is 0.1 µF.

 \P Follow the connections specified for the reserved pins. 18- to 22-k Ω pull-up resistors are recommended. All +5 volt supply pins must be connected to a common supply plane, and all ground pins must be connected to a common ground plane.

13.3 TMS320C3x Mechanical Data








Figure 13–5. TMS320C31 132-Pin Plastic Quad Flat Pack

13.4 Electrical Specifications

Table 13–7.	Absolute Maximum	Ratings over S	Specified Ten	nperature Range

Condition/Characteristic	TMS320C30/TMS320C31 Range		
Supply voltage range, VDD	– 0.3 V to 7 V		
Input voltage range	– 0.3 V to 7 V		
Output voltage range	– 0.3 V to 7 V		
Continuous power dissipation	3.15 W for TMS320C30 1.7 W for TMS320C31 (See Note 3)		
Operating case temperature range	0 ° C to 85 °C		
Storage temperature range	– 55°C to 150°C		

Notes: 1) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2) All voltage values are with respect to VSS.

3) Actual operating power will be less. This value was obtained under specially produced worst-case test conditions, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to both primary and expansion buses at the maximum rate possible. See nominal (I_{DD}) current specification in Table 13–8 and also read *Calculation of TMS320C30 Power Dissipation, Appendix E.*

Table 13–8. Recommended Operating Conditions

	Parameter	Min	Nom	Max	Unit
V _{DD}	Supply voltages (DDV _{DD} , etc.)	4.75	5	5.25	V
VSS	Supply voltages (CV _{SS} , etc.)		0		V
VIH	High-level input voltage	2		V _{DD} + 0.31	V
VIL	Low-level input voltage	-0.3†		0.8	V
ЮН	High-level output current			-300	μA
^I OL	Low-level output current			2	mA
т	Operating case temperature	0		85	°C
VTH	CLKIN high-level input voltage for CLKIN	2.6		V _{DD} + 0.3†	V

† Guaranteed from characterization but not tested.

Note: Note 1 for Table 13–7 also applies to this table. All input and output voltages except for CLKIN are TTL-compatible. CLKIN may be driven by a CMOS clock.

	Electrical Characteristic		Min	Nom	Max	Unit
VOH	High-level output voltage (V _{DD} = Min, I _{OH} = Max)		2.4	3		V
VOL	Low-level output voltage ($V_{DD} = Min$, $I_{OL} = Max$)			0.3	0.6	V
١ _Z	Three-state current (VDD = Max)		-20		20	μA
ų	Input current ($V_I = V_{SS}$ to V_{DD})		-10		10	μA
ΙP	Input current (Inputs with internal pull-ups) (See Note 4)		-400		20	μA
Icc	Supply current ($T_A = 25 \circ C, V_{DD} = Max$, $f_X = Max$) (See Note 5)	TMS320C30-33 TMS320C30-27 TMS320C30-40 TMS320C31-33 TMS320C31-27		200 175 250 150 125	600 500 TBD 325 250	mA
CI	Input capacitance (except CLKIN)	· · · · · · · · · · · · · · · · · · ·			15‡	pF
	CLKIN				25	1
CO	Output capacitance				20‡	pF


Table 13–9. Electrical Characteristics Over Specified Free-Air Temperature Range

[‡] Guaranteed by design but not tested.

Notes: 1) All nominal values are at $V_{DD} = 5 V$, $T_A = 25^{\circ}C$.

- 2) fx is the input clock frequency. The maximum value is 40 MHz.
- 3) All input and output voltage levels are TTL compatible.
- 4) Pins with internal pull-up devices: INT3 INT0, MC/MP, RSV10 RSV0. Although RSV10–RSV0 have internal pullup devices, external pullups should be used on each pin as described in Table 13–5, page 13-12.
- 5) Actual operating current will be less than this maximum value. This value was obtained under specially produced worst-case test conditions, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to both primary and expansion buses at the maximum rate possible. See Calculation of TMS320C30 Power Dissipation, Appendix E.

Figure 13–6. Test Load Circuit




TMS320C3x Signal Descriptions and Electrical Characteristics

13.5 Signal Transition Levels

13.5.1 TTL-Level Outputs

TTL-compatible output levels are driven to a minimum logic-high level of 2.4 volts and to a maximum logic-low level of 0.6 volt. Figure 13–7 shows the TTL-level outputs.


Figure 13–7. TTL-Level Outputs




TTL-output transition times are specified as follows:

- □ For a *high-to-low transition*, the level at which the output is said to be no longer high is 2.0 volts, and the level at which the output is said to be low is 1.0 volt.
- For a *low-to-high transition*, the level at which the output is said to be no longer low is 1.0 volt, and the level at which the output is said to be high is 2.0 volts.

13.5.2 TTL-Level Inputs





TTL-compatible input transition times are specified as follows:

- ➡ For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 2.0 volts, and the level at which the input is said to be low is 0.8 volt.
- □ For a *low-to-hightransition* on an input signal, the level at which the input is said to be no longer low is 0.8 volt, and the level at which the input is said to be high is 2.0 volts.

Figure 13–8 shows the TTL-level inputs.

13.6 Timing

Timing specifications apply to the TMS320C30 and TMS320C31.

13.6.1 X2/CLKIN, H1, and H3 Timing

Table 13–10 defines the timing parameters for the CLKIN, H1, and H3 interface signals. The numbers shown in parentheses in Figure 13–9 and Figure 13–10 correspond with those in the **No.** column of Table 13–10.

Figure 13–9. Timing for X2/CLKIN





Figure 13–10. Timing for H1/H3



			TMS320 TMS320)C30-33)C31-33	TMS320C30-40		
No.	Name	Description	Min	Max	Min	Max	Min	Max	Unit
(1)	^t f(CI)	CLKIN fall time		6‡		5‡		5‡	ns
(2)	^t w(CIL)	CLKIN low pulse duration t _C (CI) = min	14		10		9		ns
(3)	^t w(CIH)	CLKIN high pulse duration $t_{c(Ci)} = min$	14		10		9		ns
(4)	^t r(CI)	CLKIN rise time		6‡		5‡		5‡	ns
(5)	t _{c(CI)}	CLKIN cycle time	37	303	30	303	25	303	ns
(6)	^t f(H)	H1/H3 fall time		4		3		3	ns
(7)	tw(HL)	H1/H3 low pulse duration	P-6		P6		P5		ns
(8)	^t w(HH)	H1/H3 high pulse duration	P-7		P7		P-6		ns
(9)	t _{r(H)}	H1/H3 rise time		5		4		3	ns
(9.1)	td(HL–HH)	Delay from H1(H3) low to H3(H1) high	ot	6	01	5	0†	4	ns
(10)	t _{c(H)}	H1/H3 cycle time	74	606	60	606	50	606	ns

Table 13–10. Timing Parameters for CLKIN, H1, and H3 (Figure 13–9 and Figure 13–10)


Guaranteed from characterization but not tested.
 Guaranteed by design but not tested.

Note: $P = t_{C(CI)}$

13.6.2 Memory Read/Write Timing

Table 13–11 defines memory read/write timing parameters. The numbers shown in parentheses in Figure 13–11 and Figure 13–12 correspond with those in the **No.** column of Table 13–11.

Figure 13–11. Timing for Memory ((M)STRB = 0) Read



			TMS320 TMS320		TMS320 TMS320		TMS320	DC30-40	
No.	Name	Description	Min	Max	Min	Max	Min	Max	Unit
(11)	^t d(H1L–(M)SL)	H1 low to (M)STRB low delay	0‡	13	0‡	10	0‡	6	ns
(12)	td(H1L-(M)SH)	H1 low to (M)STRB high delay	0‡	13	0‡	10	0‡	6	ns
(13.1)	^t d(H1HRWL)	H1 high to R/\overline{W} low delay	0‡	13	0‡	10	0‡	9	ns
(13.2)	td(H1H–XRWL)	H1 high to XR/W low delay	0‡	19	0‡	15	0‡	13	ns
(14.1)	^t d(H1L–A)	H1 low to A valid delay	0‡	16	0‡	14	0‡	10	ns
(14.2)	^t d(H1L–XA)	H1 low to XA valid delay	0‡	12	0‡	10	0‡	9	ns
(15.1)	^t su(D)R	D setup before H1 low (read)	18		16		14		ns
(15.2)	^t su(XD)R	XD setup before H1 low (read)	21		18		16		ns
(16)	^t h((X)D)R	(X)D hold time after H1 low (read)	0		0		- 0		ns
(17.1)	t _{su(RDY)}	RDY setup before H1 high	10		8		8		ns
(17.2)	t _{su(XRDY)}	XRDY setup before H1 high	11	1	9		9		ns
(18)	^t h((X)RDY)	(X)RDY hold time after H1 high	0		0		0		ns

Table 13–11. Timing Parameters for a Memory ((M)STRB) = 0) Read/Write (Figure 13–11 and Figure 13–12)

‡ Guaranteed by design but not tested.

Figure 13–12. Timing for Memory ((M)STRB = 0) Write




Table 13–11.	Timing Parameters for a Memory ((M)STRB = 0) Read/Write (Figure 13–11 and Figure 13–12)
	(Concluded)

			TMS320C30-27 TMS320C31-27		TMS320C30-33 TMS320C30-33		TMS320C30-40		Unit
No.	Name	Description	Min	Max	Min	Max	Min	Max	Unit
(19)	^t d(H1H–(X)RWH)	H1 high to $(X)R/\overline{W}$ high (write) delay		13		10		9	ns
(20)	t _{v((X)D)W}	(X)D valid after H1 low (write)		25		20		17	ns
(21)	^t h((X)D)W	(X)D hold time after H1 high (write)	0‡		0‡		0‡		ns
(22.1)	^t d(H1H–A)	H1 high to A valid on back-to- back write cycles (write) delay		23		18		15	ns
(22.2)	^t d(H1H–XA)	H1 high to XA valid on back-to- back write cycles (write) delay		32		25		21	ns
(26)	td(A_(X)RDY)	(X)RDY delay from A valid delay		10†		8†		7†	ns

Guaranteed from characterization but not tested.
 Guaranteed by design but not tested.




Table 13–12. Timing Parameters for a Memory (TOSTRB = 0) Read (Figure 13–13 and Figure 13–14)

			TMS320	C30-27	TMS320	C30-33	TMS320	C30-40	
No.	Name	Description	Min	Max	Min	Max	Min	Мах	Unit
(11.1)	^t d(H1H–IOSL)	H1 high to IOSTRB low delay	0‡	13	0‡	10	0‡	9	ns
(12.1)	td(H1H-IOSH)	H1 high to IOSTRB high delay	0‡	13	0‡	10	0‡	9	ns
(13.1)	td(H1L-XRWH)	H1 low to XR/W high delay	0‡	13	0‡	10	0‡	9	ns
(14.3)	td(H1L-XA)	H1 low to XA valid delay	0‡	13	0‡	10	0‡	9	ns
(15.3)	t _{su(XD)R}	XD setup before H1 high	19		15		13		ns
(16.1)	^t h(XD)R	XD hold time after H1 high	0		0		0		ns
(17.3)	t _{su(XRDY)}	XRDY setup before H1 high	11		9		9		ns
(18.1)	^t h(XRDY)	XRDY hold time after H1 high	0		0		0		ns

‡ Guaranteed by design but not tested.

Figure 13–14. Timing for Memory (TOSTRB = 0) Write





Table 13–13. Timing Parameters for a Memory (IOSTRB = 0) Write (Figure 13–14)

			TMS320C30-27		TMS320C30-33		TMS320C30-40		
No.	Name	Description	Min	Max	Min	Max	Min	Max	Unit
(23)	td(H1LXRWL)	H1 low to XR/W low delay	0‡	19	0‡	15	0‡	13	ns
(24)	^t v(XD)W	XD valid after H1 high		38		30		• 25	ns
(25)	^t h(XD)W	XD hold time after H1 low	0	·	0		0		ns

‡ Guaranteed by design but not tested.

13.6.3 XF0 and XF1 Timing When Executing LDFI or LDII

Table 13–14 defines timing parameters for XF0 and XF1 when you execute LDFI or LDII. The numbers shown in parentheses in Figure 13–15 correspond with those in the **No.** column of Table 13–14.







Table 13–14.	Timing Parameters for	XF0 and XF1 When Executin	g LDFI or LDII (Figure 13–15)
			9 ==

			TMS320C30-27 TMS320C31-27		TMS320C30-33 TMS320C31-33					
No.	Name	Description	Min	Max	Min	Max	Min	Max	Unit	
(1)	^t d(H3H–XF0L)	H3 high to XF0 low delay		19		15		13	ns	
(2)	t _{su} (XF1)	XF1 setup before H1 low	13		10		9		ns	
(3)	^t h(XF1)	XF1 hold time after H1 low	0		0		0		ns	

13.6.4 XF0 Timing When Executing STFI and STII

Table 13–15 defines the timing parameters for the XF0 and XF1 when you execute STFI or STII. The numbers shown in parentheses in Figure 13–16 correspond with those in the **No.** column of Table 13–15.







Table 13–15.	Timing Parameters	for XF0 When Executing	STFI or STII (Figure 13–16)

			TMS320C30-27 TMS320C31-27				TMS320C30-40		
No.	Name	Description	Min	Max	Min	Max	Min	Max	Unit
(1)	td(H3H-XF0H)	H3 high to XF0 high delay		19		15		13	ns

13.6.5 XF0 and XF1 Timing When Executing SIGI

Table 13–16 defines the timing parameters for the XF0 and XF1 when you execute SIGI. The numbers shown in parentheses in Figure 13–17 correspond with those in the **No.** column of Table 13–16.







Table 13–16. Timing Parameters for XF0 and XF1 When Executing SIGI (Figure 13–17)

			TMS320C30-27 TMS320C31-27		TMS320C30-33 TMS320C31-33		TMS320C30-40		
No.	Name	Description	Min	Max	Min	Max	Min	Max	Unit
(1)	td(H3H-XF0L)	H3 high to XF0 low delay		19		15		13	ns
(2)	td(H3H-XF0H)	H3 high to XF0 high delay		19		15		13	ns
(3)	t _{su(XF1)}	XF1 setup before H1 low	13		10		9		ns
• (4)	th(XF1)	XF1 hold time after H1 low	0		0		0		ns

13.6.6 Loading When the XF Pin Is Configured as an Output

Table 13–17 defines the timing parameters for loading the XF register when the XF pin is configured as an output. The numbers shown in parentheses in Figure 13–18 correspond with those in the **No.** column of Table 13–17.







Table 13–17. Timing Parameters for Loading XF Register When Configured as an Output Pin (Figure 13–18)

			TMS320C30-27 TMS320C31-27		TMS320C30-33 TMS320C31-33		TMS320C30-40		
No.	Name	Description	Min	Max	Min	Max	Min	Max	Unit
(1)	t _v (H3H–XF)	H3 high to XF valid		19		15		13	ns

13.6.7 Changing the XF Pin From an Output to an Input

Table 13–18 defines the timing parameters for changing the XF pin from an output pin to an input pin. The numbers shown in parentheses in Figure 13–19 correspond with those in the **No.** column of Table 13–18.







Table 13–18. Timing Parameters of XF Changing From Output to Input Mode (Figure 13–19)

			TMS320 TMS320			0C30-33 0C31-33	TMS320)C30-40	
No.	Name	Description	Min	Max	Min	Max	Min	Max	Unit
(1)	^t h(H3H–XF01)	XF hold after H3 high		19		15		13	ns
(2)	t _{su(XF)}	XF setup before H1 low	13		10		9		ns
(3)	^t h(XF)	XF hold after H1 low	0		0		0		ns

13.6.8 Changing the XF Pin From an Input to an Output

Table 13–19 defines the timing parameters for changing the XF pin from an input pin to an output pin. The numbers shown in parentheses in Figure 13–20 correspond with those in the **No.** column of Table 13–19.






Table 13–19. Timing Parameters of XF Changing From Input to Output Mode (Figure 13–20)

)C30-27)C31-27		0C30-33 0C31-33	TMS320)C30-40	
No.	Name	Description	Min	Max	Min	Max	Min	Max	Unit
(1)	^t d(H3H–XFIO)	H3 high to XF switching from input to output delay		25		20		17	ns

13.6.9 Reset Timing

RESET is an asynchronous input that can be asserted at any time during a clock cycle. If the specified timings are met, the exact sequence shown in Figure 13–21 will occur; otherwise, an additional delay of one clock cycle may occur.

The asynchronous reset signals include XF0/1, CLKX0/1, DX0/1, FSX0/1, CLKR0/1, DR0/1, FSR0/1, and TCLK0/1.

Table 13–20 defines the timing parameters for the RESET signal. The numbers shown in parentheses in Figure 13–21 correspond with those in the **No.** column of Table 13–20.

Resetting the device initializes the primary and expansion bus control registers to 7 software wait states and therefore results in slow external accesses until these registers are initialized.

Note also that HOLD is an asynchronous input and can be asserted during reset.




Figure 13–21. Timing for RESET

Notes:

- (X)D includes D31—D0 and XD31—XD0.
 (X)A includes A23—A0, XA12—XA0, and (X)R/W.
 Control signals include STRB, MSTRB, and IOSTRB.
- Asynchronously reset signals include XF0/1, CLKX0/1, DX0/1, FSX0/1, CLKR0/1, DR0/1, FSR0/1, and TCLK0/1. 4) 5) RESET is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown will occur; otherwise, an additional delay of one clock cycle may occur.
- 6) Note that the R/W and XR/W outputs are placed in a high-impedance state during reset and can be provided with a resistive pull-up, nominally $18-22 \, \mathrm{k} \Omega$, if undesirable spurious writes could be caused when these outputs go low.

7) Reset vector is fetched three times with 7 software wait states each.


			TMS320 TMS320)C30-27)C31-27		0C30-33 0C31-33	TMS320)C30-40	
No.	Name	Description	Min	Max	Min	Max	Min	Max	Unit
(1)	^t su(RESET)	Setup for RESET before CLKIN low	28	Pt	10	Pt	10	Pt	ns
(2.1)	^t d(CLKINH–H1H)	CLKIN high to H1 high delay §	6	20	6	16	4	14	ns
(2.2)	^t d(CLKINH–H1L)	CLKIN high to H1 low delay §	6	20	6	16	4	14	ns
(3)	^t su(RESETH–H1L)	Setup for RESET high before H1 low and after 10 H1 clock cycles	13		10	;	9		ns
(5.1)	td(CLKINH-H3L)	CLKIN high to H3 low delay §	6	20	6	16	4	14	ns
(5.2)	td(CLKINH-H3H)	CLKIN high to H3 high delay §	6	20	6	16	4	14	ns
(8)	^t dis(H1H–(X)D)	H1 high to (X)D disabled (high impedance)		19†		15†		13†	ns
(9)	^t dis(H3H–(X)A)	H3 high to (X)A disabled (high impedance)		13†		10†		9†	ns
(10)	^t d(H3H–CONTROLH)	H3 high to control signals high delay		13†		10†		9†	ns
(11)	^t d(H1H–IACKH)	H1 high to IACK high delay		13†		10†		9†	ns
(12)	^t dis(RESETL-ASYNCH)	RESET low to asynchronously reset signals disabled (high impedance)		31†		25†		21†	ns


Table 13–20. Timing Parameters for RESET (Figure 13–21)

† Characterized but not tested.

§ See Figure 13–22 for temperature dependence for the 33 MHz TMS320C30.

Note: $P = t_{C(CI)}$






13.6.10 SHZ Pin Timing

Table 13–21 defines the timing parameters for the \overline{SHZ} pin. The numbers shown in parentheses in Figure 13–23 correspond with those in the **No.** column of Table 13–21.

Figure 13-23. Timing for SHZ Pin



Note: Enabling SHZ destroys TMS320C3x register and memory contents. Assert SHZ = 1 and reset the TMS320C3x to restore it to a known condition.

Table 13–21.	Timing Parameters	for SHZ Pin (Figure 13–23)


)C30-27)C31-27		0C30-33 0C31-33	TMS320)C30-40	
No.	Name	Description	Min	Max	Min	Max	Min	Max	Unit
(1)	^t dis(SHZ)	SHZ low to all O, I/O pins dis- abled (high impedance)	0†	2P†	0†	2P†	0†	2P†	ns
(2)	^t en(SHZ)	SHZ high to all O, I/O pins en- abled (active)	0†	2P†	0†	2P†	01	2P†	ns

† Characterized but not tested.

Note: $P = t_{C(CI)}$

13.6.11 Interrupt Response Timing

Table 13–22 defines the timing parameters for the INT signals. The numbers shown in parentheses in Figure 13–24 correspond with those in the **No.** column of Table 13–22.






Table 13–22.	<i>Timing Parameters for INT3–INT0 (Figure 13–24)</i>

			TMS320C30-27 TMS320C31-27		TMS320C30-33 TMS320C31-33		TMS320C30-40		
No.	Name	Description	Min	Max	Min	Max	Min	Мах	Unit
(1)	^t su(INT)	INT3-INT0 setup before H1 low	19		15		13		ns
(2)	^t w(INT)	Interrupt pulse duration to guarantee only one interrupt seen	Р	2P†	Р	2P†	Р	2P†	ns

† Characterized but not tested.

Note: $P = t_{C(H)}$

The interrupt (INT) pins are asynchronous inputs that can be asserted at any time during a clock cycle. The TMS320C3x *interrupts* are *level sensitive*, not edge sensitive. Interrupts are detected on the falling edge of H1. Therefore, interrupts must be set up and held to the falling edge of H1 for proper detection.

For the processor to recognize only one interrupt on a given input, an interrupt pulse must be set up and held to:

a minimum of one H1 falling edge, and

no more than two H1 falling edges.

The TMS320C3x can accept an interrupt from the same source every two H1 clock cycles.

If the specified timings are met, the exact sequence shown in Figure 13–24 will occur; otherwise, an additional delay of one clock cycle may occur.

13.6.12 Interrupt Acknowledge Timing

The IACK output is active for the entire duration of the bus cycle. Its activity is extended if the bus cycle utilizes wait states.

Table 13–23 defines the timing parameters for the IACK signal. The numbers shown in parentheses in Figure 13–25 correspond with those in the **No.** column of Table 13–23.




Figure 13–25. Timing for TACK

<i>Table 13–23. Timing Parameters for IACK (Figure 13–25)</i>				
	Table 13–23.	Timing Parameters	for IACK	(Figure 13–25)

				0C30-27 0C31-27		0C30-33 0C31-33	TMS320)C30-40	
No.	Name	Description	Min	Max	Min	Max	Min	Max	Unit
(1)	^t d(H1H-IACKL)	H1 high to IACK low delay		13		10		9	ns
(2)	td(H1H-IACKH)	H1 high to IACK high delay		13		10		9	ns

Note: The IACK output is active for the entire duration of the bus cycle and is therefore extended if the bus cycle utilizes wait states.

13.6.13 Data Rate Timing Modes

Unless otherwise indicated, the data rate timings shown in Figure 13–26 and Figure 13–27 are valid for all serial port modes, including handshake. For a functional description of serial port operation, refer to subsection 8.2.12 of the *TMS320C3x User's Guide*.

Table 13–24 defines the timing parameters for the serial port timing. The numbers shown in parentheses in Figure 13–26 correspond with those in the **No.** column of Table 13–24.





Figure 13–26. Timing for Fixed Data Rate Mode

Notes: 1) Timing diagrams show operations with CLKXP = CLKRP = FSXP = FSRP = 0.
2) Timing diagrams depend upon the length of the serial port word, where n = 8, 16, 24, or 32 bits, respectively.

Figure 13–27. Timing for Variable Data Rate Mode



Notes: 1) Timing diagrams show operation with CLKXP = CLKRP = FSXP = FSRP = 0.

2) Timing diagrams depend upon the length of the serial port word, where n = 8, 16, 24, or 32 bits, respectively.

3) The timings that are not specified expressly for the variable data rate mode are the same as those that are specified for the fixed data rate mode.

					0C30-27 0C31-27	
No.	Name	Description		Min	Max	Unit
(1)	td(H1-SCK)	H1 high to internal CLKX/R de	elay		19	ns
(2)	t _{c(SCK)}	CLKX/R cycle time	CLKX/R ext	t _{c(H)} x2.6†		ns
			CLKX/R int	t _{c(H)} x2	^t c(H) ^{x232‡}	
(3)	t _{w(SCK)}	CLKX/R high/low pulse du- ration	CLKX/R ext	t _{c(H)} +12†	,	ns
			CLKX/R int	[t _{c(SCK)} /2]-15	[t _{c(SCK)} /2]+5	
(4)	^t r(SCK)	CLKX/R rise time			10†	ns
(5)	tf(SCK)	CLKX/R fall time			10†	ns
(6)	^t d(DX)	CLKX to DX valid delay	CLKX ext		44	ns
			CLKX int		25	
(7)	t _{su(DR)}	DR setup before	CLKR ext	13		ns
		CLKR low	CLKR int	31		
(8)	^t h(DR)	DR hold from	CLKR ext	13		ns
		CLKR low	CLKR int	0		
(9)	td(FSX)	CLKX to internal	CLKX ext		40	ns
		FSX high/low delay	CLKX int		21	1
(10)	t _{su} (FSR)	FSR setup before CLKR low	CLKR ext	13		ns
			CLKR int	13]
(11)	t _{h(FS)}	FSX/R input hold from CLKX/R low	CLKX/R ext	13		ns
			CLKX/R int	0]
(12)	t _{su} (FSX)	External FSX setup before CLKX	CLKX ext	-[t _{c(H)} -8]	[t _{c(SCK)} /2]-10‡	ns
			CLKX int	[t _{c(H)} 21]	t _{c(SCK)} /2 [‡]	
(13)	^t d(CH–DX)V	CLKX to first DX bit, FSX pre- cedes CLKX high delay	CLKX ext		45	ns
			CLKX int		26	
(14)	td(FSX-DX)V	FSX to first DX bit, CLKX pre-	cedes FSX delay		45	ns
(15)	^t d(DXZ)	CLKX high to DX high impeda data bit delay	ance following last	s.	25†	ns

Table 13–24. Serial Port Timing Parameters (Figure 13–26 and Figure 13–27)

† ‡ Guaranteed by design but not tested. Not tested.

					0C30-33 0C31-33	
No.	Name	Description	1 I	Min	Max	Uni
(1)	td(H1-SCK)	H1 high to internal CLKX/R d	elay		15	ns
(2)	tc(SCK)	CLKX/R cycle time	CLKX/R ext	t _{c(H)} x2.6†		ns
			CLKX/R int	t _{c(H)} x2	t _{c(H)} x2 ^{32‡}]
(3)	^t w(SCK)	CLKX/R high/low pulse du- ration	CLKX/R ext	t _{c(H)} +12†		ns
			CLKX/R int	[t _{c(SCK)} /2]-15	[t _{c(SCK)} /2]+5	
(4)	tr(SCK)	CLKX/R rise time			8†	ns
(5)	tf(SCK)	CLKX/R fall time			8†	ns
(6)	td(DX)	CLKX to DX valid delay	CLKX ext		35	ns
			CLKX int		20	
(7)	t _{su} (DR)	DR setup before	CLKR ext	10		ns
		CLKR low	CLKR int	25]
(8)	^t h(DR)	DR hold from	CLKR ext	10		ns
		CLKR low	CLKR int	0		
(9)	td(FSX)	CLKX to internal	CLKX ext		32	ns
		FSX high/low delay	CLKX int	· · · · · · · · · · · · · · · · · · ·	17]
(10)	t _{su(FSR)}	FSR setup before	CLKR ext	10		ns
		CLKR low	CLKR int	10		1
(11)	^t h(FS)	FSX/R input hold from CLKX/R low	CLKX/R ext	10		ns
			CLKX/R int	0]
(12)	t _{su(FSX)}	External FSX setup before CLKX	CLKX ext	-[t _{c(H)} -8]	[t _{c(SCK)} /2]-10 [‡]	ns
			CLKX int	[t _{c(H)} -21]	t _{c(SCK)} /2‡	1
(13)	^t d(CH–DX)V	CLKX to first DX bit, FSX pre- cedes	CLKX ext		36	ns
		CLKX high delay	CLKX int	· · · · · · · · · · · · · · · · · · ·	21]
(14)	td(FSX-DX)V	FSX to first DX bit, CLKX pre	cedes FSX delay		36	ns
(15)	^t d(DXZ)	CLKX high to DX high impeda data bit delay	ance following last		201	ns

Table 13–24. Serial Port Timing Parameters (Figure 13–26 and Figure 13–27) (Continued)

Guaranteed by design but not tested. T ‡

Not tested.

			1	TMS32	20C30-40	
No.	Name	Description	ı -	Min	Max	Uni
(1)	td(H1-SCK)	H1 high to internal CLKX/R de	əlay		13	ns
(2)	t _{c(SCK)}	CLKX/R cycle time	CLKX/R ext	t _{c(H)} x2.6†		ns
			CLKX/R int	t _{c(H)} x2	t _{c(H)} x232‡	
(3)	tw(SCK)	CLKX/R high/low pulse du- ration	CLKX/R ext	t _{c(H)+10} †		ns
			CLKX/R int	[t _{c(SCK)} /2]-5	[t _{c(SCK)} /2]+5]
(4)	tr(SCK)	CLKX/R rise time	1		7†	ns
(5)	tf(SCK)	CLKX/R fall time			7†	ns
(6)	^t d(DX)	CLKX to DX valid delay	CLKX ext		30	ns
		•	CLKX int		17	
(7)	t _{su(DR)}	DR setup before	CLKR ext	9		ns
		CLKR low	CLKR int	21]
(8)	^t h(DR)	DR hold from	CLKR ext	9		ns
		CLKR low	CLKR int	0]
(9)	td(FSX)	CLKX to internal	CLKX ext		27	ns
		FSX high/low delay	CLKX int		15	1
(10)	t _{su(FSR)}	FSR setup before	CLKR ext	9		ns
		CLKR low	CLKR int	9		1
(11)	^t h(FS)	FSX/R input hold from CLKX/R low	CLKX/R ext	9		ns
			CLKX/R int	0		
(12)	^t su(FSX)	External FSX setup before CLKX	CLKX ext	-[t _{c(H)} -8]	[t _{c(SCK)} /2]-10 [‡]	ns
			CLKX int	-[t _{c(H)} -21]	^t c(SCK)/2 [‡]]
(13)	^t d(CH–DX)V	CLKX to first DX bit, FSX pre- cedes CLKX high delay	CLKX ext		30	ns
			CLKX int		18	
(14)	td(FSX-DX)V	FSX to first DX bit, CLKX pre	cedes FSX delay		30	ns
(15)	td(DXZ)	CLKX high to DX high impeda data bit delay	ance following last		17†	ns

Table 13–24. Serial Port Timing Parameters (Figure 13–26 and Figure 13–27) (Concluded)

† Guaranteed by design but not tested.‡ Not tested.


÷


13.6.14 HOLD Timing

HOLD is an asynchronous input that can be asserted at any time during a clock cycle. If the specified timings are met, the exact sequence shown in Figure 13–28 will occur; otherwise, an additional delay of one clock cycle may occur.

Table 13–25 defines the timing parameters for the HOLD and HOLDA signals. The numbers shown in parentheses in Figure 13–28 correspond with those in the **No.** column of Table 13–25.

The NOHOLD bit of the primary bus control register (refer to Chapter 7, subsection 7.1.1) overrides the HOLD signal. When this bit is set, the device comes out of hold and prevents future hold cycles from occurring.





Note: HOLDA will go low in response to HOLD going low and will continue to remain low until one H1 cycle after HOLD goes back high as shown in Figure 13–28.

			TMS320C30-27 TMS320C31-27		TMS320C30-33 TMS320C31-33		TMS320C30-40		
No.	Name	Description	Min	Max	Min	Мах	Min	Max	Unit
(1)	t _{su(HOLD)}	HOLD setup before H1 low	19		15		13		ns
(3)	^t v(HOLDA)	HOLDA valid after H1 low	0‡	14	0‡	10	0‡	9	ns
(4)	^t w(HOLD)	HOLD low duration	2t _{c(H)}		2t _{c(H)}		2t _{c(H)}		ns
(6)	^t w(HOLDA)	HOLDA low duration	t _{cH} -5†		t _{cH} -5†		t _{cH} -5†		ns
(7)	^t d(H1L–SH)H	H1 low to STRB high for a HOLD delay	0‡	13	0‡	10	0‡	9	ns
(8)	^t dis(H1L–S)	H1 low to STRB disabled (high-im- pedance state)	0‡	13†	0‡	10†	0‡	9†	ns
(9)	ten(H1L-S)	H1 low to STRB enabled (active)	0‡	13	0‡	10	0‡	9	ns
(10)	^t dis(H1L–RW)	H1 low to R/W disabled (high-im- pedance state)	0‡	13†	0‡	10†	0‡	9†	ns
(11)	ten(H1L-RW)	H1 low to R/W enabled (active)	0‡	13	0‡	10	0‡	9	ns
(12)	^t dis(H1L–A)	H1 low to address disabled (high- impedance state)	0‡	13†	0‡	10†	• 0‡	9†	ns
(13)	ten(H1L-A)	H1 low to address enabled (valid)	0‡	19	0‡	15	0‡	13	ns
(16)	^t dis(H1H–D)	H1 high to data disabled (high-im- pedance state)	0‡	13†	0‡	10†	0‡	9†	ns

T-1-1- 10 0C	T's to Deserve stars	(UOLD/UOLDA / C'IIIIIII AO OO)
12010 13-25	limina Parameters	TOT HUILI/HUILIA (FIALITA 13-28)
10010 10 20.	rinning r aramotors	for HOLD/HOLDA (Figure 13–28)

† Characterized but not tested.

‡ Not tested.


Note: HOLD is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown will occur; otherwise, an additional delay of one clock cycle may occur.

13.6.15 General-Purpose I/O Timing

Peripheral pins include CLKX0/1, CLKR0/1, DX0/1, DR0/1, FSX0/1, FSR0/1, and TCLK0/1. The contents of the internal control registers associated with each peripheral define the modes for these pins.

13.6.15.1 Peripheral Pin I/O Timing

Table 13–26 defines peripheral pin general-purpose I/O timing parameters. The numbers shown in parentheses in Figure 13–29 correspond with those in the **No.** column of Table 13–26.






Table 13-26. Timing Parameters for Peripheral Pin General-Purpose I/O (Figure 13-29)

				0C30-27 0C31-27		0C30-33 0C31-33	TMS320C30-40		
No.	Name	Description	Min	Max	Min	Max	Min	Max	Unit
(1)	^t su(GPIOH1L)	General-purpose input setup before H1 low	15		12		10		ns
(2)	^t h(GPIOH1L)	General-purpose input hold time after H1 low	0		0		0		ns
(3)	^t d(GPIOH1H)	General-purpose output delay after H1 high		19		15		13	ns

Note: Peripheral pins include CLKX0/1, CLKR0/1, DX0/1, DR0/1, FSX0/1, FSR0/1, and TCLK0/1. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.

13.6.15.2 Changing the Peripheral Pin I/O Modes

Table 13–27 and Table 13–28 show the timing parameters for changing the peripheral pin from a general-purpose output pin to a general-purpose input pin and vice versa. The numbers shown in parentheses in Figure 13–30 and Figure 13–31 correspond to those shown in the **No.** column of Table 13–27 and Table 13–28.






Table 13–27. Timing Parameters for Peripheral Pin Changing From General-Purpose Output to Input Mode (Figure 13–30)

				0C30-27 0C31-27	TMS320C30-33 TMS320C31-33				
No.	Name	Description	Min	Max	Min	Max	Min	Max	Unit
(1)	^t h(H3H)	Hold after H1 high		19		15		13	ns
(2)	^t su(GPIOH1L)	Peripheral pin setup before H1 low	13		10			9	ns
(3)	th(GPIOH1L)	Peripheral pin hold after H1 low	0		0		0		ns

ź,




Figure 13–31. Timing for Change of Peripheral Pin From General-Purpose Input to Output Mode

Table 13–28.	Timing Parameters for Peripheral Pin Changing From General-Purpose Input to Output Mode
•	(Figure 13–31)


					TMS320C30-33 TMS320C31-33		TMS320C30-40		
No.	Name	Description	Min	Max	Min	Max	Min	Max	Unit
(1)	^t d(GPIOH1H)	H1 high to peripheral pin switching from input to output delay	19			15		13	ns

Timing

13.6.16 Timer Pin Timing

Valid logic level periods and polarity are specified by the contents of the internal control registers.

Table 13–29 defines the timing parameters for the timer pin. The numbers shown in parentheses in Figure 13–32 correspond with those in the **No.** column of Table 13–29.






Table 13-29. Timing Parameters for Timer Pin (Figure 13-32)

			TMS320C3 TMS320C3			
No.	Name	Description [‡]		Min	Max	Unit
(1)	^t su(TCLKH1L)	TCLK ext setup before H1 low	TCLK ext	15		ns
(2)	^t h(TCLKH1L)	TCLK ext hold after H1 low	TCLK ext	0		ns
(3)	td(TCLKH1H)	H1 high to TCLK int valid delay	TCLK int		13	ns
(4)	^t c(TCLK)	TCLK cycle time	TCLK ext	t _{c(H)} ×2.6†		ns
			TCLK int	t _{c(H)} ×2	t _{c(H)} ×232†	ns
(5)	tw(TCLK)	TCLK high/low pulse duration	TCLK ext	t _{c(H)} +12†		ns
	ļ		TCLK int	[tc(TCLK)/2]-15	[tc(TCLK)/2]+5	ns

† Guaranteed by design but not tested.

Timing parameters 1 and 2 are applicable for a synchronous input clock. Timing parameters 4 and 5 are applicable for an asynchronous input clock.

Table 13–29.	Timing Parameters for	Timer Pin (Figure	13–32) (Continued)
14010 10 20.	inning i uruniotoro ior	i illioi i illi (l'iguio	

			TMS320 TMS320			
No.	Name	Description [‡]		Min	Max	Unit
(1)	^t su(TCLKH1L)	TCLK ext setup before H1 low	TCLK ext	12		ns
(2)	^t h(TCLKH1L)	TCLK ext hold after H1 low	TCLK ext	0		ns
(3)	td(TCLKH1H)	H1 high to TCLK int valid delay	TCLK int		10	ns
(4)	^t c(TCLK)	TCLK cycle time	TCLK ext	t _{c(H)} ×2.6†		ns
			TCLK int	t _{c(H)} ×2	t _{c(H)} ×232†	ns
(5)	^t w(TCLK)	TCLK high/low pulse duration	TCLK ext	t _{c(H)} +12†		ns
			TCLK int	[tc(TCLK)/2]-15	[tc(TCLK)/2]+5	ns

† Guaranteed by design but not tested.


Timing parameters 1 and 2 are applicable for a synchronous input clock. Timing parameters 4 and 5 are applicable for an asynchronous input clock.

				TMS320	C30-40	
No.	Name	Description‡		Min	Max	Unit
(1)	^t su(TCLKH1L)	TCLK ext setup before H1 low	TCLK ext	10		ns
(2)	^t h(TCLKH1L)	TCLK ext hold after H1 low	TCLK ext	0		ns
(3)	td(TCLKH1H)	H1 high to TCLK int valid delay	TCLK int		9	ns
(4)	^t c(TCLK)	TCLK cycle time	TCLK ext	t _{c(H)} ×2.6†		ns
			TCLK int	t _{c(H)} ×2	t _{c(H)} ×232†	ns
(5)	^t w(TCLK)	TCLK high/low pulse duration	TCLK ext	t _{c(H)} +10†		ns
			TCLK int	[t _{c(TCLK)} /2]-5	[t _{c(TCLK)} /2]+5	ns

Table 13–29. Timing Parameters for Timer Pin (Figure 13–32) (Continued)

† Guaranteed by design but not tested.

Timing parameters 1 and 2 are applicable for a synchronous input clock. Timing parameters 4 and 5 are applicable for an asynchronous input clock.



Introduction	1
Architectural Overview	2
CPU Registers, Memory, and Cache	8
Data Formats and Floating-Point Operation	
Addressing	5
Program Flow Control	6
External Bus Operation	
Peripherals	8
Pipeline Operation	
Assembly Language Instructions	10
Software Applications	11
Hardware Applications	12
TMS320C3x Signal Description and Electrical Characteristics	13
Instruction Opcodes	Ą
Development Support/Part Order Information	B
Quality and Reliability	С
Calculation of TMS320C30 Power Dissipation	D
SMJ320C30 Digital Signal Processor Data Sheet	E
Quick Reference Guide	F

- -

,

Instruction Opcodes

Appendix A

Instruction Opcodes

The opcode fields for all the TMS320C3x instructions are shown in Table A–1. Bits in the table marked with a hyphen are defined in the individual instruction description (see Chapter 11). Table A–1, along with the instruction descriptions, fully defines the instruction words. The opcodes are listed in numerical order.

Table A-1. TMS320C3x Instruction Opcodes

INSTRUCTION	31	30	29	28	27	26	25	24	23
ABSF	0	0	0	0	0	0	0	0	0
ABSI	0	0	0	0	0	0	0	0	1
ADDC	0	0	0	0	0	0	0	1	0
ADDF	0	0	0	0	0	0	0	1	1
ADDI	0	0	0	0	0	0	1	0	0
AND	0	0	0	0	0	0	1	0	1
ANDN	0	0	0	0	0	0	1	1	0
ASH	0	0	0	0	0	0	1	1	1
CMPF	0	0	0	0	0	1	0	0	0
CMPI	0	0	0	0	0	1	0	0	1
FIX	0	0	0	0	0	1	0	1	0
FLOAT	0	0	0	0	0	1	0	1	1
IDLE	0	0	0	0	0	1	1	0	0
LDE	0	0	0	0	0	1	1	0	1
LDF	0	0	0	0	0	1	1	1	0
LDFI	0	0	0	0	0	1	1	1	1
LDI	0	0	0	0	1	0	0	0	0
LDII	0	0	0	0	1	0	0	0	1
LDM	0	0	0	0	1	0	0	1	0
LSH	0	0	0	0	1	0	0	1	1
MPYF	0	0	0	0	1	0	1	0	0
MPYI	0	0	0	0	1	0	1	0	1
NEGB	0	0	0	0	1	0	1	1	0
NEGF	0	0	0	0	1	0	1	1	1
NEGI	0	0	0	0	1	1	0	0	0

A-1

Table A-1. TMS320C3x Instruction Opcodes (Continued)

INSTRUCTION	31	30	29	28	27	26	25	24	23
NOP	0	0	0	0	1	1	0	0	1
NORM	0	0	0	0	1 -	1	0	1	0
NOT	0	0	0	0	1	1	0	1	1
POP	0	0	0	0	1	1	1	0	0
POPF	0	0	0	0	1	1	1	0	1
PUSH	0	0	0	0	1	1	1	1	0
PUSHF	0	0	0	0	1	1	1	1	1
OR	0	0	0	1	0	0	0 ·	0	0
RND	0	0	0	1	0	0	0	1	0
ROL	0	0	0	1	0	0	0	1	1
ROLC	0	0	0	1	0	0	1	0	0
ROR	0	0	0	1	0	0	1	0	1
RORC	0	0	0	1	0	0	1	1	0
RPTS	0	0	0	1	0	0	1	1	1
STF	0	0	0	1	0	1	0	0	0
STFI	0	0	0	1	0	1	0	0	1
STI	0	0	0	1	0	1	0	1	0
STII	0	0	0	1	0	1	0	1	1
SIGI	0	0	0	1	0	1	1	0	0
SUBB	0	0	0	1	0.	1	1	0	1
SUBC	0	0	0	1	0	1	1	1	0
SUBF	0	0	0	1	0	1	1	1	1
SUBI	0	0	0	1	1	0	0	0	0
SUBRB	0	0	0	1	1	0	0	0	1
SUBRF	0	0	0	1	1	0	0	1	0
SUBRI	0	0	0	1	1	0	0	1	1
TSTB	0	0	0	1	1	0	1	0	0
XOR	0	0	0	1	1	0	1	0	1
IACK	0	0	0	1	1	0	1	1	0
ADDC3	0	0	1	0	0	0	0	0	0
ADDF3	0	0	1	0	0	0	0	0	1
ADDI3	0	0	1	0	0	0	0	1	0
AND3	0	0	1	0	0	0	0	1	1
ANDN3	0	0	1	0	0	0	1	0	0
ASH3	0	0	1	0	0	0	1	0	1
CMPF3	0	0	1	0	0	0	1	1	0
СМРІЗ	0	0	1	0	0	0	1	1	1

INSTRUCTION	31	30	29	28	27	26	25	24	23
LSH3	0	0	1	0	0	1	0	0	0
MPYF3	0	0	1	0	0	1	0	0	1
MPYI3	0	0	1	0	0	1	0	1	0
OR3	0	0	1	0	0	1	0	1	1
SUBB3	0	0	1	0	0	1	1	0	0
SUBF3	0	0	1	0	0	1	1	0	1
SUB13	0	0	1	0,	0	1	1	1	0
TSTB3	0	0	1	0	0	1	1	1	1
XOR3	0	0	1	0	1	0	0	0	0
LDFcond	0	1	0	0	-	_	-	_	-
LDIcond	0	1	0	1		_		· -	
BR(D) †	0	1	1	0	0	0	0	<u> </u>	-
CALL	0	1	1	0	0	0	1	- 1	-
RPTB	· 0	1	1	0	0	1	0	-	-
SWI	0	1	1	0	0	1	1	-	1
B <i>cond</i> (D) [†]	0	1	1	0	1	0	-	-	-
DBcond (D) †	0	1	1	0	1	1	-	-	1
CALLcond	0	1	1	1	0	0	-	-	-
TRAPcond	0	1	1	1	0	1	0	-	
RETIcond	0	1	1	1	1	0	0	0	0
RETScond	0	1	1	1	1	0	0	0	1
MPYF3 ADDF3	1	0	0	0	0	0	0	0	-
	1	0	0	0	0	0	0	1	-
	1	0	0	0	0	0	1	0	-
	1	0	0	0	0	0	1	1	
MPYF3 SUBF3	1	0	0	0	0	1	0	0	-
	1	0	0	0	0	1	0	1	-
	1	0	0	0	0	1	1	0	_
	1	0	0	0	0	1	1	1	-
MPYI3 ADDI3	1	0	0	0	1	0	0	0	-
	1	0	0	0	1	0	0	1	-
	1	0	0	0	1	0	1	0	-
	1	0	0	0	1	0	1	1	-

.

Table A–1. TMS320C3x Instruction Opcodes (Continued)

† Opcode same for standard and delayed instructions.

INSTRUCTION	31	30	29	28	27	26	25	24	23
MPYI3 SUBI3	1	0	0	0	1	1	0	0	-
	1	0	0	0	1	1	0	1	-
	1	0	0	0	1	1	1	0	-
	1	0	0	0	1	1	1	1	-
STF STF	1	1	0	0	0	0	0	_	_
STIJISTI	1	1	0	0	0	0	1		-
LDF	1	1	0	0	0	1	0	-	-
LDIJLDI	1	1	0	0	0	1	1	-	-
ABSFIJSTF	1	1	0	0	1	0	0	-	_
ABSIJSTI	1	1	0	0	1	0	1	-	-
ADDF3 STF	1	1	0	0	1	1	0		_
ADDI3 STI	1	1	0	0	1	1	1		
AND3 STI	1	1	0	1	0	0	0		_
ASH3 STI	1.	1	0	1	0	0	1		_
FIX STI	1	1	0	1	0	1	0	-	-
FLOAT STF	1	1	0	1	0	1	1	-	
LDF STF	1	1	0	1	1	0	0	-	_
LDIJISTI	1	1	0	1	1	0	1	-	-
LSH3 STI	1	1	0	1	1	1	0	-	-
MPYF3 STF	1	1	0	1	1	1	1	-	_
MPYI3 STI	1	1	1	0	0	0	0	_	-
NEGF STF	1	1	1	0	0	0	1	_	-
NEGI STI	1	1	1	0	0	1	0	-	-
NOT STI	1	1	1	0	0	1	1	-	_
OR3 STI	1	1	1	0	1	0	0	-	-
SUBF3 STF	1	1	1	0	1	0	1	-	-
SUBI3 STI	1	1	1	0	1	1	0	-	-
XOR3 STI	1	1	1	0	1	1	1	_	-
Reserved for reset, traps, and interrupts	0	1	1	1	1	1	1	1	1

Table A–1. TMS320C3x Instruction Opcodes (Concluded)

Introduction 1
Architectural Overview 2
CPU Registers, Memory, and Cache 3
Data Formats and Floating-Point Operation 4
Addressing 5
Program Flow Control 6
External Bus Operation 7
Peripherals 8
Pipeline Operation
Assembly Language Instructions 10
Software Applications 11
Hardware Applications 12
TMS320C3x Signal Description and Electrical Characteristics 13
Instruction Opcodes A
Development Support/Part Order Information B
Quality and Reliability C
Calculation of TMS320C30 Power Dissipation
SMJ320C30 Digital Signal Processor Data Sheet
Quick Reference Guide


Development Support/Part Order Information

Appendix B

Development Support/Part Order Information

This appendix provides development support information, device part numbers, and support tool ordering information for the TMS320C3x generation. Figure B–1 shows the software and hardware development tools available and the development environment for the TMS320C3x.

Figure B-1. TMS320C3x Development Environment



B.1 TMS320C3x Development Support

Texas Instruments supplies extensive development support and complete documentation for the TMS320C3x generation of digital signal processors. TI also offers a complete line of software and hardware tools (shown in Table B–2 on page B-15) to support in application development, evaluation of the processor performance, algorithm implementations, and full integration of design modules.

Software development tools include

- TMS320C3x Macro Assembler/Linker
- TMS320C3x Optimizing ANSI C Compiler
- TMS320C3x Simulator
- SPOX (the TMS320C3x Operating System).

Hardware development tools consist of

- TMS320C30 Evaluation Module (EVM)
- TMS320C3x XDS500 Emulator
- TMS320C30 XDS1000 Development System
- TMS320C30 Hewlett-Packard 64776 Analysis Subsystem

The macro assembler/linker converts assembly language into executable object code. The TMS320C3x optimizing C compiler supports high-level language programming and is a full implementation of the standard ANSI C language. The simulator is a software program that simulates nonreal-time operation of the TMS320C3x, allowing verification and monitoring of the state of the processor.

Both the TMS320C3x XDS500 Emulator and the TMS320C30 XDS1000 Development Environment provide full-speed, in-circuit emulation for TMS320C3x system design and debug on the IBM PC/AT and compatible devices. The TMS320C3x XDS500 supports hardware and software debug of your target system. The TMS320C30 XDS1000 provides system needs from concept to prototype. It includes the XDS500 Emulator Board and the TMS320C30 Application Board (a predefined sample target system that contains a TMS320C30).

These hardware and software products are easy to use and offer the designer the tools needed to significantly reduce TMS320C3x system development time and cost.

A description of key features for each TMS320C3x development support tool is provided in the following subsections. For ordering information, see Section B.4. For detailed information on these tools, refer to *TMS320 Family Development Support Reference Guide* (literature number SPRU011B). Call the Customer Response Center at 800–336–5236 to request a copy.

B.1.1 Macro Assembler/Linker

The TMS320C3x Macro Assembler/Linker is a software tool that converts source mnemonics to executable object code. It is distinguished by these key features:

- Macro capabilities and library functions
- Conditional assembly
- Relocatable modules
- **Complete error diagnostics**
- Symbol table and cross-reference

To address specific needs, the TMS320C3x Macro Assembler/Linker is shipped with four programs:

- The assembler translates assembly language source files into machine language object files.
- The archiver collects a group of files—object, source, or macros—into a single archive file.
- 3) The **linker** combines object files into a single executable object module.
- 4) The object format converter changes the object file into Intel, Tektronix, or TI-tagged object format. The converted file can be downloaded to an EPROM programmer; the EPROM code can then be executed on the TMS320C3x device.

The main purpose of this development process, shown in Figure B–1, is to produce a module that can be executed in a system that contains a TMS320C3x device or the software or hardware development tools.

The macro assembler/linker is currently available for PC/MS-DOS (versions 3.0 and up) and OS/2, Macintosh MPW, VAX VMS, SUN-3, and SUN-4 UNIX operating systems.

B.1.2 Optimizing ANSI C Compiler

The TI C compiler translates the widely used ANSI C language directly into highly optimized assembly code. This code is then assembled and linked using TI's assembler/linker, which is shipped with the compiler.

The C compiler provides for enhanced productivity by enabling the application designer to program in C, thus making code easier to prototype, debug, and benchmark. Furthermore, already existing code can be directly compiled and executed on a TMS320C3x.

The TMS320C3x Optimizing ANSI C Compiler is a full-featured C compiler. Compiler features include

- Complete and exact conformity to the ANSI C specification.
- Highly efficient code. The compiler incorporates state-of-the-art generic and target-specific optimizations.
- C programs that can be linked with assembly language routines, allowing hand coding of time-critical functions in TMS320C3x assembly language.
- ANSI-standard run-time library.
- A C shell program to facilitate one-step translation from C source to executable code.
- A variety of listing files.
- Fast compilation to increase productivity.
- Gomplete and useful diagnostics (error messages).
- Validation with the de facto industry standard Plum Hall and Perennial validation suites.

Below are key optimizations performed by the compiler.

- TMS320C3x-specific optimations
 - Register variables
 - Register tracking/targeting
 - Cost-based register allocation
 - Autoincrement addressing modes
 - Repeat blocks
 - TMS320C3x parallel instructions
 - Conditional instructions
 - TMS320C3x delayed branches
- General-purpose C optimizations
 - Algebraic reordering/symbolic simplification/constant folding
 - Data flow optimizations
 - Copy propagation
 - Common subexpression elimination
 - Redundant assignment elimination
 - Alias disambiguation
 - Branch optimizations/controlled-flow simplification
 - Loop induction variable optimizations/strength reduction
 - Loop unrolling
 - Loop rotation

- Loop-invariant code motion
- In-line expansion of run-time support library functions

The compiler supports DEC VAX/VMS, IBM-PC with PC-DOS (versions 3.0 and up) or OS/2 compatibles, Macintosh MPW, and SUN-3 and SUN-4 UNIX systems.

The assembler/linker is included with the shipment of the C compiler.

B.1.3 Simulator

The TMS320C3x Simulator is a software program that simulates operation of the TMS320C3x. These key features make the simulator effective and flexible in TMS320C3x software development:

- Simulation of the entire TMS320C3x digital signal processor instruction set
- Simulation of the key TMS320C3x peripheral features (DMA, timers, and serial port)
- Command entry either from menu-driven keystrokes (menu mode) or from a batch file (line mode)
- Help menus for all screen modes
- Standard interface that can be user customized
- Quick storage and retrieval of simulation parameters from files to facilitate preparation for individual sessions
- Reverse assembly that allows editing and reassembly of source statements
- Memory contents that can be displayed in hexadecimal 32-bit values and assembled source at the same time.
- Execution modes including single-step, until, while, for, and run to breakpoint or user halt.
- Breakpoints
- Simulation of cache utilization
- **Cycle counting**

The simulator allows verification and monitoring of the state of the processor. Simulation occurs at thousands of instructions per second (VAX/VMS and SUN-3/SUN-4 UNIX) or hundreds of instructions per second (PC/MS-DOS).

The user interface in the simulator is identical to that in the XDS. See Figure B–2 for an example.




Figure B-2. TMS320C3x Simulator User Interface

The simulator currently supports PC/MS-DOS, VAX VMS, and VAX Ultrix operating systems, and SUN-3 and SUN-4 UNIX systems.

B.1.4 The TMS320C3x Operating System (SPOX)

SPOX, developed by Spectron Microsystems Inc., is the industry's first hardware-independent software base for a real-time DSP operating system. SPOX features a set of high-level C-callable software functions, which are independent of the underlying hardware platform, thus insulating real-time DSP applications from many low-level system details.

SPOX differs from other operating systems or real-time kernels (such as UNIX) just as the TMS320C3x differs from a general-purpose microprocessor: both SPOX and the TMS320C3x are application-specific. SPOX affords its users two important benefits: software productivity and application portability.


Functional Components


The SPOX software interface augments high-level programming languages like C by accessing a virtual DSP machine that consists of four functional components:

1) *DSP MATH* furnishes application software with a rich set of operations used to manipulate vectors, matrices, and filters.

- 2) *Hierarchical Memory Management* gives the application explicit control in allocating data storage from different segments of system memory.
- 3) *Stream I/O* presents a device-independent application interface used to input and outputs blocks of data from a variety of peripherals.
- Realtime Kernel provides primitives for scheduling and synchronizing multiple, prioritized tasks.

Figure B–3 illustrates the functional components of SPOX.





SPOX Product Offering

The SPOX software interface is supported in different execution environments, Including Sun workstations, IBM personal computers, and VAX minicomputers. On these host systems, DSP application programs written in high-level languages such as C can be developed and debugged in familiar software engineering environments equipped with powerful tools and utilities. Afterward, these same programs can be recompiled with the TMS320C3x C compiler available for these same hosts, then benchmarked on the TMS320C3x software simulator for time and space using a version of SPOX designed specifically for use with the TMS320C3x simulator or a hardware development system such as the XDS1000.

Spectron also offers a SPOX Porting Kit. This product includes an unbundled version of SPOX, whose generic components can be configured for the specific TMS320C3x application and integrated with system-dependent software (drivers, math functions, etc.) supplied by the developer.

SPOX is currently packaged with the TMS320C3x XDS1000 Development Environment. For more information regarding SPOX, contact Spectron Microsystems at (805) 967-0503.

B.1.5 TMS320C3x Evaluation Module

With the introduction of the TMS320C30 Evaluation Module (EVM), Texas Instruments has removed the cost barrier to evaluating and developing floatingpoint DSP applications. The TMS320C30 EVM is the first floating-point DSP tool that bridges the price-performance gap between software simulators and full-featured development platforms.

Each EVM comes complete with a PC halfcard and software package. The EVM board contains

- One TMS320C30, a 33-MFLOP, 32-bit floating-point DSP
- 16K-word zero-wait-state SRAM, allowing coding of most algorithms directly on the board
- A speaker/microphone-ready analog interface for multimedia, speech, and audio applications development
- A multiprocessor serial port interface for connecting to multiple EVMs
- A host port for PC communications

The system also comes with all the software required to begin applications development on a PC host. Equipped with a C and assembly language source level debugger for DSP, the EVM has a window-oriented, mouse-driven interface that enables the downloading, executing, and debugging of assembly code or C code. See subsection B.1.6, *Emulator User Interface*, for more information.

The TMS320C3x Assembler/Linker is also included with the EVM. For users who prefer programming in a high-level language, an optimizing ANSI C compiler and Ada compiler are offered separately.

B.1.6 TMS320C3x Emulator — Extended Development System (XDS500 and XDS1000)

The TMS320C3x XDS500 and XDS1000 Emulators are user-friendly, PCbased development systems, which provide all the features necessary to perform full-speed in-circuit emulation with the TMS320C3x. These emulators allow you to develop software and hardware and to integrate the software and hardware with the target system. A revolutionary scan path interface gives control and access to every memory location and register of the TMS320C3x. Key features of the TMS320C3x emulators include

- no cable length/transmission problems,
- a nonintrusive system,
- no loading problems on signals,

- no artificial memory limitations,
- a common screen interface for ease of use,
- easy installation,
- in-system emulation,
- no variance from data sheet.


Full-speed execution and monitoring of the target system is performed by the 4-wire interface or scan path via a 12-pin target connector. This scan path controls the TMS320C3x in the target application and provides access to all the registers as well as to internal and external memory of the device. Since program execution takes place on the TMS320C3x in the target system, there are no timing differences during emulation. This new design offers significant advantages over traditional emulators:


no cable length/transmission problems,

- a nonintrusive system,
- no loading problems on signals,
- no artificial memory limitations,
- a common screen interface for ease of use,
- easy installation,
- in-system emulation,

no variance from data sheet.

The 12-pin target connector allows for emulation of multiprocessing applications. For example, if five TMS320C3xs exist on one board, as shown in Figure B–4, each device is emulated by simply moving the 12-pin target connector from one TMS320C3x connector to the next. Real-time emulation is still maintained, and the information of each processor is preserved.





The TMS320C3x XDS1000 is a full-speed emulator that comes with a prebuilt target system for early design development. The TMS320C3x XDS1000 can help debug hardware in real time, debug software in real time, and integrate the hardware and software together.

The XDS500 and XDS1000 are available on an IBM PC/AT or compatible machine with 640K of memory running PC/MS-DOS. The XDS500 is shipped with the macro assembler/linker. The XDS1000 is shipped with the optimizing C compiler, macro assembler/linker, and SPOX.

Emulator User Interface

Included with the XDS500 and XDS1000 systems is the C/assembly source debugger and a new menu-, mouse-, and window-oriented environment that is the standard for all TMS320 DSP interfaces. The user-friendly, state-of-the-art interface is flexible and easily customized for color display or monochrome monitors. Its features include

- Fields that can be edited through the point-and-click capability of the mouse.
- Given that provide a quick and easy alternative to the keyboard.
- Resize and drag capabilities that allow you to define window size and location and to view as much information as you need.
- Smart displays that reconfigure the format of displayed data to fit window size and shape.
- Highlighted fields whenever program execution changes the field values.
- A command that allows you to save the screen configurations.
- Eight types of windows for debugging and configuring an environment. The windows can be in one of the modes described above or can be in any user-defined combination of up to 120 windows. The windows provided are the same as the simulator, shown in Figure B–2, and include
 - a) **Command Window** for entering commands and displaying output and error messages.
 - Memory Window for displaying, viewing, and editing contents of memory.
 - c) **Disassembly Window** for displaying disassembled code.
 - d) **File Window** for displaying the contents of any text file.
 - e) **CPU Window** for displaying, viewing, and editing the CPU registers.
 - f) **Calls Window** for displaying the current function call that a C program has made.

- g) Watch Window for displaying values of selected variables, registers, or other C expressions.
- Display Windows for displaying all field elements of a selected structure or array.

B.1.7 Hewlett-Packard 64700 Analysis Subsystem

The HP 64700 TMS320C30 Analysis Subsystem is an analysis tool that can be used with the TMS320C30 XDS500/1000 emulators to capture TMS320C30 bus cycle information in real time. The subsystem collects trace samples during a bus cycle and stores them into a trace buffer, which can be viewed for analysis and debugging.

An enhanced version of the TI user-friendly, windowed C/Assembly Source Level Debugger (the current emulator interface) is included with the subsystem. The debugger's basic feature set has been extended with additional windows and commands to provide access to the logic analysis capabilities of the subsystem.

The analysis subsystem features are integrated into the window-driven C/assembly source debugger. This means the current TMS320C30 developer does not need to learn a new interface or new software to take advantage of the subsystem's enhanced feature set. The interface utilizes the debugger's symbol table information so that trace information can be displayed in either assembly, C, or both simultaneously, further reducing debug time.

The key features of the HP 64700 Subsystem include

- Hardware breakpoints
- Selectable tracing on the primary or expansion bus

Up to 1024-deep trace buffer

- Two-deep prestore buffer
- **G** Flexible triggering
- Complete timing analysis
- Comprehensive display
- Action on external signals

B.1.8 TMS320 Third Parties

The TMS320 family is supported by product and service offerings from more than 100 independent vendors and consultants, known as third parties. These support products take various forms (both software and hardware) from cross-assemblers, simulators, and DSP utility packages to logic analyzers and emulators. The expertise of those involved in support services ranges from speech encoding and vector quantization to software/hardware design and system analysis.

For a more detailed description of services and products offered by third parties, refer to the *TMS320 Third Party Support Reference Guide* (literature number SPRU052). Call the Customer Response Center at 800–336–5236 to request a copy.

B.2 TMS320 Literature/DSP Hotline/Bulletin Board Services

Extensive DSP documentation is available; this includes data sheets, user's guides, and application reports. In addition, DSP textbooks that aid research and education have been published by Prentice-Hall, John Wiley and Sons, and Computer Science Press. To order literature or to subscribe to the DSP newsletter "Details on Signal Processing" (for up-to-date information on new products and services), call the TI Customer Response Center (CRC) at (800) 336-5236.

For answers to TMS320 technical questions on device problems, development tools, documentation, upgrades, and new products, call the TI DSP Hotline at (713) 274-2320 Monday–Friday from 8:00 a.m. to 6:00 p.m. central time. To ask about third-party applications and algorithm development packages, contact the third party directly. Refer to the *TMS320 Third-Party Support Reference Guide* (SPRU052) for addresses and phone numbers.

For information on

TMS320 devices,

Specification updates for current or new devices and development tools,

Development tool and silicon revisions and enhancements,

New DSP application software as it becomes available, and

Source code from the *TMS320C3x User's Guide*,

call the TMS320 DSP Bulletin Board Service (BBS). You can access this telephone-line computer service by dialing (713) 274-2323 on a 300-, 1200-, or 2400-bps modem. To find out more about the BBS, look in the *TMS320 Family Development Support Reference Guide* (literature number SPRU011B).

Contact the nearest TI Field Sales Office for prices and availability of TMS320 devices and support tools. See the list of sales offices and distributors at the end of this book.

B.3 Technical Training Organization (TTO) TMS320 Workshops

To register, contact the nearest TI RTC. A 15-percent discount is available when three or more engineers from the same company enroll in the same work-shop. To enroll, call 800–336–5236, ext. 3904.

B.3.1 TMS320C3x Design Workshop

The TMS320C3x DSP Design Workshop is tailored for hardware and software design engineers and decision-makers who will be designing and utilizing the TMS320C3x generation of DSP devices. Hands-on exercises throughout the course give the designer a rapid start in utilizing TMS320C3x design skills. Microprocessor/assembly language experience is required. Experience with digital design techniques and C language programming experience is desirable. These topics are covered in the TMS320C3x workshop:

- TMS320C3x architecture/instruction set
- □ Use of the PC-based TMS320C3x software simulator and EVM
- Floating-point and parallel operations
- Use of the TMS320C3x assembler/linker
- **C** programming environment
- System architecture considerations
- Memory and I/O interfacing
- TMS320C3x development support

B.4 TMS320C3x Part Order Information

This section provides the device and support tool part numbers. Table B–1 lists the part numbers for the TMS320C30 and TMS320C31, and Table B–2 gives ordering information for TMS320C3x hardware and software support tools. An explanation of the TMS320 family device and development support tool prefix and suffix designators follows the two tables to assist in understanding the TMS320 product numbering system.

Device	Technology	Operating Frequency	Package Type	Typical Power Dissipation
TMS320C30GBL	1.0-µm CMOS	33 MHz	Ceramic 181-pin PGA	1.00 W
TMS320C30GBL27	1.0-µm CMOS	27 MHz	Ceramic 181-pin PGA	0.88 W
TMS320C30GBL40	1.0-µm CMOS	40 MHz	Ceramic 188-pin PGA	1.25 W
TMS320C31PQL	0.8-µm CMOS	33 MHz	Plastic 132-pin QFP	0.75 W
TMS320C31PQL27	0.8-µm CMOS	27 MHz	Plastic 132-pin QFP	0.63 W
SMJ320C30GBM28 SMJ320C30HUM28 SMJ320C30HTM28	1.0-μm CMOS	28 MHz	Ceramic 181-pin PGA or Ceramic 196-pin QFP	1.00 W 1.00 W
SMJ320C30GBM25 SMJ320C30HUM25 SMJ320C30HTM25	1.0-μm CMOS	25 MHz	Ceramic 181-pin PGA or Ceramic 196-pin QFP	1.00 W 1.00 W

Table B–1. TMS320C3x Digital Signal Processor Part Numbers

Table B–2. TMS320C3x Support Tool Part Numbers

Tool Description	Operating System	Part Number
	Software	
C Compiler & Macro Assembler/ Linker	VAXVMS PC-DOS/MS-DOS SUNUNIX † VAX Ultrix MAC-MPW	TMDS3243255-08 TMDS3243855-02 TMDS3243555-08 TMDS3243265-08 TMDS3243265-08 TMDS3243565-01
Evaluation Module (EVM)	PC-DOS/MS-DOS	TMDX3260030
HP Trace Analyzer	PC-DOS/MS-DOS	TMDX326HP30

[†] Note that SUN UNIX supports TMS320C3x software tools on the 68000 family-based SUN-3 series workstations and on the SUN-4 series machines that use the SPARC processor, but not on the SUN-386i series of workstations.

[‡] SPOX is currently packaged with XDS1000 Development Environment.

Tool Description	Operating System	Part Number	
S	Software (Concluded)		
Macro Assembler/Linker	VAX VMS PC-DOS/MS-DOS; OS/2 SUN UNIX † MAC-MPW	TMDS3243250-08 TMDS3243850-02 TMDS3243550-08 TMDS3243550-01	
Operating System (SPOX)	PC-DOS/MS-DOS‡	Offered by Spectron Inc. (805) 967-0503	
Simulator	VAX VMS PC-DOS/MS-DOS SUN UNIX†	TMDS3243251-08 TMDS3243851-02 TMDS3243551-09	
· · ·	Hardware		
XDS500 Emulator	PC/MS-DOS	TMDS3260131	
XDS1000 Development Environment	PC/MS-DOS	TMDS3261030	

Table B–2. TMS320C3x Support Tool Part Numbers (Concluded)

* Note that SUN UNIX supports TMS320C3x software tools on the 68000 family-based SUN-3 series workstations and on the SUN-4 series machines that use the SPARC processor, but not on the SUN-386i series of workstations.

SPOX is currently packaged with XDS1000 Development Environment.

B.4.1 Device and Development Support Tool Prefix Designators

Prefixes to Texas Instruments' part numbers designate phases in the product's development stage for both devices and support tools, as shown in the following definitions:

Device Development Evolutionary Flow:

- **TMX** Experimental device that is not necessarily representative of the final device's electrical specifications.
- **TMP** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification.
- **TMS** Fully qualified production device.

Support Tool Development Evolutionary Flow:

TMDX Development support product that has not yet completed Texas Instruments' internal qualification testing for development systems.

TMDS Fully qualified development support product.

TMX and TMP devices and TMDX development support tools are shipped with the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Note: Prototype Devices

Texas Instruments recommends that prototype devices (TMX or TMP) not be used in production systems because their expected end-use failure rate is undefined but predicted to be greater than standard qualified production devices.


TMS devices and TMDS development support tools have been fully characterized, and their quality and reliability have been fully demonstrated. Texas Instruments' standard warranty applies to TMS devices and TMDS development support tools.


TMDX development support products are intended for internal evaluation purposes only. They are covered by Texas Instruments' Warranty and Update Policy for Microprocessor Development Systems products; however, they should be used by customers only with the understanding that they are developmental in nature.

B.4.2 Device Suffixes

The suffix indicates the package type (e.g., N, FN, or GB) and temperature range (e.g., L).

Figure B–5 presents a legend for reading the complete device name for any TMS320 family member.





	Introduction	1
	Architectural Overview	2
·	CPU Registers, Memory, and Cache	3
	Data Formats and Floating-Point Operation	4
	Addressing	5
	Program Flow Control	6
	External Bus Operation	7
	Peripherals	8
	Pipeline Operation	9
	Assembly Language Instructions	10
	Software Applications	11
	Hardware Applications	12 13
	TMS320C3x Signal Description and Electrical Characteristics	A
	Development Support/Part Order Information	В
[Quality and Reliability	C
	Calculation of TMS320C30 Power Dissipation	D
	SMJ320C30 Digital Signal Processor Data Sheet	E
	Quick Reference Guide	F

Quality and Reliability

Chapter C

Quality and Reliability

The quality and reliability of Texas Instruments microprocessor and microcontroller products, which include TMS320 digital signal processors, relies on feedback from

Our customers,

Our total manufacturing operation from front-end wafer fabrication to final shipping inspection, and

Product quality and reliability monitoring.

Our customer's perception of quality is the governing criterion for judging performance. This concept is the basis for Texas Instruments Corporate Quality Policy, which is as follows:

"For every product or service we offer, we shall define the requirements that solve the customer's problems, and we shall conform to those requirements without exception."

Texas Instruments has developed a leadership reliability qualification system, based on years of experience with leading-edge memory technology and on years of research into customer requirements. In order to achieve constant improvement, programs that support that system respond to customer input and internal information.

C.1 Reliability Stress Tests

Accelerated stress tests are performed on new semiconductor products and process changes in order to qualify them and to ensure excellence in product reliability. These test environments are typical:

- High-temperature operating life
- Storage life
- Temperature cycling
- Biased humidity
- Autoclave
- Electrostatic discharge
- Package integrity
- Electromigration
- Channel-hot electrons (performed on geometries less than 2.0 μm).

Typical events or changes that require internal requalification of a product include

- New die design, shrink, or layout
- Wafer process (baseline/control systems, flow, mask, chemicals, gases, dopants, passivation, or metal systems)
- Packaging assembly (baseline control systems or critical assembly equipment)
- Piece parts (such as lead frame, mold compound, mount material, bond wire, or lead finish)
- Manufacturing site

TI reliability control systems extend beyond qualification. Total reliability controls and management include product reliability monitoring as well as final product release controls. MOS memories, utilizing high-density active elements, serve as the leading indicator in wafer-process integrity at TI MOS fabrication sites, enhancing all MOS logic device yields and reliability. TI places more than several thousand MOS devices per month on reliability tests to ensure and sustain built-in product excellence.

Table C–1 lists the microprocessor and microcontroller reliability tests, the duration of the test, and sample size. Definitions and descriptions of those tests precede the table.

FIT (Failure In Time)

Operating Lifetest

High-Temperature Storage

Biased Humidity

Autoclave (Pressure Cooker)

Temperature Cycle

Electrostatic Discharge

Thermal Shock

PIND(Particle Impact Noise Detection)

Mechanical Sequence: Fine and gross leak Mechanical shock

PIND (optional)

AOQ (Average Outgoing Quality) Amount of defective product in a population, usually expressed in terms of parts per million (PPM).

> Estimated field failure rate in number of failures per billion power-on device hours; 1000 FITS equal 0.1 percent failure per 1000 device hours.

> Device dynamically exercised at a high ambient temperature (usually 125 °C) to simulate field usage that would expose the device to a much lower ambient temperature (such as 55 °C). Using a derived high temperature, a 55°C ambient failure rate can be calculated.

> Device exposed to 150 °C unbiased condition. Bond integrity is stressed in this environment.

> Moisture and bias used to accelerate corrosiontype failures in plastic packages. Conditions include 85 °C ambient temperature with 85 percent relative humidity (RH). Typical bias voltage is +5 V and is arounded on alternating pins.

> Plastic-packaged devices exposed to moisture at 121 °C using a pressure of one atmosphere above normal pressure. The pressure forces moisture permeation of the package and accelerates corrosion mechanisms (if present) on the device. External package contaminants can also be activated and caused to generate inter-pin current leakage paths.

> Device exposed to severe temperature extremes in an alternating fashion (-65 °C for 15 minutes and 150 °C for 15 minutes per cycle) for at least 1000 cycles. Package strength, bond guality, and consistency of assembly process are tested in this environment.

> Device exposed to electrostatic discharge pulses. Calibration is according to MIL STD 883C, method 3015.6. Devices are stressed to determine failure threshold of the design.

> Test similar to the temperature cycle test, but involving a liquid-to-liquid transfer, per MIL-STD-883C, Method 1011.

A nondestructive test to detect loose particles inside a device cavity.

> Per MIL-STD-883C, Method 1014 Per MIL-STD-883C, Method 2002, 1500 a, 0.5 ms, Condition B Per MIL-STD-883C, Method 2020

> > C-3

Vibration, variable frequency

Constant acceleration

Fine and gross leak Electrical test

Thermal Sequence: Fine and gross leak Solder heat (optional) Temperature cycle (10 cycles minimum Thermal shock (10 cycles minimum) Moisture resistance Fine and gross leak Electrical test

Thermal/Mechanical Sequence:

Fine and gross leak Temperature cycle (10 cycles minimum) Constant acceleration

Fine and gross leak Electrical test Electrostatic discharge Solderability Solder heat

Salt atmosphere

Lead pull

Lead integrity

Electromigration

Resistance to solvents

Per MIL-STD-883C, Method 2007, 20 g, Condition A Per MIL-STD-883C, Method 2001, 20 kg, Condition D, Y1 Plane min Per MIL-STD-883C, Method 1014 To data sheet limits

Per MIL-STD-883C, Method 1014 Per MIL-STD-750C, Method 1014 Per MIL-STD-883C, Method 1010, - 65 to + 150 °C, Condition C Per MIL-STD-883C, Method 1011, - 55to +125 °C, Condition B Per MIL-STD-883C, Method 1004 Per MIL-STD-883C, Method 1014 To data sheet limits

Per MIL-STD-883C, Method 1014 Per MIL-STD-883C, Method 1010, - 65 to +150 °C, Condition C Per MIL-STD-883C, Method 2001. 30 kg, Y1 Plane Per MIL-STD-883C, Method 1014 To data sheet limits Per MIL-STD-883C, Method 3015 Per MIL-STD-883C, Method 2033 Per MIL-STD-750C, Method 2031, 10 sec Per MIL-STD-883C, Method 1009, Condition A, 24 hrs min Per MIL-STD-883C, Method 2004, Condition A Per MIL-STD-883C, Method 2004, Condition B1 Accelerated stress testing of conductor patterns to ensure acceptable lifetime of power-on operation Per MIL-STD-883C, Method 2015

Table C-1. I	Microprocessor	and Microcon	troller Tests

Test	Duration	Sample Size Plastic Ceramic	
Operating life, 125 °C, 5.0 V	1000 hrs	129	129
Storage life, 150 °C	1000 hrs	45†	45
Biased 5 °C/85 percent RH, 5.0 V	1000 hrs	77	-
Autoclave, 121 °C, 1 ATM	240 hrs	45	-
Temperature cycle, - 65 to 150 °C	1000 cyc‡	77	77
Temperature cycle, 0 to 125 °C	3000 cyc	77	77
Thermal shock,– 65 to 150 °C	200 cyc	77	77
Electrostatic discharge, ± 2 kV		15	15
Latch-up (CMOS devices only)		5	5
Mechanical sequence		_	22
Thermal sequence		-	22
Thermal/mechanical sequence		-	22
PIND			45
Internal water vapor		_	3
Solderability		22	22
Solder heat		22	22
Resistance to solvents		15	15
Lead integrity		15	15
Lead pull		22	
Lead finish adhesion		15	15
Salt atmosphere		15	15
Flammability (UL94-V0)		3	· •••
Thermal impedance		5	5

† If junction temperature does not exceed plasticity of package.
‡ For severe environments; reduced cycles for office environments.

Table C–2 lists the TMS320C3x devices, the approximate number of transistors, and the equivalent gates. The numbers have been determined from design verification runs.

Table C-2. TMS320C3x Transistors

Device	# Transistors	# Gates
CMOS: TMS320C30	600K — 700K	200K
CMOS: TMS320C31	500K — 600K	100K

Note:

Texas Instruments reserves the right to make changes in MOS Semiconductor test limits, procedures, or processing without notice. Unless prior arrangements for notification have been made, TI advises all customers to reverify current test and manufacturing conditions prior to relying on published data.

Introduc	ction			
Archited	ctural Overview			
CPU Re	gisters, Memory, an	d Cache		
Data Fo	rmats and Floating-	Point Operation		
Address	sing			
Program	n Flow Control			
Externa	Bus Operation			
Periphe	rals			X
Pipeline	Operation			
Assemb	oly Language Instru	ctions		
Softwar	e Applications			
Hardwa	re Applications			
TMS320	C3x Signal Descrip	tion and Electric	al Characteris	stics
Instruct	ion Opcodes			
Develop	oment Support/Part	Order Informatio	on	
Quality	and Reliability			
Calcula	tion of TMS320C30	Power Dissipati	on	1998 (1998) (1998)
SMJ320	C30 Digital Signal I	Processor Data S	Sheet	
Quick F	Reference Guide			

Calculation of TMS320C30 Power Dissipation

D

Appendix D

Calculation of TMS320C30 Power Dissipation

The TMS320C30 is a state-of-the-art, high-performance, 32-bit floating-point DSP microprocessor fabricated in CMOS technology. This device is the first member of the third generation of TMS320 family single-chip DSP microprocessors. Since 1982 when the first-generation TMS32010 was introduced, the TMS320 family has established itself as the industry standard for digital signal processing. The TMS320C30's innovative architecture and specialized instruction set provide high speed and increased flexibility for DSP applications. This combination makes it possible to execute up to 40 MFLOPS (million floating point operations per second).

As device sophistication and levels of integration increase with evolving semiconductor technologies, actual levels of power dissipation vary widely and depend heavily on the particular application in which the device is used and the nature of the program being executed. In addition, due to the inherent characteristics of CMOS technology, power requirements vary according to clock rates and data values being processed.

This application report presents the information necessary to determine TMS320C30 power supply current requirements under different operating conditions. With this information, you can determine the power dissipation for the device, which, in turn, you can use to calculate thermal management requirements.

The major topics discussed in this application report are as follows:

- Fundamental Power Dissipation Characteristics
 - Components of Power Supply Current Requirements
 - Dependencies
 - Test Setup Description

Current Requirement of Internal Circuitry

- Quiescent
- Internal Operations
- Internal Bus Operations
- **Current Requirement of Output Driver Circuitry**

- Primary Bus
- Expansion Bus
- Data Dependency
- Capacitive Load Dependence
- **Galculation of Total Supply Current**
 - Combining Supply Current Due to All Components
 - Supply Voltage, Operating Frequency, and Temperature Dependencies
 - Design Equation
 - Peak Versus Average Current
 - Thermal Management Considerations
- Example Supply Current Calculations

D.1 Fundamental Power Dissipation Characteristics

Typically, an IC's (integrated circuit) power specification is expressed as a function of operating frequency, supply voltage, operating temperature, and output load. As devices become more complex, the specification must also be based on device functionality. CMOS devices inherently draw current only during switching through the linear region. Therefore, the power supply current is related to the rate of switching. Furthermore, since the output drivers of the TMS320C30 are specified to drive DC loads, the power supply current resulting from external writes depends not only on switching rate but also on the value of data written.

D.1.1 Components of Power Supply Current Requirements

There are four basic components of the power supply current:

- **Quiescent**
- Internal Operations
- Internal Bus Operations
- **External Bus Operations**

D.1.2 Dependencies

The power supply current consumption depends on many factors. Four are system related:

- Operating frequency
- **G** Supply voltage
- Operating temperature
- Output load

and several others are related to TMS320C30 operation:

- Duty cycle of operations
- Number of buses used
- Wait states
- **Cache usage**
- Data value

The total power supply current for the device is described in an equation applying the four basic power supply current components and the dependencies described above. This equation is as follows:

$$I = (I_q + I_{iops} + I_{ibus} + I_{xbus}) \times FV \times T$$

where

- *l_a* is the quiescent current component,
- *l_{iops}* is the current component due to internal operations,
- *libus* is the current component due to internal bus usage including data value and cycle time dependencies,
- *l_{xbus}* is the current component due to external bus usage including data value, wait state, cycle time, and capacitive load dependencies,
- *FV* is a scale factor for frequency and supply voltage, and
- *T* is a scale factor for operating temperature.


Application of this equation and determination of all the dependencies are described in detail in this application report.

While this document explains, in detail, how to determine the power supply current requirement for the TMS320C30, if a less detailed analysis is sufficient, the minimum, typical, and maximum values can be used to determine a rough estimate of the power supply current requirements. The minimum power supply current requirement is 110 mA. The typical and average current consumption is 250 mA as described in the TMS320C30 data sheet and will be associated with most algorithms running on the device unless excessive data output is being performed.

The maximum current requirement is 600 mA and occurs only under WORST CASE conditions: writing alternating data (AAAAAAAAh to 55555555) out of both external buses simultaneously, every cycle, with 80 pF loads and running at 33 MHz.

If an extremely conservative approach is desired, the maximum value can be used.





D.1.3 Determining Algorithm Partitioning

Each part of an algorithm behaves differently, depending on its internal and external bus usage. To analyze the power supply current requirement, you must partition an algorithm into segments with distinct concentrations of internal or external bus usage. The analysis that follows is applied to each distinct program segment to determine the power supply current requirement for that section. The average power supply current requirement can then be calculated from the requirements of each segment of the algorithm.

D.1.4 Test Setup Description

All TMS320C30 supply current measurements were performed on the test setup shown in Figure D–1. The test setup consists of a TMS320C30, 8K of zero wait-state Cypress Semiconductor SRAMs (CY7C186–25PC), and RC loads on all data and address lines. A Tektronix Current Probe (P6042) measures the power supply current in all V_{DD} lines of the device. The supply voltage on the output load is 2.15 V. Unless otherwise specified, all measurements are made at a supply voltage of 5.0 V, an input clock frequency of 33 MHz, a capacitive load of 80 pF, and an operating temperature of 25°C.

D.2 Current Requirement of Internal Circuitry

The power supply current requirement for internal circuitry consists of three components: quiescent, internal operations, and internal bus operations. Quiescent and internal operations are constants, but the internal bus operations component varies with the rate of internal bus usage and the data values being transferred.

D.2.1 Quiescent

Quiescent refers to the baseline supply current drawn by the TMS320C30 during minimal internal activity, such as executing the IDLE instruction or branching to self. It includes the current required to fetch an instruction from on- or off-chip memory. The quiescent requirement for the TMS320C30 is 110 mA. Examples of quiescent current include:

- Maintaining timers and serial ports
- Executing the IDLE instruction
- TMS320C30 in HOLD mode pending external bus access
- TMS320C30 in reset
- Branching to self

D.2.2 Internal Operations

Internal operations are those that require more current than quiescent activity but do not include external bus usage or significant internal bus usage. Internal operations include register-to-register multiplication, ALU operations, and branches. They add a constant 55 mA above the quiescent so that the total contribution of quiescent and internal operations is 165 mA. Note, however, that internal and/or external bus operations executed via an RPTS instruction do not contribute an internal operations power supply current component and hence do not add 55 mA to quiescent current. During an instruction in RPTS, activity other than the instruction being repeated is suspended; therefore, power supply current is related only to the operation performed by the instruction being executed. The next contributing factor to the power supply current requirement is internal bus operations.

D.2.3 Internal Bus Operations

The internal bus operations include all operations that utilize the internal buses extensively, such as accessing internal RAM every cycle. No distinction is made between internal reads (such as instruction or operand fetches from internal ROM or internal RAM banks) and internal writes (such as operand stores to internal RAM banks), because internally they are equal. Significant use of internal buses adds a term to the power supply current requirement that is data dependent. Recall that switching requires more current. Hence, moving changing data at high rates requires higher power supply current.

Pipeline conflicts, use of cache, fetches from external wait-state memory, and writes to external wait-state memory all effect the internal and external bus cycles of an algorithm executing on the TMS320C30. Therefore, the internal bus usage of the algorithm must be determined in order to accurately calculate power supply current requirements. The TMS320C30 software simulator and XDS emulator both provide benchmarking and timing capabilities that allow bus usage to be determined.

The current resulting from internal bus usage varies roughly exponentially with transfer rates. Figure D–2 shows internal bus current requirements for transferring alternating data (AAAAAAAA to 55555555) at several transfer rates (expressed as the transfer cycle time). A transfer rate less than one implies multiple accesses per single H1 cycle (that is, using DMA, etc.). Transfer cycle times greater than one refer to single-cycle transfers with one or more cycles between them. The minimum transfer cycle time is one third, which corresponds to three accesses in a single H1 cycle.

The data set AAAAAAAA to 55555556 exhibits the maximum current for these types of operations. Less current is required for transferring other data patterns, and current values may be derated accordingly as described later in this subsection.

As the transfer rate decreases (that is, transfer cycle time increases) the incremental I_{DD} approaches 0 mA. Transfer rates corresponding to more than 7 H1 cycles do not add any current and are considered insignificant. This figure represents the incremental I_{DD} due to internal bus operations and is added to quiescent and internal operations current values.

For example, the maximum transfer rate corresponds to three accesses every cycle or one-third H1 transfer cycle time. At this rate, 85 mA is added to the quiescent (110 mA) and internal operation (55 mA) current values for a total of 250 mA.




Figure D–2. Internal Bus Current Versus Transfer Rate

Figure D–2 shows the internal bus current requirement when transferring As followed by 5s for various transfer rates. Figure D–3 shows the data dependence of the internal bus current requirement when the data is other than As followed by 5s. The trapezoidal region bounds all possible data values transferred. The lower line represents the scale factor for transferring the same data. The upper line represents the scale factor for transferring alternating data (all 0s to all Fs or all As to all 5s, etc.).

Since the possible permutations of data values is quite large, the extent to which data varies is referred to as relative data complexity. This term represents a relative measure of the extent to which data values are changing and the extent to which the number of bits are changing state. Therefore, relative data complexity ranges from 0, signifying minimal variation of data, to a normalized value of 1, signifying greatest data variation.

If a statistical knowledge of the data exists, Figure D–3 can be used to determine the exact power supply requirement based on internal bus usage. For example, Figure D–3 indicates a 63% scale factor when all Fs are moved internally every cycle with two accesses per cycle. This scale factor is multiplied by 55 mA (from Figure D–2, at one-half H1 cycle transfer time), yielding 34.65 mA because of internal bus usage. Therefore, an algorithm running under these conditions requires about 200 mA of power supply current (110 + 55 + 34.65).

Since a statistical knowledge of the data may not be readily available, a nominal scale factor may be used. The median between the minimum and maximum values at 50% relative data complexity yields a value of 0.80 and can be used as an estimate of a nominal scale factor. Therefore, this nominal data scale factor of 80% can be used for internal bus data dependency, adding 44 mA to 110 mA (quiescent) and 55 mA (internal operations) to yield 210 mA. As an upper bound, assume worst case conditions of three accesses of alternating data every cycle, adding 85 mA to 110 mA (quiescent) and 55 mA (internal operations) to yield 250 mA.




Figure D–3. Internal Bus Current Versus Data Complexity Derating Curve

D.3 Current Requirement of Output Driver Circuitry

The output driver circuits on the TMS320C30 are required to drive significantly higher DC and capacitive loads than internal device logic. Therefore, they are designed to drive larger currents than internal devices. Because of this, output drivers impose higher supply current requirements than other sections of circuitry on the device.

Accordingly, the highest values of supply current are exhibited when external writes are being performed at high speed. During reads, or when the external buses are not being used, the TMS320C30 is not driving the data bus; this eliminates the most significant component of output buffer current. Furthermore, in typical cases, only a few address lines are changing, or the whole address bus is static. Under these conditions, an insignificant amount of supply current is consumed. Therefore, when no external writes are being performed or when writes are performed infrequently, current due to output buffer circuitry can be ignored.

When external writes are being performed, the current required to supply the output buffers depends on several different considerations. As with internal bus operations, current required for output drivers depends on the data being transferred and the rate at which transfers are being made. Additionally, output driver current requirements depend on the number of wait states implemented, because wait states affect rates at which bus signals switch. Finally, current values are also dependent upon external bus DC and capacitive loading.

External operations involve writes external to the device and constitute the major power supply current component. The power supply current for the external buses is made up of three components and is summarized in the following equation:

 $I_{base} + I_{prim} + I_{exp}$

where

 $l_{base} = 60$ -mA baseline current component,

*I*_{prim} is the primary bus current component,

 I_{exp} is the expansion bus current component.

The remainder of this section describes in detail the calculation of external bus current components.

D.3.1 Primary Bus

The current due to primary bus writes varies roughly exponentially with both wait states and write cycle time. Also, current components due to output driver circuitry are represented as offsets from the baseline value. Since the baseline value is related to internal current components, negative values for current offset are obtained under some circumstances. Note, however, that actual negative current does not occur.

As mentioned in the previous section, to obtain accurate current values, timing of write cycles on the buses must first be established. This is accomplished by analyzing program activity, including any pipeline conflicts that may exist, to determine the rate and timings at which write cycles to the external buses occur. Information from the TMS320C30 emulator or simulator as well as the *TMS320C3x User's Guide* is used to make these determinations. Note that effects from the use of cache must also be accounted for in these analyses, because use of cache can effect whether or not instructions are fetched from external memory.


When evaluating external write activity in a given program segment, a consideration that must be made is whether or not a particular level of external write activity constitutes significant activity. If writes are being performed at a slow enough rate, they do not significantly impact supply current requirements; therefore, current due to external writes can be ignored. This is the case, however, only if writes are being performed at very slow rates on both the primary and the expansion buses. If writes are being performed at high speed on only one of the two external buses, the approach described in this section should still be used for calculation of current requirements.

Note that although negative incremental current values are obtained under some circumstances, the total contribution for external buses, including baseline current, must always be positive. This is because, when external buses are used minimally, total current requirements always approach the current contribution due to internal components, which is solely a function of internal activity. This places a lower limit on current contributions resulting from the primary and expansion buses, because the total current due to external buses is the sum of the 60-mA baseline value and the primary and expansion bus components. This effect is discussed in further detail in the rest of this subsection.

When bus-write cycle timing has been established, Figure D–4 can be used to determine the contribution to supply current due to this bus activity. Figure D–4 shows values of current contribution from the primary bus for various numbers of wait states and H1 cycles between writes. These characteristics are exhibited when writes of alternating 55555555 and AAAAAAAA are being performed at a capacitive load of 80 pF per output signal line. The conditions exhibit the highest current values on the device. The values presented in the figure represent incremental or additional current contributed by the primary bus output driver circuitry under the given conditions. Current values ob-


tained from this graph are later scaled and added to several other current terms to calculate the total current for the device. As indicated in the figure, the lower curve represents the current contribution for 18 or more cycles between writes.

Figure D–4. Primary Bus Current Versus Transfer Rate and Wait States



Note that "number of cycles between writes" refers to the number of H1 cycles between the active portion of the write cycles as defined in the *TMS320C3x User's Guide*, that is, between H1 cycles when STRB, MSTRB, or IOSTRB and R/W (or XR/W as the case may be) are low. As shown in Figure D–4, the minimum number of cycles between writes is one because with back-to-back writes there is one H1 cycle between active portions of the writes.

To further illustrate the relationship of current and write cycle time, Figure D–5 shows the characteristics of current for various numbers of cycles between writes for zero wait states. The information on this curve can be used to obtain more precise values of current if zero wait states are being used and the number of cycles between writes does not fall on one of the curves in Figure D–4.







Figure D-6. Expansion Bus Current Versus Transfer Rate and Wait States



Note that although these graphs contain negative current values, this does not indicate that negative current actually occurs. The negative values exist because the graphs represent a current offset from a common baseline current value, which is not necessarily the lowest current exhibited. Using this approach to depict current contributions due to different components simplifies current calculations because it allows calculations to be made independently. Independent calculations can be made because information about relationships between different sections of the device are included implicitly in the information for each section. Figure D–4 and Figure D–5 show that the contribution of writes for external bus activities becomes insignificant if writes are being performed with more than 18 cycles between each write. Under these conditions, the incremental value of –30-mA current contribution due to the primary bus should be used. Note, however, that a value of –30 mA should be used only if the expansion bus is being used extensively, because the total contribution for external buses including baseline current must always be *positive*. If the expansion bus is not being used and the primary bus is being used minimally, the current contribution due to the primary bus must always be greater than or equal to 20 mA. This ensures that the correct total current value has been obtained from Figure D–4 or Figure D–5, this value may be scaled by a data dependency factor if necessary, as described at the end of this section. This scaled value is then summed along with several other current terms to determine the total supply current. Calculation of total supply current is described in detail in the next section.

D.3.2 Expansion Bus

Currents due to the primary and expansion buses are similar in characteristics but differ slightly because of several factors, including the fact that the expansion bus has 11 fewer address outputs than the primary bus (13 rather than 24). This difference is exhibited in a slightly lower overall current contribution from the expansion bus than from the primary bus.

Accordingly, determining expansion bus current follows the same basic premises as determining the the primary bus current. Figure D–6 and Figure D–7 show the same current relationships for the expansion bus as Figure D–4 and Figure D–5 show for the primary bus. Also, since the total external buses' current contribution must be positive, if the primary bus is not being used and the expansion bus is being used minimally, then the minimum current contribution due to the expansion bus is –30 mA. Finally, as with the primary bus, current values obtained from these figures may require scaling by a data dependency factor as described in the next subsection.




Figure D–7. Expansion Bus Current Versus Transfer Rate at Zero Wait States

D.3.3 Data Dependency


Data dependency of current for the primary and expansion buses is expressed as a scale factor that is a percentage of the maximum current exhibited by either of the two buses. Data dependencies for the primary and expansion buses are shown in Figure D–8 and Figure D–9, respectively.


These two figures show normalized weighting factors that can be used to scale current requirements on the basis of patterns in data being written on the external buses. The range of possible weighting factors forms a trapezoidal pattern bounded by extremes of data values. As can be seen from Figure D–8 and Figure D–9, the minimum current is exhibited by writing all zeros, while the maximum current occurs when writing alternating 55555555 and AAAAAAAA. This condition results in a weighting factor of one, which corresponds to using the values from Figure D–4 and/or Figure D–5 directly.

As with internal bus operations, data dependencies for the external buses are well defined, but accurate prediction of data patterns is often either impossible or impractical. Therefore, unless precise knowledge of data patterns exists, an estimate of a median or average value for scale factor should be used. If it is assumed that data will be neither 5s and As nor all 0s and will be varying randomly, then a value of 0.85 is appropriate. Otherwise, if a conservative approach is preferred, a value of 1.0 can be used as an upper bound.

Regardless of the approach taken for scaling, once scale factors for primary and expansion buses have been determined, apply these factors to scale current values determined by using the graphs in the previous two subsections. For example, if a nominal scale factor of 0.85 is used and the system uses 0 wait states with 2 cycles between accesses on both the primary and expansion buses, the current contribution from the two buses is as follows:

Primary:	0.85 x 80 mA = 68 mA
Expansion:	0.85 x 40 mA = 34 mA





Calculation of TMS320C30 Power Dissipation




Figure D–9. Expansion Bus Current Versus Data Complexity Derating Curve


D.3.4 Capacitive Load Dependence


Once cycle timing and data dependencies have been accounted for, capacitive loading effects should be included in a similar manner to that of data dependency. Figure D–10 shows the scale factor to be applied to the current values obtained above as a function of actual load capacitance if the load capacitance presented to the buses is less than 80 pF.

In the previous example, if the load capacitance is 20 pF instead of 80 pF, a scale factor of 0.84 is used, yielding:

Primary:	0.84 × 68 mA = 57.12 mA
Expansion:	0.84 × 34 mA = 28.56 mA

The slope of the load capacitance line in Figure D–10 is 0.26% normalized I_{DD} per pF. While this slope may be used to interpolate scale factors for loads greater than 80 pF, the TMS320C30 is specified to drive output loads less than 80 pF, and interface timings cannot be guaranteed at higher loads. With data dependency and capacitive load scale factors applied to the current values for primary and expansion buses, the total supply current required for the device for a particular application can be calculated, as described in the next section.





D.4 Calculation of Total Supply Current

The previous sections have discussed currents contributed by several different sources on the TMS320C30. Because determinations of actual current values are unique and independent for each source, each current source was discussed separately. In an actual application, however, the sum of the independent contributions from each current determines the total current requirement for the device. This total current value is exhibited as the total current supplied to the device through all of the V_{DD} inputs and returned through the V_{SS} connections.

Note that numerous V_{DD} and V_{SS} pins on the device are routed to a variety of internal connections, not all of which are common. Externally, however, all of these pins should be connected in parallel to 5 V and ground planes, respectively, with as low impedance as possible.

As mentioned previously, because different program segments inherently perform different operations that are often quite distinct from each other, it is typically appropriate to consider current for each of the different segments independently. Once this is done, then peak current requirements are readily obtained. Further, average current calculations can also be made that can be used to determine heating effects of power dissipation. These effects, in turn, can be used to determine thermal management considerations.

D.4.1 Combining Supply Current Due to All Components

To determine the total supply current requirements for any given program activity, calculate each of the appropriate components and combine them in the following sequence:

- 1) Start with 110-mA quiescent current requirement.
- 2) Add 55 mA for internal operations unless the device is dormant, such as when executing IDLE, NOPs, or branches-to-self, or performing internal and/or external bus operations using an RPTS instruction (see Internal Operations section). Internal or external bus operations executed via RPTS do not contribute an internal operations power supply current component and hence do not add 55 mA to quiescent current. Therefore, current components in the next two steps may still be required even though the 55 mA is omitted.
- 3) If significant internal bus operations are being performed (see Internal Bus Operations section), add the calculated current value.
- 4) If external writes are being performed at high speed (see Current Requirements Due to Output Driver Circuitry section), add 60 mA and then add the values calculated for primary and expansion bus current components. If only one external bus is being used, the appropriate incremental current

for the unused bus should still be included because the current offsets include components required for operating both buses. Note, however, that, as discussed previously, the total current contribution for external buses, including baseline, must always be positive.

The current value resulting from summing these components is the total device current requirement for a given program activity.

D.4.2 Supply Voltage, Operating Frequency, and Temperature Dependencies.

Besides current dependencies that are specific to each of the components of supply current discussed earlier, supply voltage level, operating temperature and operating frequency also affect current requirements. However, these considerations affect the total supply current, not just specific components (that is, internal or external bus operations). Note that supply voltages, operating temperature, and operating frequency must be maintained within required device specifications.

In the same manner as data dependencies discussed in other sections, considerations for these dependencies are applied as a scale factor. This factor is applied, once the total current for a particular program segment has been determined. Figure D–11 shows the relative scale factors to be applied to the supply current values as a function of both V_{DD} and operating frequency.

Power supply current consumption does not vary significantly with operating temperature. However, if desired, a scale factor of 2% normalized I_{DD} per 50°C change in operating temperature may be used to derate current within the specified range noted in the TMS320C30 data sheet. This temperature dependence is shown graphically in Figure D–12. Note that a temperature scale factor of 1.0 corresponds to current values at 25°C, which is the temperature at which all other references in the document are made.





Figure D–11. Current Versus Frequency and Supply Voltage

Figure D–12. Current Versus Operating Temperature Change



Change in Operating Temperature (°C)

D.4.3 Design Equation

The procedure for determining the power supply current requirement can be summarized in the following equation:

$$I = (I_q + I_{iops} + I_{ibus} + I_{xbus}) \times FV \times T$$

where

 $\begin{array}{ll} l_q &= 110 \text{ mA}, \\ l_{iops} &= 55 \text{ mA}, \\ l_{ibus} &= D_1 \times f_1 \text{ (see Table D-1)}, \\ l_{xbus} &= l_{base} + l_{prim} + l_{exp}, \\ \text{with} \\ l_{base} &= 60 \text{ mA}, \\ l_{prim} &= D_2 \times C_2 \times f_2 \text{ (see Table D-1)}, \\ l_{exp} &= D_3 \times C_3 \times f_3 \text{ (see Table D-1)}. \end{array}$

FV is the scale factor for frequency and supply voltage, and

T is the scale factor for operating temperature.

Table D–1 describes the symbols used in the power supply current equation. Furthermore, the table displays the figure number from which the value can be obtained.

Table D–1. Current Equation Symbols

Symbol	Description	Graph/Value
lq l	Quiescent Current	110 mA
liops	Internal Operations Current	55 mA
libus	Internal Bus Operations Current	
D1	Internal Bus Data Scale Factor	Figure D–3
f1	Internal Bus Current Requirement	Figure D–2
lxbus	External Bus Operations Current	
lbase	External Bus Base Current	60 mA
^I prim	Primary Bus Operations Current	
D2	Primary Bus Data Scale Factor	Figure D–8
C2	Primary Bus Cap Load Scale Factor	Figure D-10
f2	Primary Bus Current Requirement	Figure D-4 or D-5
lexp	Expansion Bus Operations Current	· · · · ·
D3	Expansion Bus Data Scale Factor	Figure D–9
C3	Expansion Bus Cap Load Scale Factor	Figure D–10
f3	Expansion Bus Current Requirement	Figure D-6 or D-7
FV Freq/Supply Voltage Scals Factor		Figure D-11
T	Temperature Scale Factor	Figure D-12

D.4.4 Peak Versus Average Current

If current is observed over the course of an entire program, typically some segments will exhibit significantly different levels of current required for different durations of time. For example, a program may spend 80% of its time performing internal operations, drawing a current of 250 mA, and spend the remaining 20% of its time performing writes at full speed to the expansion bus, drawing 300 mA.

While knowledge of peak current levels is important in order to establish power supply requirements, some applications require information about average current. This is particularly significant if periods of high peak current are short in duration. Average current can be obtained by performing a weighted sum of the currents due to the various independent program segments over time. In the example above, the average current can be calculated as follows:

 $I = 0.8 \times 250 \ mA + 0.2 \times 300 \ mA = 260 \ mA$

Using this approach, average current for any number of program segments can be calculated.

D.4.5 Thermal Management Considerations


Heating characteristics of the TMS320C30 are dependent upon power dissipation, which is, in turn, dependent upon power supply current. When making thermal management calculations, several considerations must be made that relate to the manner in which power supply current contributes to power dissipation and to the TMS320C30 package thermal characteristics' time constant.

Depending on sources and destinations of current on the device, some current contributions to I_{DD} do not constitute a component of power dissipation at 5 volts. Accordingly, if the total current flowing into V_{DD} is used to calculate power dissipation at 5 volts, erroneously large values for power dissipation will be obtained. Power dissipation is defined as:

$$P = I \times V$$

(where P is power, I is current, and V is voltage). If device outputs are driving any DC load to a logic high level, only a minor contribution is made to power dissipation because CMOS outputs typically drive to a level within a few tenths of a volt of the power supply rails. If this is the case, subtract these current components out of the total supply current value; then calculate their contribution to power dissipation separately, and add it to the total power dissipation (see Figure D–13). If this is not done, these currents resulting from driving a logic high level into a DC load will cause unrealistically high power dissipation values. The error occurs because the currents resulting from driving a logic high level into a DC load will appear as a portion of the current used to calculate power dissipation due to V_{DD} at 5 volts.

Figure D–13. Load Currents



Calculation of TMS320C30 Power Dissipation

Furthermore, external loads draw supply only current when outputs are being driven high, because when outputs are in the logic zero state, the device is sinking current, which is supplied from an external source. Therefore, the power dissipation due to this current component will not have a contribution through I_{DD} but will contribute to power dissipation with a magnitude of:

$$P = V_{OL} \times I_{OL}$$

where V_{OL} is the low level output voltage and I_{OL} is the current being sunk by the output as shown in Figure D–13. The power dissipation component due to outputs being driven low should be calculated and added to the total power dissipation.

When outputs with DC loads are being switched, the power dissipation components from outputs being driven high and outputs being driven low are averaged and added to the total device power dissipation. Calculation of power components due to DC loading of the outputs should be made separately for each program segment before average power is calculated.

Note that any unused inputs that are left disconnected may float to a voltage level that will cause input buffer circuits to remain in the linear region and therefore contribute a significant component to power supply current. Accordingly, any unused inputs should be made inactive by being either grounded or pulled high if absolute minimum power dissipation is desired. If several unused inputs must be pulled high, they may be pulled high together through one resistor to minimize component count and board space.

When you use power dissipation values to determine thermal management considerations, you should use the average power unless the time duration of individual program segments is long. The thermal characteristics of the TMS320C30 in the 181-pin PGA package are exponential in nature with a time constant t = 4.5 minutes. Therefore, when subjected to a change in power, the temperature of the device package will reach approximately 63% of the total temperature change due to this power after 4.5 minutes. Accordingly, if the time duration of program segments exhibiting high power dissipation values is short (on the order of a few seconds), average power, calculated in the same manner as average current as described in the previous subsection, can be used.

Otherwise, maximum device temperature should be calculated on the basis of the actual time duration of the program segments involved. For example, if a particular program segment lasts for 7 minutes, then using the exponential function, it can be calculated that a device will reach approximately 80% of the temperature due to the total power dissipation during the program segment.

Note that the average power should be determined by calculating the power for each program segment (including considerations described above) and performing a time average of these values, rather than simply multiplying the average current as determined in the previous subsection, by V_{DD} .

Specific device temperature calculations are made using the TMS320C30 thermal impedance characteristics included in the TMS320C30 data sheet in Chapter 13 of the *TMS320C3x User's Guide*.

D.5 Example Supply Current Calculations

An FFT represents a typical DSP algorithm. The FFT code in Section D.8 processes data in the RAM blocks and writes the result out to zero wait-state external SRAM on the primary bus. The program executes out of zero wait state external SRAM on the primary bus, and the TMS320C30's cache is enabled. The entire algorithm consists mainly of internal bus operations and hence includes quiescent and, in general, internal operations as well. At the end of processing, the 1024 results are written out on the primary bus. Therefore, the algorithm exhibits a higher current requirement during the write portion, where the external bus is being used significantly.

D.5.1 Processing

The processing portion of the algorithm is 95% of the total algorithm. During this portion, the power supply current is required only for the internal circuitry. The processing of data is done in several loops that compose a majority of the algorithm. During these loops, two operands are transferred on every cycle. The current required for internal bus usage, then, is 55 mA taken from Figure D–2. The data is assumed to be random. A data value scale factor of 0.8 is used from Figure D–3. This value scales 55 mA, yielding 44 mA for internal bus operations. Adding 44 mA to the quiescent current requirement and internal operations current requirement yields a current requirement of 209 mA for the major portion of the algorithm.

 $I = I_q + I_{iops} + I_{ibus}$

 $I = 110 \ mA + 55 \ mA + (55 \ mA)(0.8) = 209 \ mA$

D.5.2 Data Output

The portion of the algorithm corresponding to writing out data is approximately 5% of the total algorithm. Again, the data that is being written is assumed to be random. From Figure D–3 and Figure D–8, scale factors of 0.80 and 0.85 are used for derating due to data value dependency for internal and primary buses, respectively. During the data dump portion of the code, a load and store are performed every cycle; however, the parallel load/store instruction is in an RPTS loop, so there is no contribution due to internal operations, because the instruction is fetched only once. The only internal contributions are due to quiescent and internal bus operations. Figure D–4 indicates a 170-mA current contribution due to writes every available cycle, and Figure D–6 indicates a -80-mA contribution due to not using the expansion bus (that is, greater than 18 H1 cycles between writes). Therefore, the total contribution due to this portion of the code is:

$$I = I_q + I_{ibus} + I_{xbus}$$

or,

I = 110 + (55 mA)(0.8) + 60 mA - 80 mA + (170 mA)(0.85)= 278.5 mA

D.5.3 Average

The average current is derived from the two portions of the algorithm. The processing portion took 95% of the time and required about 210 mA, and the data dump portion took the other 5% and required about 280 mA. The average is calculated as:

 $I_{avg} = (0.95)(21 \ mA) + (0.05)(280 \ mA) = 213.5 \ mA$

From the thermal characteristics specified in the *TMS320C3x User's Guide*, it can be shown that this current level corresponds to a case temperature of 43°C. This temperature meets the maximum device specification of 85°C and hence requires no forced air cooling.

D.5.4 Experimental Results

A photograph of the power supply current for the FFT is shown in the photograph in Appendix A. During the FFT processing, the current measured varied between 180 and 220 mA. The peak of the current during external writes was 270 mA, and the average current requirement, as measured on a digital multimeter was 200 mA. The calculations yielded results that were extremely close to the actual measured power supply current.


D.6 Summary

The power supply current requirement for the TMS320C30 cannot be expressed simply in terms of operating frequency, supply voltage, and output load capacitance. A more complete specification, one based on device functionality, must be used to determine a more accurate power supply current requirement. This application note presents the necessary information you will require to determine power supply specifications. The specification is based on a knowledge of the algorithm and its operation on the TMS320C30 in terms of internal and external bus usage. As devices become more complex, the application of the approach presented in this document becomes vital.

The power supply current requirement for the TMS320C30 depends on device functionality and system parameters. The components of current related to device functionality are those due to quiescent current, internal operations, internal bus operations, and external bus operations. The dependencies related to system parameters are those due to operating frequency, supply voltage, output load capacitance, and operating temperature. The typical power supply current requirement is 250 mA, and the minimum, or quiescent, is 110 mA.

The maximum current requirement is 600 mA and occurs only under WORST CASE conditions: writing alternating data (AAAAAAAA to 55555555) out of both external buses simultaneously, every cycle, with 80 pF loads and running at 33 MHz.

D.7 Photo of I_{DD} for FFT



<u>ر،</u>

D.8 FFT Assembly Code

	.GLOBL .GLOBL .GLOBL .GLOBL	FFT N M SINE	
SINTAB RAMO:	: .WORD	SINE	; setup
OUTBUF	.WORD	809800h	
	WORD	800h	
	.TEXT		
FFT:	LDP	SINTAB	; processing portion: ; quiescent, internal and ; bus operations
	LDI LSH	N,IRO -1,IRO	
; LENG	TH-TWO BUT	TERFLIES	
	LDI LDI SUBI	@RAMO,ARO IRO,RC 1,RC	
BLK1	RPTB ADDF SUBF STF	BLK1 *+AR0,*AR0 *AR0,*-AR0 R0,*-AR0	
11	STF	R1,*AR0++	
; FIRS	T PASS OF	THE DO-20 1	LOOP (STAGE K=2 IN DO-10 LOOP)
	LDI LDI LDI LSH SUBI	@RAM0,AR0 2,IR0 N,RC -2,RC 1,RC	
 BLK2 	RPTB ADDF SUBF NEGF STF STF STF	BLK2 *+AR0(IR0) *AR0,*-AR0 *+AR0,R0 R0,*-AR0(I R1,*AR0++ R0,*+AR0	IRO)
; MAIN	LOOP (FFT	STAGES)	
	LDI	N,IRO	

LOOP	LSH LDI LDI LSH LSH LSH	-2,IR0 3,R5 1,R4 2,R3 -1,IR0 1,R4 1,R3
; INNE	R LOOP (DO	-20 LOOP IN THE PROGRAM)
INLOP:	LDI	@RAMO,AR5
	LDI ADDI LDI ADDI LDI ADDI LDI SUBI ADDI LDF ADDF SUBF STF NEGF NEGF STF STF	<pre>IR0, AR0 @SINTAB, AR0 R4, IR1 AR5, AR1 1, AR1 AR1, AR3 R3, AR3 AR3, AR2 2, AR2 R3, AR2, AR4 *AR5++(IR1), R0 *+AR5(IR1), R0, R1 R0, *++AR5(IR1), R0 R1, *-AR5(IR1), R1 R0 *++AR5(IR1), R1 R0, *AR5 R1, *AR5</pre>
; INNE	RMOST LOOP	,
	LDI LSH LDI SUBI	N,IR1 -2,IR1 R4,RC 2,RC
 BLK3	RPTB MPYF MPYF ADDF SUBF SUBF SUBF STF ADDF STF SUBF STF STF	BLK3 *AR3, *+AR0(IR1), R0 *AR4, *AR0, R1 *AR4, *+AR0(IR1), R1 R0, R1, R2 *AR3, *AR0++(IR0), R0 R0, R1, R0 *AR2, R0, R1 *AR2, R0, R1 R1, *AR3++ *AR1, R2, R1 R1, *AR4 R2, *AR1, R1 R1, *AR1++ R1, *AR2
	SUBI	@RAMO,AR5

Calculation of TMS320C30 Power Dissipation

	ADDI CMPI BLTD ADDI NOP NOP	R4,AR5 N,AR5 INLOP @RAM0,AR5	
	ADDI CMPI BLE	1,R5 M,R5 LOOP	
DUMP	LDI LDI	@RAM0,AR0 @OUTBUF,AR1	; data dump portion ; quiescent, internal bus
11	LDF RPTS LDF STF STF LDI	*AR0++,R0 N-2 *AR0++,R0 R0,*AR1++ R0,*AR1++	; ops and primary bus ops
	LDI XOR STI	RAMO,AR1 @RAMO,AR0 400h,AR0 AR0,*AR1	; swap RAM banks
	B .END	FFT	

Introduction 1
Architectural Overview 2
CPU Registers, Memory, and Cache 3
Data Formats and Floating-Point Operation 4
Addressing 5
Program Flow Control 6
External Bus Operation 7
Peripherals 8
Pipeline Operation 9
Assembly Language Instructions 10
Software Applications 11
Hardware Applications 12
TMS320C3x Signal Description and Electrical Characteristics 13
Instruction Opcodes A
Development Support/Part Order Information B
Quality and Reliability
Calculation of TMS320C30 Power Dissipation D
SMJ320C30 Digital Signal Processor Data Sheet E
Quick Reference Guide

SMJ320C30 Digital Signal Processor Data Sheet

Ε

Chapter E

SMJ320C30 Digital Signal Processor Data Sheet

This appendix contains the standalone data sheet for the SMJ320C30 Digital Signal Processor.

SMJ320C30 Digital Signal Processor Data Sheet

GB Package[†]

(Top View)

4 5 6 7 8 9 1011 12131415

3

А


B C D SGUS014 --- FEBRUARY 1991

- Performance
 - -- SMJ320C30-28 (70-ns Single Cycle Instruction Execution Time)
 - 28.6 MFLOPS (Million Floating-Point Operations per Second)
 - 14.3 MIPS (Million Instructions per Second)
 - SMJ320C30-25 (80-ns Single Cycle Instruction Execution Time)
 - 25 MFLOPS
 - 12.5 MIPS
- Class B High-Reliability Processing
- One 4K × 32-Bit Single-Cycle Dual-Access On-Chip ROM Block
- Two 1K × 32-Bit Single-Cycle Dual-Access On-Chip RAM Blocks
- 64-Word × 32-Bit Instruction Cache
- 32-Bit Instruction and Data Words, 24-Bit Addresses
- 40/32-Bit Floating Point/Integer Multiplier and ALU
- 32-Bit Barrel Shifter
- Eight Extended-Precision Registers (Accumulators)
- Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units
- On-Chip Direct Memory Access (DMA) Controller for Concurrent I/O and CPU Operation
- Integer, Floating Point, and Logical Operations
- Two- and Three-Operand Instructions
- Parallel ALU and Multiplier Executions in a Single Cycle
- Block Repeat Capability
- Zero-Overhead Loops with Single-Cycle Branches
- Conditional Calls and Returns
- Interlocked Instructions for Multiprocessing Support
- Two External Interface Ports

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Taxas instruments standard warranty. Production processing does not necessarily include testing of all parameters.





[†] Pin assignments/function information are provided by the page 2 and 3 table, pin assignments.

- Two Serial Ports with Support for 8/16/32-Bit Transfers
- Two 32-Bit Timers
- 1.0 Micron EPIC[™] CMOS Technology
- 181-Pin Grid Array Ceramic Package (GB Suffix)
- Two 196-Pin Leaded Ceramic Chip Carriers

 Quad flat pack (HT Suffix)
 Quad flat pack (HT Suffix)

Copyright © 1991, Texas Instruments Incorporated

- Gull wing carrier (HU Suffix)
- 55°C to 125°C Operating Temperature Range

SGUS014 - FEBRUARY 1991

description

The SMJ320C30's internal bus and special digital processing (DSP) instruction set have the speed and flexibility to execute up to 28.6 MFLOPS (million floating-point operations per second). The SMJ320C30 optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides the design engineer with power previously unavailable on a single chip.

The SMJ320C30 can perform parallel multiply and ALU operations on integer or floating-point data in a single cycle. The processor also possesses a general-purpose register file, program cache, dedicated auxiliary register arithmetic units (ARAU), internal dual-access memories, one DMA channel supporting concurrent I/O, and a short machine-cycle time. High performance and ease of use are achieved through greater parallelism, greater accuracy, and general-purpose features.

General-purpose applications are greatly enhanced by the large address space, multiprocessor interface, internally and externally generated wait states, two external interface ports, two timers, two serial ports, and multiple interrupt structure. The SMJ320C30 supports a wide variety of system applications from host processor to dedicated coprocessor.

High-level language is more easily implemented through a register-based architecture, large address space, powerful addressing modes, flexible instruction set, and well-supported floating-point arithmetic.



SGUS014 - FEBRUARY 1991

pin functional description

GB package pin function assignments

PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION
F15 G12 G13 G14 G15	A0 A1 A2 A3 A4	C4 D5 A2 A3 B4	D0 D1 D2 D3 D4	P3 R2 N4 M5 R1	FSR0 FSX0 CLKR0 CLKX0 DR0	A13 A14 D11 C12 B13	XA0 XA1 XA2 XA3 XA4	R4 P5 N6 R5 P6	XD0 XD1 XD2 XD3 XD4
H15 H14 J15 J14 J13	A5 A6 A7 A8 A9	C5 D6 A4 B5 C6	D5 D6 D7 D8 D9	R3 M3 P1 L4 N2	DX0 FSR1 FSX1 CLKR1 CLKX1	A15 B15 C14 E12 D13	XA5 XA6 XA7 XA8 XA9	M7 R6 N7 P7 R7	XD5 XD6 XD7 XD8 XD9
K15 J12 K14 L15 K13	A10 A11 A12 A13 A14	A5 B6 D7 A6 C7	D10 D11 D12 D13 D14	N1 P2 F14 E15	DR1 DX1 EMU0 EMU1	C15 D14 E13 J3 J4	XA10 XA11 XA12 RSV0 RSV1	P8 R8 R9 P9 N9	XD10 XD11 XD12 XD13 XD14
L14 M15 K12 L13 M14	A15 A16 A17 A18 A19	B7 A7 A8 B8 A9	D15 D16 D17 D18 D19	F13 E14 F12 C1 M6	EMU2 EMU3 EMU4 EMU5 EMU6	K1 K2 L1 K3 L2	RSV2 RSV3 RSV4 RSV5 RSV6	R10 M9 P10 R11 N10	XD15 XD16 XD17 XD18 XD19
N15 M13 L12 N14 E5	A20 A21 A22 A23 LOCATOR	89 C9 A10 D9 B10	D20 D21 D22 D23 D24	B3 A1 C2 B1	H1 H3 X1 X2/CLKIN	K4 M1 L3 M2 D12	RSV7 RSV8 RSV9 RSV10 ADVDD	P/11 R12 M10 N11 P12	XD20 XD21 XD22 XD23 XD24
G1 H2 H1 J1 J2	IACK INTO INT1 INT2 INT3	A11 C10 B11 A12 D10	D25 D26 D27 D28 D29	P4 N5 G2 G3	TCLK0 TCLK1 XF0 XF1	H11 D4 E8 L8 M12	ADVDD DDVDD DDVDD IODVDD IODVDD IODVDD	R13 R14 M11 N12 P13	XD25 XD26 XD27 XD28 XD29
D15 E3 E1 F1 G4	MC/MP MSTRB RDY RESET R/W	C11 B12 F3 E2	D30 D31 <u>HOLD</u> HOLDA	D3 E4 H4 D8 M8	V _{BBP} V _{SUBS} V _{DD} V _{DD} V _{DD}	H5 M4 B2 P14 C8	MDVDD PDVDD CVSS CVSS VSS	R15 P15 C3 C13 N3	XD30 XD31 DVSS DVSS DVSS
F2 F4	STRB IOSTRB	D2 D1	XRDY XR1W	H12 N8	V _{DD} V _{SS}	H3 H13	V _{SS} V _{SS}	N13 B14	DV _{SS} IV _{SS}

NOTES: 1. ADV_{DD}, DDV_{DD}, IODV_{DD}, MDV_{DD}, and PDV_{DD} pins are on a common plane internal to the device. 2. V_{DD} pins are on a common plane internal to the device.

V_{SS}, CV_{SS}, and IV_{SS} pins are on a common plane internal to the device.
 DV_{SS} pins are on a common plane internal to the device.



SGUS014 - FEBRUARY 1991

HU/HT package pin function assignments

PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION
1	PDVDD	41	XD23	81	A1	121	D19	161	HOLD
2	PDVDD	42	XD24	82	A0	122	D18	162	MDVDD
3	DR0	43	XD25	83	EMUO	123	VDD	163	MDVDD
4	FSR0	44	XD26	84	EMU1	124	VDD	164	RDY
5	CLKRO	45	XD27	85	EMU2	125	VSS	165	STRB
6	CLKX0	46	XD28	86	EMU3	126	VSS	166	R/₩
7	FSX0	47	XD29	87	EMU4	127	D17	167	RESET
8	DX0	48	XD30	88	MC/MP	128	D16	168	XF1
9	TCLKO	49	IODVDD	89	XA12	129	D15	169	XFO
10	TCLK1	50	DVSS	90	XA11	130	D14	170	IACK
11	EMU6	51	CVSS	91	XA10	131	D13	171	INTO
12	XD0	52	CVSS	92	XA9	132	D12	172	V _{DD}
13	XD1	53	XD31	93	XA8	133	D11	173	VDD
14	XD2	54	A23	94	XA7	134	D10	174	VSS
15		55	A22	95	XA6	135	D9 -	175	Vss INT1
16	IODVDD	56	A21	96	IVSS	136	D8	176	INT1
17	XD3	57	A20	97	IVSS	137	D7	177	INT2
18	XD4	58	A19	98	DVSS	138	D6	178	ĪNT3
19	XD5	59	A18	99	VSUBS	139	D5	179	RSV0
20	XD6	60	A17	100	ADVDD	140	D4	180	RSV1
21	XD7	61	A16	101	ADVDD	+ 141	D3	181	RSV2
22	XD8	62	A15	102	XA5	142	D2	182	RSV3
23	XD9	63	A14	103	XA4	143	D1	183	RSV4
24	XD10	64	ADVDD	104	XA3	144	D0	184	RSV5
25	VDD	65	A13	105	XA2	145	H1	185	RSV6
26	VDD	66	A12	106	XA1	146	НЗ	186	RSV7
27	VSS	67	A11	107	XAO	147	DDVDD	187	RSV8
28	VSS	68	A10	108	D31	148	DVSS	188	RSV9
29	XD11	69	A9	109	D30	149	CVSS	189	RSV10
30	XD12	70	A8	110	D29	150	CVSS	190	DR1
31	XD13	71	A7	111	D28	151	X2/CLKIN	191	FSR1
32	XD14	72	A6	112	D27	152	X1	192	CLKR1
33	XD15	73	VDD	113	D26	153	VSUBS	193	CLKX1
34	XD16	74	VDD	114	DDVDD	154	VBBP	194	FSX1
35	XD17	75	Vss	115	D25	155	EMU5	195	DX1
36	XD18	76	VSS	116	D24	156	XRDY,	196	DVSS
37	XD19	77	A5	117	D23	157	MSTRB	1	
38	XD20	78	A4	118	D22	158	IOSTRB		
39	XD21	79	A3	119	D21	159	XR/W		
40	XD22	80	A2	120	D20	160	HOLDA		

NOTES: 1. ADV_{DD}, DDV_{DD}, IODV_{DD}, MDV_{DD}, and PDV_{DD} pins are on a common plane internal to the device.
2. V_{DD} pins are on a common plane internal to the device.
3. V_{SS}, CV_{SS}, and IV_{SS} pins are on a common plane internal to the device.
4. DV_{SS} pins are on a common plane internal to the device.



signal descriptions.

This section gives signal descriptions for the SMJ320C30 device in the microprocessor mode. The following tables list each signal, the number of pins, function, and operating mode(s), i.e., input, output, or high-impedance state as indicated by I, O, or Z. All pins labelled NC are not to be connected by the user. A line over a signal name (e.g., RESET) indicates that the signal is active low (true at a logic 0 level). The signals are grouped according to function.

signal descriptions

PIN 1/(1/0/z†	DESCRIPTION		
NAME	NOs.	1/0/2	PRIMARY BUS INTERFACE		
D31-D0	32	I/O/Z	32-bit data port of the primary bus interface.		
A23-A0	24	O/Z	24-bit address port of the primary bus interface.		
R/W	1	O/Z	Read/write signal for primary bus interface. This pin is high when a read is performed and low when a write is performed over the parallel interface.		
STRB	1	O/Z	External access strobe for the primary bus interface.		
RDY	1	I	Ready signal. This pin indicates that the external device is prepared for a primary bus inter- face transaction to complete. As long as $\overline{\text{RDY}}$ is a logic high, the data and address buses of the primary bus interface remain valid.		
HOLD	1	1	Hold signal for primary bus interface. When HOLD is a logic low, any ongoing transaction is completed. The A23-A0, D31-D0, STRB, and RW signals are placed in a high-impedance state, and all transactions over the primary bus interface are held until HOLD becomes a logic high.		
HOLDA	1	0	Hold acknowledge signal for primary bus interface. This signal is generated in response t logic low on HOLD. It signals that A23-A0, D31-D0, STRB, and R/W are placed in a high pedance state and that all transactions over the bus will be held. HOLDA will be high in r sponse to a logic high of HOLD.		
			EXPANSION BUS INTERFACE		
XD31-XD0	32	1/0/Z	32-bit data port of the expansion bus interface.		
XA12-XA0	13	O/Z	13-bit address port of the expansion bus interface.		
XR∕₩	1.	O/Z	Read/write signal for expansion bus interface. When a read is performed, this pin is held high; when a write is performed, this pin is low.		
MSTRB	1	0	External memory access strobe for the expansion bus interface.		
IOSTRB	1	0	External I/O access strobe for the expansion bus interface.		
XRDY	1	I	Ready signal. This pin indicates that the external device is prepared for an expansion bus interface transaction to complete. As long as XRDY is high, the data and address buses of the expansion bus interface remain valid.		
			CONTROL SIGNALS		
RESET	1	I	Reset. When this pin is a logic low, the device is placed in the reset condition. When RESET becomes a logic high, execution begins from the location specified by the reset vector.		
INT3-INTO	4	I	External interrupts.		
IACK	1.	0	Interrupt acknowledge signal. IACK is set to 1 by the IACK instruction. This can be used to indicate the beginning or end of an interrupt service routine.		
MC/MP	1	1	Microcomputer/microprocessor mode pin.		
XF1, XF0	2	1/0	External flag pins. They are used as general-purpose I/O pins or to support interlocked processor instructions.		

[†] Input, output, high-impedance state.



SGUS014 --- FEBRUARY 1991

signal descriptions (continued)

PIN 1/0/Z [†]		1/0/71	DESCRIPTION				
NAME NOs.] "0,2	SERIAL PORT 0 SIGNALS				
CLKX0	1	1/0	Serial port 0 transmit clock. This pin serves as the serial shift clock for the serial port 0 transmitter				
DX0	1	O/Z	Data transmit output. Serial port 0 transmits serial data on this pin.				
FSX0	1	1/0	Frame synchronization pulse for transmit. The FSX0 pulse initiates the transmit data proces over pin DX0.				
CLKR0	1	1/0	Serial port 0 receive clock. This pin serves as the serial shift clock for the serial port 0 receiver				
DR0	1	1	Data receive. Serial port 0 receives serial data via the DR0 pin.				
FSR0	1	I	Frame synchronization pulse for receive. The FSR0 pulse initiates the receive data process ove DR0.				
			SERIAL PORT 1 SIGNALS				
CLKX1	1	1/0	Serial port 1 transmit clock. This pin serves as the serial shift clock for the serial port 1 transmitte				
DX1	1	O/Z	Data transmit output. Serial port 1 transmits serial data on this pin.				
FSX1	1	1/0	Frame synchronization pulse for transmit. The FSX1 pulse initiates the transmit data proces over pin DX1.				
CLKR1	1	1/0	Serial port 1 receive clock. This pin serves as the serial shift clock for the serial port 1 receiver				
DR1	1	1	Data receive. Serial port 1 receives serial data via the DR1 pin.				
FSR1	1	1	Frame synchronization pulse for receive. The FSR1 pulse initiates the receive data process over DR1.				
		- h arang	TIMER 0 SIGNALS				
TCLK0	1	1/0	Timer clock. As an input, TCLK0 is used by timer 0 to count external pulses. As an output pin TCLK0 outputs pulses generated by timer 0.				
	- 		TIMER 1 SIGNALS				
TCLK1	1	1/0	Timer clock. As an input, TCLK1 is used by timer 1 to count external pulses. As an output pin TCLK1 outputs pulses generated by timer 1.				
		· · · · · · · · · · · · · · · · · · ·	SUPPLY AND OSCILLATOR SIGNALS (see Note 5)				
VDD	4/8	1	+5 V supply pin.				
IODVDD	2/3	1	+5 V supply pin.				
ADVDD	2/3	1	+5 V supply pin.				
PDVDD	1/2	1	+5 V supply pin.				
DDVDD	2/2	1	+5 V supply pin.				
MDVDD	1/2	1	+5 V supply pin.				
V _{SS}	4/8	1	Ground pin.				
DVSS	4/4	1	Ground pin.				
CVSS	2/4	1	Ground pin.				
IVSS	1/2	1	Ground pin.				
VBBP	1/1	NC	VBB pump oscillator output.				
VSUBS	1/2	1	Substrate pin. Tie to ground.				
X1	1	0	Output pin from the internal oscillator for the crystal. If a crystal is not used, this pin should be left unconnected.				
X2/CLKIN	1	· · I	Input pin to the internal oscillator from the crystal or a clock.				
H1	1	0	External H1 clock. This clock has a period equal to twice CLKIN.				
НЗ	1	0	External H3 clock. This clock has a period equal to twice CLKIN.				

[†] Input, output, high-impedance state. NOTE 5: GB/HU power pins.



SGUS014 --- FEBRUARY 1991

signal descriptions (concluded)

PIN		1/0/z†	DESCRIPTION
NAME	NOs.		RESERVED
EMU0-EMU2	3	1	Reserved. Use pullups to +5 volts.
EMU3	1	0	Reserved.
EMU4	1	1	Reserved. Use pullups to +5 volts.
EMU5, EMU6	2	NC	Reserved.
RSV0-RSV10	11	I	Reserved. Use pullups to +5 volts.

[†] Input, output, high-impedance state.

CAUTION

Follow the connections specified for the reserved pins. All pullup resistors must be $20 \text{ k}\Omega$. All +5 volt supply pins must be connected to a common supply plane, and all ground pins must be connected to a common ground plane.

ELECTRICAL SPECIFICATIONS

absolute maximum ratings over specified temperature range (unless otherwise noted) [‡]

Supply voltage range, V _{CC} – 0.3 V to 7	٧V
Input voltage range 0.3 V to 7	'V
Output voltage range	'V
Continuous power dissipation (see Note 11) 3.15	W
Minimum free air operating temperature	°C
Maximum operating case temperature 125	°C
Storage temperature range	°C
[‡] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating of functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" sect of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.	

NOTES: 6. All voltage values are with respect to VSS.

7. Actual operating power will be less. This value was obtained under specially produced worst-case test conditions, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to both primary and extension buses at the maximum rate possible. See normal (I_{CC}) current specification in the "electrical characteristics" table and also read Calculation of TMS320C30 Power Dissipation Application Report.



SGUS014 - FEBRUARY 1991

recommended operating conditions (see Note 8)

			MIN	NOM	MAX	UNIT
V _{DD}	Supply voltages SMJ320C30-28 SMJ320C30-25	SMJ320C30-28	4.75	5,	5.25	v
		4.5	5	5.5	•	
Vss	Supply voltages (CVSS, etc.)			0		V
VIH	High-level input voltage		2.1		V _{DD} + 0.3§	V
Vтн	CLKIN high-level input voltage for CLKIN		3		V _{DD} +0.3§	۲V
VIL	Low-level input voltage		- 0.3 [§]		0.8	V
юн	High-level output current				- 300 ´	μA
IOL	Low-level output current				2	mA
тс	Operating case temperature				125	°C
TA	Operating free-air temperature		- 55			°C

[§] These values derived from characterization but not tested.

NOTE 8: All input and output voltages are TTL compatible.

electrical characteristics over specified temperature range

	PARAMETER	MIN	NOM	MAX	UNIT
Vон	High-level output voltage (V _{DD} = Min, I _{OH} = Max)	2.4	3		v
VOL	Low-level output voltage (VDD = Min, IOL = Max)		0.3	0.6	v
VOLX	Low-level output voltage (V _{DD} = Min, I _{OL} = Max), (XA12-XA0)			0.6†	v
IZ	Three-state current (V _{DD} = Max)			± 20	μΑ
1	Input current (VI = VSS to VDD)			± 10	μΑ
lip	Input current (Inputs with internal pullups) (see Note 12)	- 400		20	μΑ
lic	Input current (X2/CLKIN), (VI = VSS to VCC)			± 50	μΑ
lcc	Supply current (V _{DD} = Max, f _x = Max) (see Note 13)		200	,600	mA
CI	Input capacitance			15‡	рF
CO	Output capacitance			20‡	pF
CX	X2/CLKIN capacitance			25‡	pF

[†] Derived from characterization and not tested.

[‡] Derived by design but not tested.

NOTES: 9. All nominal values are at VDD = 5 V, TA = 25°C.

10. fx is the input clock frequency.

11. All input and output voltage levels are TTL compatible.

12. Pins with internal pullup devices: INT0-INT3, MC/MP, RSV0-RSV10.

13. Actual operating current will be less than this maximum value. This value was obtained under specially produced worst-case test conditions, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to both primary and expansion buses at the maximum rate possible. See Calculation of TMS320C30 Power Dissipation Application Report.



SGUS014 - FEBRUARY 1991




Figure 1. Test Load Circuit

signal transition levels

TTL-level outputs are driven to a minimum logic-high level of 2.4 volts and to a maximum logic-low level of 0.6 volts. Output transition times are specified as follows.

For a high-to-low transition on a TTL-compatible output signal, the level at which the output is said to be no longer high is 2 volts, and the level at which the output is said to be low is 1 volt. For a low-to-high transition, the level at which the output is said to be no longer low is 1 volt, and the level at which the output is said to be high is 2 volts.




Figure 2. TTL-Level Outputs

Transition times for TTL-compatible inputs are specified as follows. For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 2.1 volts, and the level at which the input is said to be low is 0.8 volt. For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is 0.8 volt, and the level at which the input is said to be no longer low is 0.8 volt.




Figure 3. TTL-Level Inputs



SGUS014 - FEBRUARY 1991

timing parameters for CLKIN, H1, and H3 (see Note 11)


NO.		SMJ320	SMJ320C30-28		SMJ320C30-25		
	PARAMETER		MIN	MAX	MIN	MAX	UNIT
1	tf(CI)	CLKIN fall time		5†		5†	ns
2	tw(CIL)	CLKIN low pulse duration t _{C(CI)} = min (see Note 15)	12.5		14		ns
3	tw(CIH)	CLKIN high pulse duration t _{C(CI)} = min (see Note 15)	12.5		14		ns
4	tr(CI)	CLKIN rise time		5†		5†	ns
5	tc(CI)	CLKIN cycle time	35		40		ns
6	^t f(H)	H1/H3 fall time		3		4	ns
7	^t w(HL)	H1/H3 low pulse duration (see Note 14)	P-6		P-6		ns
8	tw(HH)	H1/H3 high pulse duration (see Note 14)	P - 7		P – 7		ns
9	tr(H)	H1/H3 rise time		4		4	ns
9.1	td(HL-HH)	Delay from H1(H3) low to H3(H1) high	0†	5	0†	5	ns
10	tc(H)	H1/H3 cycle time	70	606	80	606	ns

[†] Derived by design but not tested.


NOTES: 11. All input and output voltages are TTL compatible.

14. P = t_{c(CI)}
15. Rise and fall times, assuming a 35–65% duty cycle, are incorporated within this specification. See X2/CLKIN timing below.

X2/CLKIN timing



H1/H3 timing





SGUS014 --- FEBRUARY 1991

memory read/write cycle timing ($\overline{MSTRB} = 0$)

		SMJ320C30-28		SMJ320C30-25			
NO.	PARAMETER		MIN	MAX	MIN	MAX	UNIT
11	td(H1L-(M)SL)	H1 low to (M)STRB low	0‡	10	0‡	10	ns
12	td(H1L-(M)SH)	H1 low to (M)STRB high	0‡	10	0‡	10	ns
13.1	^t d(H1H-RWL)	H1 high to R/W low	0‡	10	0‡	10	ns
13.2	td(H1H-XRWL)	H1 high to (X)R/W low	0‡	17	0‡	18	ns
14.1	td(H1L-A)	H1 low to A valid	0‡	16	0‡	18	ns
14.2	td(H1L-XA)	H1 low to (X)A valid	0‡	12	0‡	14	ns
15.1	^t su(D)R	D valid before H1 low (read)	19		19		ns
15.2	t _{su} (XD)R	(X)D setup before H1 low (read)	20		20		ns
16	^t h((X)D)R	(X)D hold time after H1 low (read)	0†		0†		ns
17.1	tsu(RDY)	RDY setup before H1 high	10		10		ns
17.2	tsu(XRDY)	XRDY setup before H1 high	10		12		ns
18	^t h((X)RDY)	XRDY hold time after H1 high	0		0		ns
19	td(H1H-(X)RWH)	H1 high to (X)R/W high (write)		12		12	ns
20	t _v ((X)D)W	(X)D valid after H1 low (write)		20		20	ns
21	^t h((X)D)W	(X)D hold time after H1 high (write)	0		0		ns
22.1	^t d(H1H-A)	H1 high to A valid on back-to-back write cycles (write)		22		22	ns
22.2	^t d(H1H-XA)	H1 high to XA valid on back-to-back write cycles (write)		32		32	ns
26	td(A-XRDY)	(X)RDY delay from A valid		8†		8†	ns


[†] These values derived from characterization but not tested.

[‡] These values derived by design but not tested.




SGUS014 - FEBRUARY 1991

memory read cycle timing ($\overline{\text{MSTRB}} = 0$)



memory write cycle timing ($\overline{MSTRB} = 0$)






E-14

SGUS014 --- FEBRUARY 1991

memory read cycle timing (IOSTRB = 0)

			SMJ320	SMJ320C30-28		SMJ320C30-25		
NO.		PARAMETER	MIN	MAX	MIN	MAX	UNIT	
27	td(H1H-IOSL)	H1 high to IOSTRB low	0‡	11	0‡	11	ns	
28	td(H1H-IOSH)	H1 high to IOSTRB high	0‡	10	0‡	10	ns	
29	td(H1L-XRWH)	H1 low to XR/W high	0‡	10	0‡	12	ns	
30	^t d(H1L-XA)	H1 low to XA valid	0‡	11	0‡	13	ns	
31	tsu(XD)R	XD setup before H1 high	15		15		ns	
32	^t h(XD)R	XD hold time after H1 high	01		01		ns	
33	tsu(XRDY)	XRDY setup before H1 high	10		12		ns	
34	^t h(XRDY)	XRDY hold time after H1 high	0		0		ns	

[†] These values derived from characterization but not tested.
[‡] These values derived by design but not tested.






SGUS014 --- FEBRUARY 1991

memory write cycle timing ($\overline{IOSTRB} = 0$)

	T		SMJ32	0C30-28	SMJ320	C30-25	
NO.		PARAMETER	MIN	MAX	MIN	MAX	UNIT
35	td(H1L-XRWL)	H1 low to (X)R/W low	0†	15	0†	15	ns
36	t _v (XD)W	XD valid after H1 high		30		30	ns
37	th(XD)W	XD hold time after H1 low	0		0		ns

[†] These values derived by design but not tested.






SGUS014 - FEBRUARY 1991

timing for XF0 and XF1 when executing LDFI or LDII

	BADANETED		SMJ32	SMJ320C30-28		SMJ320C30-25	
NO.	PARAMETER	MIN	MAX	MIN	МАХ	UNIT	
38	td(H3H-XFOL)	H3 high to XF0 low		15		15	ns
39	t _{su} (XF1)	XF1 valid before H1 low	15		15		ns
40	th(XF1)	XF1 hold time after H1 low	0		0		ns






SGUS014 --- FEBRUARY 1991


timing for XF0 when executing a STFI or STII

ſ	NO	NO. PARAMETER	SMJ32	SMJ320C30-28		SMJ320C30-25	
	NO.		MIN	МАХ	MIN	МАХ	UNIT
	41	td(H3H-XF0H) H3 high to XF0 high		20		20	ns




timing for XF0 and XF1 when executing a SIGI

	PARAMETER		SMJ32	SMJ320C30-28		C30-25	
NO.		PARAMETER	MIN	МАХ	MIN	МАХ	UNIT
41	td(H3H-XF0L)	H3 high to XF0 low		15		15	ns
42	td(H3H-XF0H)	H3 high to XF0 high		20		20	ns
43	t _{su} (XF1)	XF1 valid before H1 low	12		12		ns
44	^t h(XF1)	XF1 hold time after H1 low	0		0		ns





SGUS014 - FEBRUARY 1991




timing for loading XF register when configured as an output pin

change of XF from output to input mode

			SMJ32	DC30-28	SMJ320	SMJ320C30-25	
NO.		PARAMETER	MIN	MAX	MIN	МАХ	דואט
46	^t h(H3H-XFOI)	XF hold after H3 high		20 †		20 †	ns
47	t _{su(XF)}	XF setup before H1 low	12		12		ns
48	th(XF)	XF hold time after H1 low	0		0		ns

[†] These values derived from characterization but not tested.






SGUS014 --- FEBRUARY 1991

change of XF from input to output mode

	PARAMETER	SMJ32	SMJ320C30-28		SMJ320C30-25	
NO.	PARAMETER	MIN	MAX	MIN	MAX	UNIT
49	H3 high to XF switching from td(H3H-XFIO) input to output	·	20		20	ns






SGUS014 --- FEBRUARY 1991

NO.			SMJ32	0C30-28	SMJ320	C30-25	
NU.		PARAMETER	MIN	MAX	MIN	MAX	דואט
50	tsu(RESET)	Setup for RESET before CLKIN low	10		10		ns
51	td(CLKINH-H1H)	CLKIN high to H1 high	5	18	5	18	ns
52	td(CLKINH-H1L)	CLKIN high to H1 low	5	18	5	18	ns
53	^t su(RESETH-H1L)	Setup for RESET high before H1 low and after 10 H1 clock cycles	15†		15†		ns
54	td(CLKINH-H3L)	CLKIN high to H3 low	5	18	5	18	ns
55	td(CLKINH-H3H)	CLKIN high to H3 high	5	18	5	18	ns
56	^t dis(H1H-XD)	H1 high to (X)D three state		20†		20†	ns
57	^t dis(H3H-XA)	H3 high to (X)A three state		12†		12†	ns
58	td(H3H-CONTROLH)	H3 high to control signals high		10†		10†	ns
59	td(H1H-IACKH)	H1 high to IACK high		12†		12†	ns
60	tdis(RESETL-ASYNCH)	RESET low to asynchronously reset signals three state		25†		25†	ns

reset timing

[†] These values derived from characterization but not tested.



NOTES: 16. (X)D includes D31-D0 and XD31-XD0.

- 17. X(A) includes A23-A0, XA12-XA0, and R/W.
- 18. Control signals include STRB, MSTRB, and IOSTRB.
- 19. Asynchronously reset signals include XF1, XF0, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, CLKX1, DX1, FSX1, CLKR1, DR1, FSR1, TCLK0, and TCLK1.
- 20. RESET is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown will occur; otherwise, an additional delay of one clock cycle may occur.
- Note that the R/W and XR/W outputs are placed in a high impedance state during reset and can be provided with a resistive pull-up, nominally 20 kΩ, if undesirable spurious writes could be caused when these outputs go low.

SGUS014 - FEBRUARY 1991


INT3-INT0 response timing

	PARAMETER		SMJ320C30-28			SI	-25	UNIT	
NO.			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
61	t _{su(INT)}	INT3-INT0 setup before H1 low	15			15			ns
62	tw(INT) (see Note 22)	Interrupt pulse width to guarantee one interrupt seen	Р	1.5P	< 2P†	Р	1.5P	< 2P†	ns

[†] These values derived from characterization but not tested. P = One H1 period.

NOTES: 22. Interrupt pulse width must be at least 1 P wide to guarantee it will be seen. It must be less than 2 P wide to guarantee it will be responded to only once. The recommended pulse width is 1.5 P.

23. INT is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown will occur; otherwise, an additional delay of one clock cycle may occur.






SGUS014 - FEBRUARY 1991

IACK timing

			SMJ320C30-28		0C30-25	
NO.	PARAMETER	MIN	МАХ	MIN	MAX	UNIT
63	td(H1H-IACKL) H1 high to IACK low		12		12	ns
64	H1 high to IACK high during first cycle of IACK instruction td(H1H-IACKH) data read		12		12	ns

NOTE 24: The IACK output is active for the entire duration of the bus cycle and is therefore extended if the bus cycle utilizes wait states.





SGUS014 - FEBRUARY 1991

serial port timing


NO.		DADAUSTED		SMJ320	C30-28	SMJ320	C30-25	
NO.		PARAMETER		MIN	МАХ	MIN	MAX	דואט -
65	td(H1-SCK)	H1 high to internal CL	.KX/R		17		17	ns
66	•		CLKX/R ext	t _{c(H)} ×2.5		t _{c(H)} x2.5		
60	^t c(SCK)	CLKX/R cycle time	CLKX/R int	t _{c(H)} ×2	2 t _{c(H)} x2 ^{32‡}	t _{c(H)} x2	2 tc(H)×232‡	ns
67	1.0000	CLKX/R high/low	CLKX/R ext	t _{c(H)} +15†		t _{c(H)} +15†		
07	^t w(SCK)	pulse width	CLKX/R int	[t _{c(SCK)} /2]15	[t _{c(SCK)} /2]+5	[t _{c(SCK)} /2]-15	[t _{c(SCK)} /2]+5	ns
68	tr(SCK).	CLKX/R rise time			8†		8†	ns
69	tf(SCK)	CLKX/R fall time			8†		8†	ns
70	1.000	CLKX to DX valid	CLKX ext		35		35	
70	^t d(DX)	CERX IO DX Valid	CLKX int		20		20	ns
71	1 (00)	DR setup before	CLKR ext	10		10		ns
71	^t su(DR)	CLKX low	CLKR int	25		25		1 115
72	•	DR hold from	CLKR ext	10		10	· · · · · · · · · · · · · · · · · · ·	
12	^t h(DR)	CLKR low	CLKR int	ot		0†	-	ns
73	•	CLKX to internal	CLKX ext		32		32	
13	^t d(FSX)	FSX high/low	CLKX int		17		17	ns
74	t (505)	FSR setup before	CLKR ext	10		10	*****	
74	^t su(FSR)	CLKR low	CLKR int	10		10		ns
75	A	COV/D is such hald	CLKX/R ext	10		10		
/5	^t h(FS)	FSX/R input hold	CLKX/R int	ot		0†	······	ns
76	•	External FSX setup	CLKX ext	-[t _{c(H)} -8]	[t _{c(CLK)} /2]-10 [‡]	-[t _{c(H)} -8]	[t _{c(CLK)} /2]-10 [‡]	
10	t _{su(FSX)}	before CLKX	CLKX int	-[t _{c(H)} -21]	tc(CLKX)/2 [‡]	-[t _{c(H)} -21]	tc(CLKX)/2 [‡]	ns.
		CLKX to first DX bit,	CLKX ext		36		36	
77	^t d(CH-DX)∨	FSX precedes CLKX high	CLKX int		21		21	ns
78	^t d(FSX-DX)V	FSX to first DX bit, CL FSX	KX precedes		36	·	36	ns
79	^t dDXZ	CLKX high to DX hig last data bit	h Z following		20†		20 [†]	ns

[†] These values derived from characterization but not tested.

[‡] These values derived by design but not tested.




SGUS014 --- FEBRUARY 1991



serial port timing, fixed data rate mode

NOTES:25. Timing diagrams show operations with CLKXP = CLKRP = FSXP = FSRP = 0. 26. These timings are valid for all serial port modes, including handshake, except where otherwise indicated.



serial port timing, variable data rate mode

NOTES:27. Timings are valid for all serial port modes, including handshake, except where otherwise indicated.

25. Timing diagrams show operations with CLKXP = CLKRP = FSXP = FSRP = 0.

28. Timings not expressly specified for variable data rate mode are the same as those for fixed data rate mode.



SGUS014 -- FEBRUARY 1991


HOLD/HOLDA timing

	PARAMETER		SMJ320	C30-28	SMJ320	C30-25	11117
NO.		PARAMETER	MIN	MAX	MIN	МАХ	UNIT
80	t _{su} (HOLD)	HOLD valid before H1 low	15		15		ns
81	t _v (HOLDA)	HOLDA valid after H1 low	0‡	10	0‡	10	ns
82	^t w(HOLD)	HOLD low width	2		2		H1 cycles
83	tw(HOLDA)	HOLDA low width	t _{cH} -5†		t _{cH} -5†		ns
84	td(H1L-SH)H	H1 low to STRB high for a HOLD	0‡	10†	0‡	10†	ns
85	tdis(H1L-S)	H1 low to STRB high impedance state	0‡	10†	0‡	10†	ns
86	ten(H1L-S)	H1 low to STRB active	0‡	10†	0‡	10†	ns
87	tdis(H1L-RW)	H1 low to R/W high impedance state	0‡	10†	0‡	10†	ns
88	ten(H1L-RW)	H1 low to R/W active	0‡	10†	0‡	10†	ns
89	tdis(H1L-A)	H1 low to address high impedance state	0‡	15†	0‡	15†	ns
90	ten(H1L-A)	H1 low to address valid	0‡	15†	0‡	15†	ns
91	tdis(H1H-D)	H1 high to data impedance state	0‡	15†	0‡	15†	ns

[†] These values derived from characterization but not tested.

[‡] These values derived by design but not tested.

NOTE 29: HOLD is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown will occur; otherwise, an additional delay of one clock cycle may occur.






SGUS014 -- FEBRUARY 1991

peripheral pin general-purpose I/O timing

			SMJ32	SMJ320	UNIT		
NO.		PARAMETER	MIN	MAX	MIN	MAX	UNIT
92	tsu(GPIOH1L)	General-purpose input setup time before H1 low	15		15		ns
93	th(GPIOH1L)	General-purpose input hold time after H1 low	0		0		ns
94	td(GPIOH1H)	General-purpose output delay after H1 low		15		15	ns


NOTE 30: Peripheral pins include CLKX0/1, CLKR0/1, DX0/1, DR0/1, FSX0/1, FSR0/1, and TCLK0/1. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.



timer pin timing

		SMJ32	SMJ320C30-28			UNIT	
NO.	PARAN	MIN	MAX	MIN	MAX		
78	tsu(TCLKH1L) TCLK setup before H1 I	ow	15		15		ns
79	th(TCLKH1L) TCLK hold after H1 low		0		0	•	ns
80	td(TCLKH1H) TCLK valid after H1 hig	h		15		15	ns

NOTE 31: Period and polarity of valid logic level are specified by contents of internal control registers.






SGUS014 --- FEBRUARY 1991

10		BADANETCD	SMJ32	SMJ320C30-28			
NO.		PARAMETER	MIN	MAX	MIN	MAX	UNIT
98	th(H3H)	Hold after H1 high		15†		15†	ns
99	tsu(GPIOH1L)	Peripheral pin setup before H1 low	15		15		ns
100	th(GPIOH1L)	Peripheral pin hold after H1 low	0		0		ns

change of peripheral pin from general purpose output to input mode

[†] These values derived from characterization but not tested.





SGUS014 - FEBRUARY 1991

NO	DADAMETED	SMJ320	C30-28	SMJ32	11117	
NO.	PARAMETER	MIN	MAX	MIN	MAX	UNIT
101	¹ d(GPIOH1H) H1 high to peripherial pin switching from input to output		15		15	ns
	Execution of Store of Peripheral Control Register H3		\		/	
	H1	/	, 	$\overline{}$	/	
10	Control Bit		 	_		
f	Peripheral Pin			↓ 10 /		

change of peripheral pin from general-purpose input to output mode




SGUS014 - FEBRUARY 1991

SMJ320C30 part order information


DEVICE	TECHNOLOGY	POWER SUPPLY	OPERATING FREQUENCY	PACKAGE TYPE	PROCESSING
SMJ320C30GBM25	1.0-µm CMOS	5 V ± 10%	25 MHz	Ceramic 181-pin PGA	Class B
SM320C30GBM25	1.0-µm CMOS	5 V ± 10%	25 MHz	Ceramic 181-pin PGA	Std
SMJ320C30GBM28	1.0-µm CMOS	5 V ± 5%	28 MHz	Ceramic 181-pin PGA	Class B
SM320C30GBM28	1.0-µm CMOS	5 V ± 5%	28 MHz	Ceramic 181-pin PGA	Std
SMJ320C30HUM25	1.0-µm CMOS	5 V ± 10%	25 MHz	Ceramic 196-pin gullwing leaded carrier	Class B
SM320C30HUM25	1.0-µm CMOS	5 V ± 10%	25 MHz	Ceramic 196-pin gullwing leaded carrier	Std
SMJ320C30HUM28	1.0-µm CMOS	5 V ± 5%	28 MHz	Ceramic 196-pin gullwing leaded carrier	Class B
SM320C30HUM28	1.0-µm CMOS	5 V ± 5%	28 MHz	Ceramic 196-pin gullwing leaded carrier	Std
SMJ320C30HTM25	1.0-µm CMOS	5 V ± 10%	25 MHz	Ceramic 196-pin quad flatpack	Class B
SM320C30HTM25	1.0-µm CMOS	5 V ± 10%	25 MHz	Ceramic 196-pin quad flatpack	Std
SMJ320C30HTM28	1.0-µm CMOS	5 V ± 5%	28 MHz	Ceramic 196-pin quad flatpack	Class B
SM320C30HTM28	1.0-µm CMOS	5 V ± 5%	28 MHz	Ceramic 196-pin quad flatpack	Std







SGUS014 --- FEBRUARY 1991




ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES



SGUS014 --- FEBRUARY 1991


HU 196-lead ceramic leaded chip carrier (gullwing)



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES



SGUS014 - FEBRUARY 1991



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

TEXAS INSTRUMENTS

SMJ320C30 Digital Signal Processor Data Sheet

Introduction	1
Architectural Overview	2
CPU Registers, Memory, and Cache	3
Data Formats and Floating-Point Operation	4
Addressing	5
Program Flow Control	6
External Bus Operation	7
Peripherals	8 ° 2002
Pipeline Operation	9
Assembly Language Instructions	10
Software Applications	11
Hardware Applications	12
TMS320C3x Signal Description and Electrical Characteristics	13
Instruction Opcodes	A
Development Support/Part Order Information	В
	C
	D
	E
Quick Reference Guide	
	Architectural Overview CPU Registers, Memory, and Cache Data Formats and Floating-Point Operation Addressing Program Flow Control External Bus Operation Peripherals Pipeline Operation Assembly Language Instructions Software Applications Hardware Applications Instruction Opcodes Development Support/Part Order Information Quality and Reliability Calculation of TMS320C30 Power Dissipation

Quick Reference Guide

F

Chapter F

......

Quick Reference

This appendix is a collection of the most-referenced material in this user's guide.

......

......

Figure F-1	TMS320C3x Block Diagram	ΕΛ
Figure F–2	TMS320C3x Block Diagram	
Figure F–3	Extended-Precision Register Floating-Point Format	
Figure F–4	Extended-Precision Register Integer Format	F-7
Figure F–5	Data-Page Pointer (DP) Register Format	F-7
•	÷	F-7
Figure F-6	Index Register (IRx) Format	F-7
Figure F–7	Block-Size (BK) Register Format	г-/ F-8
Figure F–8	Status Register	
Figure F–9	CPU/DMA Interrupt Enable Register (IE)	
Figure F–10	CPU Interrupt Flag (IF) Register Format	F-10
Figure F-11	IOF Register Format	
Figure F–12	TMS320C30 Memory Map	
Figure F–13	TMS320C31 Memory Map	
Figure F–14	Reset, Interrupt, and Trap Vector Locations	F-14
Figure F–15	Reset, Interrupt, and Trap Vector Format	
Figure F–16	Peripheral-Bus Memory-Map Registers	F-16
Figure F–17	Memory-Mapped Locations for a DMA Channel	F-17
Figure F–18	DMA Global-Control Register Format	F-18
Figure F–19	Memory-Mapped Timer Locations	F-20
Figure F–20	Timer Global-Control Register	F-21
Figure F-21	Memory-Mapped Serial-Port Locations	F-23
Figure F–22	Serial-Port Global-Control Register Format	F-24
Figure F–23	FSX/DX/CLKX Port Control Register Format	F-27
Figure F–24	FSR/DR/CLKR Port Control Register Format	F-28
Figure F25	Receive/Transmit Timer Control Register Format	F-29
Figure F-26	Memory-Mapped External Interface Control Registers	F-31
Figure F–27	Primary-Bus Control Register Format	F-32
Figure F–28	Expansion-Bus Control Register Format	F-33
Table F-1	Feature Set Comparison	F-2
Table F–2	TMS320C31 Reserved Memory Locations	F-3
Table F–3	CPU Register/Assembler Syntax and Function	F-6
Table F–4	BNKCMP and Bank Size	F-34
Table F-5	Indirect Addressing	F-35
Table F6	Instruction Set Summary	F-37
Table F-7	Parallel Instruction Set Summary	F-42

F.1 TMS320C30 and TMS320C31 Differences


This section addresses the major memory access differences between the TMS320C31 and the TMS320C30 devices. Observance of these considerations is critical for achieving design goal success. Table F–1 shows these differences.

Table F–1. Feature Set Comparison

	Device						
Feature	TMS320C31	TMS320C30					
Data/program bus	Primary bus: one bus composed of a 32-bit data and a 24-bit ad- dress bus	Two buses: 1) Primary bus: a 32-bit data and a 24-bit address 2) Expansion bus: a 32-bit data and a 13-bit address					
Serial I/O ports	1 serial port (SP0)	2 serial ports (SP0, SP1)					
User program/data ROM	Not available	4K words/16K bytes					
Program boot loader	User selectable	Not available					

F.1.1 Data/Program Bus Differences

The TMS320C31 uses *only the primary bus* and reserves the memory space that was previously used for expansion bus operations.



F.1.2 Serial Port Differences

Serial port 1 references in Section 8.2 of the *TMS320C3x User's Guide* are not applicable to the TMS320C31. The memory locations identified for the associated control registers and buffers are reserved.

F.1.3 Reserved Memory Locations

Table F–2 identifies TMS320C31 reserved memory locations in addition to those shown in Table 3–8.

	Device						
Feature	TMS320C31	TMS320C30					
0x000000-0x000FFF	Reserved†	Microcomputer program/data ROM mode†					
0x800000-0x801FFF	Reserved	Expansion bus MSTRB space					
0x804000-0x805FFF	Reserved	Expansion bus IOSTRB space					
0x808050	Reserved	SP1 global-control register					
0x808052-0x808056	Reserved	SP1 local-control registers					
0x808058	Reserved	SP1 data-transmit buffer					
0x80805C	Reserved	SP1 receive-transmit buffer					
0x808060	Reserved	Expansion bus control register					

Table F-2. TMS320C31 Reserved Memory Locations

† Applies to the MCBL and MC modes only.

F.1.4 Effects on the IF and IE Interrupt Registers

The bits associated with serial port 1 in the IE (interrupt enable) register and the IF (interrupt flag) register for the TMS320C30 are not applicable to the TMS320C31. Write only logic 0 data to IE register bits 6, 7, 22, and 23 and to IF register bits 6 and 7. Writing logic 1s to these bits produces unpredictable results.

F.1.5 User Program/Data ROM


The user program/data ROM that is available for the TMS320C30 device does not exist for the TMS320C31. Rather, the memory locations that were allocated to support user program/data ROM operations have been reserved on the TMS320C31 to support microcomputer/boot loader accessing. See Chapter 3 for more information on using the microcomputer/boot loader function.


F.1.6 Development Considerations

For users who are developing application code using a TMS320C3x simulator, XDS, or ASM/LNK, TI recommends that you modify the *.cfm* and *.cmd* files by removing these memory spaces from the tool's configured memory. This ensures that your developed application performs as expected when the TMS320C31 device is used.


F.2 TMS320C3x Architecture


Figure F–1 and Figure F–2 show the TMS320C3x's register-based CPU architecture with internal and external buses, peripherals, DMA, and memory organization.





Available on TMS320C30, TMS320C30-27 and TMS320C30-40





F.3 CPU Register File

The TMS320C30 provides 28 registers in a multiport register file that is tightly coupled to the CPU. The PC is not included in the 28 registers. All of these registers can be operated upon by the multiplier and ALU and can be used as general-purpose 32-bit registers.

F.3.1 Register Addressing

The TMS320C30 provides 28 registers in a multiport register file that is tightly coupled to the CPU. The PC is not included in the 28 registers. All of these registers can be operated upon by the multiplier and ALU and can be used as general-purpose 32-bit registers.

Table F-3. CPU Register/Assembler Syntax and Function

CPU Register	Assembler	Assigned
Address	Syntax	Function
00h	R0	Extended-precision register
01h	R1	Extended-precision register
02h	R2	Extended-precision register
03h	R3	Extended-precision register
04h	R4	Extended-precision register
05h	R5	Extended-precision register
06h	R6	Extended-precision register
07h	R7	Extended-precision register
08h	AR0	Auxiliary register
09h	AR1	Auxiliary register
0Ah	AR2	Auxiliary register
0Bh	AR3	Auxiliary register
0Ch	AR4	Auxiliary register
0Dh	AR5	Auxiliary register
0Eh	AR6	Auxiliary register
0FH	AR7	Auxiliary register
10h	DP	Data-page pointer
11h	IR0	Index register 0
12h	IR1	Index register 1
13h	BK	Block-size register
14h	SP	Active stack pointer
15h	ST	Status register
16h	IE	CPU/DMA interrupt enable
17h	IF	CPU interrupt flags
18h	IOF	I/O flags
19h	RS	Repeat start address
1Ah	RE	Repeat end address
1Bh	RC	Repeat counter

Figure F-3. Extended-Precision Register Floating-Point Format





Figure F-4. Extended-Precision Register Integer Format



The eight 32-bit auxiliary registers (AR0—AR7) can be modified by the two Auxiliary Register Arithmetic Units (ARAUs). The primary function of the auxiliary registers is the generation of 24-bit addresses, especially for use in indirect addressing.

Figure F-5. Data-Page Pointer (DP) Register Format




Figure F-6. Index Register (IRx) Format




Figure F–7. Block-Size (BK) Register Format




Figure F–8. Status Register

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	хх
_	15	14	13	12	11	10	9	8	7`	6	5	4	3	2	1	0
Γ	xx	xx	GIE	сс	CE	CF	xx	RM	оум	LUF	LV	UF	N	z	v	С
•			R/W	R/W	R/W	R/W		R/W								

NOTE: xx = reserved bit. R = read, W = write.

Status Register Bits Summary

Bit	Name	Reset Value	Function
ot	С	0	Carry flag.
1†	V	0	Overflow flag.
2†	Z	0	Zero flag.
3†	N	0	Negative flag.
4†	UF	0	Floating-point underflow flag.
5†	LV	0	Latched overflow flag.
6†	LUF	0	Latched floating-point underflow flag.
7	OVM	0	Overflow mode flag. This flag affects only the integer operations. If OVM = 0, the overflow mode is turned off; integer results that overflow are treated in no special way. If $OVM = 1$,
			 a) integer results overflowing in the positive direction are set to the most positive 32-bit twos-complement number (7FFFFFFh) b) integer results overflowing in the negative direction are set to the most negative 32-bit twos-complement number (80000000h).
			Note that the function of V and LV is independent of the setting of OVM.
8	RM	0	Repeat mode flag. If RM = 1, the PC is being modified in either the repeat-block or repeat-single mode.
9	Reserved	0	Read as 0.
10	CF	0	Cache freeze. When $CF = 1$, the cache is frozen. If the cache is enabled ($CE = 1$), fetches from the cache are allowed, but no modification of the state of the cache is performed. This function can be used to save frequently used code resident in the cache. At reset, 0 is written to this bit. Cache clearing ($CC=1$) is allowed when $CF=0$.
11	CE	0	Cache enable. $CE = 1$ enables the cache, allowing the cache to be used according to the least recently used (LRU) cache algorithm. $CE = 0$ dis- ables the cache; no update or modification of the cache can be per- formed. No fetches are made from the cache. This function is useful for system debug. At system reset, 0 is written to this bit. Cache clearing (CC = 1) is allowed when CE=0.
12	CC	0	Cache clear. CC = 1 invalidates all entries in the cache. This bit is always cleared after it is written to and thus always read as 0. At reset, 0 is written to this bit.
13	GIE	0	Global interrupt enable. If $GIE = 1$, the CPU responds to an enabled interrupt. If $GIE = 0$, the CPU does not respond to an enabled interrupt.
15 — 14	Reserved	0	Read as 0.
31 — 16	Reserved	0—0	Value undefined.

[†] The seven condition flags (ST bits 6 - 0) are defined in Section 10.2 on page 10-9.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
xx	xx	xx	xx	xx	EDINT (DMA)	ETINT1 (DMA)	ETINTO (DMA)	ERINT1 (DMA)	EXINT1 (DMA)	ERINT0 (DMA)	EXINTO (DMA)	EINT3 (DMA)	EINT2 (DMA)	EINT1 (DMA)	EINTO (DMA)
					R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
															÷
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
xx	xx	xx	xx	xx	EDINT (CPU)	ETINT1 (CPU)	ETINTO (CPU)	ERINT1 (CPU)	EXINT1 (CPU)	ERINTO (CPU)	EXINT0 (CPU)	EINT3 (CPU)	EINT2 (CPU)	EINT1 (CPU)	EINT0 (CPU)
					R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Figure F–9. CPU/DMA Interrupt Enable Register (IE)

NOTE: xx = reserved bit, read as 0. R = read, W = write.

· · · · · · · · · · · · · · · · · · ·			
Bit	Name	Reset Value	Function
0	EINTO	0	Enable external interrupt 0 (CPU)
1	EINT1	0	Enable external interrupt 1 (CPU)
2	EINT2	0	Enable external interrupt 2 (CPU)
3	EINT3	0	Enable external interrupt 3 (CPU)
4	EXINT0	0	Enable serial-port 0 transmit interrupt (CPU)
5	ERINT0	0	Enable serial-port 0 receive interrupt (CPU)
6	EXINT1	0	Enable serial-port 1 transmit interrupt (CPU)
7	ERINT1	0	Enable serial-port 1 receive interrupt.(CPU)
8	ETINT0	0	Enable timer 0 interrupt (CPU)
9	ETINT1	0	Enable timer 1 interrupt (CPU)
10	EDINT	0	Enable DMA controller interrupt (CPU)
15 — 11	Reserved	0	Value undefined
16	EINT0	0	Enable external interrupt 0 (DMA)
17	EINT1	0	Enable external interrupt 1 (DMA)
18	EINT2	0	Enable external interrupt 2 (DMA)
19	EINT3	0	Enable external interrupt 3 (DMA)
20	EXINT0	0	Enable serial-port 0 transmit interrupt (DMA)
21	ERINT0	0	Enable serial-port 0 receive interrupt (DMA)
22	EXINT1	0	Enable serial-port 1 transmit interrupt (DMA)
23	ERINT1	0	Enable serial-port 1 receive interrupt (DMA)
24	ETINT0	0	Enable timer 0 interrupt (DMA)
25	ETINT1	0	Enable timer 1 interrupt (DMA)
26	EDINT	0	Enable DMA controller interrupt (DMA)
31 — 27	Reserved	0–0	Value undefined

IE Register Bits Summary

Figure F–10. CPU Interrupt Flag Register (IF)

31 30 29 28 27	26	25	24	23	22	21	20	19	18	17	16
xx xx xx xx xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx
15 14 13 12 11	10	9	8	7	6	5	4	3	2	1	0
xx xx xx xx xx	DINT	TINT1	TINTO	RINT1	XINT1	RINT0	XINTO	INT3	INT2	INT1	INTO
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

NOTE:

xx = reserved bit, read as 0. R = read, W = write.

IF Register Bits Summary

Bit	Name	Reset Value	Function
0	INT0	0	External interrupt 0 flag
1	INT1	0	External interrupt 1 flag
2	INT2	0	External interrupt 2 flag
3	. INT3	0	External interrupt 3 flag
4	XINT0	0	Serial-port 0 transmit interrupt flag
5	RINTÒ	0	Serial-port 0 receive interrupt flag
6	XINT1 [†]	0	Serial-port 1 transmit interrupt flag
7	RINT17	0	Serial-port 1 receive interrupt flag
8	TINTO	0	Timer 0 interrupt flag
9	TINT1	0	Timer 1 interrupt flag
10	DINT	0	DMA channel interrupt flag
31 11	Reserved	00	Value undefined

† Reserved on TMS320C31.

Figure F–11. I/O Flag Register (IOF)

31 30	29 28	3 27	26	25	24	23	22	21	20	19	18	17	16
XX XX	xx xx	xx	xx	xx	xx	xx	xx	xx	xx	xx .	xx	xx	xx
15 14	13 12	2 11	10	9	8	7	6	5	4	3	2	1	0
xx xx	xx xx	xx	xx	xx	xx	INXF1	OUTXF1	Ĩ/OXF1	xx	INXF0	OUTXF0	Ĩ/OXF0	xx
						R	R/W	R/W		R	R/W	R/W	
NOTE:		= res = rea				as 0.							


IOF Register Bits Summary

Bit	Name	Reset Value	Function
0	Reserved	0	Read as 0.
1	Ī/OXF0	0	If $\overline{I}/OXF0 = 0$, XF0 is configured as a general-purpose input pin. If $\overline{I}/OXF0 = 1$, XF0 is configured as a general-purpose output pin.
2	OUTXF0	0	Data output on XF0.
3	INXF0	0	Data input on XF0. A write has no effect.
4	Reserved	0	Read as 0.
5	Ī/OXF1	0	If $\overline{I}/OXF1 = 0$, XF1 is configured as a general-purpose input pin. If $\overline{I}/OXF1 = 1$, XF1 is configured as a general-purpose output pin.
6	OUTXF1	0	Data output on XF1.
7	INXF1	0	Data input on XF1. A write has no effect.
31 — 8	Reserved	0-0	Read as 0.

F.4 Memory Maps

The TMS320C3x memory map is divided into the following sections: program interrupt address, internal ROM, RAM, the peripheral bus, and memory-mapped peripheral registers.

Figure F–12. TMS320C30 Memory Maps




(a) Microprocessor Mode

(b) Microcomputer Mode

Quick Reference

Figure F-13. TMS320C31 Memory Maps




F.4.1 Interrupts

Figure F–14. Reset, Interrupt, and Trap Vector Locations

RESET
INTO
INT1
INT2
INT3
XINTO
RINT0
XINT1 [†]
RINT1 [†]
TINT0
TINT1
DINT
RESERVED
NEGENVED
TRAP 0
•
•
•
TRAP 27
TRAP 28 (Reserved)
TRAP 29 (Reserved)
TRAP 30 (Reserved)
TRAP 31 (Reserved)

† Reserved on TMS320C31

Figure F–15. Reset, Interrupt, and Trap Vector Format



Reset and Interrupt Vector Locations

Reset or Interrupt	Vector Location	Priority	Function
RESET	0h	0	External reset signal input on the RESET pin.
ĪNT0	1h	1	External interrupt input on the INT0 pin.
ĪNT1	2h	2	External interrupt input on the INT1 pin.
ĪNT2	3h	3	External interrupt input on the $\overline{INT}2$ pin.
ĪNT3	4h	4	External interrupt input on the INT3 pin.
XINTO	5h	5	Internal interrupt generated when serial port 0 transmit buffer is empty.
RINTO	6h	6	Internal interrupt generated when serial port 0 receive buffer is full.
XINT1 [†]	7h	7	Internal interrupt generated when serial port 1 transmit buffer is empty.
RINT1 [†]	8h	8	Internal interrupt generated when serial port 1 receive buffer is full.
TINTO	9h	9	Internal interrupt generated by timer 0.
TINT1	0Ah	10	Internal interrupt generated by timer 1.
DINT	0Bh	11	Internal interrupt generated by DMA control- ler 0.

† Reserved on TMS320C31.

F.4.2 Peripheral Bus

	Figure F–16.	Peripheral-Bus N	Memory-Map Registers
--	--------------	------------------	----------------------

808000h	DMA Controller Registers					
80800Fh	(16)					
808010h	Reserved					
80801Fh	(16)					
808020h	Timer 0 Registers					
80802Fh	(16)					
808030h	Timer 1 Registers					
80803Fh	(16)					
808040h						
00001011	Serial-Port 0 Registers					
80804Fh	Serial-Port 0 Registers (16)					
	Ŭ					
80804Fh	(16)					
80804Fh 808050h	(16) Serial-Port 1 Registers†					
80804Fh 808050h 80805Fh	(16) Serial-Port 1 Registers† (16)					
80804Fh 808050h 80805Fh 808060h	(16) Serial-Port 1 Registers† (16) Primary and Expansion Port Registers (16)					
80804Fh 808050h 80805Fh 808060h 80806Fh	(16) Serial-Port 1 Registers† (16) Primary and Expansion Port					

† Reserved on TMS320C31

F.4.2.1 DMA Registers

Figure F–17. Memory-Mapped Locations for a DMA Channel

Register	Peripheral Address
DMA Global Control (See Table 8-7)	808000h
Reserved	808001h
Reserved	808002h
Reserved	808003h
DMA Source Address (subsection 8.3.2)	808004h
Reserved	808005h
DMA Destination Address (subsection 8.3.2)	808006h
Reserved	808007h
DMA Transfer Counter (subsection 8.3.3)	808008h
Reserved	808009h
Reserved	80800Ah
Reserved	80800Bh
Reserved	80800Ch
Reserved	80800Dh
Reserved	80800Eh
Reserved	80800Fh

31	30	29	28	27	26	25	24	;	23 22	21	20	19	18	1	7	16
xx	xx	xx	xx	xx	xx	xx	xx		xx xx	XX	xx	XX	xx	×	x	xx
15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X>	<	xx	XX	XX	TCINT	TC	SYI	VC	DECDST	INCDST	DECSRC	INCSRC	ST	AT	ST	ART
•			· · · · · · · · · · · · · · · · · · ·		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W

Figure F-18. DMA Global-Control Register Format

NOTE: xx = Reserved bit, read as 0. R = read, W = write.

DMA Global-Control Register Bits Summary

Bit	Name	Reset Value	Function
10	START	0–0	These bits control the state in which the DMA starts and stops. The DMA may be stopped without any loss of data.
3-2	STAT	0–0	These bits indicate the status of the DMA and change every cycle.
4	INCSRC	0	If INCSRC = 1, the source address is incremented after every read.
5	DECSRC	0	If DECSRC = 1, the source address is decremented after every read. If INCSRC = DECSRC, the source address is not modified after a read.
6	INCDST	0	If INCDST = 1, the destination address is incremented after every write.
7	DECDST	0	If DECDST = 1, the destination address is decremented after every write. If INCDST = DECDST, the destination address is not modified after a write.
9 — 8	SYNC	0–0	The SYNC bits determine the timing synchronization between the events initiating the source and the destination transfers. The inter- pretation of the SYNC bits is shown on next page.
10	TC	0	The TC bit affects the operation of the transfer counter. If $TC = 0$, transfers are not terminated when the transfer counter becomes zero. If $TC = 1$, transfers are terminated when the transfer counter becomes zero.
11	TCINT	0	If TCINT = 1, the DMA interrupt is set when the transfer counter makes a transition to zero. If TCINT = 0, the DMA interrupt is not set when the transfer counter makes a transition to zero.
31—12	Reserved	00	Read as zero.

DMA Global-Control Register Bits Summary (Concluded)

START	Function
0 0	DMA read or write cycles in progress will be completed; any data read will be ig- nored. Any pending read or write will be canceled. The DMA is reset so that when it starts, a new transaction begins; i.e., a read is performed. (Reset value)
01	If a read or write has begun, it is completed before it stops: for example, in the middle or at the end of a DMA transfer. If a read or write has not begun, no read or write is started.
10	If a DMA transfer has begun, the entire transfer is completed (including both read and write operations) before stopping. If a transfer has not begun, none is started.
11	DMA starts from reset or restarts from the previous state.

START Bits and Operation of the DMA (Bits 0–1)

STAT Bits and Status of the DMA (Bits 2–3)

STAT	Function
00	DMA is being held between DMA transfer (between a write and read). This is the value at reset. (Reset value)
01	DMA is being held in the middle of a DMA transfer, i.e., between a read and a write.
10	Reserved.
11	DMA busy; i.e., DMA is performing a read or write.

SYNC Bits and Synchronization of the DMA (Bits 8–9)

SYNC	Function
0 0	No synchronization. Enabled interrupts are ignored. (Reset value)
01	Source synchronization. A read is performed when an enabled interrupt occurs.
10	Destination synchronization. A write is performed when an enabled interrupt oc- curs.
11	Source and destination synchronization. A read is performed when an enabled in- terrupt occurs. A write is then performed when the next enabled interrupt occurs.

F.4.2.2 Peripheral Timers

Figure F-19. Memory-Mapped Timer Locations

Register

Peripheral Address

	Timer Global Control (See Table 8-1)
	Reserved
	Reserved
	Reserved
-	Timer Counter (See subsection 8.1.2)
	Reserved
	Reserved
	Reserved
	Timer Period (See subsection 8.1.2)
	Reserved
_	Reserved

Timer 0	Timer 1
808020h	808030h
808021h	808031h
808022h	808032h
808023h	808033h
808024h	808034h
808025h	808035h
808026h	808036h
808027h	808037h
808028h	808038h
808029h	808039h
80802Ah	80803Ah
80802Bh	80803Bh
80802Ch	80803Ch
80802Dh	80803Dh
80802Eh	80803Eh
80802Fh	80803Fh

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
xx	xx	xx	xx	XX	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx
15	14	13	12	- 11	10	9	8	7	6	5	4	3	2	1	0
15 XX	14 xx	13 xx	12 xx	11 TSTAT	10 INV	9 CLKSRC	8 C/P	7 HLD	6 GO	5 xx	4 xx	3 DATIN	2 DATOUT	1 Ī/O	0 FUNC

Figure F–20. Timer Global-Control Register

NOTE: xx = reserved bit, read as 0. R = read, W = write.

Timer Global-Control Register Bits Summary

Bits	Name	Reset Value	Function
0	FUNC	0	FUNC controls the function of TCLK. If $FUNC = 0$, TCLK is configured as a general-purpose digital I/O port. If $FUNC = 1$, TCLK is configured as a timer pin (see Figure 8–7 for a description of the relationship between FUNC and CLKSRC).
1	Ī/O	0	If FUNC = 0 and CLKSRC = 0, TCLK is configured as a general-purpose I/O pin. In this case, if $\overline{I}/O = 0$, TCLK is configured as a general-purpose input pin. If $\overline{I}/O = 1$, TCLK is configured as a general-purpose output pin.
2	DATOUT	0	DATOUT drives TCLK when the TMS320C3x is in I/O port mode. DATOUT can also be used as an input to the timer.
3	DATIN	x	Data input on TCLK or DATOUT. A write has no effect.
5 — 4	Reserved	0–0	Read as 0.
6	GO	0	The GO bit resets and starts the timer counter. When $GO = 1$ and the timer is not held, the counter is zeroed and begins incrementing on the next rising edge of the timer input clock. The GO bit is cleared on the same rising edge. $GO = 0$ has no effect on the timer.
7	HLD	0	Counter hold signal. When this bit is zero, the counter is disabled and held in its current state. If the timer is driving TCLK, the state of TCLK is also held. The internal divide-by-two counter is also held so that the counter can continue where it left off when HLD is set to 1. The timer registers can be read and modified while the timer is being held. RESET has priority over HLD. Table 8–2 shows the effect of writing to GO and HLD.
8	C/P	0	Clock/Pulse mode control. When $C/\overline{P} = 1$, clock mode is chosen, and the signaling of the status flag and external output will have a 50 percent duty cycle. When $C/\overline{P} = 0$, the status flag and external output will be active for one H1 cycle during each timer period (see Figure 8–4).
9	CLKSRC	0	Specifies the source of the timer clock. When CLKSRC = 1, an internal clock with frequency equal to one-half the H1 frequency is used to increment the counter. The INV bit has no effect on the internal clock source. When CLKSRC = 0, an external signal from the TCLK pin can be used to increment the counter. The external clock is synchronized internally, thus allowing external asynchronous clock sources that do not exceed the specified maximum allowable external clock frequency. This will be less than f(H1)/2. (See Figure 8–7 for a description of the relationship between FUNC and CLKSRC).

Bits	Name	Reset Value	Function
10	INV	0	Inverter control bit. If an external clock source is used and INV = 1, the external clock is inverted as it goes into the counter. If the output of the pulse generator is routed to TCLK and $INV = 1$, the output is inverted before it goes to TCLK (see Figure 8–1). If $INV = 0$, no inversion is performed on the input or output of the timer. The INV bit has no effect, regardless of its value, when TCLK is used in I/O port mode.
11	TSTAT	0	This bit indicates the status of the timer. It tracks the output of the uninverted TCLK pin. This flag sets a CPU interrupt on a transition from 0 to 1. A write has no effect.
31 12	Reserved	0-0	Read as 0.

Timer Global-Control Register Bits Summary (Continued)

The result of a write using specified values of the GO and HLD bits in the global control register is shown below.

Result of a Write of Specified Values of GO and HLD

GO	HLD	Result
0	0	All timer operations are held. No reset is performed. (Reset value)
0	1	Timer proceeds from state before write.
1	0	All timer operations are held, including zeroing of the counter. The GO bit is not cleared until the timer is taken out of hold.
1	1	Timer resets and starts.

F.4.3 Serial Port

Figure F-21. Memory-Mapped Serial-Port Locations

Serial-Port Global Control
Reserved
FSX/DX/CLKX Port Control
FSR/DR/CLKR Port Control
R/X Timer Control
R/X Timer Counter
R/X Timer Period
Reserved
Data Transmit
Reserved
Reserved
Reserved
Data Receive
Reserved
Reserved
Reserved

Register

eral Address
Serial Port 1†
808050h
808051h
808052h
808053h
808054h
808055h
808056h
808057h
808058h
808059h
80805Ah
80805Bh
80805Ch
80805Dh
80805Eh
80805Fh

† Reserved locations on the TMS320C31

_	31	30	29	28	27		26	25	24	23	22	21	:	20	19	18	17	16
	xx	xx	xx	xx F	RESE	TXF	RESET	RINT	RTINT	XINT	XTINT	R	LEN		XLE	N	FSRP	FSXP
					R/W	,	R/W	R/W	R/W	R/W	R/W	R/W	F	/w i	R/W	R/W	R/W	R/W
	15		14	13	3	12	11	10	9	8	7	6	5_	4	3	2	1	0
	DR	P	DXP	CLK	RP CI	KXP	RFSM	XFSM	RVAREN	XVAREN	RCLK SRCE	XCLK SRCE	HS	RSR FULL	XSR EMPTY	FSXOUT	XRDY	RRDY
	R/V	v	R/W	RΛ	N I	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R	R

Figure F-22. Serial-Port Global-Control Register Format

NOTE: xx = Reserved bit, read as 0. R = read, W = write.

Serial-Port Global-Control Register Bits Summary

Bit	Name	Reset Value	Function
0	RRDY	0	If RRDY = 1, the receive buffer has new data and is ready to be read. A three H1/H3 cycle delay occurs from the reading of DRR to RRDY = 1. The rising edge of this signal sets RINT. If RRDY= 0 at reset, the receive buffer does not have new data since the last read. RRDY = 0 at reset and after the receive buffer is read.
1	XRDY	1	If XRDY = 1, the transmit buffer has written the last bit of data to the shifter and is ready for a new word. A three H1/H3 cycle delay occurs from the loading of the transmit shifter until XRDY is set to 1. The rising edge of this signal sets XINT. If XRDY = 0, the transmit buffer has not written the last bit of data to the transmit shifter and is not ready for a new word. XRDY = 1 at reset.
2	FSXOUT	0	This bit configures the FSX pin as an input (FSXOUT = 0) or an output (FSXOUT = 1).
3	XSREMPTY	0	If XSREMPTY = 0, the transmit shift register is empty. If XSREMPTY = 1, the transmit shift register is not empty. Reset or XRESET causes this bit to = 0.
4	RSRFULL	0	If RSRFULL = 1, an overrun of the receiver has occurred. In continuous mode, RSRFULL is set to 1 when both RSR and DRR are full. In noncontinuous mode, RSRFULL is set to 1 when RSR and DRR are full and a new FSR is received. A read causes this bit to be set to 0. This bit can be set to 0 only by a system reset, a serial port receive reset (RRESET = 1), or a read. When the receiver tries to set RSRFULL to a 1 at the same time that the global register is read, the receiver will dominate and RSRFULL is set to 1. If RSRFULL = 0, no overrun of the receiver has occurred.
5	HS	0	If $HS = 1$, the handshake mode is enabled. If $HS = 0$, the handshake mode is disabled.
6	XCLKSRCE	0	If XCLKSRCE = 1, the internal transmit clock is used. If XCLKSRCE = 0, the external transmit clock is used.
7	RCLKSRCE	0	If RCLKSRCE = 1, the internal receive clock is used. If RCLKSRCE = 0, the external receive clock is used.
8	XVAREN	0	This bit specifies fixed (XVAREN = 0) or variable (XVAREN = 1) data rate signaling when transmitting. With a fixed data rate, FSX is active for at least one XCLK cycle and then goes inactive before transmission begins. With variable data rate, FSX is active while all bits are being transmitted. When you use an external FSX and variable data rate signaling, the DX pin is driven by the transmitter when FSX is held active or when a word is being shifted out.
9	RVAREN	0	This bit specifies fixed (RVAREN = 0) or variable (RVAREN = 1) data rate signaling when receiving. With a fixed data rate, FSR is active for at least one RCLK cycle and then goes inactive before the reception begins. With variable data rate, FSR is active while all bits are being received.

Serial-Port Global-Control	Register Bits S	Summary (Continued	I)
----------------------------	------------------------	--------------------	----

Bit	Name	Reset Value	Function
10	XFSM	Ο	Transmit frame sync mode. Configures the port for continuous mode operation(XFSM = 1) or standard mode (XFSM = 0). In continuous mode, only the first word of a block generates a sync pulse, and the rest are simply transmitted continuously to the end of the block. In standard mode, each word has an associated sync pulse.
11	RFSM	0	Receive frame sync mode. Configures the port for continuous mode (RFSM =1) or standard mode (RFSM = 0) operation. In continuous mode, only the first word of a block generates a sync pulse, and the rest are simply received continuously without expectation of another sync pulse. In standard mode, each word received has an associated sync pulse.
12	CLKXP	0	CLKX polarity. If CLKXP = 0, CLKX is active high. If CLKXP = 1, CLKX is active low.
13	CLKRP	0	CLKR polarity. If CLKRP = 0, CLKR is active high. If CLKRP =1, CLKR is active low.
14	DXP	0	DX polarity. If DXP = 0, DX is active high. If DXP = 1, DX is active low.
15	DRP	0	DR polarity. If DRP = 0, DR is active high. If DRP = 1, DR is active low.
16	FSXP	0	FSX polarity. If FSXP = 0, FSX is active high. If FSXP = 1, FSX is active low.
17	FSRP	0	FSR polarity. If FSRP = 0, FSR is active high. If FSRP = 1, FSR is active low.
19 — 18	XLEN	00	These two bits define the word length of serial data transmitted. All data is assumed to be right-justified in the transmit buffer when fewer than 32 bits are specified.
			0 0 8 bits 1 0 24 bits
			0 1 16 bits 1 1 32 bits
21 — 20	RLEN	00	These two bits define the word length of serial data received. All data is right-justified in the receive buffer.
			0 0 8 bits 1 0 24 bits
			0 1 16 bits 1 1 32 bits
22	XTINT	0	Transmit timer interrupt enable. If $XTINT = 0$, the transmit timer interrupt is disabled. If $XTINT = 1$, the transmit timer interrupt is enabled.
23	XINT	0	Transmit interrupt enable. If XINT = 0, the transmit interrupt is disabled. If XINT= 1, the transmit interrupt is enabled. Note that the CPU transmit interrupt flag XINT is the logical OR of the enabled transmit timer interrupt and the enabled transmit interrupt.
24	RTINT	0	Receive timer interrupt enable. If RTINT = 0, the receive timer interrupt is disabled. If RTINT = 1, the receive timer interrupt is enabled.
25	RINT	0	Receive interrupt enable. If RINT = 0, the receive interrupt is disabled. If RINT = 1, the receive interrupt is enabled. Note that the CPU receive interrupt flag RINT is the OR of the enabled receive timer interrupt and the enabled receive interrupt.
26	XRESET	0	Transmit reset. If XRESET = 0, the transmit side of the serial port is reset. To take the transmit side of the serial port out of reset, set XRESET to 1. However, do not set XRE-SET to 1 until at least three cycles after XRESET goes inactive. This applies only to system reset. Setting XRESET to 0 does not change the contents of any of the serial-port control registers. It places the transmitter in a state corresponding to the beginning of a frame of data. Resetting the transmitter is set. XFSM can be toggled without resetting the global-control register.

Bit	Name	Reset Value	Function
27	RRESET	0	Receive reset. If RRESET = 0, the receive side of the serial port is reset. To take the receive side of the serial port out of reset, set RRESET to 1. Setting RRESET to 0 does not change the contents of any of the serial-port control registers. It places the receiver in a state corresponding to the beginning of a frame of data. Reset this bit at the same time the mode of the receiver is set. RFSM can be toggled without reset-ting the global-control register.
31 — 28	Reserved	0–0	Read as 0.

Serial-Port Global-Control Register Bits Summary (Concluded)

F.4.4 FSX/DX/CLKX Port Control Register

9							.09.0.07								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
xx	xx	xx	xx	FSX DATIN	FSX DATOUT	FSX Ī/O	FSX FUNC	DX DATIN	DX DATOUT	DX Ī/O	DX FUNC	CLKX DATIN	CLKX DATOUT	CLKX Ī/O	CLKX FUNC
				R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Figure F–23. FSX/DX/CLKX Port Control Register

NOTE: xx = reserved bit, read as 0. R = read, W = write.

FSX/DX/CLKX Port Control Register Bits Summary

Bit	Name	Reset Value	Function					
0	CLKXFUNC	0	CLKXFUNC controls the function of CLKX. If CLKXFUNC = 0, CLKX is corgured as a general-purpose digital I/O port. If CLKXFUNC = 1, CLKX is serial port pin.					
1	CLKXĪ/O	0	If CLKX $\overline{I}/O = 0$, CLKX is configured as a general-purpose input pin. If CLKX $\overline{I}/O = 1$, CLKX is configured as a general-purpose output pin.					
2	CLKXDATOUT	0	Data output on CLKX.					
3	CLKXDATIN	x	Data input on CLKX. A write has no effect.					
4	DXFUNC	0	DXFUNC controls the function of DX. If DXFUNC = 0, DX is configured as a general-purpose digital I/O port. If DXFUNC = 1, DX is a serial port pin.					
5	DX Ī/O	0	If DX $\overline{I}/O = 0$, DX is configured as a general-purpose input pin. If DX $\overline{I}/O = 1$, DX is configured as a general-purpose output pin.					
6	DXDATOUT	0	Data output on DX.					
7	DXDATIN	x	Data input on DX. A write has no effect.					
8	FSXFUNC	0	FSXFUNC controls the function of FSX. If FSXFUNC = 0, FSX is configured as a general-purpose digital I/O port. If FSXFUNC = 1, FSX is a serial port pin.					
9	9 FSX Ī/O 0 lf F3 lf F3		If FSX $\overline{I}/O = 0$, FSX is configured as a general-purpose input pin. If FSX $\overline{I}/O = 1$, FSX is configured as a general-purpose output pin.					
10	FSXDATOUT	0	Data output on FSX.					
11	FSXDATIN	x	Data input on FSX. A write has no effect.					
31 — 12	Reserved	0–0	Read as 0.					

F.4.5 FSR/DR/CLKR Port Control Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	×x	×x	xx	xx
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
xx	xx	xx	xx	FSR DATIN	FSR DATOUT	FSR Ī/O	FSR FUNC	DR DATIN	DR DATOUT	DR 1/O	DR FUNC	CLKR DATIN	CLKR DATOUT	CLKR Ī/O	CLKR FUNC
				R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Figure F–24. FSR/DR/CLKR Port Control Register

NOTE: xx = reserved bit, read as 0. R = read, W = write.

FSR/DR/CLKR Port Control Register Bits Summary

Bit	Name	Reset Value	Function
0	CLKRFUNC	0	CLKRFUNC controls the function of CLKR. If CLKRFUNC = 0, CLKR is configured as a general-purpose digital I/O port. If CLKRFUNC = 1, CLKR is a serial port pin.
1	CLKRĪ/O	0	If $CLKR\overline{I}/O = 0$, $CLKR$ is configured as a general-purpose input pin. If $CLKR\overline{I}/O = 1$, $CLKR$ is configured as a general-purpose output pin.
2	CLKRDATOUT	0	Data output on CLKR.
3	CLKRDATIN	x	Data input on CLKR. A write has no effect.
4	DRFUNC	0	DRFUNC controls the function of DR. If DRFUNC = 0, DR is configured as a general-purpose digital I/O port. If DRFUNC = 1, DR is a serial port pin.
5	DR Ī/O	0	If $DR\overline{I}/O = 0$, DR is configured as a general-purpose input pin. If $DR\overline{I}/O = 1$, DR is configured as a general-purpose output pin.
6	DRDATOUT	0	Data output on DR.
7	DRDATIN	x	Data input on DR. A write has no effect.
8	FSRFUNC	0	FSRFUNC controls the function of FSR. If FSRFUNC = 0, FSR is confi- gured as a general-purpose digital I/O port. If FSRFUNC = 1, FSR is a serial port pin.
9	FSR Ī/O	0	If FSR $\overline{I}/O = 0$, FSR is configured as a general-purpose input pin. If FSR $\overline{I}/O = 1$,FSR is configured as a general-purpose output pin.
10	FSRDATOUT	0	Data output on FSR.
11	FSRDATIN .	x	Data input on FSR. A write has no effect.
31 — 12	Reserved	0–0	Read as 0.

F.4.6 Receive/Transmit Timer Control Register

	,							0							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
xx	xx		xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx	xx
				•											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
xx	xx	xx	xx	RTSTAT	xx	RCLKRC	RC/P	RHLD	RGO	XTSTAT	xx	XCLKSRC	XC/P	XHLD	XGO
				R		R/W	R/W	R	R/W	R/W		R	R/W	R/W	R/W

Figure F-25. Receive/Transmit Timer Control Register

NOTE: xx = reserved bit, read as 0.

R = read, W = write.

Receive/Transmit Timer Control Register

Bit	Name	Reset Value	Function
0	XGO	0	The XGO bit resets and starts the transmit timer counter. When XGO is set to 1 and the timer is not held, the counter is zeroed and begins incrementing on the next rising edge of the timer input clock. The XGO bit is cleared on the same rising edge. Writing 0 to XGO has no effect on the transmit timer.
1	XHLD	0	Transmit counter hold signal. When this bit is set to 0, the counter is dis- abled and held in its current state. The internal divide-by-two counter is also held so that the counter will continue where it left off when XHLD is set to 1. The timer registers may be read and modified while the timer is being held. RESET has priority over XHLD.
2	XC/P	0	XClock/Pulse mode control. When $XC/\overline{P} = 1$, the clock mode is chosen. The signaling of the status flag and external output has a 50-percent duty cycle. When $XC/\overline{P} = 0$, the status flag and external output are active for one CLKOUT cycle during each timer period.
3	XCLKSRC	0	This bit specifies the source of the transmit timer clock. When XCLKSRC = 1, an internal clock with frequency equal to one-half the CLKOUT frequency is used to increment the counter. When XCLKSRC = 0, an external signal from the CLKX pin can be used to increment the counter. The external clock source is SYNChronized internally, thus allowing for external aSYNChronous clock sources that do not exceed the specified maximum allowable external clock frequency, i.e., less than $f(H1)/2.6$.
4	Reserved	0	Read as zero.
5	XTSTAT	0	This bit indicates the status of the transmit timer. It tracks what would be the output of the uninverted CLKX pin. This flag sets a CPU interrupt on a transition from 0 to 1. A write has no effect.

Bit	Name	Reset Value	Function
6	RGO	0	The RGO bit resets and starts the receive timer counter. When RGO is set to 1 and the timer is not held, the counter is zeroed and begins incrementing on the next rising edge of the timer input clock. The RGO bit is cleared on the same rising edge. Writing 0 to RGO has no effect on the receive timer.
7	RHLD	0	Receive counter hold signal. When this bit is set to 0, the counter is dis- abled and held in its current state. The internal divide-by-two counter is also held so that the counter will continue where it left off when RHLD is set to 1. The timer registers may be read and modified while the timer is being held. RESET has priority over RHLD.
8	RC/P	0	RClock/Pulse mode control. When $RC/\overline{P} = 1$, the clock mode is chosen. The signaling of the status flag and external output has a 50-percent duty cycle. When $RC/\overline{P} = 0$, the status flag and external output are ac- tive for one CLKOUT cycle during each timer period.
9	RCLKSRC	0	This bit specifies the source of the receive timer clock. When RCLKSRC = 1, an internal clock with frequency equal to one-half the CLKOUT frequency is used to increment the counter. When RCLKSRC = 0, an external signal from the CLKR pin can be used to increment the counter. The external clock source is SYNChronized internally, thus allowing for external aSYNChronous clock sources that do not exceed the specified maximum allowable external clock frequency, i.e., less than $f(H1)/2.6$.
10	Reserved	0	Read as zero.
11	RTSTAT	0	This bit indicates the status of the receive timer. It tracks what would be the output of the uninverted CLKR pin. This flag sets a CPU interrupt on a transition from 0 to 1. A write has no effect.
31— 12	Reserved	00	Read as 0.

Receive/Transmit Timer Control Register (Concluded)

F.4.7 Primary-Bus and Expansion-Bus Control

Figure F–26. Memory-Mapped External Interface Control Registers

		1
Expansion Bu	is Control (See subsection 7.1.2)†	
	Reserved	
	Reserved	
	Reserved	
Primary Bus	s Control (See subsection 7.1.1)	
	Reserved	1
	Reserved	1
	Reserved	
	Reserved	
	Reserved	
	Reserved	1

Register

808060h 808061h 808062h 808063h 808064h 808065h 808066h 808067h 808068h 808069h 80806Ah 80806Bh 80806Ch 80806Dh 80806Eh 80806Fh

Peripheral Address

† Reserved on the TMS320C31

F.4.8 Primary-Bus Control Register

Figure F-27. Primary-Bus Control Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	1	7	10	6
хх	хх	хх	хх	хх	хх	xx	хх	хx	хх	хх	ΧХ	XX	хх	xx	хх	xx	XX
15	14	13	12	11	10	9	8	7	6	5	4	3	2	-	1	()
15 xx	14 xx	<u>13</u> xx	12	11 Bl		_	8	7 V	6 VTCN		4 SW	3 /W	2 HIZ	NOH		(HOL) DST


NOTE: xx = reserved bit, read as 0. R = read, W = write.

Primary-Bus Control Register Bits Summary

Bit	Name	Reset Value	Function
0	HOLDST	x	Hold status bit. This bit signals whether the port is being held (HOLDST = 1) or is not being held (HOLDST = 0). This status bit is valid whether the port has been held via hardware or software.
1	NOHOLD	0.	Port hold signal. NOHOLD allows or disallows the port to be held by an external HOLD signal. When NOHOLD = 1, the TMS320C3x takes over the external bus and controls it, regardless of serviced or pending requests by external devices. No hold acknowledge (HOLDA) is as- serted when a HOLD is received. However, it is asserted if an internal hold is generated (HIZ = 1). NOHOLD is set to 0 at reset.
2	HIZ	0	Internal hold. When set (HIZ = 1), the port is put in hold mode. This is equivalent to the external HOLD signal. By forcing a high-impedance condition, the TMS320C3x can relinquish the external memory port through software. HOLDA goes low when the port is placed in the high-impedance state. HIZ is set to 0 at reset.
4-3	SWW	11	Software wait mode. In conjunction with WTCNT, this 2-bit field de- fines the mode of wait-state generation. It is set to 1 1 at reset.
7 — 5	WTCNT	111	Software wait mode. This 3-bit field specifies the number of cycles to use when in software wait mode for the generation of internal wait states. The range is zero (WTCNT = $0 \ 0 \ 0$) to seven (WTCNT = $1 \ 1 \ 1$) H1/H3 cycles. It is set to $1 \ 1 \ 1$ at reset.
12 —8	BNKCMP	10000	Bank compare. This 5-bit field specifies the number of MSBs of the address to be used to define the bank size. It is set to 1 0 0 0 0 at reset.
31 — 13	Reserved	0–0	Read as 0.

F.4.9 Expansion-Bus Control Register

Figure F–28. Expansion-Bus Control Register



NOTE: xx = reserved bit, read as 0. R = read, W = write.

Expansion-Bus Control Register Bits Summary

Bit	Name	Reset Value	Function
2-0	Reserved	000	Read as 0.
43	SWW	11	Software wait-state generation. In conjunction with the WTCNT, this 2-bit field defines the mode of wait-state generation. It is set to 1 1 at reset.
7 — 5	WTCNT	111	Software wait mode. This 3-bit field specifies the number of cycles to use when in software wait mode for the generation of internal wait states. The range is zero (WTCNT = 0 0 0) to seven (WTCNT= 1 1 1) H1/H3 clock cycles. It is set to 1 1 1 at reset.
31 — 8	Reserved	00	Read as 0.

F.4.10 Programmable Bank Switching

Table F-4. BNKCMP and Bank Size

ВNКСМР	MSBs Defining a Bank	Bank Size (32-Bit Words)
$\begin{array}{c} 00000\\ 00001\\ 00010\\ 00010\\ 00011\\ 00100\\ 00101\\ 00110\\ 00111\\ 01000\\ 01001\\ 01001\\ 01010\\ 01011\\ 01100\\ 01101\\ 01101\\ 01111\\ 10000\\ 10000 - 11111 \end{array}$	None 23 23-22 23-21 23-20 23-19 23-18 23-17 23-16 23-15 23-14 23-13 23-22 23-11 23-12 23-9 23-8 Reserved	$2^{24} = 16M$ $2^{23} = 8M$ $2^{22} = 4M$ $2^{20} = 1M$ $2^{19} = 512K$ $2^{18} = 256K$ $2^{17} = 128K$ $2^{16} = 64K$ $2^{15} = 32K$ $2^{14} = 16K$ $2^{13} = 8K$ $2^{12} = 4K$ $2^{11} = 2K$ $2^{10} = 1K$ $2^{9} = 512$ $2^{8} = 256$ Undefined

F.5 Instruction Set

F.5.1 Instruction Formats

Table F-5. Indirect Addressing

Mod Field	Syntax	Operation	Description
		ndirect Addressing with I	Displacement
00000	*+ARn(disp)	addr = ARn + disp	With predisplacement add
00001	*– ARn(disp)	addr = ARn – disp	With predisplacement subtract
00010	*++ARn(disp)	addr = ARn + disp ARn = ARn + disp	With predisplacement add and modify
00011	*– – ARn(disp)	addr = ARn – disp ARn = ARn – disp	With predisplacement subtract and modify
00100	*ARn++(disp)	addr = ARn ARn = ARn + disp	With postdisplacement add and modify
00101	*ARn – – (disp)	addr = ARn ARn = ARn – disp	With postdisplacement subtract and modify
00110	*ARn++(disp)%	addr = ARn ARn = circ(ARn + disp)	With postdisplacement add and circular modify
00111	*ARn – – (disp)%	add = ARn ARn = circ(ARn – disp)	With postdisplacement subtract and circular modify
	Ind	irect Addressing with Ind	ex Register IRO
01000	*+ARn(IR0)	addr = ARn + IR0	With preindex (IR0) add
01001	* ARn(IR0)	addr = ARn – IR0	With preindex (IR0) subtract
01010	*++ARn(IR0)	addr = ARn + IR0 ARn = ARn + IR0	With preindex (IR0) add and modify
01011	* ARn(IR0)	addr = ARn – IR0 ARn = ARn – IR0	With preindex (IR0) subtract and modify
01100	*ARn++(IR0)	addr = ARn ARn = ARn + IR0	With postindex (IR0) add and modify
01101	*ARn (IR0)	addr= ARn ARn = ARn – IR0	With postindex (IR0) subtract and modify
01110	*ARn++(IR0)%	addr = ARn ARn = circ(ARn + IR0)	With postindex (IR0) add and circular modify
01111	*ARn (IR0)%	addr = ARn ARn = circ(ARn) – IR0	With postindex (IR0) subtract and circular modify

LEGEND:

addr	=	memory address
ARn	=	auxiliary register AR0 – AR7
lRn	==	index register IR0 or IR1
disp	=	displacement
++	=	add and modify
	=	subtract and modify
circ()	=	address in circular addressing
%	=	where circular addressing is performed

Mod Field	Syntax	Operation	Description
	Indi	rect Addressing with Index F	Register IR1
10000	*+ ARn(IR1)	addr = ARn + IR1	With preindex (IR1) add
10001	* – ARn(IR1)	addr = ARn – IR1	With preindex (IR1) subtract
10010	* ++ ARn(IR1)	addr = ARn + IR1 ARn = ARn + IR1	With preindex (IR1) add and modify
10011	* – – ARn(IR1)	addr = ARn IR1 ARn = ARn IR1	With preindex (IR1) subtract and modify
10100	* ARn ++ (IR1)	addr = ARn ARn = ARn + IR1	With postindex (IR1) add and modify
10101	*ARn (IR1)	addr = ARn ARn = ARn - IR1	With postindex (IR1) subtract and modify
10110	* ARn ++ (IR1)%	addr = ARn ARn = circ(ARn + IR1)	With postindex (IR1) add and circular modify
10111	* ARn (IR1)%	addr = ARn ARn = circ(ARn – IR1)	With postindex (IR1) subtract and circular modify
	· <u> </u>	Indirect Addressing (Special	l Cases)
11000	*ARn	addr = ARn	Indirect
11001	*ARn ++ (IR0)B	addr = ARn ARn = B(ARn + IR0)	With postindex (IR0) add and bit-reversed modify

LEGEND: addr

memory address =

ARn = auxiliary register AR0 - AR7

IRn = index register IR0 or IR1

= displacement disp

add and modify ++ =

subtract and modify _ _ =

circ() address in circular addressing =

= where circular addressing is performed % В

= where bit-reversed addressing is performed

F.5.2 Summary

Mnemonic	Description	Operation
ABSF	Absolute value of a floating-point number	m src ightarrow m Rn
ABSI	Absolute value of an integer	$ src \rightarrow Dreg$
ADDC	Add integers with carry	$src + Dreg + C \rightarrow Dreg$
ADDC3	Add integers with carry (3-operand)	src1 + src2 + C \rightarrow Dreg
ADDF	Add floating-point values	$src + Rn \rightarrow Rn$
ADDF3	Add floating-point values (3-operand)	src1 + src2 \rightarrow Rn
ADDI	Add integers	src + Dreg \rightarrow Dreg
ADD13	Add integers (3-operand)	src1 + src2 + \rightarrow Dreg
AND	Bitwise logical-AND	Dreg AND src \rightarrow Dreg
AND3	Bitwise logical-AND (3-operand)	src1 AND src2 \rightarrow Dreg
ANDN	Bitwise logical-AND with complement	Dreg AND $\overline{\text{src}} \rightarrow \text{Dreg}$
ANDN3	Bitwise logical-ANDN (3-operand)	src1 AND $\overline{\text{src2}} \rightarrow \text{Dreg}$
ASH	Arithmetic shift	If count ≥ 0: (Shifted Dreg left by count) → Dreg Else: (Shifted Dreg right by count) → Dreg
ASH3	Arithmetic shift (3-operand)	If count ≥ 0: (Shifted src left by count) → Dreg Else: (Shifted src right by count) → Dreg
Bcond	Branch conditionally (standard)	If cond = true: If Csrc is a register, Csrc \rightarrow PC If Csrc is a value, Csrc + PC \rightarrow PC Else, PC + 1 \rightarrow PC
BcondD	Branch conditionally (delayed)	If cond = true: If Csrc is a register, Csrc \rightarrow PC If Csrc is a value, Csrc + PC + 3 \rightarrow PC Else, PC + 1 \rightarrow PC

LEGEND:

src1 src2 Csrc Sreg count SP GIE RM TOS	general addressing modes three-operand addressing modes three-operand addressing modes conditional-branch addressing modes register address (any register) shift value (general addressing modes) stack pointer global interrupt enable register repeat mode bit top of stack	Dreg Rn Daddr ARn addr cond ST RE RS PC C	register address (any register) register address (R7 — R0) destination memory address auxiliary register n (AR7 — AR0) 24-bit immediate address (label) condition code (see Chapter 11) status register repeat interrupt register repeat start register program counter carry bit
---	--	---	---

Mnemonic	Description	Operation
BR	Branch unconditionally (standard)	Value \rightarrow PC
BRD	Branch unconditionally (delayed)	Value → PC
CALL	Call subroutine	$\begin{array}{c} PC + 1 \rightarrow TOS \\ Value \rightarrow PC \end{array}$
CALLcond	Call subroutine conditionally	If cond = true: PC + 1 \rightarrow TOS If Csrc is a register, Csrc \rightarrow PC If Csrc is a value, Csrc + PC \rightarrow PC Else, PC + 1 \rightarrow PC
CMPF	Compare floating-point values	Set flags on Rn – src
CMPF3	Compare floating-point values (3-operand)	Set flags on src1 – src2
CMPI	Compare integers	Set flags on Dreg – src
CMPI3	Compare integers (3-operand)	Set flags on src1 – src2
DBcond	Decrement and branch conditionally (standard)	$\begin{array}{l} ARn-1 \rightarrow ARn \\ If \ cond = true \ and \ ARn \geq 0; \\ If \ Csrc \ is \ a \ register, \ Csrc \rightarrow PC \\ If \ Csrc \ is \ a \ value, \ Csrc + PC + 1 \rightarrow PC \\ Else, \ PC + 1 \rightarrow PC \end{array}$
DBcondD	Decrement and branch conditionally (delayed)	
FIX	Convert floating-point value to integer	$Fix (src) \rightarrow Dreg$
FLOAT	Convert integer to floating-point value	$Float(src) \rightarrow Rn$
IACK	Interrupt acknowledge	Dummy read of src IACK toggled low, then high
IDLE	Idle until interrupt	$PC + 1 \rightarrow PC$ Idle until next interrupt
LDE	Load floating-point exponent	src(exponent) \rightarrow Rn(exponent)
LDF	Load floating-point value	$src \rightarrow Rn$
LDFcond	Load floating-point value conditionally	If cond = true, src \rightarrow Rn Else, Rn is not changed
LDFI	Load floating-point value, interlocked	Signal interlocked operation src \rightarrow Rn
LDI	Load integer	$src \rightarrow Dreg$
LDI <i>cond</i>	Load integer conditionally	If cond = true, src \rightarrow Dreg Else, Dreg is not changed

Table F-6. Instruction Set Summary (Continued)

1

Table F6.	Instruction Set Summary (Continued)	

Mnemonic	Description	Operation
LDII	Load integer, interlocked	Signal interlocked operation src \rightarrow Dreg
LDM	Load floating-point mantissa	src (mantissa) → Rn (mantissa)
LSH	Logical shift	If count \geq 0: (Dreg left-shifted by count) \rightarrow Dreg Else: (Dreg right-shifted by count) \rightarrow Dreg
LSH3	Logical shift (3-operand)	If count ≥ 0: (src left-shifted by count) → Dreg Else: (src right-shifted by count) → Dreg
MPYF	Multiply floating-point values	$\operatorname{src} \times \operatorname{Rn} \longrightarrow \operatorname{Rn}$
MPYF3	Multiply floating-point value (3-operand)	src1 \times src2 \rightarrow Rn
MPYI	Multiply integers	$src \times Dreg \rightarrow Dreg$
МРҮІЗ	Multiply integers (3-operand)	$src1 \times src2 \rightarrow Dreg$
NEGB	Negate integer with borrow	$0 - \text{src} - \text{C} \rightarrow \text{Dreg}$
NEGF	Negate floating-point value	$0 - \text{src} \rightarrow \text{Rn}$
NEGI	Negate integer	$0 - \text{src} \rightarrow \text{Dreg}$
NOP	No operation	Modify ARn if specified
NORM	Normalize floating-point value	Normalize (src) \rightarrow Rn
NOT	Bitwise logical-complement	$\overline{\mathrm{src}} \rightarrow \mathrm{Dreg}$
OR	Bitwise logical-OR	Dreg OR src \rightarrow Dreg
OR3	Bitwise logical-OR (3-operand)	src1 OR src2 \rightarrow Dreg
POP	Pop integer from stack	*SP→ Dreg
POPF	Pop floating-point value from stack	*SP→Rn
PUSH	Push integer on stack	Sreg → *++ SP

LEGEND:

.

EGENI	D:		
src	general addressing modes	Dreg	register address (any register)
src1	three-operand addressing modes	Rn	register address (R7 — R0)
src2	three-operand addressing modes	Daddr	destination memory address
Csrc	conditional-branch addressing modes	ARn	auxiliary register n (AR7 — AR0)
Sreg	register address (any register)	addr	24-bit immediate address (label)
cour	t shift value (general addressing modes)	cond	condition code (see Chapter 11)
SP	stack pointer	ST	status register
GIE	global interrupt enable register	RE	repeat interrupt register
RM	repeat mode bit	RS	repeat start register
TOS	top of stack	PC	program counter
		С	carry bit

Mnemonic	Description	Operation
PUSHF	Push floating-point value on stack	$Rn \rightarrow *_{++} SP$
RETIcond	Return from interrupt conditionally	If cond = true or missing: *SP \rightarrow PC 1 \rightarrow ST (GIE) Else, continue
RETS <i>cond</i>	Return from subroutine conditionally	If cond = true or missing: *SP- \rightarrow PC Else, continue
RND	Round floating-point value	Round (src) \rightarrow Rn
ROL	Rotate left	Dreg rotated left 1 bit \rightarrow Dreg
ROLC	Rotate left through carry	Dreg rotated left 1 bit through carry \rightarrow Dreg
ROR	Rotate right	Dreg rotated right 1 bit \rightarrow Dreg
RORC	Rotate right through carry	Dreg rotated right 1 bit through carry $ ightarrow$ Dreg
RPTB	Repeat block of instructions	src \rightarrow RE 1 \rightarrow ST (RM) Next PC \rightarrow RS
RPTS	Repeat single instruction	src \rightarrow RC 1 \rightarrow ST (RM) Next PC \rightarrow RS Next PC \rightarrow RE
SIGI	Signal, interlocked	Signal interlocked operation Wait for interlock acknowledge Clear interlock
STF	Store floating-point value	Rn → Daddr
STFI	Store floating-point value, interlocked	$Rn \rightarrow Daddr$ Signal end of interlocked operation
STI	Store integer	Sreg \rightarrow Daddr
STII	Store integer, interlocked	Sreg → Daddr Signal end of interlocked operation
SUBB	Subtract integers with borrow	$Dreg - src - C \rightarrow Dreg$
SUBB3	Subtract integers with borrow (3-operand)	src1 – src2 – C \rightarrow Dreg
SUBC	Subtract integers conditionally	If Dreg – src ≥ 0: [(Dreg – src) << 1] OR 1 \rightarrow Dreg Else, Dreg << 1 \rightarrow Dreg

Table F–6. Instruction Set Summary (Continued)

Table F-6. Instruction Set Summary (Concluded)

Mnemonic	Description	Operation
SUBF	Subtract floating-point values	$Rn - src \rightarrow Rn$
SUBF3	Subtract floating-point values (3-operand)	$src1 - src2 \rightarrow Rn$
SUBI	Subtract integers	$Dreg - src \rightarrow Dreg$
SUB13	Subtract integers (3-operand)	src1 – src2 \rightarrow Dreg
SUBRB	Subtract reverse integer with borrow	$src - Dreg - C \rightarrow Dreg$
SUBRF	Subtract reverse floating-point value	$\operatorname{src} - \operatorname{Rn} \longrightarrow \operatorname{Rn}$
SUBRI	Subtract reverse integer	$src - Dreg \rightarrow Dreg$
SWI	Software interrupt	Perform emulator interrupt sequence
TRAP <i>cond</i>	Trap conditionally	If cond = true or missing:
		Next PC \rightarrow * ++ SP
		Trap vector $N \rightarrow PC$
		$0 \rightarrow ST (GIE)$
		Else, continue
TSTB	Test bit fields	Dreg AND src
TSTB3	Test bit fields (3-operand)	src1 AND src2
XOR	Bitwise exclusive-OR	Dreg XOR src \rightarrow Dreg
XOR3	Bitwise exclusive-OR (3-operand)	src1 XOR src2 \rightarrow Dreg

LEGEND:

ister)
10)
ess
— AR0)
(label)
oter 11)
,

Mnemonic	Description	Operation	
	Parallel Arithmetic With	n Store Instructions	
ABSF STF	Absolute value of a floating-point	$ src2 \rightarrow dst1$ src3 $\rightarrow dst2$	
ABSI STI	Absolute value of an integer	$ src2 \rightarrow dst1$ src3 $\rightarrow dst2$	
ADDF3 STF	Add floating-point	src1 + src2 \rightarrow dst1 src3 \rightarrow dst2	
ADDI3 STI	Add integer	src1 + src2 → dst1 src3 → dst2	
AND3 STI	Bitwise logical-AND	src1 AND src2 \rightarrow dst1 src3 \rightarrow dst2	
ASH3 STI	Arithmetic shift	If count \geq 0: src2 << count \rightarrow dst1 src3 \rightarrow dst2 Else: src2 >> count \rightarrow dst1 src3 \rightarrow dst2	
FIX STI	Convert floating-point to integer	$Fix(src2) \rightarrow dst1$ src3 $\rightarrow dst2$	
FLOAT STF	Convert integer to floating-point	Float(src2) \rightarrow dst1 src3 \rightarrow dst2	
LDF STF	Load floating-point	$src2 \rightarrow dst1$ $src3 \rightarrow dst2$	
LDI STI	Load integer	$src2 \rightarrow dst1$ $src3 \rightarrow dst2$	
LSH3 STI	Logical shift	If count \geq 0: src2 << count \rightarrow dst1 src3 \rightarrow dst2 Else: src2 >> count \rightarrow dst1 src3 \rightarrow dst2	
MPYF3 STF	Multiply floating-point	src1 x src2 \rightarrow dst1 src3 \rightarrow dst2	
MPYI3 STI	Multiply integer	src1 x src2 \rightarrow dst1 src3 \rightarrow dst2	
NEGF STF	Negate floating-point	$\begin{array}{c} 0-\operatorname{src2} \to \operatorname{dst1} \\ \operatorname{src3} \to \operatorname{dst2} \end{array}$	

Table F–7. Parallel Instruction Set Summary

Mnemonic	Description	Operation
	Parallel Arithmetic With Store	Instructions (Concluded)
NEGI STI	Negate integer	$0 - \operatorname{src2} \rightarrow \operatorname{dst1}$ src3 \rightarrow dst2
NOT STI	Complement	$\overline{\operatorname{src1}} \to \operatorname{dst1}$ src3 \to dst2
OR3 STI	Bitwise logical-OR	src1 OR src2 \rightarrow dst1 src3 \rightarrow dst2
STF STF	Store floating-point	src1 \rightarrow dst1 src3 \rightarrow dst2
STI STI	Store integer	src1 \rightarrow dst1 src3 \rightarrow dst2
SUBF3 STF	Subtract floating-point	src1 – src2 \rightarrow dst1 src3 \rightarrow dst2
SUBI3 STI	Subtract integer	src1 – src2 \rightarrow dst1 src3 \rightarrow dst2
XOR3 STI	Bitwise exclusive-OR	src1 XOR src2 \rightarrow dst1 src3 \rightarrow dst2
	Parallel Load In	structions
LDF LDF	Load floating-point	src2 \rightarrow dst1 src4 \rightarrow dst2
LDI LDI	Load integer	src2 \rightarrow dst1 src4 \rightarrow dst2
······································	Parallel Multiply And Add/	Subtract Instructions
MPYF3 ADDF3	Multiply and add floating-point	op1 x op2 → op3 op4 + op5 → op6
MPYF3 SUBF3	Multiply and subtract floating-point	op1 x op2 → op3 op4 – op5 → op6
MPYI3 ADDI3	Multiply and add integer	op1 x op2 \rightarrow op3 op4 + op5 \rightarrow op6
MPYI3 SUBI3	Multiply and subtract integer	op1 x op2 → op3 op4 – op5 → op6

Table F–7. Parallel Instruction Set Summary (Concluded)

LEGEND:

src1	register addr (R7 R0)	src2	indirect addr (disp = 0, 1, IR0, IR1)
src3	register addr (R7 — R0)	src4	indirect addr (disp = 0, 1, IR0, IR1)
dst1	register addr (R7 R0)	dst2	indirect addr (disp = 0, 1, IR0, IR1)
op3	register addr (R0 or R1)	op6	register addr (R2 or R3)

op1,op2,op4,op5 – Two of these operands must be specified using register addr, and two must be specified using indirect.

Quick Reference

Index

A

A-law compression, 11-51 A-law expansion, 11-52 adaptive filters, 11-61 addition example, 11-35 addresses A23-A0 signals additional capacitance, 12-38 timing requirements, 12-38 XA12-XA0 signals additional capacitance, 12-38 timing requirements, 12-38 addressing modes conditional branch, 2-14, 5-23 general, 5-19 long-immediate, 2-14, 5-22 parallel, 2-14, 5-21 three operand, 2-14, 5-20 addressing types, 5-2 direct addressing, 5-4 immediate, 5-17 indirect addressing, 5-5-5-16 PC relative, 5-18 register, 5-3, F-6 analysis subsystem pod dimensions, 12-40 use with debugging tools, 12-37 applications general listing, 1-7 hardware, 12-1 software, 11-1 architecture, 2-1 archiver, B-3 arithmetic logic unit (ALU), 2-5 arithmetic operations, 11-21 assembler, B-3

assembly language instructions, 10-1 categories, 10-3-10-8 interlocked operation, 10-6 load and store, 10-3 parallel operation, 10-6 program control, 10-5 three-operand, 10-5 two-operand, 10-4 coding hints, 11-88 condition codes, flags, 10-9 condition for execution, 10-9 example instruction, 10-16 opcodes, A-1 register syntax, 10-15 symbols used to define, 10-12-10-15 syntax options, 10-13-10-15 auxiliary (AR0–AR7) registers, 3-4 auxiliary register ALUs, 2-5

В

bank switching, external bus, 7-29, 12-12 bit manipulation, 11-21 bit-reversed addressing, 5-29, 11-23 block move, 11-23 block repeat register (RS,RE), 3-11 block size (BK) register, 3-5 branches, 6-7 delayed, 6-7, 11-15 bulletin board, B-13 bus operation external, 2-23 internal, 2-22 busy-waiting example, 6-12



C (HLL) routines, 11-88

C compiler features, B-3 hosts supported, B-5 optimization, B-4 cache hit. 3-20 miss, 3-21 cache memory, 2-9, 3-19 See also memory algorithm, 3-20 architecture, 3-19 control bits, 3-22 instruction cache, 3-19 calls. 6-8 capacitance of electrical probe, 12-38 cautions, viii central processing unit, 2-3 circular addressing, 5-24 CLKR pins, 8-18, F-28 CLKX pins, 8-17, F-27 clock oscillator circuitry, 12-25 clocks additional capacitance, 12-38 H1, 12-38, 12-39 H3, 12-38, 12-39 timing requirements, 12-39 companding, 11-48 compression A-law, 11-51 µ-law, 11-49 condition codes, flags, 10-11 conditional delayed branches, 6-7 conditional-branch addressing modes, 2-14, 5-23 context switching, 11-11 conversion floating point to integer, 4-22 integer to floating point, 4-24 counter example, 6-12 counter register (timer), 8-2, 8-6 CPU, 2-3 CPU interrupt flag register (IF), interrupt flag (IF), 3-9 CPU registers, 2-6 auxiliary (AR0-AR7), 2-7, 3-4 block repeat (RS, RE), 3-11 block size (BK), 2-7, 3-5

CPU/DMA interrupt enable (IE), 3-8 data page pointer, 2-7 data page pointer (DP), 3-5 extended precision (R0-R7), 2-6, 3-4 I/O flags (IOF), 2-7, 3-10 index (IR1, IR0), 2-7, 3-5 interrupt enable (IE), 2-7, 3-8 interrupt flag (IF), 2-7, 3-9 list of, 3-3 program counter (PC), 2-8, 2-22, 3-11 repeat count (RC), 2-8, 6-2 repeat count (RP), 3-11 repeat end address (RE), 2-8, 3-11, 6-2 repeat start address (RS), 2-8, 3-11, 6-2 reserved bits, 3-11 status register (ST), 2-7, 3-5, 10-10 system stack pointer (SP), 2-7, 3-5 CPU1/2 buses, 2-22

data D31–D0 signals additional capacitance, 12-38 timing requirements, 12-38 XD31-XD0 signals additional capacitance, 12-38 timing requirements, 12-38 data page pointer (DP) register, 3-5 data receive register (serial port), 8-22 data transmit register (serial port), 8-21 delayed branches, 6-7, 11-15 advantages, 11-89 incorrectly placed, 6-6, 6-7 design considerations, 12-37—12-42 electrical information capacitance of electrical probe, 12-38 power supply loading of active probe, 12-38 mechanical dimensions, 12-40 timing information, Pages, 12-38 dimensions (chip), 13-15 direct addressing, 5-4 disabled interrupts by branch, 6-7 displacements, 5-5-5-16 division. 11-24 DMA architecture, 2-26 buses, 2-22 channel synchronization, 8-49-8-51

controller, 8-38 destination/source address register, 8-42 general, 2-26 global control register, 8-39 interrupt enable register, 8-42 memory transfer, 8-44—8-48 synchronization of channels, 8-49—8-51 transfer counter register, 8-42 DMA global-control register format, F-18 DMA interrupt enable register (IE), 3-2 documentation, v, B-13 DR pins, 8-18, F-28 DX pins, 8-17, F-27

edge-triggered interrupts, 6-20 electrical characteristics, 13-18 electrical information capacitance of electrical probe, 12-38 power supply loading of active probe, 12-38 electrical specifications, 13-17 EMU0-EMU6 signals additional capacitance, 12-38 timing requirements, 12-39 emulator, in system overview, 12-37 event counters, 8-2 expansion A-law, 11-52 µ-law, 11-50 expansion bus See also external buses addresses, 12-38 data, 12-38 reads/writes, 12-39 signal timing, 12-38 extended precision addition example, 11-35 floating-point format, 4-6 multiplication example, 11-36 subtract example, 11-35 external buses (expansion, primary), 2-23, 7-1 bank switching, 7-29, 12-12 expansion bus control register, 7-4 expansion bus I/O cycles, 7-10-7-26 expansion bus interface, 12-18

external interrupts, 2-23 interlocked instructions, 2-23 primary bus control register, 7-3 primary bus interface, 12-4 ready generation, 12-8 timing *expansion bus, 7-10—7-26 primary bus, 7-5—7-9* wait states, 7-27, 12-4, 12-8 external devices, 12-3 external interfaces, 12-2

۳F

fast Fourier transforms, 11-66 FFT, 11-66 filters adaptive, 11-61 FIR, 11-53 IIR, 11-55 lattice, 11-82 LMS algorithm, 11-61 FIR filters, 11-53 floating point addition, 4-14 conversion to integer, 4-22 division. 11-24 format conversion, 4-8 formats, 4-4 IEEE to TMS320, 11-38 inverse, 11-27 multiplication, 4-10 normalization, 4-18 normalized, 4-14 rounding value, 4-20 short format, 4-4 single-precision format, 4-6 square root example, 11-30 subtraction, 4-14 TMS320 to IEEE, 11-38 underflow, 4-15 formats conversion, 4-8 floating point, 4-4 signed integer, 4-2 unsigned integer, 4-3 FSR pins, 8-18, F-28 FSX pins, 8-17, F-27

G

general addressing modes, 2-14, 5-19 global control register (serial port), 8-14 global control register (timer), 8-3 global memory, 6-10, 6-13

3

H

H1 signal additional capacitance, 12-38 timing requirements, 12-39 H3 signal additional capacitance, 12-38 timing requirements, 12-39 hardware applications, 12-1 hardware control, 6-1 header (XDS1000), 12-34 HOLDA, signal additional capacitance, 12-38 timing requirements, 12-39 hotline, B-13

I/O flags register (IOF), 3-10 IACK, signal additional capacitance, 12-38 timing requirements, 12-39 IIR filters, 11-55 immediate addressing, 5-17 index (IR0,IR1) register, 3-5 indirect addressing, 5-5 initialization (processsor), 11-3 instruction cache, 3-19 instruction register (IR), 2-22 instruction set summary alphabetical, 2-14 function listing, 10-3 instructions. See assembly language INT0-INT3, 3-17, F-14 INTO-INT3, signals additional capacitance, 12-38 timing requirements, 12-39 integer division, 11-24 integer formats

short integer, 4-2 signed, 4-2 single-precision integer, 4-2 unsigned, 4-3 interfaces expansion bus, 2-23, 12-18 primary bus, 2-23, 12-4 system control, 12-25 types, 12-2 interlocked operations, 6-10 internal bus, 2-22 interrupt enable register (IE), 3-8 interrupt service routines, 11-10 interrupts, 2-23, 6-20 context switching, 11-11 control bits, 6-20 interrupt service routines, 11-10 prioritization, 6-25 prioritizing, 11-14 processing, 6-27 serial ports, 8-27 vectors, 3-16, 6-25 inverse, 11-27 inverse lattice filter, 11-83 IOSTRB, signal, 7-2, 7-5 additional capacitance, 12-38 timing requirements, 12-40

L

lattice filters, 11-82 level-triggered interrupts, 6-20 linker, B-3 literature, v, B-13 logical operations, 11-21 long-immediate addressing modes, 2-14, 5-22 looping, 11-16 LRU cache update, 3-19

-M

matrix-vector multiplication, 11-64 mechanical data, 13-15 mechanical dimensions, 12-40 memory, 2-9, 3-19 accesses (pipeline), 9-21 cache, 2-9, 3-19, 11-89 general organization, 2-9

global, 6-10, 6-13 memory maps, 2-11, 3-12 microcomputer mode, 3-12 microprocessor mode, 3-12 pipeline conflicts, 9-9, 9-19 quick access, 11-89 microcomputer mode, 2-11, 3-12 μ-law compression, 11-49 µ-law expansion, 11-50 microprocessor mode, 2-11, 3-12 MSTRB, signal, 7-2, 7-5 additional capacitance, 12-38 timing requirements, 12-40 multiple processors, 6-10 multiplication, 11-64 multiplier, 2-5

Ν

nested block repeats, 6-6 normalization, floating-point value, 4-14, 4-18

object program converter, B-3 opcodes, A-1 optimizer (C compiler), B-4 ordering information, B-15 overflow, 4-15, 4-22 overview, emulation system with analysis subsystem, 12-37

Ρ

parallel addressing modes, 2-14, 5-21 part numbers, B-15 breakdown of numbers, B-18 prefix designators, B-16 period register (timer), 8-2, 8-6 peripheral bus, 2-24, 8-1 general architecture, 2-24 map, 3-18 peripherals on, 8-1 *DMA controller, 8-38 serial port, 2-25, 8-12 timers, 2-25, 8-2* register diagram, 2-24 pin assignments, 13-4, 13-5 pin states at reset, 6-16 pipeline, 9-1 conflicts avoiding, 11-89 branching, 9-4 memory, 9-9 memory (resolving), 9-19 registers, 9-6 memory accesses, 9-21 structure, 9-2 power, supply loading of active probe, 12-38 primary bus See also external buses addresses, 12-38 data, 12-38 reads/writes, 12-39 signal timing, 12-38 primary bus control register, 7-3 probes active probe power-supply loading, 12-38 electrical probe capacitance, 12-38 program buses, 2-22 program counter (PC), 2-22, 3-11 program flow, 6-1



quality, C-1 queues (stack), 5-32

R

R/W, signal additional capacitance, 12-38 timing requirements, 12-39
RAM, 2-9 *See also* memory ready generation, 12-8
receive/transmit timer counter register (serial port), 8-21
receive/transmit timer period register (serial port), 8-21
regional technology centers, B-14
register buses, 2-22
registers, 2-6 auxiliary (AR0–AR7), 2-7, 3-4 block repeat (RS, RE), 3-11

block size (BK), 2-7, 3-5 counter (timer), 8-6 CPU/DMA interrupt enable (IE), 3-8, 8-42 data page pointer, 2-7 data page pointer (DP), 3-5 DMA destination and source address, 8-42 DMA global control register, 8-39 DMA transfer counter register, 8-42 DMA/CPU interrupt enable (IE), 8-42 extended precision (R0-R7), 2-6, 3-4 global control (timer), 8-3 I/O flag (IOF), 3-10 I/O flags (IOF), 2-7 index (IR1, IR0), 3-5 interrupt enable (IE), 2-7, 3-8 interrupt flag (IF), 2-7, 3-9 maximum use, 11-89 period (timer), 8-6 peripheral port, 8-1 pipeline conflicts, 9-6 program counter (PC), 2-8, 2-22, 3-11 repeat count (RC), 2-8, 6-2 repeat count (RP), 3-11 repeat end address (RE), 2-8, 3-11, 6-2 repeat start address (RS), 2-8, 3-11, 6-2 reserved bits. 3-11 serial port global control, 8-14 serial port registers, 8-12-8-37 status register (ST), 2-7, 3-5, 10-10 system stack pointer (SP), 2-7, 3-5 registers, general, see also CPU registers, 2-5 reliability, C-1 stress testing, C-2 repeat count register (RC), 3-11, 6-2 repeat end address register (RE), 3-11, 6-2 repeat mode initialization, 6-2 **RPTS** initialization, 6-3 repeat modes, 11-16 repeat start address register (RS), 3-11, 6-2 requirements, signal timing, Pages, 12-38 reset, 3-16, 6-16 initialization (processor), 11-3 operations performed, 6-19 pin states, 6-16 vectors, 3-16, 6-25 **RESET** signal additional capacitance, 12-38 timing requirements, 12-39

return from subroutine, 6-8 RINT0,1, 3-17, F-14 ROM, 2-9 *See also* memory rounding of floating-point value, 4-20 RTCs, B-14

S

scan path interface, B-10 segment start address (SSA) reg., 3-19 semaphores, 6-13 seminars, B-14 serial port, 8-12-8-37 data receive register, 8-22 data transmit register, 8-21 global control register, 8-14 interrupt sources, 8-27 port control register (FSR/DR/CLKR), 8-18, F-28 port control register (FSX/DX/CLKX), 8-17, F-27 receive/transmit timer control register, 8-19, F-29 receive/transmit timer counter register, 8-21 receive/transmit timer period register, 8-21 timing, 8-24, 8-28-8-37 serial port global control register, 8-14 short floating-point format, 4-4 signal descriptions, 13-9-13-14 signal transition levels, 13-19 signals, timing information, Pages, 12-38 simulator, B-5 software applications, 11-1 software control, 6-1 software development, B-2 archiver, B-3 assembler, B-3 emulator (XDS500 & 1000), B-8 linker, B-3 macro assembler, B-3 object format converter, B-3 scan path interface, B-10 simulator, B-5 SPOX, B-6 square root example, 11-30 stack, 5-30, 5-32, 11-9 queues, 5-32 stack pointer (SP) register, 3-5 status register (ST), 3-5, 10-10

STRB, signal, 7-2, 7-5 additional capacitance, 12-38 timing requirements, 12-40 style (manual), vii subroutines, 11-7---11-20 computed GOTO, 11-20 context switching, 11-11 runtime select, 11-18 subtract example, 11-35 symbols (used in manual), vii synchronize 2 processors example, 6-15 system overview, 12-37



target cable, 12-37 target system, design considerations, 12-37-12-42 electrical information, 12-38 mechanical dimensions, 12-40 timing information, Pages, 12-38 target system connection, 12-34 TCLK0, TCLK1, signals additional capacitance, 12-38 timing requirements, 12-39 test load circuit, 13-18 third party support, B-12 three-operand addressing modes, 2-14, 5-20 timer global control register, 8-3 timers, 2-25, 8-2-8-11 counter, 8-2 counter register, 8-6 operation nodes, 8-7 period register, 8-2, 8-6 timing parameters, 13-20-13-51 timing/counting, TMS320C30 signal timing, Pages, 12-38 TINT0,1, 3-17, F-14

trap, 3-16, 6-8 vectors, 3-16 TTL levels, 13-19

U

underflow, 4-14



vectors (reset, interrupts), 6-25 vectors (reset, trap, interrupt), 3-16

W

wait states, 7-27 external bus, 12-4, 12-8 zero, 12-4 workshops, B-14

X

XDS1000, 12-34, B-8 XDS500, B-8 XF0, XF1, signals additional capacitance, 12-38 timing requirements, 12-39 XF0,XF1, 2-23 XINT0,1, 3-17, F-14 XR/W signal additional capacitance, 12-38 timing requirements, 12-39



zero wait states, 12-4

BUSINESS REPLY MAIL FIRST-CLASS MAIL PERMIT NO. 6189 HOUSTON, TX

POSTAGE WILL BE PAID BY ADDRESSEE



MAIL STATION 640 P O BOX 1443 HOUSTON TX 77251–9879

ԱսվահվոհեստՈհետինունեսներ

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES Texas Instruments wants to provide you with the best documentation possible—please help us by answering these questions and returning this card.

How have you used this manual?

- □ To look up specific information or procedures when needed (as a reference).
- To read chapters about subjects of specific interest.
- \Box To read from front to back before using the product.

If you found any inaccuracies, please describe them along with their location.

Do you have any specific suggestions that would improve the content of this document?

Is specific material easy to find because of the book's general organization, index, etc.?


Did you have difficulty in understanding a feature or operation?

Do you feel a subject is not clear or that it requires additional information?

Would you prefer this book to lie flat when open (like a 3-ring or spiral binder)?

Thank you for taking the time to fill out this card.

Name	_Title
Company	
Address	
City	_StateZip/Country





Printed in U.S.A., June 1991 2558539-9761 revision E SPRU031B