

1996

16M Sync. DRAM

Introduction

SAMSUNG

16M Sync. DRAM Introduction

LORI STEINTHAL



I² INCORPORATED

MANUFACTURERS REPRESENTATIVES

3255 Scott Boulevard
Suite 1-102
Santa Clara, CA 95054-3013

Tel: (408) 988-3400
Fax: (408) 988-2079

SAMSUNG
ELECTRONICS

PRINTED IN KOREA

Circuit diagrams utilizing SAMSUNG products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of SAMSUNG or others. SAMSUNG reserves the right to change device specifications.

Certified ISO 9001



Certificate No FM 24651

Table of Contents

I . Introduction of SDRAM Superset -----	9
II . General Information -----	19
III . Specification	
- Component	
. KM44S4020AT -----	37
. KM48S2020AT -----	45
. KM416S1120AT -----	53
- Module	
. KMM366S114AT -----	63
. KMM366S203AT -----	74
. KMM366S400AT -----	85
. KMM366S40A1T -----	96
IV . Device Operations -----	107
V . Timing Diagram -----	125
VI . Sales Offices and Manufacturer's Representatives -----	143

Introduction of SDRAM Superset

1

General Information

2

Specification

3

Device Operations

4

Timing Diagrams

5

**Sales Offices and Manufacturer's
Representatives**

6

Introduction of SDRAM Superset | 1



SDRAM SUPERSET



INTRODUCTION


1

Current PCs are rapidly adopting new technologies such as multi-media, NSP(Native Signal Processing), and UMA(Unified Memory Architecture). Since these technologies require additional memory bandwidth, we have been seeing memory demand shifting away from the long established FP mode DRAM and moving towards EDO.

Lately, several vendors have implemented SDRAM in their systems as the high-bandwidth solution to replace EDO. However, the performance of the current SDRAM (both the "full feature", or JEDEC, version and the "low cost" PC SDRAM version) can not be maximized in today's PCs. Even though SDRAM offers greater functionality and higher frequency operation than EDO, it also has a longer lead-off cycle at 66MHz.

The purpose of this paper is to define the new SDRAM Superset, which revises a few spec parameters to maximize performance. Finally, the infrastructure of the SDRAM is discussed to illustrate the compatibility issues.

THE DEFINITION OF FULL-FEATURE SDRAM AND PC SDRAM



The full-feature SDRAM as defined by JEDEC appeals to a wide range of applications, including mainframe, workstation, PCs, and consumer products. Many programmable options are included to accommodate the various applications (without defining the AC parameters). The added flexibility, however, has resulted in initial products with higher cost and lower speed over alternative solutions when implemented in actual systems.

Some SDRAM manufacturers are introducing the PC SDRAM applied advanced technology and an optimized chip architecture as the cost effective solution for the PC market. This device only offers a specific subset of features and frequency among the full feature set defined by JEDEC. Basically, PC SDRAM eliminates the testing of some features (which are already implemented in silicon) to achieve similar costs as EDO/FP. Unfortunately, PC SDRAM still does not offer significant performance advantages over EDO.

THE DEFINITION OF THE SDRAM SUPERSET


The SDRAM Superset is fully compatible with the full-feature SDRAM while offering improved performance. Also, through advanced manufacturing technology and chip architecture, cost overheads in terms of chip size, test, and yield have been minimized. The SDRAM Superset is intended to be the cost/performance solution for today's high bandwidth requirements.

The SDRAM Superset is obtained from the full feature component by simply modifying certain test parameters. With stable high yields in our current full-feature SDRAM, these parameter modifications result in minimal yield impact. SDRAM Superset test screening is performed with modified values for tRCD, tRP, tsAC and CAS latency. This not only maintains compatibility with the full-feature SDRAM, but also results in a functional superset of both the full-feature and PC SDRAMs. Thus, the SDRAM Superset may be used in all systems that have the ability to control either PC SDRAM or full-feature SDRAM.

The performance of the SDRAM Superset differs from the PC SDRAM and full-feature SDRAM in three specific areas. First, tRCD (RAS to CAS delay time) and tRP (RAS precharge time) of the SDRAM Superset are both equal to 2 clocks, instead of 3 with the others, at 66MHz with the -12 part (run maximally with CAS latency equal to 3). This improvement reduces the number of lead-off cycles during page or row misses.

The second difference is that CAS latency is reduced from 3 to 2 at 66MHz cycle time when given a +10% & -5% V_{DD} tolerance. This maximizes the performance benefits when using the 66MHz bus frequency, which is the mainstream in current PCs.

The third difference is that tsAC (clock to data valid time) is reduced both with and without the reduction of VDD tolerance. The SDRAM Superset makes the speed up for tsAC to allow the system controller to fetch data with sufficient window. This improvement allows additional margin to account for noise and flight time of data. The detailed spec for tsAC is broken down based on CAS latency of the -12 (83MHz) and -10 (100MHz) parts and is shown in table 1.



1

Table 1
SDRAM SUPERSET SPECIFICATION

VDD	Frequency	AC Parameters	Current SDRAM	SDRAM Superset	Note
3.3V ± 0.3V	-12 (83MHz)	tcc (Min. cycle time)/ Max. Frequency @ CL = 2	18ns / 55MHz	15ns / 66.7MHz	*1
		tRP @ CL = 2	36ns (3 Clocks)	30ns (2 Clocks)	*2
		tRCD @ CL = 2	36ns (3 Clocks)	30ns (2 Clocks)	*2
		tsAC @ CL = 2	13ns	10ns	*3
	-10 (100MHz)	tsAC @ CL = 2	11ns	9.5ns	*3
		tsAC @ CL = 3	8.5ns	8ns	
	-12 (83MHz)	tsAC @ CL = 2	13ns	9.5ns	*3
3.3V +0.3/- 0.15V	-10 (100MHz)	tsAC @ CL = 2	11ns	9.0ns	*3

*1 : New -12 part can meet 66MHz Bus @ CL = 2

*2 : New -12 part can meet 2 clocks tRCD and tRP @ 66MHz

*3 : tSAC Speed up for larger data setup time of the controller in new data sheet

WHY THE SDRAM SUPERSET IS THE BEST SOLUTION FOR PC APPLICATIONS WITH 66MHz BUS FREQUENCY

There are four main advantages that make the SDRAM Superset a superior solution over EDO and PC SDRAM: Higher performance than PC SDRAM and EDO, good compatibility with full-feature SDRAM and PC SDRAM, relaxed timing constraints, and future upgradability.

HIGHER PERFORMANCE THAN PC SDRAM AND EDO

When the current SDRAM is used for 66MHz PC main memory applications, the system is able to perform no-wait burst cycles compared to one-wait of EDO. However, the lead-off cycle time for the PC SDRAM and full-feature SDRAM can't be reduced, so the lead-off cycle time of those products are further burdened compared to SDRAM Superset. When the SDRAM Superset is used instead of PC SDRAM or EDO, system performance is improved by five to ten percent because the system is reduced by one, two and three clock cycles for the cases of a Page Hit, Row Miss, and Page Miss, respectively in terms of the lead-off cycle time.


Page Hit : Save 1 Clock Cycle → CAS Latency

Row Miss : Save 2 Clock Cycle → CAS Latency + tRCD

Page Miss : Save 3 Clock Cycle → CAS Latency + tRCD + tRP

<Table 2> shows more detail on the performance improvements obtained with the SDRAM Superset over competing products when implemented in the chipset that supports SDRAM.

Figure 1
TIMING COMPARISON



GOOD COMPATABILITY WITH PC SDRAM AND FULLY COMPATIBLE WITH FULL FEATURE SDRAMS


The SDRAM Superset includes the current SDRAM features and fully supports the JEDEC Truth Table. Some AC parameters have been improved and these can be taken advantage of through appropriate implementation in actual systems. System vendors should easily be able to use the SDRAM Superset with the improved AC parameters if the programmable BIOS is properly set. And since PC SDRAM is a subset of the SDRAM Superset, no change in hardware architecture is required.



ELECTRONICS

Table 2
MEMORY CYCLE ANALYSIS BASED ON 66MHz BUS FREQ.

Chipset		Chipset A		Chipset B
Support MODE		SDRAM / EDO / FP		EDO / FP
Number of Cycle	Mode	SDRAM	EDO	EDO
	Page Hit	7 - 1 - 1 - 1	6 - 2 - 2 - 2	5 - 2 - 2 - 2
	Row Miss	10 - 1 - 1 - 1	9 - 2 - 2 - 2	8 - 2 - 2 - 2
	Page Miss	13 - 1 - 1 - 1	12 - 2 - 2 - 2	11 - 2 - 2 - 2
	Back to Back	7 - 1 - 1 - 1 -	6 - 2 - 2 - 2 -	5 - 2 - 2 - 2 -
	Page Hit	2 - 1 - 1 - 1	3 - 2 - 2 - 2	2 - 2 - 2 - 2
Based Condition		tRCD = 3, CL = 3	tRCD = 2, CL = 2	tRCD = 2, CL = 2



TIMING CONSTRAINT RELAXATION

Even though EDO, PC SDRAM and the full feature SDRAM can operate with 66MHz cycle time it is very difficult to perform no-wait burst cycles due to timing constraints caused by clock skew and data flight time in actual systems. In order to achieve 66MHz without the wait, reasonable access time, set-up time, and data window margin should be considered. The relationship among these parameters is as follows,

$$tSAC \leq tCC - tSKEW - tSC$$

$$tWindow = tCC - tSAC - tSKEW + tOH$$

* tSKEW : Including the clock skew and data flight time

* tSC : Controller set-up time

When the SDRAM Superset spec value are put in the above equation, the timing constraint is more relaxed than the others due to shortening of the access time from clock.

FUTURE UPGRADABILITY

Currently, SDRAM vendors are introducing the 100MHz SDRAM into the market. The next versions will achieve upto 150MHz by using advanced processes, additional pipelining, and prefetch architectures in combination with a high speed interface such as SSTL.

In the next few years, we can expect to see SDRAMs with frequencies over 200 or 300MHz being introduced by many memory vendors. Therefore, SDRAM has excellent potential to cope with the ever increasing system performance trend.

Table 3
TARGET SPEC FOR BEYOND 100MHz

Item	125MHz	150MHz	200MHz
CL (CAS Latency)	4 Clock	4 Clock	5 Clock
tCC (Clock cycle time)	8ns	7ns	5ns
tSAC (Output valid time)	6ns	5ns	3ns
tSS (Set-up time)	3ns	2.5ns	2ns
tOH (Output hold time)	2ns	2ns	1ns

SDRAM SUPPORT INFRASTRUCTURE

SDRAM is not compatible with EDO/FP DRAM due to different pin configurations and the addition of pins such as Clock, DQM, and others. The compatibility issue must be addressed before SDRAM can achieve significant market penetration. SDRAM vendors need to construct an infrastructure that can support not only EDO and FP, but also SDRAM in order to win over system vendors and end-users.

The pinout for the new 168pin DIMM standard supports maximal compatibility among modules with different types of DRAM on board. Consequently, it is necessary for SDRAM to move from SIMM to DIMM and to obtain the needed chipset support. Most of chipset vendors will be shipping controllers that support SDRAM very soon.

SDRAM MODULES

Currently, the 200pin DIMM for WSs have been standardized, while the 144pin SO-DIMM for mobile computers and the 168pin unbuffered DIMM are in the process of standardization. Memory vendors are working on minimizing the signal skew and noise when the 168pin unbuffered DIMM is implemented in systems. This effort should result in a robust and practical SDRAM DIMM. Furthermore, with the addition of SPD (Serial Presence Detect) on the module, system vendors are able to obtain detailed information of the memory on the DIMM. The controller can now read the SPD and then set its internal registers appropriately (with the assistance of information in the BIOS). Configuration settings such as refresh, latency and others may be optimized for each DIMM. Therefore, the end-user can perform Plug & Play through the controller's auto-detection mechanisms. This will make it more convenient for customers to use the SDRAM Superset as well as the full-feature SDRAM to their full advantage.



ELECTRONICS

SDRAM CONTROLLER


Most of the controller manufactures (Intel, Opti, VLSI, VIA, SIS, UMC, ALI, ACC, PicoPower, and etc.) plan to ship SDRAM controllers starting from 2Q '96. The first SDRAM controllers will be for Pentium class processors and controllers for Pentium Pro will follow. Current DRAM controllers are able to automatically detect the type of memory installed in the system during the initialization cycle, and different types of DRAM can be mixed in different banks because the DRAM controller is fully configurable through a set of control registers .

VHDL AND VERILOG MODEL SUPPORT

Samsung has distributed the VHDL and Verilog models for our current SDRAM to customers and PC core chipset manufacturers. Samsung will also soon make available the revised models for the SDRAM Superset.

The next generation SDRAM should be able to operate in real systems at 100MHz. The higher frequency will place many new design constraints. We are open to close cooperation with customers and chipset manufacturers for definition of a practical and robust SDRAM at 100MHz and beyond. We believe that close cooperation is mandatory to derive the right solution. If you need any assistance or are interested in future discussions, please contact the Samsung sales office or marketing department in your area.

General Information 2



16M SDRAM(2nd Gen.) AC Spec. Change Notice

- Purpose : To improve SDRAM performance compared to EDO DRAM.
(New data sheet will be available at late March '96).
- AC Parameters revised.

		-10 Part		-12 Part	
		Previous	New	Previous	New
tCC	CL= 3	10ns	10ns	12ns	12ns
	CL= 2	15ns	15ns	18ns	15ns
	CL= 1	30ns	30ns	36ns	30ns
tSAC	CL= 3	8.5ns	8.0ns ^{*1}	9.0ns	9.0ns
	CL= 2	11ns	9.5ns ^{*2}	13ns	10ns ^{*3}
	CL= 1	27ns	27ns	32ns	27ns
tOH		3.5ns	3.0ns	3.5ns	3.0ns
tRP		30ns	26ns	36ns	30ns
tRAS		70ns	60ns	72ns	66ns
tRC		100ns	96ns	108ns	100ns
tRCD		30ns	26ns	36ns	30ns

(Note) *1 : In case of x4 & x8, tSAC is equal to 7.5ns without change from current Spec.

*2 : tSAC = 9ns in 3.3V +0.3V/-0.15V, tSAC = 9.5ns in 3.3V +/-0.3V

*3 : tSAC = 9.5ns in 3.3V +0.3V/-0.15V, tSAC = 10ns in 3.3V +/-0.3V


➡ Samsung -12 part can support 66MHz bus frequency. (with CL=2 & 3)
Samsung -10 part can support 83MHz & 75MHz bus frequency.

Smart & Soft



16M SDRAM Support Plan for 66MHz System


22



Smart & Soft



Address Descramble Logic



*1 : N.C in case of x8/x16

*2 : N.C in case of x16

Smart & Soft




Data Scramble Logic

RA0	T/C	External Data	Data in cell
0	C	0	1
		1	0
1	T	0	0
		1	1

T : True cell

C : Compliment cell



Smart & Soft



Product Feature & Line-up Plan

	16M 2nd (A-die)	16M 3rd (B-die)	64M 2nd (A-die)	Note
Organization	x4 / x8 / x16	x4 / x8 / x16	x4 / x8 / x16	
# of Bank	2	2	4	
Address Information	Row : RA0~RA10 (RA11) Col. : CA0~CA9 (CA11) @ x4 CA0~CA8 (CA11) @ x8 CA0~CA7 (CA11) @ x16	Row : RA0~RA10 (RA11) Col. : CA0~CA9 (CA11) @ x4 CA0~CA8 (CA11) @ x8 CA0~CA7 (CA11) @ x16	Row : RA0~RA11 (RA12,RA13) Col. : CA0~CA9 (CA12,CA13) @ x4 CA0~CA8 (CA12,CA13) @ x8 CA0~CA7 (CA12,CA13) @ x16	() : Bank Select Address
Min. Cycle time (Max. Frequency)	LVTTL 12ns (83MHz) 10ns (100MHz)	LVTTL 12ns (83MHz) 10ns (100MHz) 9ns (111MHz)	LVTTL 12ns (83MHz) 10ns (100MHz) 9ns (111MHz)	
SSTL is not supported.		SSTL 8ns (125MHz) 7ns (143MHz)	SSTL 8ns (125MHz) 7ns (143MHz)	
Refresh (Auto & Self)	4K/64ms @ x4/x8 2K/32ms @ x16	4K/64ms @ x4/x8/x16	4K/64ms @ x4/x8/x16	
Self-refresh current (Icc6)	Normal (-G) : 2mA Low-power(-F) : 250uA	Normal (-G) : 2mA Low-power(-F) : 250uA	Normal (-G) : 2mA Low-power(-F) : 250uA	
Package	44 TSOP II @ x4/x8 50 TSOP II @ x16	44 TSOP II @ x4/x8 50 TSOP II @ x16	54 TSOP II @ x4/x8/x16	
Availability	Production Now	- E/S : 3Q '96 - C/S : 4Q '96	- E/S : 3Q '96 - C/S : 1Q '97	


Smart & Soft



LVTTL vs. SSTL Comparison

Parameter	Symbol	LVTTL			SSTL			Unit	Notes
		Min	Typ	Max	Min	Typ	Max		
Device Supply Voltage	VDD	3.0	3.3	3.6	VDDQ	-	3.6	V	
Output Supply Voltage	VDDQ	3.0	3.3	3.6	3.0	3.3	3.6	V	
Input Reference Voltage	VREF	-	-	-	1.3	1.5	1.7	V	*
Termination Voltage	Vtt	-	-	-	VREF-0.05	VREF	VREF+0.05	V	*
Input Logic High Voltage	VIH	2.0	3.0	VDD+0.3	VREF+0.2	-	VDDQ-0.05	V	
Input Logic Low Voltage	VIL	-0.3	0	0.8	-0.3	-	VREF-0.2	V	
Output High Voltage	VOH	2.4	-	-	Vtt+0.8	-	-	V	Ioh = -16mA
Output Low Voltage	VOL	-	-	0.4	-	-	Vtt-0.8	V	Iol = 16mA
Input Leakage Current	IIL	-5	-	5	-5	-	5	uA	
Output Leakage Current	IOL	-5	-	5	-5	-	5	uA	

* : This parameter is defined only for SSTL.



Smart & Soft



SDRAM Module Line-up Plan

Common Feature

- Damping resistors : 22 Ohm per DQ line.
- Support SPD (Serial Presence Detect), but Need to modify in the next JEDEC.
- Adapt SDRAM component AC specification.

Line-up Plan

- 8 Byte DIMM

Org.	Part Number	Based Comp.	# of bank	PCB Feature	E/S	C/S
1Mx64	KMM366S114AT-G0/G2	1Mx16	1	Single sided & 1,000mil	Now	Mar.'96
2Mx64	KMM366S203AT-G0/G2	2Mx8	1	Double sided & 1,000mil	Now	Mar.'96
	KMM366S203AT1-G0/G2	2Mx8	1	Single sided & 1,250mil	Now	2Q '96
4Mx64	KMM366S400AT-G0/G2	4Mx4	1	Double sided & 1,250mil	Now	Mar.'96
	KMM366S403AT1-G0/G2	2Mx8	2	Double sided & 1,250mil	Now	Apr.'96
2Mx72/ECC	KMM374S203AT1-G0/G2	2Mx8	1	Single sided & 1,250mil	Now	2Q '96
4Mx72/ECC	KMM374S403AT1-G0/G2	2Mx8	2	Double sided & 1,250mil	Now	2Q '96

- 8 Byte SODIMM

Org.	Part Number	Based Comp.	# of bank	PCB Feature	E/S	C/S
1Mx64	KMM466S114AT-G0/G2	1Mx16	1	Single sided & 1,250mil	Apr.'96	May.'96
2Mx64	KMM466S203AT-G0/G2	2Mx8	1	Double sided & 1,250mil	Apr.'96	May.'96
	KMM466S214AT-G0/G2	1Mx16	2	Double sided & 1,250mil	Apr.'96	May.'96

Smart & Soft



SDRAM Roadmap

	CY 96				CY 97				CY 98	
	1Q	2Q	3Q	4Q	1Q	2Q	3Q	4Q	1Q	2Q
16M					3rd Gen. (B-Die) - x4/x8/x16 143/125/100/83MHz / @ 3.3V				4th Gen. (C-Die) - x4/x8/x16 up to 150MHz / @3.3V	
64M					2nd Gen. (A-Die) - x4/x8/x16 143/125/100/83MHz / @3.3V				3rd Gen. (B-Die) - x4/x8/x16 up to 150MHz / @3.3V	
256M									3rd Gen. - x32 up to 150MHz / @3.3V	
									1st Gen. - x4/x8/x16 167/143/125MHz / @3.3V	

SPEED / @Vcc

E/S C/S M/P

* SSTL should be applied over 100MHz

Under consideration

Smart & Soft



SDRAM Component Ordering Information

KM 4 XX S XX X X X X - X XX
I II III IV V VI VII VIII IX X

I. Organization

4 : x4, 8 : x8, 16 : x16

VII. Revision

Blank : 1st, A : 2nd, B : 3rd

II. Feature

S : SDRAM

VIII. Package

T : TSOP II (400mil)

III. Density

1 : 1M, 2 : 2M, 4 : 4M
8 : 8M, 16 : 16M

IX. Power

G : Auto & Self refresh
F : Auto & Self refresh with Low-power

IV. Refresh

0 : 4K, 1 : 2K, 2 : 8K

X. Min. cycle time (Max. Frequency)

07 : 7ns (143MHz)
08 : 8ns (125MHz)
09 : 9ns (111MHz)
10 : 10ns (100MHz)
12 : 12ns (83MHz)

V. # of Bank

2 : 2 Banks, 3 : 4 Banks

VI. Interface

0 : LVTTL, 1 : SSTL



Smart & Soft

SDRAM Module Ordering Information

K	M	X	XX	X	X	X	X	X	X - X	XX
(1)	(2)	(3)	(4)	(5)	(6)	(7)	(8)	(9)	(10)	(11)

(1) Module type

3 : 8_Byte DIMM, 4 : 8_Byte SODIMM

(7) Component revision

Blank : 1st, A : 2nd, B : 3rd

(2) Data bits

66 : x64 Unbuffered DIMM with SPD
74 : x72ECC Unbuffered DIMM with SPD

(8) Package

T : TSOP II (400mil)

(3) Feature

S : SDRAM

(9) PCB revision

Blank : 1st, 1 : 2nd

(4) Density

1 : 1M, 2 : 2M, 4 : 4M, 8 : 8M

(10) Power

G : Auto & Self refresh
F : Auto & Self refresh with Low-power

(5) Refresh

0 : 4K, 1 : 2K, 2 : 8K

(11) Min. cycle time (Max. Frequency)

7 : 7ns (143MHz), 8 : 8ns (125MHz)
9 : 9ns (111MHz), 0 : 10ns (100MHz)
2 : 12ns (83MHz)

(6) Composition component


0 : x4, 3 : x8, 4 : x16



Smart & Soft

Specification 3

Revision History

Items	BEFORE REVISION (Oct. 1995)	AFTER REVISION (Mar. 1996)
Device binning	-10 / -12 / -13	-10 / -12
Decoupling Cap. guide line	CDC1 = CDC2 = 0.1 + 0.01uF	CDC1 = CDC2 = 0.1* 2 uF @x4/x8 CDC1 = CDC2 = 0.1* 3 uF @x16
AC output load circuit	RC load (refer to specification)	
AC parameters @ -10 / -12		
tRCD	30 / 36 ns	26 / 30 ns
tRP	30 / 36 ns	26 / 30 ns
tRAS(min)	70 / 72 ns	60 / 66 ns
tRC	100 / 108 ns	96 / 100 ns
tOH @x16	3.5 / 3.5 ns	3 / 3 ns
tSRX	10 / 10 ns	- (Not defined)
tCC	CAS Latency = 3	10 / 12 ns
	CAS Latency = 2	15 / 18 ns
	CAS Latency = 1	30 / 36 ns
ISAC	CAS Latency = 3	7.5 ¹ / 9 ns
	CAS Latency = 2	11 / 13 ns
	CAS Latency = 1	27 / 32 ns
	* Note ; 1. In case of x16, tSAC is 8.5 ns @CL=3. - (Not defined)	* Note ; 1. In case of x16, tSAC is 8 ns @CL=3. 2. If $3.15V \leq VDD \leq 3.6V$, tSAC = 9ns can be met @CAS latency = 2 of -10 part. 3. If $3.15V \leq VDD \leq 3.6V$, tSAC = 9.5ns can be met @CAS latency = 2 of -12 part.

Component

- **KM44S4020AT**
- **KM48S2020AT**
- **KM416S1120AT**

2M x 4Bit x 2 Bank Synchronous DRAM

FEATURES

- JEDEC standard 3.3V Power Supply.
- LVTTL compatible with multiplexed address.
- Dual Bank.
- MRS cycle with address key programs.
 - CAS Latency (1, 2, 3)
 - Burst Length (1, 2, 4, 8 & Full page)
 - Burst Type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock.
- Burst Read Single Bit Write Operation.
- DQM for masking
- Auto & Self Refresh.
- 64ms Refresh Period. (4K cycle)

GENERAL DESCRIPTION

The KM44S4020A is 16,777,216 bits synchronous high data rate Dynamic RAM organized as 2 x 2,097,152 words by 4 bits, fabricated with SAMSUNG's high performance CMOS technology.


Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle.

Range of operating frequencies, programmable burst length, and programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

3

ORDERING INFORMATION

Part NO.	Max Freq.	Package
KM44S4020AT-G/F10	100 MHz	TSOP (II)
KM44S4020AT-G/F12	83 MHz	TSOP (II)

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION (Top View)

VDD	1	44	VSS
N.C	2	43	N.C
VSSQ	3	42	VSSQ
DQ0	4	41	DQ3
VDDQ	5	40	VDDQ
N.C	6	39	N.C
VSSQ	7	38	VSSQ
DQ1	8	37	DQ2
VDD	9	36	VDDQ
N.C	10	35	N.C
N.C	11	34	N.C
WE	12	33	DQM
CAS	13	32	CLK
RAS	14	31	CKE
CS	15	30	N.C
A11	16	29	A9
A10	17	28	A8
A0	18	27	A7
A1	19	26	A6
A2	20	25	A5
A3	21	24	A4
VDD	22	23	VSS (400mil x 725mil) (0.8 mm PIN PITCH)

PIN FUNCTION DESCRIPTION

PIN	NAME	INPUT FUNCTION
CLK	System Clock	Active on the positive going edge to sample all inputs.
CS	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE, and DQM
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disables input buffers for power down in standby. CKE should be enabled tPDE prior to valid command.
A0 ~ A10	Address	Row / column addresses are multiplexed on the same pins. Row address : RA0 ~ RA10, Column address : CA0 ~ CA9
A11	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column Address Strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write Enable	Enables write operation and row precharge.
DQM	Data Input/Output Mask	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~ 3	Data Input/Output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power Supply/Ground	
VDDQ/VSSQ	Data Output Power/Ground	

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	V _D , V _{DDQ}	-1.0 ~ 4.6	V
Storage temperature	T _{STG}	-55 ~ +150	°C
Power dissipation	P _D	1	W
Short circuit current	I _{OS}	50	mA

Note : Permanent device damage may occur if 'ABSOLUTE MAXIMUM RATINGS' are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltages referenced to Vss = 0V, TA=0°C to 70°C)

3

Parameter	Symbol	Min.	Typ	Max.	Unit	Note
Supply voltage	V _D , V _{DDQ}	3.0	3.3	3.6	V	
Input high voltage	V _{IH}	2.0	3.0	V _D +0.3	V	
Input low voltage	V _{IL}	-0.3	0	0.8	V	Note 1
Output high voltage	V _{OH}	2.4	-	-	V	I _{OH} =-2mA
Output low voltage	V _{OL}	-	-	0.4	V	I _{OL} =2mA
Input leakage current	I _{IL}	-5	-	5	uA	Note 2
Output leakage current	I _{OL}	-5	-	5	uA	Note 3

Note : 1. V_{IL}(min.) = -1.5V AC (pulse width ≤ 5 ns)

2. Any input $0 \leq V_{IN} \leq V_D + 0.3V$, all other pins are not under test = 0V.

3. Dout is disabled, $0 \leq V_{OUT} \leq V_D$.

CAPACITANCE (VDD= 3.3V, TA= 25°C, f= 1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance(A0-A11)	C _{IN1}	-	5	pF
Input capacitance (CLK, CKE, CS, RAS, CAS, WE & DQM)	C _{IN2}	-	5	pF
Data input/output capacitance (DQ0 - DQ3)	C _{OUT}	-	6	pF

DECOUPLING CAPACITANCE GUIDE LINE

Recommended decoupling capacitors are added to power line on PCB.

Parameter	Symbol	Value	Unit
Decoupling Capacitance between V _D and V _{SS}	C _{DC1}	0.1 * 2	uF
Decoupling Capacitance between V _{DDQ} and V _{SSQ}	C _{DC2}	0.1 * 2	uF

Note : 1. V_D and V_{DDQ} pins are separated each other.

All V_D pins are connected inside the chip. All V_{DDQ} pins are connected inside the chip.

2. V_{SS} and V_{SSQ} pins are separated each other.

All V_{SS} pins are connected inside the chip.



ELECTRONICS

DC CHARACTERISTICS


(Recommended Operating Conditions Unless Otherwise Noted, TA = 0 to 70 °C)

Parameter	Symbol	Test Condition	CAS Latency	Version		Unit	Note
				-10	-12		
Operating Current	Icc1	Burst Length =1 tRC ≥ tRC(min) IOL = 0 mA	3	80	75	mA	1
			2	75	70		
			1	70	65		
Precharge Standby Current in Power-down mode	Icc2P	CKE≤VIL(max), tcc=15ns			3	mA	
	Icc2PS	CKE & CLK≤VIL(max), tcc=∞			2		
Precharge Standby Current in Non power-down mode	Icc2N	CKE≥VIH(min), CS≥VIH(min), tcc=15ns Input signals are changed one time during 30ns			25	mA	
	Icc2NS	CKE≥VIH(min), CLK≤VIL(max), tcc=∞ Input signals are stable			8		
Active Standby Current in power-down mode	Icc3P	CKE≤VIL(max), tcc=15ns			3	mA	
	Icc3PS	CKE & CLK≤VIL(max), tcc=∞			2		
Active Standby Current in Non power-down mode (One Bank Active)	Icc3N	CKE≥VIH(min), CS≥VIH(min), tcc=15ns Input signals are changed one time during 30ns			25	mA	
	Icc3NS	CKE≥VIH(min), CLK≤VIL(max), tcc=∞ Input signals are stable			10		
Operating Current (Burst Mode)	Icc4	IOL = 0 mA Page Burst All Banks activated tCCD=tCCD(min)	3	120	110	mA	1, 2
			2	85	80		
			1	60	55		
Refresh Current	Icc5	tRC ≥ tRC(min)	3	70	65	mA	3
			2	65	60		
			1	60	55		
Self Refresh Current	Icc6	CKE ≤ 0.2V			2	mA	4
					250		


- NOTE : 1. Measured with outputs open.
 2. Assumes minimum column address update cycle tCCD(min)
 3. Refresh period is 64ms.
 4. KM44S4020AT-G**
 5. KM44S4020AT-F**

AC OPERATING TEST CONDITIONS ($V_{DD} = 3.3V \pm 0.3V$, $T_A = 0$ to $70^\circ C$)

Parameter	Value
AC input levels	$V_{IH}/V_{IL} = 2.4V / 0.4V$
Input timing measurement reference level	1.4V
Input rise and fall time	$t_r/t_f = 1ns / 1ns$
Output measurement reference level	1.4V
Output load condition	See Fig. 2



(Fig. 1) DC Output Load Circuit



(Fig. 2) AC Output Load Circuit

3

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version		Unit	Note
		-10	-12		
Row active to Row active delay	t _{RRD(min)}	20	24	ns	1
RAS to CAS delay	t _{RCD(min)}	26	30	ns	1
Row precharge time	t _{RP(min)}	26	30	ns	1
Row active time	t _{TRAS(min)}	60	66	ns	1
	t _{TRAS(max)}	200	200	us	
Row cycle time	t _{RC(min)}	96	100	ns	1
Last data in to new col. address delay	t _{CDL(min)}	1		CLK	2
Last data in to Row precharge	t _{RDL(min)}	1		CLK	2
Last data in to burst stop	t _{BDL(min)}	0		CLK	2
Col. address to col. address delay	t _{CDD(min)}	1		CLK	3
Number of valid output data	CAS Latency= 3	2		ea	4
	CAS Latency= 2	1			
	CAS Latency= 1	0			

- Note : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time, and then rounding off to the next higher integer.
 2. Minimum delay is required to complete write.
 3. All parts allow every cycle column address change.
 4. In case of Row precharge interrupt, Auto precharge and Read burst stop.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter	Symbol	-10		-12		Unit	Note
		Min	Max	Min	Max		
CLK cycle time	CAS latency=3	10		12		ns	1
	CAS latency=2	tCC	15	1000	15		1
	CAS latency=1		30		30		1
CLK to valid output delay	CAS latency=3	tsAC	-	7.5	-	ns	1, 2
	CAS latency=2		-	9.5	-		1, 2, 5, 6
	CAS latency=1		-	27	-		1, 2
Output data hold time	tOH	3		3		ns	2
CLK high pulse width	tCH	3.5		4		ns	3
CLK low pulse width	tCL	3.5		4		ns	3
Input setup time	tSS	3		3		ns	3
Input hold time	tSH	1		1.5		ns	3
Power down exit set-up time	tPDE	8		10		ns	4
CLK to output in low-Z	tSLZ	2		2		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ	-	8	-	ns	
	CAS latency=2		-	10	-		
	CAS latency=1		-	15	-		

- Note : 1. Parameters depend on programmed CAS latency.
 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
 3. Assumed input rise and fall time (tr & tf)=1ns.
 If tr & tf is longer than 1ns, transient time compensation should be considered,
 i.e., [(tr + tf)/2 - 1] ns should be added to the parameter.
 4. A time of tPDE has to elapse after asserting CKE to resume normal operation when exiting both bank precharge power down mode.
 5. If $3.15V \leq VDD \leq 3.6V$, tsAC = 9ns can be met @CAS latency=2 of -10 part.
 6. If $3.15V \leq VDD \leq 3.6V$, tsAC = 9.5ns can be met @CAS latency=2 of -12 part.

FREQUENCY vs. AC PARAMETER RELATIONSHIP TABLE

KM44S4020AT-10

(Unit : number of clock)

Frequency	CAS Latency	tRC	tRAS	tRP	tRRD	tRCD	tCCD	tCDL	tRDL
		96ns	60ns	26ns	20ns	26ns	10ns	10ns	10ns
100MHz (10.0ns)	3	10	6	3	2	3	1	1	1
83MHz (12.0ns)	3	8	5	3	2	3	1	1	1
75MHz (13.3ns)	3	8	5	2	2	2	1	1	1
66MHz (15.2ns)	2	7	4	2	2	2	1	1	1
60MHz (16.7ns)	2	6	4	2	2	2	1	1	1
50MHz (20.0ns)	2	5	3	2	1	2	1	1	1
33MHz (30.3ns)	1	4	2	1	1	1	1	1	1
30MHz (33.3ns)	1	3	2	1	1	1	1	1	1

KM44S4020AT-12

(Unit : number of clock)

Frequency	CAS Latency	tRC	tRAS	tRP	tRRD	tRCD	tCCD	tCDL	tRDL
		100ns	66ns	30ns	24ns	30ns	12ns	12ns	12ns
83MHz (12.0ns)	3	9	6	3	2	3	1	1	1
75MHz (13.3ns)	3	8	5	3	2	3	1	1	1
66MHz (15.2ns)	2	7	5	2	2	2	1	1	1
60MHz (16.7ns)	2	6	4	2	2	2	1	1	1
50MHz (20.0ns)	2	6	4	2	2	2	1	1	1
33MHz (30.3ns)	1	4	3	1	1	1	1	1	1
30MHz (33.3ns)	1	3	2	1	1	1	1	1	1

SIMPLIFIED TRUTH TABLE

COMMAND		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	A11	A10	A9-A0	NOTE	
Register	Mode Register Set	H	X	L	L	L	L	X	OP CODE			1, 2	
Refresh	Auto Refresh	H	H	L	L	L	H	X	X			3	
	Entry		L	L	H	H	H	X	X			3	
	Self Refresh	Exit	L	H	H	X	X	X	X			3	
Bank Active & Row Address		H	X	L	L	H	H	X	V	Row Address			
Read & Column Address	Auto Precharge Disable	H	X	L	H	L	H	X	V	L	Column Address (A9~A0)	4	
	Auto Precharge Enable		X	L	H	L	L	V	V	H		4, 5	
Write & Column Address	Auto Precharge Disable	H	X	L	H	L	L	X	V	L	Column Address (A9~A0)	4	
	Auto Precharge Enable		X	L	H	L	V	V	V	H		4, 5	
Burst Stop		H	X	L	H	H	L	X	X			6	
Precharge	Bank Selection	H	X	L	L	H	L	X	V	L	X		
	Both Bank		X	L	V	V	V	X	X	H			
Clock Suspend or Active Power Down		H	L	H	X	X	X	X	X				
Entry	L			V	V	V	X	X					
Precharge Power Down Mode		L	H	H	X	X	X	X	X				
Exit	L			V	V	V	X	X					
DQM		H			X			V	X			7	
No Operation Command		H	X	H	X	X	X	X	X				
				L	H	H	H						

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

Note : 1. OP Code : Operand Code

A0 ~ A11 : Program keys.(@MRS)

2. MRS can be issued only at both bank precharge state.

A new command can be issued after 2 clock cycles of MRS.

3. Auto refresh functions as same as CBR refresh of DRAM.

The automatical precharge without Row precharge command is meant by "Auto".

Auto/Self refresh can be issued only at both bank precharge state.

4. A11 : Bank select address.

If "Low" at read, write, Row active and precharge, bank A is selected.

If "High" at read, write, Row active and precharge, bank B is selected.

If A10 is "High" at Row precharge, A11 is ignored and both banks are selected.

5. During burst read or write with auto precharge,

new read/write command cannot be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK

masks the data-in at the very CLK (Write DQM latency is 0)

but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)



ELECTRONICS

1M x 8Bit x 2 Bank Synchronous DRAM

FEATURES

- JEDEC standard 3.3V Power Supply.
 - LVTTL compatible with multiplexed address.
 - Dual Bank.
 - MRS cycle with address key programs.
 - CAS Latency (1, 2, 3)
 - Burst Length (1, 2, 4, 8 & Full page)
 - Burst Type (Sequential & Interleave)
 - All inputs are sampled at the positive going edge of the system clock.
 - Burst Read Single Bit Write Operation.
 - DQM for masking.
 - Auto & Self Refresh.
 - 64ms Refresh Period. (4K cycle)

GENERAL DESCRIPTION

The KM48S2020A is 16,777,216 bits synchronous high data rate Dynamic RAM organized as 2 x 1,048,576 words by 8 bits, fabricated with SAMSUNG's high performance CMOS technology.

Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle.


Range of operating frequencies, programmable burst length, and programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

3

ORDERING INFORMATION

Part NO.	Max Freq.	Package
KM48S2020AT-G/F10	100 MHz	TSOP (II)
KM48S2020AT-G/F12	83 MHz	TSOP (II)

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top View)

VDD	1	44	VSS
DQ0	2	43	DQ7
VSSQ	3	42	VSSQ
DQ1	4	41	DQ6
VDDO	5	40	VDDQ
DQ2	6	39	DQ5
VSSQ	7	38	VSSQ
DQ3	8	37	DQ4
VDDO	9	36	VDDQ
N.C.	10	35	N.C.
N.C.	11	34	N.C.
WE	12	33	DQM
CAS	13	32	CLK
RAS	14	31	CKE
CS	15	30	N.C.
A11	16	29	A9
A10	17	28	A8
A0	18	27	A7
A1	19	26	A6
A2	20	25	A5
A3	21	24	A4
VDD	22	23	VSS 44 PIN TSOP (II) (400mil x 725mil) (0.8 mm PIN PITCH)

PIN FUNCTION DESCRIPTION

PIN	NAME	INPUT FUNCTION
CLK	System Clock	Active on the positive going edge to sample all inputs.
CS	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE, and DQM
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disables input buffers for power down in standby. CKE should be enabled tPDE prior to valid command.
A0 ~ A10	Address	Row / column addresses are multiplexed on the same pins. Row address : RA0 ~ RA10, Column address : CA0 ~ CA8
A11	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column Address Strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write Enable	Enables write operation and row precharge.
DQM	Data Input/Output Mask	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~ 7	Data Input/Output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power Supply/Ground	
VDDO/VSSQ	Data Output Power/Ground	

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-1.0 ~ 4.6	V
Voltage on V _{DD} supply relative to Vss	V _{DD} , V _{DDQ}	-1.0 ~ 4.6	V
Storage temperature	T _{STG}	-55 ~ +150	°C
Power dissipation	P _D	1	W
Short circuit current	I _{OS}	50	mA

Note : Permanent device damage may occur if 'ABSOLUTE MAXIMUM RATINGS' are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltages referenced to V_{SS} = 0V, T_A=0°C to 70°C)

Parameter	Symbol	Min.	Typ	Max.	Unit	Note
Supply voltage	V _{DD} , V _{DDQ}	3.0	3.3	3.6	V	
Input high voltage	V _{IH}	2.0	3.0	V _{DD} +0.3	V	
Input low voltage	V _{IL}	-0.3	0	0.8	V	Note 1
Output high voltage	V _{OH}	2.4	-	-	V	I _{OH} = -2mA
Output low voltage	V _{OL}	-	-	0.4	V	I _{OL} = 2mA
Input leakage current	I _{IL}	-5	-	5	uA	Note 2
Output leakage current	I _{OL}	-5	-	5	uA	Note 3

Note : 1. V_{IL}(min.) = -1.5V AC (pulse width ≤ 5 ns)

2. Any input 0 ≤ V_{IN} ≤ V_{DD} + 0.3V, all other pins are not under test = 0V.

3. Dout is disabled, 0V ≤ V_{OUT} ≤ V_{DD}.

CAPACITANCE (V_{DD}= 3.3V, T_A= 25°C, f= 1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance(A ₀ -A ₁₁)	C _{IN1}	-	5	pF
Input capacitance (CLK, CKE, CS, RAS, CAS, WE & DQM)	C _{IN2}	-	5	pF
Data input/output capacitance (DQ ₀ - DQ ₇)	C _{OUT}	-	6	pF

DECOUPLING CAPACITANCE GUIDE LINE

Recommended decoupling capacitors are added to power line on PCB.

Parameter	Symbol	Value	Unit
Decoupling Capacitance between V _{DD} and V _{SS}	C _{DC1}	0.1 * 2	uF
Decoupling Capacitance between V _{DDQ} and V _{SSQ}	C _{DC2}	0.1 * 2	uF

Note : 1. V_{DD} and V_{DDQ} pins are separated each other.

All V_{DD} pins are connected inside the chip. All V_{DDQ} pins are connected inside the chip.

2. V_{SS} and V_{SSQ} pins are separated each other.

All V_{SS} pins are connected inside the chip.

DC CHARACTERISTICS


(Recommended Operating Conditions Unless Otherwise Noted, TA = 0 to 70 °C)

Parameter	Symbol	Test Condition	CAS Latency	Version		Unit	Note
				-10	-12		
Operating Current	Icc1	Burst Length =1 tRC ≥ tRC(min) IOL = 0 mA	3	80	75	mA	1
			2	75	70		
			1	70	65		
Precharge Standby Current in Power-down mode	Icc2P	CKE≤VIL(max), tcc=15ns		3		mA	
	Icc2PS	CKE & CLK≤VIL(max), tcc=∞		2			
Precharge Standby Current in Non power-down mode	Icc2N	CKE≥VIH(min), CS≥VIH(min), tcc=15ns Input signals are changed one time during 30ns		25		mA	
	Icc2NS	CKE≥VIH(min), CLK≤VIL(max), tcc=∞ Input signals are stable		8			
Active Standby Current in power-down mode	Icc3P	CKE≤VIL(max), tcc=15ns		3		mA	
	Icc3PS	CKE & CLK≤VIL(max), tcc=∞		2			
Active Standby Current in Non power-down mode (One Bank Active)	Icc3N	CKE≥VIH(min), CS≥VIH(min), tcc=15ns Input signals are changed one time during 30ns		25		mA	
	Icc3NS	CKE≥VIH(min), CLK≤VIL(max), tcc=∞ Input signals are stable		10			
Operating Current (Burst Mode)	Icc4	IOL = 0 mA Page Burst All Banks activated tCCD=tCCD(min)	3	120	110	mA	1, 2
			2	85	80		
			1	60	55		
Refresh Current	Icc5	tRC ≥ tRC(min)	3	70	65	mA	3
			2	65	60		
			1	60	55		
Self Refresh Current	Icc6	CKE ≤ 0.2V		2		mA	4
				250			


- NOTE : 1. Measured with outputs open.
 2. Assumes minimum column address update cycle tCCD(min)
 3. Refresh period is 64ms.
 4. KM48S2020AT-G**
 5. KM48S2020AT-F**

AC OPERATING TEST CONDITIONS ($V_{DD} = 3.3V \pm 0.3V$, $T_A = 0$ to $70^\circ C$)

Parameter	Value
AC input levels	$V_{IH}/V_{IL} = 2.4V/0.4V$
Input timing measurement reference level	1.4V
Input rise and fall time	$t_r/t_f = 1ns/1ns$
Output measurement reference level	1.4V
Output load condition	See Fig. 2



(Fig. 1) DC Output Load Circuit



(Fig. 2) AC Output Load Circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version		Unit	Note
		-10	-12		
Row active to Row active delay	$t_{RRD}(\text{min})$	20	24	ns	1
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay	$t_{RCR}(\text{min})$	26	30	ns	1
Row precharge time	$t_{RP}(\text{min})$	26	30	ns	1
Row active time	$t_{RAS}(\text{min})$	60	66	ns	1
	$t_{RAS}(\text{max})$	200	200	us	
Row cycle time	$t_{RC}(\text{min})$	96	100	ns	1
Last data in to new col. address delay	$t_{CDL}(\text{min})$	1		CLK	2
Last data in to Row precharge	$t_{RDL}(\text{min})$	1		CLK	2
Last data in to burst stop	$t_{BDL}(\text{min})$	0		CLK	2
Col. address to col. address delay	$t_{CCD}(\text{min})$	1		CLK	3
Number of valid output data	CAS Latency= 3	2		ea	4
	CAS Latency= 2	1			
	CAS Latency= 1	0			

- Note : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time, and then rounding off to the next higher integer.
 2. Minimum delay is required to complete write.
 3. All parts allow every cycle column address change.
 4. In case of Row precharge interrupt, Auto precharge and Read burst stop.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter	Symbol	- 10		- 12		Unit	Note
		Min	Max	Min	Max		
CLK cycle time	tcc	10	1000	12	1000	ns	1
		15		15			1
		30		30			1
CLK to valid output delay	tsAC	-	7.5	-	9	ns	1, 2
		-	9.5	-	10		1, 2, 5, 6
		-	27	-	27		1, 2
Output data hold time	tOH	3		3		ns	2
CLK high pulse width	tCH	3.5		4		ns	3
CLK low pulse width	tCL	3.5		4		ns	3
Input setup time	tSS	3		3		ns	3
Input hold time	tSH	1		1.5		ns	3
Power down exit set-up time	tpDE	8		10		ns	4
CLK to output in low-Z	tSLZ	2		2		ns	2
CLK to output in Hi-Z	tSHZ	-	8	-	9	ns	
		-	10	-	11		
		-	15	-	16		

- Note : 1. Parameters depend on programmed CAS latency.
 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
 3. Assumed input rise and fall time (tr & tf)=1ns.
 If tr & tf is longer than 1ns, transient time compensation should be considered,
 i.e., [(tr + tf)/2 - 1] ns should be added to the parameter.
 4. A time of tpDE has to elapse after asserting CKE to resume normal operation when exiting both bank precharge power down mode.
 5. If $3.15V \leq VDD \leq 3.6V$, tsAC = 9ns can be met @CAS latency=2 of - 10 part.
 6. If $3.15V \leq VDD \leq 3.6V$, tsAC = 9.5ns can be met @CAS latency=2 of -12 part.

FREQUENCY vs. AC PARAMETER RELATIONSHIP TABLE

KM48S2020AT-10

(Unit : number of clock)

Frequency	CAS Latency	trc	tRAS	tRP	tRRD	tRCD	tCCD	tCDL	tRDL
		96ns	60ns	26ns	20ns	26ns	10ns	10ns	10ns
100MHz (10.0ns)	3	10	6	3	2	3	1	1	1
83MHz (12.0ns)	3	8	5	3	2	3	1	1	1
75MHz (13.3ns)	3	8	5	2	2	2	1	1	1
66MHz (15.2ns)	2	7	4	2	2	2	1	1	1
60MHz (16.7ns)	2	6	4	2	2	2	1	1	1
50MHz (20.0ns)	2	5	3	2	1	2	1	1	1
33MHz (30.3ns)	1	4	2	1	1	1	1	1	1
30MHz (33.3ns)	1	3	2	1	1	1	1	1	1

KM48S2020AT-12

(Unit : number of clock)

Frequency	CAS Latency	trc	tRAS	tRP	tRRD	tRCD	tCCD	tCDL	tRDL
		100ns	66ns	30ns	24ns	30ns	12ns	12ns	12ns
83MHz (12.0ns)	3	9	6	3	2	3	1	1	1
75MHz (13.3ns)	3	8	5	3	2	3	1	1	1
66MHz (15.2ns)	2	7	5	2	2	2	1	1	1
60MHz (16.7ns)	2	6	4	2	2	2	1	1	1
50MHz (20.0ns)	2	6	4	2	2	2	1	1	1
33MHz (30.3ns)	1	4	3	1	1	1	1	1	1
30MHz (33.3ns)	1	3	2	1	1	1	1	1	1

SIMPLIFIED TRUTH TABLE

COMMAND		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	A11	A10	A9-A0	NOTE			
Register	Mode Register Set	H	X	L	L	L	L	X	OP CODE		1, 2				
Refresh	Auto Refresh	H	H	L	L	L	H	X	X		3				
	Entry		L		L	H	H	X	X		3				
	Self Refresh	L	H	L	H	H	X		3						
	Exit			H	X	X	X		X		3				
Bank Active & Row Address		H	X	L	L	H	H	X	V	Row Address					
Read & Column Address	Auto Precharge Disable	H	X	L	H	L	H	X	V	L	Column Address (A8-A0)	4			
	Auto Precharge Enable									H			4, 5		
Write & Column Address	Auto Precharge Disable	H	X	L	H	L	L	X	V	L	Column Address (A8-A0)	4			
	Auto Precharge Enable									H			4, 5		
Burst Stop		H	X	L	H	H	L	X	X		6				
Precharge	Bank Selection	H	X	L	L	H	L	X	V	L	X				
	Both Bank								X	H					
Clock Suspend or Active Power Down	Entry	H	L	H	X	X	X	X	X						
	Exit			L	V	V	V								
Precharge Power Down Mode	Entry	H	L	H	X	X	X	X	X						
	Exit			L	H	H	H								
DQM		H		X				V	X		7				
No Operation Command		H	X	H	X	X	X	X	X						
				L	H	H	H								

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

Note : 1. OP Code : Operand Code

A0 ~ A11 : Program keys.(@MRS)

2. MRS can be issued only at both bank precharge state.

A new command can be issued after 2 clock cycles of MRS.

3. Auto refresh functions as same as CBR refresh of DRAM.

The automatical precharge without Row precharge command is meant by "Auto".

Auto/Self refresh can be issued only at both bank precharge state.

4. A11 : Bank select address.

If "Low" at read, write, Row active and precharge, bank A is selected.

If "High" at read, write, Row active and precharge, bank B is selected.

If A10 is "High" at Row precharge, A11 is ignored and both banks are selected.

5. During burst read or write with auto precharge,

new read/write command cannot be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK

masks the data-in at the very CLK (Write DQM latency is 0)

but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)



ELECTRONICS

512K x 16Bit x 2 Bank Synchronous DRAM

FEATURES

- JEDEC standard 3.3V Power Supply.
- LVTTL compatible with multiplexed address.
- Dual Bank.
- MRS cycle with address key programs.
 - CAS Latency (1, 2, 3)
 - Burst Length (1, 2, 4, 8 & Full page)
 - Burst Type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock.
- Burst Read Single Bit Write Operation.
- L(U)DQM for byte masking.
- Auto & Self Refresh.
- 32ms Refresh Period. (2K cycle)

GENERAL DESCRIPTION

The KM416S1120A is 16,777,216 bits synchronous high data rate Dynamic RAM organized as 2 x 524,288 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology.

Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle.


Range of operating frequencies, programmable burst length, and programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

3

ORDERING INFORMATION

Part NO.	Max Freq.	Package
KM416S1120AT-G/F10	100 MHz	TSOP (II)
KM416S1120AT-G/F12	83 MHz	TSOP (II)

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top View)

VDD	1	50	Vss
DQ0	2	49	DQ15
DQ1	3	48	DQ14
VSSQ	4	47	VSSQ
DQ2	5	46	DQ13
DQ3	6	45	DQ12
VDDQ	7	44	VDDQ
DQ4	8	43	DQ11
DQ5	9	42	DQ10
VSSQ	10	41	VSSQ
DQ6	11	40	DQ9
DQ7	12	39	DQ8
VDDQ	13	38	VDDQ
LDQM	14	37	N.C
WE	15	36	UDQM
CAS	16	35	CLK
RAS	17	34	CKE
CAS	18	33	N.C
A11	19	32	A9
A10	20	31	A8
A0	21	30	A7
A1	22	29	A6
A2	23	28	A5
A3	24	27	A4
VDD	25	26	Vss

50 PIN TSOP (II)
(400mil x 825mil)
(0.8 mm PIN PITCH)

PIN FUNCTION DESCRIPTION

PIN	NAME	INPUT FUNCTION
CLK	System Clock	Active on the positive going edge to sample all inputs.
C _S	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE, and L(U)DQM
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disables input buffers for power down in standby. CKE should be enabled t _{PD} prior to valid command.
A0 ~ A10	Address	Row / column addresses are multiplexed on the same pins. Row address : RA0 ~ RA10, Column address : CA0 ~ CA7
A11	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column Address Strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write Enable	Enables write operation and row precharge.
L(U)DQM	Data Input/Output Mask	Makes data output Hi-Z, t _{SHZ} after the clock and masks the output. Blocks data input when DQM active. (Byte Masking)
DQ0 ~ 15	Data Input/Output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power Supply/Ground	
VDDQ/VSSQ	Data Output Power/Ground	



ELECTRONICS

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-1.0 ~ 4.6	V
Storage temperature	TSTG	-55 ~ +150	°C
Power dissipation	Pd	1	W
Short circuit current	Ios	50	mA

Note : Permanent device damage may occur if 'ABSOLUTE MAXIMUM RATINGS' are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltages referenced to Vss = 0V, TA=0°C to 70°C)

Parameter	Symbol	Min.	Typ	Max.	Unit	Note
Supply voltage	VDD, VDDQ	3.0	3.3	3.6	V	
Input high voltage	VIH	2.0	3.0	VDD+0.3	V	
Input low voltage	VIL	-0.3	0	0.8	V	Note 1
Output high voltage	VOH	2.4	-	-	V	IoH = -2mA
Output low voltage	VOL	-	-	0.4	V	IoL = 2mA
Input leakage current	IIL	-5	-	5	uA	Note 2
Output leakage current	IOL	-5	-	5	uA	Note 3

Note : 1. VIL(min.) = -1.5V AC (pulse width \leq 5 ns)

2. Any input $0 \leq V_{IN} \leq V_{DD} + 0.3V$, all other pins are not under test = 0V.

3. Dout is disabled, $0V \leq V_{OUT} \leq V_{DD}$.

CAPACITANCE ($V_{DD}=3.3V$, $TA=25^{\circ}C$, $f=1MHz$)

Parameter	Symbol	Min	Max	Unit
Input capacitance(A0-A11)	Cin1	-	5	pF
Input capacitance (CLK,CKE,C5,RAS,CAS,WE & L(U)DQM)	Cin2	-	5	pF
Data input/output capacitance (DQ0 - DQ15)	Cout	-	6	pF

DECOUPLING CAPACITANCE GUIDE LINE

Recommended decoupling capacitors are added to power line on PCB.

Parameter	Symbol	Value	Unit
Decoupling Capacitance between VDD and Vss	Cdc1	0.1 * 3	uF
Decoupling Capacitance between VDDQ and VSSQ	Cdc2	0.1 * 3	uF

Note : 1. VDD and VDDQ pins are separated each other.

All VDD pins are connected inside the chip. All VDDQ pins are connected inside the chip.

2. Vss and VSSQ pins are separated each other.

All Vss pins are connected inside the chip.

DC CHARACTERISTICS


(Recommended Operating Conditions Unless Otherwise Noted, TA = 0 to 70 °C)

Parameter	Symbol	Test Condition	CAS Latency	Version		Unit	Note
				-10	-12		
Operating Current	Icc1	Burst Length =1 trc ≥ trc(min) IOL = 0 mA	3	105	100	mA	1
			2	95	90		
			1	90	85		
Precharge Standby Current in Power-down mode	Icc2P	CKE≤VIL(max), tcc=15ns		3		mA	
	Icc2PS	CKE & CLK≤VIL(max), tcc=∞		2			
Precharge Standby Current in Non power-down mode	Icc2N	CKE≥VIH(min), CS≥VIH(min), tcc=15ns Input signals are changed one time during 30ns		25		mA	
	Icc2NS	CKE≥VIH(min), CLK≤VIL(max), tcc=∞ Input signals are stable		8			
Active Standby Current in power-down mode	Icc3P	CKE≤VIL(max), tcc=15ns		3		mA	
	Icc3PS	CKE & CLK≤VIL(max), tcc=∞		2			
Active Standby Current in Non power-down mode (One Bank Active)	Icc3N	CKE≥VIH(min), CS≥VIH(min), tcc=15ns Input signals are changed one time during 30ns		30		mA	
	Icc3NS	CKE≥VIH(min), CLK≤VIL(max), tcc=∞ Input signals are stable		15			
Operating Current (Burst Mode)	Icc4	IOL = 0 mA Page Burst All Banks activated tCCD=tCCD(min)	3	145	125	mA	1, 2
			2	105	90		
			1	65	60		
Refresh Current	Icc5	trc ≥ trc(min)	3	95	90	mA	3
			2	90	85		
			1	85	80		
Self Refresh Current	Icc6	CKE ≤ 0.2V		2		mA	4
				250			


- NOTE : 1. Measured with outputs open.
 2. Assumes minimum column address update cycle tCCD(min)
 3. Refresh period is 32ms.
 4. KM416S1120AT-G**
 5. KM416S1120AT-F**

AC OPERATING TEST CONDITIONS ($V_{DD} = 3.3V \pm 0.3V$, $T_A = 0$ to $70^\circ C$)

Parameter	Value
AC input levels	$V_{IH}/V_{IL} = 2.4V / 0.4V$
Input timing measurement reference level	1.4V
Input rise and fall time	$t_r/t_f = 1ns / 1ns$
Output measurement reference level	1.4V
Output load condition	See Fig. 2



(Fig. 1) DC Output Load Circuit



(Fig. 2) AC Output Load Circuit

3

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version		Unit	Note
		- 10	- 12		
Row active to Row active delay	$t_{RRD(min)}$	20	24	ns	1
RAS to CAS delay	$t_{RCD(min)}$	26	30	ns	1
Row precharge time	$t_{RP(min)}$	26	30	ns	1
Row active time	$t_{RAS(min)}$	60	66	ns	1
	$t_{RAS(max)}$	200	200	us	
Row cycle time	$t_{RC(min)}$	96	100	ns	1
Last data in to new col. address delay	$t_{CDL(min)}$	1		CLK	2
Last data in to Row precharge	$t_{RDL(min)}$	1		CLK	2
Last data in to burst stop	$t_{BDL(min)}$	0		CLK	2
Col. address to col. address delay	$t_{CCD(min)}$	1		CLK	3
Number of valid output data	CAS Latency= 3	2		ea	4
	CAS Latency= 2	1			
	CAS Latency= 1	0			

- Note : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time, and then rounding off to the next higher integer.
 2. Minimum delay is required to complete write.
 3. All parts allow every cycle column address change.
 4. In case of Row precharge interrupt, Auto precharge and Read burst stop.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter	Symbol	-10		-12		Unit	Note
		Min	Max	Min	Max		
CLK cycle time	tcc	10		12		ns	1
		15	1000	15	1000		1
		30		30			1
CLK to valid output delay	tsAC	-	8	-	9	ns	1, 2
		-	9.5	-	10		1, 2, 5, 6
		-	27	-	27		1, 2
Output data hold time	toH	3		3		ns	2
CLK high pulse width	tCH	3.5		4		ns	3
CLK low pulse width	tCL	3.5		4		ns	3
Input setup time	tSS	3		3		ns	3
Input hold time	tSH	1		1.5		ns	3
Power down exit set-up time	tPDE	8		10		ns	4
CLK to output in low-Z	tSLZ	2		2		ns	2
CLK to output in Hi-Z	tSHZ	-	8	-	9	ns	
		-	10	-	11		
		-	15	-	16		

- Note : 1. Parameters depend on programmed CAS latency.
 2. If clock rising time is longer than 1ns, $(tr/2-0.5)$ ns should be added to the parameter.
 3. Assumed input rise and fall time (tr & tf)=1ns.
 If tr & tf is longer than 1ns, transient time compensation should be considered,
 i.e., $[(tr + tf)/2 - 1]$ ns should be added to the parameter.
 4. A time of tPDE has to elapse after asserting CKE to resume normal operation when exiting both bank precharge power down mode.
 5. If $3.15V \leq VDD \leq 3.6V$, tsAC = 9ns can be met @CAS latency=2 of -10 part.
 6. If $3.15V \leq VDD \leq 3.6V$, tsAC = 9.5ns can be met @CAS latency=2 of -12 part.

FREQUENCY vs. AC PARAMETER RELATIONSHIP TABLE

KM416S1120AT-10

(Unit : number of clock)

Frequency	CAS Latency	t _{RC}	t _{TRAS}	t _{RP}	t _{RRD}	t _{RCDD}	t _{CCD}	t _{CDL}	t _{RD}
		96ns	60ns	26ns	20ns	26ns	10ns	10ns	10ns
100MHz (10.0ns)	3	10	6	3	2	3	1	1	1
83MHz (12.0ns)	3	8	5	3	2	3	1	1	1
75MHz (13.3ns)	3	8	5	2	2	2	1	1	1
66MHz (15.2ns)	2	7	4	2	2	2	1	1	1
60MHz (16.7ns)	2	6	4	2	2	2	1	1	1
50MHz (20.0ns)	2	5	3	2	1	2	1	1	1
33MHz (30.3ns)	1	4	2	1	1	1	1	1	1
30MHz (33.3ns)	1	3	2	1	1	1	1	1	1

KM416S1120AT-12

(Unit : number of clock)

Frequency	CAS Latency	t _{RC}	t _{TRAS}	t _{RP}	t _{RRD}	t _{RCDD}	t _{CCD}	t _{CDL}	t _{RD}
		100ns	66ns	30ns	24ns	30ns	12ns	12ns	12ns
83MHz (12.0ns)	3	9	6	3	2	3	1	1	1
75MHz (13.3ns)	3	8	5	3	2	3	1	1	1
66MHz (15.2ns)	2	7	5	2	2	2	1	1	1
60MHz (16.7ns)	2	6	4	2	2	2	1	1	1
50MHz (20.0ns)	2	6	4	2	2	2	1	1	1
33MHz (30.3ns)	1	4	3	1	1	1	1	1	1
30MHz (33.3ns)	1	3	2	1	1	1	1	1	1

SIMPLIFIED TRUTH TABLE

COMMAND		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	A11	A10	A9~A0	NOTE	
Register	Mode Register Set	H	X	L	L	L	L	X	OP CODE		1, 2		
Refresh	Auto Refresh	H	H	L	L	L	H	X	X		3		
	Entry		L						X		3		
	Self Refresh	L	H	L	H	H	H	X	X		3		
	Exit		H	X	X	X	X		X		3		
Bank Active & Row Addr.		H	X	L	L	H	H	X	V	Row Address			
Read & Column Address	Auto Precharge Disable	H	X	L	H	L	H	X	V	L	Column Address (A7~A0)	4	
	Auto Precharge Enable									H		4, 5	
Write & Column Address	Auto Precharge Disable	H	X	L	H	L	L	X	V	L	Column Address (A7~A0)	4	
	Auto Precharge Enable									H		4, 5	
Burst Stop		H	X	L	H	H	L	X	X		6		
Precharge	Bank Selection	H	X	L	L	H	L	X	V	L	X		
	Both Bank								X	H			
Clock Suspend or Active Power Down	Entry	H	L	H	X	X	X	X	X				
				L	V	V	V		X				
	Exit	L	H	X	X	X	X	X	X				
				L	H	H	H	X	X				
Precharge Power Down Mode	Entry	H	L	H	X	X	X	X	X				
				L	H	H	H		X				
	Exit	L	H	H	X	X	X	X	X				
				L	V	V	V	X	X				
DQM		H				X		V	X		7		
No Operation Command		H	X	H	X	X	X	X	X				
				L	H	H	H						

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

Note : 1. OP Code : Operand Code

Ao ~ A11 : Program keys.(@MRS)

2. MRS can be issued only at both bank precharge state.

A new command can be issued after 2 clock cycles of MRS.

3. Auto refresh functions as same as CBR refresh of DRAM.

The automatical precharge without Row precharge command is meant by "Auto".

Auto/Self refresh can be issued only at both bank precharge state.

4. A11 : Bank select address.

If "Low" at read, write, Row active and precharge, bank A is selected.

If "High" at read, write, Row active and precharge, bank B is selected.

If A10 is "High" at Row precharge, A11 is ignored and both banks are selected.

5. During burst read or write with auto precharge,

new read/write command cannot be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK

masks the data-in at the very CLK (Write DQM latency is 0)

but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)



ELECTRONICS

Module

- KMM366S114AT
- KMM366S203AT
- KMM366S400AT
- KMM366S403A1T

KMM366S114AT SDRAM DIMM

1Mx64 SDRAM DIMM based on 1Mx16, 2K Refresh, 3.3V Synchronous DRAMs with SPD

GENERAL DESCRIPTION

The Samsung KMM366S114AT is a 1M bit x 64 Synchronous Dynamic RAM high density memory module. The Samsung KMM366S114AT consists of four CMOS 1Mx16 bit Synchronous DRAMs in TSOP-II 400mil packages and a 1K or 2K EEPROM in 8-pin SOP package on a 168-pin glass-epoxy substrate. Three 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The KMM366S114AT is a Dual In-line Memory Module and is intended for mounting into 168-pin edge connector sockets.

Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURES

- Performance Range
- Max Freq. (Speed)
- KMM366S114AT - 0 100 MHz (10ns)
- KMM366S114AT - 2 83 MHz (12ns)

- Burst Mode Operation
- Auto & Self Refresh Capability (2048 cycles/32 ms)
- LVTTL compatible inputs and outputs
- Single 3.3V±0.3V power supply
- WCBR cycle with address key programs.
- Latency (Access from column address)
- Burst Length (1, 2, 4, 8 & Full Page)
- Data Scramble (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Serial Presence Detect with EEPROM
- PCB : Height(1,000mil), single sided component

3

PIN CONFIGURATIONS (Front Side / Back Side)

Pin	Front	Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Back
1	Vss	29	DQM1	57	DQ18	85	Vss	113	DQM5	141	DQ50
2	DQ0	30	C _{S0}	58	DQ19	86	DQ32	114	*C _{S1}	142	DQ51
3	DQ1	31	DU	59	VDD	87	DQ33	115	RAS	143	VDD
4	DQ2	32	Vss	60	DQ20	88	DQ34	116	Vss	144	DQ52
5	DQ3	33	A0	61	NC	89	DQ35	117	A1	145	NC
6	VDD	34	A2	62	*VREF	90	VDD	118	A3	146	*VREF
7	DQ4	35	A4	63	NC	91	DQ36	119	A5	147	NC
8	DQ5	36	A6	64	Vss	92	DQ37	120	A7	148	Vss
9	DQ6	37	A8	65	DQ21	93	DQ38	121	A9	149	DQ53
10	DQ7	38	A10	66	DQ22	94	DQ39	122	A11	150	DQ54
11	DQ8	39	*A12	67	DQ23	95	DQ40	123	*A13	151	DQ55
12	Vss	40	VDD	68	Vss	96	Vss	124	VDD	152	Vss
13	DQ9	41	VDD	69	DQ24	97	DQ41	125	CLK1	153	DQ56
14	DQ10	42	CLK0	70	DQ25	98	DQ42	126	*A14	154	DQ57
15	DQ11	43	Vss	71	DQ26	99	DQ43	127	Vss	155	DQ58
16	DQ12	44	DU	72	DQ27	100	DQ44	128	CKE	156	DQ59
17	DQ13	45	C _{S2}	73	VDD	101	DQ45	129	*C _{S3}	157	VDD
18	VDD	46	DQM2	74	DQ28	102	VDD	130	DQM6	158	DQ60
19	DQ14	47	DQM3	75	DQ29	103	DQ46	131	DQM7	159	DQ61
20	DQ15	48	DU	76	DQ30	104	DQ47	132	*A15	160	DQ62
21	NC	49	VDD	77	DQ31	105	NC	133	VDD	161	DQ63
22	NC	50	NC	78	Vss	106	NC	134	NC	162	Vss
23	Vss	51	NC	79	NC	107	Vss	135	NC	163	NC
24	NC	52	NC	80	NC	108	NC	136	NC	164	NC
25	NC	53	NC	81	NC	109	NC	137	NC	165	**SA0
26	VDD	54	Vss	82	**SDA	110	VDD	138	Vss	166	**SA1
27	WE	55	DQ16	83	**SCL	111	C _{S1}	139	DQ48	167	**SA2
28	DQM0	56	DQ17	84	VDD	112	DQM4	140	DQ49	168	VDD

PIN NAMES

Pin Name	Function
A0 ~ A10	Address input (multiplexed)
A11	Select Bank
DQ0 ~ 63	Data Input/Output
CLK0, *CLK1	Clock input
CKE	Clock Enable Input
C _{S0} , C _{S2}	Chip Select Input
RAS	Row Address Strobe
C _{S1}	Column Address Strobe
WE	Write Enable
DQM0 ~ 7	DQM
VDD	Power supply (3.3V)
VSS	Ground
NC	No Connection
*VREF	Power Supply for Reference
**SDA	Serial Address/Data/I/O
**SCL	Serial Clock
**SA0 ~ 2	Address in EEPROM
DU	Don't Use

* These pins are not used in this module.

** These pins should be NC in system which does not support SPD.

SAMSUNG ELECTRONICS CO.Ltd. reserves the right to change products and specifications without notice.



ELECTRONICS

PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	<i>System Clock</i>	Active on the positive going edge to sample all inputs.
\overline{CS}	<i>Chip Select</i>	Disables or enables device operation by masking or enabling all inputs except CLK, CKE, and DQM
CKE	<i>Clock Enable</i>	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disables input buffers for power down in standby. CKE should be enabled tPDE prior to valid command.
A0 ~ A10	<i>Address</i>	Row / column addresses are multiplexed on the same pins. Row address : RA0 ~ RA10, Column address : CA0 ~ CA7
A11	<i>Bank Select Address</i>	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
\overline{RAS}	<i>Row Address Strobe</i>	Latches row addresses on the positive going edge of the CLK with \overline{RAS} low. Enables row access & precharge.
\overline{CAS}	<i>Column Address Strobe</i>	Latches column addresses on the positive going edge of the CLK with \overline{CAS} low. Enables column access.
WE	<i>Write Enable</i>	Enables write operation and row precharge. Latches data in starting from \overline{CAS} , WE active.
DQM0 ~ 7	<i>Data Input/Output Mask</i>	Makes data output Hi-Z, tshz after the clock and masks the output. Blocks data input when DQM active. (Byte Masking)
DQ0 ~ 63	<i>Data Input/Output</i>	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	<i>Power Supply/Ground</i>	
VDDO/VSSQ	<i>Data Output Power/Ground</i>	

SERIAL PRESENCE DETECT INFORMATION


- Serial PD Interface Protocol : I²C
- Current sink capability of SDA driver ≤ 3mA
- Maximum clock frequency : 80KHz
- Contents :

Byte No.	Function described	Function supported	Hex Value	Note
0	# of bytes written into serial memory at module manufacturer	128 bytes	80h	
1	Total # of bytes of SPD memory device	256 bytes (2K-bit)	08h	
2	Fundamental memory type	SDRAM	04h	
3	# of row addresses on this assembly	12	0Ch	1
4	# of column addresses on this assembly	9	09h	2
5	# of module banks on this assembly	1 bank	01h	
6	Data width of this assembly	64 bits	40h	
7Data width of this assembly (Continued)	-	00h	
8	Voltage interface standard of this assembly	LVTTL	01h	
9	SDRAM cycle time	10ns	A0h	3, 8
		12ns	C0h	3, 8
10	SDRAM access time from clock	8ns	80h	4, 8
		9ns	90h	4, 8
11	DIMM configuration type	Non-parity	00h	
12	Refresh rate/type	15.625us, Self-refresh supported	80h	
13	SDRAM module attributes	non-buffered, non-registered	00h	
14	SDRAM device attributes : General	Support Burst Read Single-bit Write, Precharge all & Auto precharge	0Eh	5
15	Minimum clock delay for back-to-back random column address	tCDD = 1 CLK	01h	
16	SDRAM device attributes : Burst lengths supported	1, 2, 4, 8 & full page	8Fh	6
17	SDRAM device attributes : # of banks on SDRAM device	2 banks	02h	
18	SDRAM device attributes : CAS latency	CAS latency = 1, 2 & 3	07h	7
19	SDRAM device attributes : CS latency	CS latency = 0	01h	
20	SDRAM device attributes : Write latency	Write latency = 0	01h	
21 ~ 31	Reserved for future offerings	-	00h	
32 ~ 63	Superset information (may be used in future)	-	00h	
64 ~ 127	Manufacturer's information (optional)	-	00h	
128 +	Unused storage locations	-	XX	

* Above data are based on the SPD specification of JEDEC standard and can be changed.



- Note :**
- If the bank select address of RA11 is excluded, this byte must be programmed by 0Bh.
 - If the bank select address of CA11 is excluded, this byte must be programmed by 08h.
 - In case of - 10 part, the minimum cycle time is 10ns, 15ns and 30ns @CAS latency = 3, 2 and 1 respectively.
So, the value of A0h is based on the minimum cycle time @CAS latency = 3.
In case of - 12 part, the minimum cycle time is 12ns, 15ns and 30ns @CAS latency = 3, 2 & 1 respectively.
So, the value of C0h is based on the minimum cycle time @CAS latency = 3.
 - In case of - 10 part, the access time is 8ns, 9.5ns and 27ns @CAS latency = 3, 2 and 1 respectively.
So, the value of 80h is based on the access time @CAS latency = 3.
In case of - 12 part, the access time is 9ns, 10ns and 27ns @CAS latency = 3, 2 and 1 respectively.
So, the value of 90h is based on the access time @CAS latency = 3.
 - SEC's SDRAM supports Burst Read Single-bit Write, Precharge all and Auto precharge functions.
If Burst Read Single-bit Write function is not supported, this byte must be programmed by 06h.
 - SEC's SDRAM supports burst lengths of 1, 2, 4, 8 and full page. If burst lengths of 1 and 4 are only supported, this byte must be programmed by 05h.
 - SEC's SDRAM supports CAS latency of 1, 2 and 3. If CAS latency of 2 and 3 are only supported, this byte must be programmed by 06h.
 - This value is based on the component specification.

FUNCTIONAL BLOCK DIAGRAM



VDD → Three 0.1uF Capacitors per each SDRAM → To all SDRAMs
 Vss →

DQn → 22Ω → Every DQpin of SDRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	V _{D^{DD}} , V _{DQ^{DD}}	-1.0 ~ 4.6	V
Storage temperature	T _{STG}	-55 ~ +150	°C
Power dissipation	P _D	4	W
Short circuit current	I _{OS}	50	mA

Note : Permanent device damage may occur if 'ABSOLUTE MAXIMUM RATINGS' are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

3

DC OPERATING CONDITIONS AND CHARACTERISTICS

Recommended operating conditions (Voltages referenced to Vss, TA=0 to 70°C)

Parameter	Symbol	Min.	Typ	Max.	Unit	Note
Supply voltage	V _{D^{DD}}	3.0	3.3	3.6	V	
Input high voltage	V _{IH}	2.0	3.0	V _{D^{DD}} +0.3	V	
Input low voltage	V _{IL}	-0.3	0	0.8	V	Note 1
Output high voltage	V _{OH}	2.4	-	-	V	I _{OH} =2mA
Output low voltage	V _{OL}	-	-	0.4	V	I _{OL} =2mA
Input leakage current	I _{IL}	-20	-	20	uA	Note 2
Output leakage current	I _{OL}	-5	-	5	uA	Note 3

- Note : 1. V_{IL}(min.) = -1.5V AC (pulse width ≤ 5 ns)
 2. Any input $0 \leq V_{IN} \leq V_{D^{DD}}+0.3V$, all other pins not under test = 0 Volt
 3. Dout is disabled, $0V \leq V_{out} \leq V_{D^{DD}}$

CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance (A0 ~ A11)	C _{IN1}	-	25	pF
Input capacitance (RAS, CAS, WE, CKE)	C _{IN2}	-	25	pF
Input capacitance (CLK0)	C _{IN3}	-	25	pF
Input capacitance (CS0, CS2)	C _{IN4}	-	15	pF
Input capacitance (DQM0 ~ DQM7)	C _{IN5}	-	10	pF
Data input/output capacitance (DQ0 ~ DQ63)	C _{OUT}	-	10	pF


DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted, TA = 0 to 70 °C)

Parameter	Symbol	Test Condition	CAS Latency	Version		Unit	Note
				-10	-12		
Operating Current	Icc1	Burst Length =1 tRC ≥ tRC(min) IOL = 0 mA	3	380	360	mA	1
			2	340	320		
			1	320	300		
Precharge Standby Current in Power-down mode	Icc2P	CKE≤VIL(max), tcc=15ns		10		mA	
	Icc2PS	CKE & CLK≤VIL(max), tcc=∞		26			
Precharge Standby Current in Non power-down mode	Icc2N	CKE≥VIH(min), CS≥VIH(min), tcc=15ns Input signals are changed one time during 30ns		100		mA	
	Icc2NS	CKE≥VIH(min), CLK≤VIL(max), tcc=∞ Input signals are stable		25			
Active Standby Current in Power-down mode	Icc3P	CKE≤VIL(max), tcc=15ns		12		mA	
	Icc3PS	CKE & CLK≤VIL(max), tcc=∞		8			
Active Standby Current in Non power-down mode (One Bank Active)	Icc3N	CKE≥VIH(min), CS≥VIH(min), tcc=15ns Input signals are changed one time during 30ns		120		mA	
	Icc3NS	CKE≥VIH(min), CLK≤VIL(max), tcc=∞ Input signals are stable		45			
Operating Current (Burst Mode)	Icc4	IOL = 0 mA Page Burst All Banks activated tCCD=tCCD(min)	3	480	400	mA	1, 2
			2	340	280		
			1	180	160		
Refresh Current	Icc5	tRC ≥ tRC(min)	3	340	320	mA	3
			2	320	300		
			1	300	280		
Self Refresh Current	Icc6	CKE ≤ 0.2V		6		mA	4
				1			


- Note : 1. Measured with outputs open.
 2. Assumes minimum column address update cycle tCCD(min)
 3. Refresh period is 32ms.
 4. KMM366S114AT-G*
 5. KMM366S114AT-F*

AC OPERATING TEST CONDITIONS ($V_{DD} = 3.3V \pm 0.3V$, $T_A = 0$ to $70^\circ C$)

Parameter	Value
AC input levels	$V_{IH}/V_{IL} = 2.4V/0.4V$
Input timing measurement reference level	1.4V
Input rise and fall time	$t_r/t_f = 1ns/1ns$
Output measurement reference level	1.4V
Output load condition	See Fig. 2



(Fig. 1) DC Output Load Circuit



(Fig. 2) AC Output Load Circuit

3

OPERATING AC PARAMETER (AC operating conditions unless otherwise noted)

Refer to the individual component, not the whole module.

Parameter	Symbol	Version		Unit	Note
		- 10	- 12		
Row active to Row active delay	$t_{RRD}(\text{min})$	20	24	ns	1
RAS to CAS delay	$t_{RCD}(\text{min})$	26	30	ns	1
Row precharge time	$t_{RP}(\text{min})$	26	30	ns	1
Row active time	$t_{RAS}(\text{min})$	60	66	ns	1
Row cycle time	$t_{RC}(\text{min})$	200	200	us	
Last data in to new col. address delay	$t_{CDL}(\text{min})$	96	100	ns	1
Last data in to Row precharge	$t_{RD}(\text{min})$	1	1	CLK	2
Last data in to burst stop	$t_{BDL}(\text{min})$	0	0	CLK	2
Col. address to col. address delay	$t_{CCD}(\text{min})$	1	1	CLK	3
Number of valid output data	CAS Latency= 3	2			
	CAS Latency= 2	1		ea	4
	CAS Latency= 1	0			

- Note : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time, and then rounding off to the next higher integer.
 2. Minimum delay is required to complete write.
 3. All parts allow every cycle column address change.
 4. In case of Row precharge interrupt, Auto precharge and Read burst stop.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Refer to the individual component, not the whole module.

Parameter	Symbol	- 10		- 12		Unit	Note
		Min	Max	Min	Max		
CLK cycle time	tcc	10	1000	12	1000	ns	1
		15		15			1
		30		30			1
CLK to valid output delay	tsAC	-	8	-	9	ns	1, 2
		-	9.5	-	10		1, 2, 5, 6
		-	27	-	27		1, 2
Output data hold time	tOH	3		3		ns	2
CLK high pulse width	tCH	3.5		4		ns	3
CLK low pulse width	tCL	3.5		4		ns	3
Input setup time	tSS	3		3		ns	3
Input hold time	tSH	1		1.5		ns	3
Power down exit set-up time	tpDE	8		10		ns	4
CLK to output in low-Z	tSLZ	2		2		ns	2
CLK to output in Hi-Z	tSHZ	-	8	-	9	ns	
		-	10	-	11		
		-	15	-	16		

- Note : 1. Parameters depend on programmed CAS latency.
 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
 3. Assumed input rise and fall time (tr & tf)=1ns.
 If tr & tf is longer than 1ns, transient time compensation should be considered,
 i.e., [(tr + tf)/2 - 1] ns should be added to the parameter.
 4. A time of tpDE has to elapse after asserting CKE to resume normal operation when exiting both bank precharge power down mode.
 5. If $3.15V \leq VDD \leq 3.6V$, tsAC = 9ns can be met @CAS latency=2 of - 10 part.
 6. If $3.15V \leq VDD \leq 3.6V$, tsAC = 9.5ns can be met @CAS latency=2 of -12 part .

FREQUENCY vs. AC PARAMETER RELATIONSHIP TABLE

KMM366S114AT-0

(Unit : number of clock)

Frequency	CAS Latency	tRC	tRAS	tRP	tRRD	tRCD	tCCD	tCDL	tRDL
		96ns	60ns	26ns	20ns	26ns	10ns	10ns	10ns
100MHz (10.0ns)	3	10	6	3	2	3	1	1	1
83MHz (12.0ns)	3	8	5	3	2	3	1	1	1
75MHz (13.3ns)	3	8	5	2	2	2	1	1	1
66MHz (15.2ns)	2	7	4	2	2	2	1	1	1
60MHz (16.7ns)	2	6	4	2	2	2	1	1	1
50MHz (20.0ns)	2	5	3	2	1	2	1	1	1
33MHz (30.3ns)	1	4	2	1	1	1	1	1	1
30MHz (33.3ns)	1	3	2	1	1	1	1	1	1

KMM366S114AT-2

(Unit : number of clock)

Frequency	CAS Latency	tRC	tRAS	tRP	tRRD	tRCD	tCCD	tCDL	tRDL
		100ns	66ns	30ns	24ns	30ns	12ns	12ns	12ns
83MHz (12.0ns)	3	9	6	3	2	3	1	1	1
75MHz (13.3ns)	3	8	5	3	2	3	1	1	1
66MHz (15.2ns)	2	7	5	2	2	2	1	1	1
60MHz (16.7ns)	2	6	4	2	2	2	1	1	1
50MHz (20.0ns)	2	6	4	2	2	2	1	1	1
33MHz (30.3ns)	1	4	3	1	1	1	1	1	1
30MHz (33.3ns)	1	3	2	1	1	1	1	1	1

SIMPLIFIED TRUTH TABLE

COMMAND		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	A11	A10	A9~A0	NOTE		
Register	Mode Register Set	H	X	L	L	L	L	X	OP CODE		1, 2			
Refresh	Auto Refresh		H	H	L	L	L	H	X		3			
	Self Refresh	Entry	L	H	L	H	H	X	X		3			
					H	X	X		X		3			
Bank Active & Row Addr.			H	X	L	L	H	H	X	V	Row Address			
Read & Column Address	Auto Precharge Disable		H	X	L	H	L	H	V	L	Column Address (A7~A0)			
	Auto Precharge Enable									H	4, 5			
Write & Column Address	Auto Precharge Disable		H	X	L	H	L	L	X	V	L	Column Address (A7~A0)		
	Auto Precharge Enable										H	4, 5		
Burst Stop			H	X	L	H	H	L	X	X		6		
Precharge	Bank Selection		H	X	L	L	H	L	X	V	L	X		
	Both Bank									X	H			
Clock Suspend or Active Power Down	Entry	H	L	H	X	X	X	X	X					
				L	V	V	V							
Precharge Power Down Mode	Exit	L	H	X	X	X	X	X	X					
				L	H	H	H							
	Entry	H	L	H	X	X	X	X	X					
				L	H	H	H							
DQM			H	X				V	X		7			
No Operation Command	H	X	H	X	X	X	X	X						
			L	H	H	H								

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

Note : 1. OP Code : Operand Code

A0 ~ A11 : Program keys.(@MRS)

2. MRS can be issued only at both bank precharge state.

A new command can be issued after 2 clock cycles of MRS.

3. Auto refresh functions as same as CBR refresh of DRAM.

The automatical precharge without Row precharge command is meant by "Auto".

Auto/Self refresh can be issued only at both bank precharge state.

4. A11 : Bank select address.

If "Low" at read, write, Row active and precharge, bank A is selected.

If "High" at read, write, Row active and precharge, bank B is selected.

If A10 is "High" at Row precharge, A11 is ignored and both banks are selected.

5. During burst read or write with auto precharge,

new read/write command cannot be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK

masks the data-in at the very CLK (Write DQM latency is 0)




but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)



ELECTRONICS

PACKAGE DIMENSIONS

Units : Inches (millimeters)



Detail A

Detail B

Detail C

Tolerances : ±.005 (.13) unless otherwise specified

The used device is 1Mx16 SDRAM , TSOP
DRAM Part No. : KMM366S114AT .

KMM366S203AT SDRAM DIMM

2Mx64 SDRAM DIMM based on 2Mx8, 4K Refresh, 3.3V Synchronous DRAMs with SPD

GENERAL DESCRIPTION

The Samsung KMM366S203AT is a 2M bit x 64 Synchronous Dynamic RAM high density memory module. The Samsung KMM366S203AT consists of eight CMOS 2Mx8 bit Synchronous DRAMs in TSOP-II 400mil packages and a 1K or 2K EEPROM in 8-pin SOP package on a 168-pin glass-epoxy substrate. Two 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The KMM366S203AT is a Dual In-line Memory Module and is intended for mounting into 168-pin edge connector sockets.

Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURES

• Performance Range

	Max Freq. (Speed)
KMM366S203AT - 0	100 MHz (10ns)
KMM366S203AT- 2	83 MHz (12ns)

• Burst Mode Operation

• Auto & Self Refresh Capability (4096 cycles/64 ms)

• LVTTL compatible inputs and outputs

• Single 3.3V±0.3V power supply

• WCBR cycle with address key programs.

Latency(Access from column address)

Burst Length (1, 2, 4, 8 & Full Page)

Data Scramble (Sequential & Interleave)

• All inputs are sampled at the positive going edge of the system clock

• Serial Presence Detect with EEPROM

• PCB : Height(1,000mil), double sided component

PIN CONFIGURATIONS (Front Side / Back Side)

Pin	Front	Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Back	Pin	Back
1	Vss	29	DQM1	57	DQ18	85	Vss	113	DQM5	141	DQ50		
2	DQ0	30	C50	58	DQ19	86	DQ32	114	*CST	142	DQ51		
3	DQ1	31	DU	59	VDD	87	DQ33	115	RAS	143	VDD		
4	DQ2	32	Vss	60	DQ20	88	DQ34	116	Vss	144	DQ52		
5	DQ3	33	A0	61	NC	89	DQ35	117	A1	145	NC		
6	VDD	34	A2	62	*VREF	90	VDD	118	A3	146	*VREF		
7	DQ4	35	A4	63	NC	91	DQ36	119	A5	147	NC		
8	DQ5	36	A6	64	Vss	92	DQ37	120	A7	148	Vss		
9	DQ6	37	A8	65	DQ21	93	DQ38	121	A9	149	DQ53		
10	DQ7	38	A10	66	DQ22	94	DQ39	122	A11	150	DQ54		
11	DQ8	39	*A12	67	DQ23	95	DQ40	123	*A13	151	DQ55		
12	Vss	40	VDD	68	Vss	96	Vss	124	VDD	152	Vss		
13	DQ9	41	VDD	69	DQ24	97	DQ41	125	CLK1	153	DQ56		
14	DQ10	42	CLK0	70	DQ25	98	DQ42	126	*A14	154	DQ57		
15	DQ11	43	Vss	71	DQ26	99	DQ43	127	Vss	155	DQ58		
16	DQ12	44	DU	72	DQ27	100	DQ44	128	CKE	156	DQ59		
17	DQ13	45	C52	73	VDD	101	DQ45	129	*C53	157	VDD		
18	VDD	46	DQM2	74	DQ28	102	VDD	130	DQM6	158	DQ60		
19	DQ14	47	DQM3	75	DQ29	103	DQ46	131	DQM7	159	DQ61		
20	DQ15	48	DU	76	DQ30	104	DQ47	132	*A15	160	DQ62		
21	NC	49	VDD	77	DQ31	105	NC	133	VDD	161	DQ63		
22	NC	50	NC	78	Vss	106	NC	134	NC	162	Vss		
23	Vss	51	NC	79	NC	107	Vss	135	NC	163	NC		
24	NC	52	NC	80	NC	108	NC	136	NC	164	NC		
25	NC	53	NC	81	NC	109	NC	137	NC	165	**SA0		
26	VDD	54	Vss	82	**SDA	110	VDD	138	Vss	166	**SA1		
27	WE	55	DQ16	83	**SCL	111	CAS	139	DQ48	167	**SA2		
28	DQM0	56	DQ17	84	VDD	112	DQM4	140	DQ49	168	VDD		

PIN NAMES

Pin Name	Function
A0 ~ A10	Address input (multiplexed)
A11	Select Bank
DQ0 ~ 63	Data Input/Output
CLK0, *CLK1	Clock input
CKE	Clock Enable Input
C50, C52	Chip Select Input
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DQM0 ~ 7	DQM
VDD	Power supply (3.3V)
VSS	Ground
NC	No Connection
*VREF	Power Supply for Reference
**SDA	Serial Address/Data/I/O
**SCL	Serial Clock
**SA0 ~ 2	Address in EEPROM
DU	Don't Use

* These pins are not used in this module.

** These pins should be NC in system
which does not support SPD.

SAMSUNG ELECTRONICS CO.Ltd. reserves the right to change products and specifications without notice.



ELECTRONICS

PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System Clock	Active on the positive going edge to sample all inputs.
CS	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE, and DQM
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disables input buffers for power down in standby. CKE should be enabled tPDE prior to valid command.
A0 ~ A10	Address	Row / column addresses are multiplexed on the same pins. Row address : RA0 ~ RA10, Column address : CA0 ~ CA8
A11	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column Address Strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write Enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQM0 ~ 7	Data Input/Output Mask	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte Masking)
DQ0 ~ 63	Data Input/Output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power Supply/Ground	
VDDQ/VSSQ	Data Output Power/Ground	

SERIAL PRESENCE DETECT INFORMATION

- Serial PD Interface Protocol : I²C
- Current sink capability of SDA driver ≤ 3mA
- Maximum clock frequency : 80KHz
- Contents :


Byte No.	Function described	Function supported	Hex Value	Note
0	# of bytes written into serial memory at module manufacturer	128 bytes	80h	
1	Total # of bytes of SPD memory device	256 bytes (2K-bit)	08h	
2	Fundamental memory type	SDRAM	04h	
3	# of row addresses on this assembly	12	0Ch	1
4	# of column addresses on this assembly	10	0Ah	2
5	# of module banks on this assembly	1 bank	01h	
6	Data width of this assembly	64 bits	40h	
7Data width of this assembly (Continued)	-	00h	
8	Voltage interface standard of this assembly	LVTTL	01h	
9	SDRAM cycle time	10ns 12ns	A0h C0h	3, 8 3, 8
10	SDRAM access time from clock	7.5ns 9ns	75h 90h	4, 8 4, 8
11	DIMM configuration type	Non-parity	00h	
12	Refresh rate/type	15.625us, Self-refresh supported	80h	
13	SDRAM module attributes	non-buffered, non-registered	00h	
14	SDRAM device attributes : General	Support Burst Read Single-bit Write, Precharge all & Auto precharge	0Eh	5
15	Minimum clock delay for back-to-back random column address	tCCD = 1 CLK	01h	
16	SDRAM device attributes : Burst lengths supported	1, 2, 4, 8 & full page	8Fh	6
17	SDRAM device attributes : # of banks on SDRAM device	2 banks	02h	
18	SDRAM device attributes : CAS latency	CAS latency = 1, 2 & 3	07h	7
19	SDRAM device attributes : CS latency	CS latency = 0	01h	
20	SDRAM device attributes : Write latency	Write latency = 0	01h	
21 ~ 31	Reserved for future offerings	-	00h	
32 ~ 63	Superset information (may be used in future)	-	00h	
64 ~ 127	Manufacturer's information (optional)	-	00h	
128 +	Unused storage locations	-	XX	

* Above data are based on the SPD specification of JEDEC standard and can be changed.

- Note :**
1. If the bank select address of RA11 is excluded, this byte must be programmed by 0Bh.
 2. If the bank select address of CA11 is excluded, this byte must be programmed by 09h.
 3. In case of - 10 part, the minimum cycle time is 10ns, 15ns and 30ns @CAS latency = 3, 2 and 1 respectively.
So, the value of A0h is based on the minimum cycle time @CAS latency = 3.
 - In case of - 12 part, the minimum cycle time is 12ns, 15ns and 30ns @CAS latency = 3, 2 & 1 respectively.
So, the value of C0h is based on the minimum cycle time @CAS latency = 3.
 4. In case of - 10 part, the access time is 7.5ns, 9.5ns and 27ns @CAS latency = 3, 2 and 1 respectively.
So, the value of 75h is based on the access time @CAS latency = 3.
 - In case of - 12 part, the access time is 9ns, 10ns and 27ns @CAS latency = 3, 2 and 1 respectively.
So, the value of 90h is based on the access time @CAS latency = 3.
 5. SEC's SDRAM supports Burst Read Single-bit Write, Precharge all and Auto precharge functions.
If Burst Read Single-bit Write function is not supported, this byte must be programmed by 06h.
 6. SEC's SDRAM supports burst lengths of 1, 2, 4, 8 and full page. If burst lengths of 1 and 4 are only supported, this byte must be programmed by 05h.
 7. SEC's SDRAM supports CAS latency of 1, 2 and 3. If CAS latency of 2 and 3 are only supported, this byte must be programmed by 06h.
 8. This value is based on the component specification.




FUNCTIONAL BLOCK DIAGRAM



VDD → Two 0.1uF Capacitors per each SDRAM → To all SDRAMs
 Vss

22Ω
 DQn → Every DQpin of SDRAM

CLK0 → CLK0 : SDRAM U0 ~ U7
 Not populated



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	V _D , V _{DDQ}	-1.0 ~ 4.6	V
Storage temperature	T _{STG}	-55 ~ +150	°C
Power dissipation	P _D	8	W
Short circuit current	I _{SC}	50	mA

Note : Permanent device damage may occur if 'ABSOLUTE MAXIMUM RATINGS' are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

Recommended operating conditions (Voltages referenced to Vss, TA=0 to 70°C)

Parameter	Symbol	Min.	Typ	Max.	Unit	Note
Supply voltage	V _D	3.0	3.3	3.6	V	
Input high voltage	V _{IH}	2.0	3.0	V _D +0.3	V	
Input low voltage	V _{IL}	-0.3	0	0.8	V	Note 1
Output high voltage	V _{OH}	2.4	-	-	V	I _{OH} =-2mA
Output low voltage	V _{OL}	-	-	0.4	V	I _{OL} = 2mA
Input leakage current	I _{IL}	-40	-	40	uA	Note 2
Output leakage current	I _{OL}	-5	-	5	uA	Note 3

- Note :
1. V_{IL}(min.) = -1.5V AC (pulse width ≤ 5 ns)
 2. Any input 0 ≤ V_{IN} ≤ V_D+0.3V, all other pins not under test = 0 Volt
 3. Dout is disabled, 0V ≤ V_{OUT} ≤ V_D

CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Symbol	Min.	Max	Unit
Input capacitance (A0 ~ A11)	C _{IN1}	-	45	pF
Input capacitance (RAS, CAS, WE, CKE)	C _{IN2}	-	45	pF
Input capacitance (CLK0)	C _{IN3}	-	45	pF
Input capacitance (CS0, CS2)	C _{IN4}	-	25	pF
Input capacitance (DQM0 ~ DQM7)	C _{IN5}	-	10	pF
Data input/output capacitance (DQ0 ~ DQ63)	C _{OUT}	-	10	pF


DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted, TA = 0 to 70 °C)

Parameter	Symbol	Test Condition	CAS Latency	Version		Unit	Note
				-10	-12		
Operating Current	Icc1	Burst Length =1 tRC ≥ tRC(min) IOL = 0 mA	3	600	560	mA	1
			2	540	500		
			1	480	440		
Precharge Standby Current in Power-down mode	Icc2P	CKE≤VIL(max), tcc=15ns		20		mA	
	Icc2PS	CKE & CLK≤VIL(max), tcc=∞		12			
Precharge Standby Current in Non power-down mode	Icc2N	CKE≥VIH(min), CS≥VIH(min), tcc=15ns Input signals are changed one time during 30ns		200		mA	
	Icc2NS	CKE≥VIH(min), CLK≤VIL(max), tcc=∞ Input signals are stable		50			
Active Standby Current in Power-down mode	Icc3P	CKE≤VIL(max), tcc=15ns		25		mA	
	Icc3PS	CKE & CLK≤VIL(max), tcc=∞		15			
Active Standby Current in Non power-down mode (One Bank Active)	Icc3N	CKE≥VIH(min), CS≥VIH(min), tcc=15ns Input signals are changed one time during 30ns		240		mA	
	Icc3NS	CKE≥VIH(min), CLK≤VIL(max), tcc=∞ Input signals are stable		80			
Operating Current (Burst Mode)	Icc4	IOL = 0 mA Page Burst All Banks activated tCCD=tCCD(min)	3	720	640	mA	1, 2
			2	500	460		
			1	320	280		
Refresh Current	Icc5	tRC ≥ tRC(min)	3	480	440	mA	3
			2	440	400		
			1	400	360		
Self Refresh Current	Icc6	CKE ≤ 0.2V		12		mA	4
				2			


- Note :**
1. Measured with outputs open.
 2. Assumes minimum column address update cycle tCCD(min)
 3. Refresh period is 64ms.
 4. KMM366S203AT-G*
 5. KMM366S203AT-F*

AC OPERATING TEST CONDITIONS ($V_{DD} = 3.3V \pm 0.3V$, $T_A = 0$ to $70^\circ C$)

Parameter	Value
AC input levels	$V_{IH}/V_{IL} = 2.4V/0.4V$
Input timing measurement reference level	1.4V
Input rise and fall time	$t_r/t_f = 1ns/1ns$
Output measurement reference level	1.4V
Output load condition	See Fig. 2



(Fig. 1) DC Output Load Circuit



(Fig. 2) AC Output Load Circuit

OPERATING AC PARAMETER (AC operating conditions unless otherwise noted)
Refer to the individual component, not the whole module.

Parameter	Symbol	Version		Unit	Note
		-10	-12		
Row active to Row active delay	$t_{RRD(min)}$	20	24	ns	1
RAS to CAS delay	$t_{RCR(min)}$	26	30	ns	1
Row precharge time	$t_{RP(min)}$	26	30	ns	1
Row active time	$t_{RAS(min)}$	60	66	ns	1
	$t_{RAS(max)}$	200	200	us	
Row cycle time	$t_{RC(min)}$	96	100	ns	1
Last data in to new col. address delay	$t_{CDL(min)}$		1	CLK	2
Last data in to Row precharge	$t_{TRDL(min)}$		1	CLK	2
Last data in to burst stop	$t_{BDDL(min)}$		0	CLK	2
Col. address to col. address delay	$t_{CCD(min)}$		1	CLK	3
Number of valid output data	CAS Latency= 3		2	ea	4
	CAS Latency= 2		1		
	CAS Latency= 1		0		

- Note : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time, and then rounding off to the next higher integer.
 2. Minimum delay is required to complete write.
 3. All parts allow every cycle column address change.
 4. In case of Row precharge interrupt, Auto precharge and Read burst stop.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Refer to the individual component, not the whole module.

Parameter	Symbol	- 10		- 12		Unit	Note
		Min	Max	Min	Max		
CLK cycle time	CAS latency=3	10	1000	12	1000	ns	1
	CAS latency=2	15		15			1
	CAS latency=1	30		30			1
CLK to valid output delay	CAS latency=3	-	7.5	-	9	ns	1, 2
	CAS latency=2	-	9.5	-	10		1, 2, 5, 6
	CAS latency=1	-	27	-	27		1, 2
Output data hold time	tOH	3		3		ns	2
CLK high pulse width	tCH	3.5		4		ns	3
CLK low pulse width	tCL	3.5		4		ns	3
Input setup time	tSS	3		3		ns	3
Input hold time	tSH	1		1.5		ns	3
Power down exit set-up time	tPDE	8		10		ns	4
CLK to output in low-Z	tSLZ	2		2		ns	2
CLK to output in Hi-Z	CAS latency=3	-	8	-	9	ns	
	CAS latency=2	-	10	-	11		
	CAS latency=1	-	15	-	16		

- Note :
1. Parameters depend on programmed CAS latency.
 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
 3. Assumed input rise and fall time (tr & tf)=1ns.
If tr & tf is longer than 1ns, transient time compensation should be considered,
i.e., [(tr + tf)/2 - 1] ns should be added to the parameter.
 4. A time of tPDE has to elapse after asserting CKE to resume normal operation when exiting both bank precharge power down mode.
 5. If $3.15V \leq VDD \leq 3.6V$, tsAC = 9ns can be met @CAS latency=2 of - 10 part.
 6. If $3.15V \leq VDD \leq 3.6V$, tsAC = 9.5ns can be met @CAS latency=2 of - 12 part .

FREQUENCY vs. AC PARAMETER RELATIONSHIP TABLE

KMM366S203AT-0

(Unit : number of clock)

Frequency	CAS Latency	tRC	tRAS	tRP	tRRD	tRCD	tCCD	tCDL	trDL
		96ns	60ns	26ns	20ns	26ns	10ns	10ns	10ns
100MHz (10.0ns)	3	10	6	3	2	3	1	1	1
83MHz (12.0ns)	3	8	5	3	2	3	1	1	1
75MHz (13.3ns)	3	8	5	2	2	2	1	1	1
66MHz (15.2ns)	2	7	4	2	2	2	1	1	1
60MHz (16.7ns)	2	6	4	2	2	2	1	1	1
50MHz (20.0ns)	2	5	3	2	1	2	1	1	1
33MHz (30.3ns)	1	4	2	1	1	1	1	1	1
30MHz (33.3ns)	1	3	2	1	1	1	1	1	1

KMM366S203AT-2

(Unit : number of clock)

Frequency	CAS Latency	tRC	tRAS	tRP	tRRD	tRCD	tCCD	tCDL	trDL
		100ns	66ns	30ns	24ns	30ns	12ns	12ns	12ns
83MHz (12.0ns)	3	9	6	3	2	3	1	1	1
75MHz (13.3ns)	3	8	5	3	2	3	1	1	1
66MHz (15.2ns)	2	7	5	2	2	2	1	1	1
60MHz (16.7ns)	2	6	4	2	2	2	1	1	1
50MHz (20.0ns)	2	6	4	2	2	2	1	1	1
33MHz (30.3ns)	1	4	3	1	1	1	1	1	1
30MHz (33.3ns)	1	3	2	1	1	1	1	1	1

SIMPLIFIED TRUTH TABLE

COMMAND			CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	A11	A10	A9-A0	NOTE	
Register	Mode Register Set		H	X	L	L	L	L	X	OP CODE			1, 2	
Refresh	Auto Refresh		H	H	L	L	L	H	X	X			3	
	Entry			L		L	H	H		X			3	
	Self Refresh		L	H	H	X	X	X	X	X			3	
	Exit			H		X	X	X		X			3	
Bank Active & Row Addr.			H	X	L	L	H	H	X	V	Row Address			
Read & Column Address	Auto Precharge Disable		H	X	L	H	L	H	X	V	L	Column Address (A8-A0)		4
	Auto Precharge Enable			H						H				4, 5
Write & Column Address	Auto Precharge Disable		H	X	L	H	L	L	X	V	L	Column Address (A8-A0)		4
	Auto Precharge Enable			H						H				4, 5
Burst Stop			H	X	L	H	H	L	X	X				6
Precharge	Bank Selection		H	X	L	L	H	L	X	V	L	X		
	Both Bank			H						X	H			
Clock Suspend or Active Power Down	Entry		H	L	H	X	X	X	X	X				
	Exit			L	H	X	X	X		X				
Precharge Power Down Mode	Entry		H	L	H	X	X	X	X	X				
	Exit			L	H	H	V	V		X				
	Entry		H	L	H	X	X	X	X	X				
	Exit			L	H	H	V	V		X				
DQM			H		X				V	X				7
No Operation Command			H	X	H	X	X	X	X	X				

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

Note : 1. OP Code : Operand Code

A0 ~ A11 : Program keys.(@MRS)

2. MRS can be issued only at both bank precharge state.

A new command can be issued after 2 clock cycles of MRS.

3. Auto refresh functions as same as CBR refresh of DRAM.

The automatical precharge without Row precharge command is meant by "Auto".

Auto/Self refresh can be issued only at both bank precharge state.

4. A11 : Bank select address.

If "Low" at read, write, Row active and precharge, bank A is selected.

If "High" at read, write, Row active and precharge, bank B is selected.

If A10 is "High" at Row precharge, A11 is ignored and both banks are selected.

5. During burst read or write with auto precharge,

new read/write command cannot be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.


7. DQM sampled at positive going edge of a CLK

masks the data-in at the very CLK (Write DQM latency is 0)

but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

PACKAGE DIMENSIONS

Units : Inches (millimeters)

Tolerances : $\pm .005$ (.13) unless otherwise specified

The used device is 2Mx8 SDRAM , TSOP
 DRAM Part No. : KM48S2020AT .

KMM366S400AT SDRAM DIMM

4Mx64 SDRAM DIMM based on 4Mx4, 4K Refresh, 3.3V Synchronous DRAMs with SPD

GENERAL DESCRIPTION

The Samsung KMM366S400AT is a 4M bit x 64 Synchronous Dynamic RAM high density memory module. The Samsung KMM366S400AT consists of sixteen CMOS 4Mx4 bit Synchronous DRAMs in TSOP-II 400mil packages and a 1K or 2K EEPROM in 8-pin SOP package on a 168-pin glass-epoxy substrate. Two 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The KMM366S400AT is a Dual In-line Memory Module and is intended for mounting into 168-pin edge connector sockets.

Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURES

- Performance Range
- Max Freq. (Speed)

KMM366S400AT - 0	100 MHz (10ns)
KMM366S400AT- 2	83 MHz (12ns)
- Burst Mode Operation
- Auto & Self Refresh Capability (4096 cycles/64 ms)
- LVTTL compatible inputs and outputs
- Single 3.3V±0.3V power supply
- WCBR cycle with address key programs.
- Latency (Access from column address)
- Burst Length (1, 2, 4, 8 & Full Page)
- Data Scramble (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Serial Presence Detect with EEPROM
- PCB : Height(1,250mil), double sided component

3

PIN CONFIGURATIONS (Front Side / Back Side)

Pin	Front	Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Front	Pin	Back
1	Vss	29	DQM1	57	DQ18	85	Vss	113	DQM5	141	DQ50		
2	DQ0	30	C _{S0}	58	DQ19	86	DQ32	114	*C _{S1}	142	DQ51		
3	DQ1	31	DU	59	VDD	87	DQ33	115	R _A S	143	VDD		
4	DQ2	32	Vss	60	DQ20	88	DQ34	116	Vss	144	DQ52		
5	DQ3	33	A0	61	NC	89	DQ35	117	A1	145	NC		
6	VDD	34	A2	62	*VREF	90	VDD	118	A3	146	*VREF		
7	DQ4	35	A4	63	NC	91	DQ36	119	A5	147	NC		
8	DQ5	36	A6	64	Vss	92	DQ37	120	A7	148	Vss		
9	DQ6	37	A8	65	DQ21	93	DQ38	121	A9	149	DQ53		
10	DQ7	38	A10	66	DQ22	94	DQ39	122	A11	150	DQ54		
11	DQ8	39	*A12	67	DQ23	95	DQ40	123	*A13	151	DQ55		
12	Vss	40	VDD	68	Vss	96	Vss	124	VDD	152	Vss		
13	DQ9	41	VDD	69	DQ24	97	DQ41	125	CLK1	153	DQ56		
14	DQ10	42	CLK0	70	DQ25	98	DQ42	126	*A14	154	DQ57		
15	DQ11	43	Vss	71	DQ26	99	DQ43	127	Vss	155	DQ58		
16	DQ12	44	DU	72	DQ27	100	DQ44	128	CKE	156	DQ59		
17	DQ13	45	C _{S2}	73	VDD	101	DQ45	129	*C _{S3}	157	VDD		
18	VDD	46	DQM2	74	DQ28	102	VDD	130	DQM6	158	DQ60		
19	DQ14	47	DQM3	75	DQ29	103	DQ46	131	DQM7	159	DQ61		
20	DQ15	48	DU	76	DQ30	104	DQ47	132	*A15	160	DQ62		
21	NC	49	VDD	77	DQ31	105	NC	133	VDD	161	DQ63		
22	NC	50	NC	78	Vss	106	NC	134	NC	162	Vss		
23	Vss	51	NC	79	NC	107	Vss	135	NC	163	NC		
24	NC	52	NC	80	NC	108	NC	136	NC	164	NC		
25	NC	53	NC	81	NC	109	NC	137	NC	165	**SA0		
26	VDD	54	Vss	82	*SDA	110	VDD	138	Vss	166	**SA1		
27	WE	55	DQ16	83	**SCL	111	C _A S	139	DQ48	167	**SA2		
28	DQM0	56	DQ17	84	VDD	112	DQM4	140	DQ49	168	VDD		

PIN NAMES

Pin Name	Function
A0 ~ A10	Address input (multiplexed)
A11	Select Bank
DQ0 ~ 63	Data Input/Output
CLK0, CLK1	Clock input
CKE	Clock Enable Input
C _{S0} , C _{S2}	Chip Select Input
R _A S	Row Address Strobe
C _A S	Column Address Strobe
WE	Write Enable
DQM0 ~ 7	DQM
VDD	Power supply (3.3V)
VSS	Ground
NC	No Connection
*VREF	Power Supply for Reference
**SDA	Serial Address/Data/I/O
**SCL	Serial Clock
**SA0 ~ 2	Address in EEPROM
DU	Don't Use

* These pins are not used in this module.

** These pins should be NC in system
which does not support SPD.

SAMSUNG ELECTRONICS CO.Ltd. reserves the right to change products and specifications without notice.

PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System Clock	Active on the positive going edge to sample all inputs.
CS	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE, and DQM
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disables input buffers for power down in standby. CKE should be enabled tPDE prior to valid command.
A0 ~ A10	Address	Row / column addresses are multiplexed on the same pins. Row address : RA0 ~ RA10, Column address : CA0 ~ CA9
A11	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column Address Strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write Enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQM0 ~ 7	Data Input/Output Mask	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte Masking)
DQ0 ~ 63	Data Input/Output	Data inputs/outputs are multiplexed on the same pins.
VDD/Vss	Power Supply/Ground	
VDDQ/VSSQ	Data Output Power/Ground	

SERIAL PRESENCE DETECT INFORMATION

- Serial PD Interface Protocol : I²C
- Current sink capability of SDA driver ≤ 3mA
- Maximum clock frequency : 80KHz
- Contents :


Byte No.	Function described	Function supported	Hex Value	Note
0	# of bytes written into serial memory at module manufacturer	128 bytes	80h	
1	Total # of bytes of SPD memory device	256 bytes (2K-bit)	08h	
2	Fundamental memory type	SDRAM	04h	
3	# of row addresses on this assembly	12	0Ch	1
4	# of column addresses on this assembly	11	0Bh	2
5	# of module banks on this assembly	1 bank	01h	
6	Data width of this assembly	64 bits	40h	
7Data width of this assembly (Continued)	-	00h	
8	Voltage interface standard of this assembly	LVTTL	01h	
9	SDRAM cycle time	10ns	A0h	3, 8
		12ns	C0h	3, 8
10	SDRAM access time from clock	7.5ns	75h	4, 8
		9ns	90h	4, 8
11	DIMM configuration type	Non-parity	00h	
12	Refresh rate/type	15.625us, Self-refresh supported	80h	
13	SDRAM module attributes	non-buffered, non-registered	00h	
14	SDRAM device attributes : General	Support Burst Read Single-bit Write, Precharge all & Auto precharge	0Eh	5
15	Minimum clock delay for back-to-back random column address	tccp = 1 CLK	01h	
16	SDRAM device attributes : Burst lengths supported	1, 2, 4, 8 & full page	8Fh	6
17	SDRAM device attributes : # of banks on SDRAM device	2 banks	02h	
18	SDRAM device attributes : CAS latency	CAS latency = 1, 2 & 3	07h	7
19	SDRAM device attributes : CS latency	CS latency = 0	01h	
20	SDRAM device attributes : Write latency	Write latency = 0	01h	
21 ~ 31	Reserved for future offerings	-	00h	
32 ~ 63	Superset information (may be used in future)	-	00h	
64 ~ 127	Manufacturer's information (optional)	-	00h	
128 +	Unused storage locations	-	XX	

* Above data are based on the SPD specification of JEDEC standard and can be changed.

3

- Note :**
- If the bank select address of RA11 is excluded, this byte must be programmed by 0Bh.
 - If the bank select address of CA11 is excluded, this byte must be programmed by 0Ah.
 - In case of - 10 part, the minimum cycle time is 10ns, 15ns and 30ns @CAS latency = 3, 2 and 1 respectively.
So, the value of A0h is based on the minimum cycle time @CAS latency = 3.
In case of - 12 part, the minimum cycle time is 12ns, 15ns and 30ns @CAS latency = 3, 2 & 1 respectively.
So, the value of C0h is based on the minimum cycle time @CAS latency = 3.
 - In case of - 10 part, the access time is 7.5ns, 9.5ns and 27ns @CAS latency = 3, 2 and 1 respectively.
So, the value of 75h is based on the access time @CAS latency = 3.
In case of - 12 part, the access time is 9ns, 10ns and 27ns @CAS latency = 3, 2 and 1 respectively.
So, the value of 90h is based on the access time @CAS latency = 3.
 - SEC's SDRAM supports Burst Read Single-bit Write, Precharge all and Auto precharge functions.
If Burst Read Single-bit Write function is not supported, this byte must be programmed by 06h.
 - SEC's SDRAM supports burst lengths of 1, 2, 4, 8 and full page. If burst lengths of 1 and 4 are only supported, this byte must be programmed by 05h.
 - SEC's SDRAM supports CAS latency of 1, 2 and 3. If CAS latency of 2 and 3 are only supported, this byte must be programmed by 06h.
 - This value is based on the component specification.

FUNCTIONAL BLOCK DIAGRAM




VDD → Two 0.1uF Capacitors per each SDRAM → To all SDRAMs

DQn → 22Ω → Every DQpin of SDRAM

CLKn → CLKO : SDRAM U0 ~ U7
CLK1 : SDRAM U8 ~ U15

Not populated



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-1.0 ~ 4.6	V
Storage temperature	TSTG	-55 ~ +150	°C
Power dissipation	Pd	16	W
Short circuit current	Ios	50	mA

Note : Permanent device damage may occur if 'ABSOLUTE MAXIMUM RATINGS' are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

3

DC OPERATING CONDITIONS AND CHARACTERISTICS

Recommended operating conditions (Voltages referenced to Vss, TA=0 to 70°C)

Parameter	Symbol	Min.	Typ	Max.	Unit	Note
Supply voltage	VDD	3.0	3.3	3.6	V	
Input high voltage	VIH	2.0	3.0	VDD+0.3	V	
Input low voltage	VIL	-0.3	0	0.8	V	Note 1
Output high voltage	VOH	2.4	-	-	V	IOH=-2mA
Output low voltage	VOL	-	-	0.4	V	IOL= 2mA
Input leakage current	IIL	-80	-	80	uA	Note 2
Output leakage current	IOL	-5	-	5	uA	Note 3

- Note : 1. VIL(min.) = -1.5V AC (pulse width \leq 5 ns)
 2. Any input $0 \leq V_{IN} \leq V_{DD}+0.3V$, all other pins not under test = 0 Volt
 3. Dout is disabled, $0V \leq V_{OUT} \leq V_{DD}$

CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance (A0 ~ A11)	CIN1	-	80	pF
Input capacitance (RAS, CAS, WE, CKE)	CIN2	-	80	pF
Input capacitance (CLK0, CLK1)	CIN3	-	45	pF
Input capacitance (CS0, CS2)	CIN4	-	45	pF
Input capacitance (DQM0 ~ DQM7)	CIN5	-	15	pF
Data input/output capacitance (DQ0 ~ DQ63)	COUT	-	10	pF


DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted, TA = 0 to 70 °C)

Parameter	Symbol	Test Condition	CAS Latency	Version		Unit	Note
				-10	-12		
Operating Current	Icc1	Burst Length =1 tRC ≥ tRC(min) IOL = 0 mA	3	1180	1100	mA	1
			2	1040	960		
			1	920	840		
Precharge Standby Current in Power-down mode	Icc2P	CKE≤VIL(max), tCC=15ns		40		mA	
	Icc2PS	CKE & CLK≤VIL(max), tCC=∞		24			
Precharge Standby Current in Non power-down mode	Icc2N	CKE≥VIH(min), CS≥VIH(min), tCC=15ns Input signals are changed one time during 30ns		400		mA	
	Icc2NS	CKE≥VIH(min), CLK≤VIL(max), tCC=∞ Input signals are stable		100			
Active Standby Current in Power-down mode	Icc3P	CKE≤VIL(max), tCC=15ns		50		mA	
	Icc3PS	CKE & CLK≤VIL(max), tCC=∞		30			
Active Standby Current in Non power-down mode (One Bank Active)	Icc3N	CKE≥VIH(min), CS≥VIH(min), tCC=15ns Input signals are changed one time during 30ns		480		mA	
	Icc3NS	CKE≥VIH(min), CLK≤VIL(max), tCC=∞ Input signals are stable		150			
Operating Current (Burst Mode)	Icc4	IOL = 0 mA Page Burst All Banks activated tCCD=tCCD(min)	3	1320	1160	mA	1, 2
			2	920	840		
			1	580	500		
Refresh Current	Icc5	tRC ≥ tRC(min)	3	960	880	mA	3
			2	860	780		
			1	760	680		
Self Refresh Current	Icc6	CKE ≤ 0.2V		24		mA	4
				4			


- Note :
1. Measured with outputs open.
 2. Assumes minimum column address update cycle tCCD(min)
 3. Refresh period is 64ms.
 4. KMM366S400AT-G*
 5. KMM366S400AT-F*

AC OPERATING TEST CONDITIONS ($V_{DD} = 3.3V \pm 0.3V$, $T_A = 0$ to $70^\circ C$)

Parameter	Value
AC input levels	$V_{IH}/V_{IL} = 2.4V / 0.4V$
Input timing measurement reference level	1.4V
Input rise and fall time	$t_r/t_f = 1ns / 1ns$
Output measurement reference level	1.4V
Output load condition	See Fig. 2



(Fig. 1) DC Output Load Circuit



(Fig. 2) AC Output Load Circuit

3

OPERATING AC PARAMETER (AC operating conditions unless otherwise noted)
Refer to the individual component, not the whole module.

Parameter	Symbol	Version		Unit	Note
		- 10	- 12		
Row active to Row active delay	$t_{RRD(min)}$	20	24	ns	1
RAS to CAS delay	$t_{RCD(min)}$	26	30	ns	1
Row precharge time	$t_{RP(min)}$	26	30	ns	1
Row active time	$t_{RAS(min)}$	60	66	ns	1
	$t_{RAS(max)}$	200	200	us	
Row cycle time	$t_{RC(min)}$	96	100	ns	1
Last data in to new col. address delay	$t_{CDL(min)}$	1		CLK	2
Last data in to Row precharge	$t_{RDL(min)}$	1		CLK	2
Last data in to burst stop	$t_{BDL(min)}$	0		CLK	2
Col. address to col. address delay	$t_{CCD(min)}$	1		CLK	3
Number of valid output data	CAS Latency= 3	2		ea	4
	CAS Latency= 2	1			
	CAS Latency= 1	0			

- Note : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time, and then rounding off to the next higher integer.
 2. Minimum delay is required to complete write.
 3. All parts allow every cycle column address change.
 4. In case of Row precharge interrupt, Auto precharge and Read burst stop.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Refer to the individual component, not the whole module.

Parameter	Symbol	-10		-12		Unit	Note
		Min	Max	Min	Max		
CLK cycle time	tcc	10	1000	12	1000	ns	1
		15		15			1
		30		30			1
CLK to valid output delay	tsAC	-	7.5	-	9	ns	1, 2
		-	9.5	-	10		1, 2, 5, 6
		-	27	-	27		1, 2
Output data hold time	toH	3		3		ns	2
CLK high pulse width	tCH	3.5		4		ns	3
CLK low pulse width	tCL	3.5		4		ns	3
Input setup time	tSS	3		3		ns	3
Input hold time	tSH	1		1.5		ns	3
Power down exit set-up time	tPDE	8		10		ns	4
CLK to output in low-Z	tSLZ	2		2		ns	2
CLK to output in Hi-Z	tSHZ	-	8	-	9	ns	
		-	10	-	11		
		-	15	-	16		

- Note : 1. Parameters depend on programmed CAS latency.
 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
 3. Assumed input rise and fall time (tr & tf)=1ns.
 If tr & tf is longer than 1ns, transient time compensation should be considered,
 i.e., [(tr + tf)/2 - 1] ns should be added to the parameter.
 4. A time of tPDE has to elapse after asserting CKE to resume normal operation when exiting both bank precharge power down mode.
 5. If $3.15V \leq VDD \leq 3.6V$, tsAC = 9ns can be met @CAS latency=2 of - 10 part.
 6. If $3.15V \leq VDD \leq 3.6V$, tsAC = 9.5ns can be met @CAS latency=2 of -12 part .

FREQUENCY vs. AC PARAMETER RELATIONSHIP TABLE

KMM366S400AT-0

(Unit : number of clock)

Frequency	CAS Latency	t _{RC}	t _{RAS}	t _{RP}	t _{RRD}	t _{RC} D	t _{CCD}	t _{CDL}	t _{RDL}
		96ns	60ns	26ns	20ns	26ns	10ns	10ns	10ns
100MHz (10.0ns)	3	10	6	3	2	3	1	1	1
83MHz (12.0ns)	3	8	5	3	2	3	1	1	1
75MHz (13.3ns)	3	8	5	2	2	2	1	1	1
66MHz (15.2ns)	2	7	4	2	2	2	1	1	1
60MHz (16.7ns)	2	6	4	2	2	2	1	1	1
50MHz (20.0ns)	2	5	3	2	1	2	1	1	1
33MHz (30.3ns)	1	4	2	1	1	1	1	1	1
30MHz (33.3ns)	1	3	2	1	1	1	1	1	1

KMM366S400AT-2

(Unit : number of clock)

Frequency	CAS Latency	t _{RC}	t _{RAS}	t _{RP}	t _{RRD}	t _{RC} D	t _{CCD}	t _{CDL}	t _{RDL}
		100ns	66ns	30ns	24ns	30ns	12ns	12ns	12ns
83MHz (12.0ns)	3	9	6	3	2	3	1	1	1
75MHz (13.3ns)	3	8	5	3	2	3	1	1	1
66MHz (15.2ns)	2	7	5	2	2	2	1	1	1
60MHz (16.7ns)	2	6	4	2	2	2	1	1	1
50MHz (20.0ns)	2	6	4	2	2	2	1	1	1
33MHz (30.3ns)	1	4	3	1	1	1	1	1	1
30MHz (33.3ns)	1	3	2	1	1	1	1	1	1

SIMPLIFIED TRUTH TABLE

COMMAND		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	A11	A10	A9~A0	NOTE			
Register	Mode Register Set	H	X	L	L	L	L	X	OP CODE		1, 2				
Refresh	Auto Refresh	H	H	L	L	L	H	X	X		3				
	Entry		L								3				
	Self Refresh	L	H	L	H	H	H	X	X		3				
	Exit			H	X	X	X				3				
Bank Active & Row Addr.			H	X	L	L	H	H	X	V	Row Address				
Read & Column Address	Auto Precharge Disable	H	X	L	H	L	H	X	V	L	Column Address (A9~A0)				
	Auto Precharge Enable									H	4, 5				
Write & Column Address	Auto Precharge Disable	H	X	L	H	L	L	X	V	L	Column Address (A9~A0)				
	Auto Precharge Enable									H	4, 5				
Burst Stop			H	X	L	H	H	L	X	X		6			
Precharge	Bank Selection	H	X	L	L	H	L	X	V	L	X				
	Both Bank									X					
Clock Suspend or Active Power Down	Entry	H	L	H	X	X	X	X	X						
	Exit		L	H	X	X	X	X							
Precharge Power Down Mode	Entry	H	L	H	X	X	X	X	X						
	Exit		L	H	H	V	V	X							
DQM			H	X				V	X		7				
No Operation Command			H	X	H	X	X	X	X	X					
					L	H	H	H							

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

Note : 1. OP Code : Operand Code

A0 ~ A11 : Program keys.(@MRS)

2. MRS can be issued only at both bank precharge state.

A new command can be issued after 2 clock cycles of MRS.

3. Auto refresh functions as same as CBR refresh of DRAM.

The automatical precharge without Row precharge command is meant by "Auto".

Auto/Self refresh can be issued only at both bank precharge state.

4. A11 : Bank select address.

If "Low" at read, write, Row active and precharge, bank A is selected.

If "High" at read, write, Row active and precharge, bank B is selected.

If A10 is "High" at Row precharge, A11 is ignored and both banks are selected.

5. During burst read or write with auto precharge,

new read/write command cannot be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.


7. DQM sampled at positive going edge of a CLK

masks the data-in at the very CLK (Write DQM latency is 0)

but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

PACKAGE DIMENSIONS

Units : Inches (millimeters)



Tolerances : $\pm .005$ (.13) unless otherwise specified

The used device is 4Mx4 SDRAM , TSOP DRAM Part No. : KM44S4020AT .

KMM366S403AT1 SDRAM DIMM

4Mx64 SDRAM DIMM based on 2Mx8, 4K Refresh, 3.3V Synchronous DRAMs with SPD

GENERAL DESCRIPTION

The Samsung KMM366S403AT1 is a 4M bit x 64 Synchronous Dynamic RAM high density memory module. The Samsung KMM366S403AT1 consists of sixteen CMOS 2Mx8 bit Synchronous DRAMs in TSOP-II 400mil packages and a 1K or 2K EEPROM in 8-pin SOP package on a 168-pin glass-epoxy substrate. Two 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The KMM366S403AT1 is a Dual In-line Memory Module and is intended for mounting into 168-pin edge connector sockets.

Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURES

- Performance Range
- Max Freq. (Speed)
- KMM366S403AT1 - 0 100 MHz (10ns)
- KMM366S403AT1- 2 83 MHz (12ns)
- Burst Mode Operation
- Auto & Self Refresh Capability (4096 cycles/64 ms)
- LVTTL compatible inputs and outputs
- Single 3.3V±0.3V power supply
- WCBR cycle with address key programs.
- Latency (Access from column address)
- Burst Length (1, 2, 4, 8 & Full Page)
- Data Scramble (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Serial Presence Detect with EEPROM
- PCB : Height(1,250mil), double sided component

PIN CONFIGURATIONS (Front Side / Back Side)

Pin	Front	Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Back
1	Vss	29	DQM1	57	DQ18	85	Vss	113	DQM5	141	DQ50
2	DQ0	30	CST	58	DQ19	86	DQ32	114	CST	142	DQ51
3	DQ1	31	DU	59	VDD	87	DQ33	115	RAS	143	VDD
4	DQ2	32	Vss	60	DQ20	88	DQ34	116	Vss	144	DQ52
5	DQ3	33	A0	61	NC	89	DQ35	117	A1	145	NC
6	VDD	34	A2	62	*VREF	90	VDD	118	A3	146	*VREF
7	DQ4	35	A4	63	NC	91	DQ36	119	A5	147	NC
8	DQ5	36	A6	64	Vss	92	DQ37	120	A7	148	Vss
9	DQ6	37	A8	65	DQ21	93	DQ38	121	A9	149	DQ53
10	DQ7	38	A10	66	DQ22	94	DQ39	122	A11	150	DQ54
11	DQ8	39	*A12	67	DQ23	95	DQ40	123	*A13	151	DQ55
12	Vss	40	VDD	68	Vss	96	Vss	124	VDD	152	Vss
13	DQ9	41	VDD	69	DQ24	97	DQ41	125	CLK1	153	DQ56
14	DQ10	42	CLK0	70	DQ25	98	DQ42	126	*A14	154	DQ57
15	DQ11	43	Vss	71	DQ26	99	DQ43	127	Vss	155	DQ58
16	DQ12	44	DU	72	DQ27	100	DQ44	128	CKE	156	DQ59
17	DQ13	45	CST	73	VDD	101	DQ45	129	CST	157	VDD
18	VDD	46	DQM2	74	DQ28	102	VDD	130	DQM6	158	DQ60
19	DQ14	47	DQM3	75	DQ29	103	DQ46	131	DQM7	159	DQ61
20	DQ15	48	DU	76	DQ30	104	DQ47	132	*A15	160	DQ62
21	*CB0	49	VDD	77	DQ31	105	*CB4	133	VDD	161	DQ63
22	*CB1	50	NC	78	Vss	106	*CB5	134	NC	162	Vss
23	Vss	51	NC	79	NC	107	Vss	135	NC	163	NC
24	NC	52	*CB2	80	NC	108	NC	136	*CB6	164	NC
25	NC	53	*CB3	81	NC	109	NC	137	*CB7	165	**SA0
26	VDD	54	Vss	82	**SDA	110	VDD	138	Vss	166	**SA1
27	WE	55	DQ16	83	**SCL	111	CST	139	DQ48	167	**SA2
28	DQMO	56	DQ17	84	VDD	112	DQM4	140	DQ49	168	VDD

PIN NAMES

Pin Name	Function
A0 ~ A10	Address input (multiplexed)
A11	Select Bank
DQ0 ~ 63	Data Input/Output
*CB0 ~ 7	Check bit (Data-in/data-out)
CLK0, *CLK1	Clock input
CKE	Clock Enable Input
CST ~ CS3	Chip Select Input
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DQMO ~ 7	DQM
VDD	Power supply (3.3V)
VSS	Ground
NC	No Connection
*VREF	Power Supply for Reference
**SDA	Serial Address/Data/I/O
**SCL	Serial Clock
**SA0 ~ 2	Address in EEPROM
DU	Don't Use

* These pins are not used in this module.

** These pins should be NC in the system which does not support SPD.

SAMSUNG ELECTRONICS CO.Ltd. reserves the right to change products and specifications without notice.



ELECTRONICS

PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	<i>System Clock</i>	Active on the positive going edge to sample all inputs.
CS	<i>Chip Select</i>	Disables or enables device operation by masking or enabling all inputs except CLK, CKE, and DQM
CKE	<i>Clock Enable</i>	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disables input buffers for power down in standby. CKE should be enabled tPDE prior to valid command.
A0 ~ A10	<i>Address</i>	Row / column addresses are multiplexed on the same pins. Row address : RA0 ~ RA10, Column address : CA0 ~ CA8
A11	<i>Bank Select Address</i>	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	<i>Row Address Strobe</i>	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	<i>Column Address Strobe</i>	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	<i>Write Enable</i>	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQMO ~ 7	<i>Data Input/Output Mask</i>	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte Masking)
DQ0 ~ 63	<i>Data Input/Output</i>	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	<i>Power Supply/Ground</i>	
VDDA/VSSQ	<i>Data Output Power/Ground</i>	

SERIAL PRESENCE DETECT INFORMATION

- Serial PD Interface Protocol : I²C
- Current sink capability of SDA driver ≤ 3mA
- Maximum clock frequency : 80KHz
- Contents :


Byte No.	Function described	Function supported	Hex Value	Note
0	# of bytes written into serial memory at module manufacturer	128 bytes	80h	
1	Total # of bytes of SPD memory device	256 bytes (2K-bit)	08h	
2	Fundamental memory type	SDRAM	04h	
3	# of row addresses on this assembly	12	0C _h	1
4	# of column addresses on this assembly	10	0A _h	2
5	# of module banks on this assembly	2 banks	02h	
6	Data width of this assembly	64 bits	40h	
7Data width of this assembly (Continued)	-	00h	
8	Voltage interface standard of this assembly	LVTTL	01h	
9	SDRAM cycle time	10ns 12ns	A0h C0h	3, 8 3, 8
10	SDRAM access time from clock	7.5ns 9ns	75h 90h	4, 8 4, 8
11	DIMM configuration type	Non-parity	00h	
12	Refresh rate/type	15.625us, Self-refresh supported	80h	
13	SDRAM module attributes	non-buffered, non-registered	00h	
14	SDRAM device attributes : General	Support Burst Read Single-bit Write, Precharge all & Auto precharge	0Eh	5
15	Minimum clock delay for back-to-back random column address	tCCD = 1 CLK	01h	
16	SDRAM device attributes : Burst lengths supported	1, 2, 4, 8 & full page	8Fh	6
17	SDRAM device attributes : # of banks on SDRAM device	2 banks	02h	
18	SDRAM device attributes : CAS latency	CAS latency = 1, 2 & 3	07h	7
19	SDRAM device attributes : CS latency	CS latency = 0	01h	
20	SDRAM device attributes : Write latency	Write latency = 0	01h	
21 ~ 31	Reserved for future offerings	-	00h	
32 ~ 63	Superset information (may be used in future)	-	00h	
64 ~ 127	Manufacturer's information (optional)	-	00h	
128 +	Unused storage locations	-	XX	

* Above data are based on the SPD specification of JEDEC standard and can be changed.





- Note :**
1. If the bank select address of RA11 is excluded, this byte must be programmed by 0Bh.
 2. If the bank select address of CA11 is excluded, this byte must be programmed by 09h.
 3. In case of - 10 part, the minimum cycle time is 10ns, 15ns and 30ns @CAS latency = 3, 2 and 1 respectively.
So, the value of A0h is based on the minimum cycle time @CAS latency = 3.
 - In case of - 12 part, the minimum cycle time is 12ns, 15ns and 30ns @CAS latency = 3, 2 & 1 respectively.
So, the value of C0h is based on the minimum cycle time @CAS latency = 3.
 4. In case of - 10 part, the access time is 7.5ns, 9.5ns and 27ns @CAS latency = 3, 2 and 1 respectively.
So, the value of 75h is based on the access time @CAS latency = 3.
 - In case of - 12 part, the access time is 9ns, 10ns and 27ns @CAS latency = 3, 2 and 1 respectively.
So, the value of 90h is based on the access time @CAS latency = 3.
 5. SEC's SDRAM supports Burst Read Single-bit Write, Precharge all and Auto precharge functions.
If Burst Read Single-bit Write function is not supported, this byte must be programmed by 06h.
 6. SEC's SDRAM supports burst lengths of 1, 2, 4, 8 and full page. If burst lengths of 1 and 4 are only supported, this byte must be programmed by 05h.
 7. SEC's SDRAM supports CAS latency of 1, 2 and 3. If CAS latency of 2 and 3 are only supported, this byte must be programmed by 06h.
 8. This value is based on the component specification.



FUNCTIONAL BLOCK DIAGRAM



3



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-1.0 ~ 4.6	V
Voltage on V _{DD} supply relative to V _{SS}	V _{DD} , V _{DDQ}	-1.0 ~ 4.6	V
Storage temperature	T _{STG}	-55 ~ +150	°C
Power dissipation	P _D	16	W
Short circuit current	I _{OS}	50	mA

Note : Permanent device damage may occur if 'ABSOLUTE MAXIMUM RATINGS' are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

Recommended operating conditions (Voltages referenced to V_{SS}, TA=0 to 70°C)

Parameter	Symbol	Min.	Typ	Max.	Unit	Note
Supply voltage	V _{DD}	3.0	3.3	3.6	V	
Input high voltage	V _{IH}	2.0	3.0	V _{DD} +0.3	V	
Input low voltage	V _{IL}	-0.3	0	0.8	V	Note 1
Output high voltage	V _{OH}	2.4	-	-	V	I _{OH} =-2mA
Output low voltage	V _{OL}	-	-	0.4	V	I _{OL} = 2mA
Input leakage current	I _{IL}	-80	-	80	uA	Note 2
Output leakage current	I _{OL}	-10	-	10	uA	Note 3

- Note : 1. V_{IL}(min.) = -1.5V AC (pulse width ≤ 5 ns)
 2. Any input $0 \leq V_{IN} \leq V_{DD}+0.3V$, all other pins not under test = 0 Volt
 3. Dout is disabled, $0V \leq V_{OUT} \leq V_{DD}$

CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance (A0 ~ A11)	C _{IN1}	-	80	pF
Input capacitance (RAS, CAS, WE, CKE)	C _{IN2}	-	80	pF
Input capacitance (CLK0, CLK1)	C _{IN3}	-	45	pF
Input capacitance (CS0 ~ CS3)	C _{IN4}	-	25	pF
Input capacitance (DQM0 ~ DQM7)	C _{IN5}	-	15	pF
Data input/output capacitance (DQ0 ~ DQ63)	C _{OUT}	-	20	pF



ELECTRONICS


DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted, TA = 0 to 70 °C)

Parameter	Symbol	Test Condition	CAS Latency	Version		Unit	Note
				-10	-12		
Operating Current	Icc1	Burst Length =1 tRC ≥ tRC(min) IOL = 0 mA	3	800	760	mA	1
			2	740	700		
			1	680	640		
Precharge Standby Current in Power-down mode	Icc2P	CKE≤VIL(max), tcc=15ns		40		mA	
	Icc2PS	CKE & CLK≤VIL(max), tcc=∞		24			
Precharge Standby Current in Non power-down mode	Icc2N	CKE≥VIH(min), CS≤VIH(min), tcc=15ns Input signals are changed one time during 30ns		400		mA	
	Icc2NS	CKE≥VIH(min), CLK≤VIL(max), tcc=∞ Input signals are stable		100			
Active Standby Current in Power-down mode	Icc3P	CKE≤VIL(max), tcc=15ns		50		mA	
	Icc3PS	CKE & CLK≤VIL(max), tcc=∞		30			
Active Standby Current in Non power-down mode (One Bank Active)	Icc3N	CKE≥VIH(min), CS≥VIH(min), tcc=15ns Input signals are changed one time during 30ns		480		mA	
	Icc3NS	CKE≥VIH(min), CLK≤VIL(max), tcc=∞ Input signals are stable		160			
Operating Current (Burst Mode)	Icc4	IOL = 0 mA Page Burst All Banks activated tCCD=tCCD(min)	3	920	840	mA	1, 2
			2	700	660		
			1	520	480		
Refresh Current	Icc5	tRC ≥ tRC(min)	3	680	640	mA	3
			2	640	600		
			1	600	560		
Self Refresh Current	Icc6	CKE ≤ 0.2V		24		mA	4
				4			


- Note :**
1. Measured with outputs open.
 2. Assumes minimum column address update cycle tCCD(min)
 3. Refresh period is 64ms.
 4. KMM366S403AT1-G*
 5. KMM366S403AT1-F*

AC OPERATING TEST CONDITIONS ($V_{DD} = 3.3V \pm 0.3V$, $T_A = 0$ to $70^\circ C$)

Parameter	Value
AC input levels	$V_{IH}/V_{IL} = 2.4V / 0.4V$
Input timing measurement reference level	1.4V
Input rise and fall time	$t_r/t_f = 1ns / 1ns$
Output measurement reference level	1.4V
Output load condition	See Fig. 2



(Fig. 1) DC Output Load Circuit



(Fig. 2) AC Output Load Circuit

OPERATING AC PARAMETER (AC operating conditions unless otherwise noted)
Refer to the individual component, not the whole module.

Parameter	Symbol	Version		Unit	Note		
		-10	-12				
Row active to Row active delay	$t_{RRD}(\text{min})$	20	24	ns	1		
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay	$t_{RCD}(\text{min})$	26	30	ns	1		
Row precharge time	$t_{RP}(\text{min})$	26	30	ns	1		
Row active time	$t_{RAS}(\text{min})$	60	66	ns	1		
	$t_{RAS}(\text{max})$	200	200	us			
Row cycle time	$t_{RC}(\text{min})$	96	100	ns	1		
Last data in to new col. address delay	$t_{CDL}(\text{min})$	1		CLK	2		
Last data in to Row precharge	$t_{RD}(\text{min})$	1		CLK	2		
Last data in to burst stop	$t_{BDL}(\text{min})$	0		CLK	2		
Col. address to col. address delay	$t_{CCD}(\text{min})$	1		CLK	3		
Number of valid output data	CAS Latency= 3	2		ea	4		
	CAS Latency= 2	1					
	CAS Latency= 1	0					

- Note : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time, and then rounding off to the next higher integer.
 2. Minimum delay is required to complete write.
 3. All parts allow every cycle column address change.
 4. In case of Row precharge interrupt, Auto precharge and Read burst stop.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Refer to the individual component, not the whole module.

Parameter		Symbol	-10		-12		Unit	Note
			Min	Max	Min	Max		
CLK cycle time	CAS latency=3	tcc	10	1000	12	1000	ns	1
	CAS latency=2		15		15			1
	CAS latency=1		30		30			1
CLK to valid output delay	CAS latency=3	tsac	-	7.5	-	9	ns	1, 2
	CAS latency=2		-	9.5	-	10		1, 2, 5, 6
	CAS latency=1		-	27	-	27		1, 2
Output data hold time	toh	toh	3		3		ns	2
CLK high pulse width	tch	tch	3.5		4		ns	3
CLK low pulse width	tcl	tcl	3.5		4		ns	3
Input setup time	tss	tss	3		3		ns	3
Input hold time	tsh	tsh	1		1.5		ns	3
Power down exit set-up time	tpde	tpde	8		10		ns	4
CLK to output in low-Z	tslz	tslz	2		2		ns	2
CLK to output in Hi-Z	CAS latency=3	tshz	-	8	-	9	ns	
	CAS latency=2		-	10	-	11		
	CAS latency=1		-	15	-	16		

- Note : 1. Parameters depend on programmed CAS latency.
 2. If clock rising time is longer than 1ns, $(tr/2-0.5)$ ns should be added to the parameter.
 3. Assumed input rise and fall time ($tr & tf$)=1ns.
 If $tr & tf$ is longer than 1ns, transient time compensation should be considered,
 i.e., $[(tr + tf)/2 - 1]$ ns should be added to the parameter.
 4. A time of tpde has to elapse after asserting CKE to resume normal operation when exiting both bank precharge power down mode.
 5. If $3.15V \leq VDD \leq 3.6V$, tsac = 9ns can be met @CAS latency=2 of -10 part.
 6. If $3.15V \leq VDD \leq 3.6V$, tsac = 9.5ns can be met @CAS latency=2 of -12 part .

FREQUENCY vs. AC PARAMETER RELATIONSHIP TABLE

KMM366S403AT1-0

Frequency	CAS Latency	tRC	tRAS	tRP	tRRD	tRCD	tCCD	tCDL	tRDL
		96ns	60ns	26ns	20ns	26ns	10ns	10ns	10ns
100MHz (10.0ns)	3	10	6	3	2	3	1	1	1
83MHz (12.0ns)	3	8	5	3	2	3	1	1	1
75MHz (13.3ns)	3	8	5	2	2	2	1	1	1
66MHz (15.2ns)	2	7	4	2	2	2	1	1	1
60MHz (16.7ns)	2	6	4	2	2	2	1	1	1
50MHz (20.0ns)	2	5	3	2	1	2	1	1	1
33MHz (30.3ns)	1	4	2	1	1	1	1	1	1
30MHz (33.3ns)	1	3	2	1	1	1	1	1	1

KMM366S403AT1-2

Frequency	CAS Latency	tRC	tRAS	tRP	tRRD	tRCD	tCCD	tCDL	tRDL
		100ns	66ns	30ns	24ns	30ns	12ns	12ns	12ns
83MHz (12.0ns)	3	9	6	3	2	3	1	1	1
75MHz (13.3ns)	3	8	5	3	2	3	1	1	1
66MHz (15.2ns)	2	7	5	2	2	2	1	1	1
60MHz (16.7ns)	2	6	4	2	2	2	1	1	1
50MHz (20.0ns)	2	6	4	2	2	2	1	1	1
33MHz (30.3ns)	1	4	3	1	1	1	1	1	1
30MHz (33.3ns)	1	3	2	1	1	1	1	1	1



ELECTRONICS

SIMPLIFIED TRUTH TABLE

COMMAND		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	A11	A10	A9~A0	NOTE	
Register	Mode Register Set	H	X	L	L	L	L	X	OP CODE			1, 2	
Refresh	Auto Refresh	H	H	L	L	L	H	X	X			3	
	Entry		L						X			3	
	Self Refresh	L	H	L	H	H	H	X	X			3	
	Exit			H	X	X	X		X			3	
Bank Active & Row Addr.		H	X	L	L	H	H	X	V	Row Address			
Read & Column Address	Auto Precharge Disable	H	X	L	H	L	H	X	V	L	Column Address (A8~A0)	4	
	Auto Precharge Enable									H		4, 5	
Write & Column Address	Auto Precharge Disable	H	X	L	H	L	L	X	V	L	Column Address (A8~A0)	4	
	Auto Precharge Enable									H		4, 5	
Burst Stop		H	X	L	H	H	L	X	X			6	
Precharge	Bank Selection	H	X	L	L	H	L	X	V	L	X		
	Both Bank								X	H			
Clock Suspend or Active Power Down	Entry	H	L	H	X	X	X	X	X				
	Exit	L	H	L	V	V	V		X				
Precharge Power Down Mode	Entry	H	L	H	X	X	X	X	X				
	Exit	L	H	L	H	H	H		X				
DQM		H		X				V	X			7	
No Operation Command		H	X	H	X	X	X	X	X				
				L	H	H	H		X				

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

Note : 1. OP Code : Operand Code

A0 ~ A11 : Program keys.(@MRS)

2. MRS can be issued only at both bank precharge state.

A new command can be issued after 2 clock cycles of MRS.

3. Auto refresh functions as same as CBR refresh of DRAM.

The automatical precharge without Row precharge command is meant by "Auto".

Auto/Self refresh can be issued only at both bank precharge state.

4. A11 : Bank select address.

If "Low" at read, write, Row active and precharge, bank A is selected.

If "High" at read, write, Row active and precharge, bank B is selected.

If A10 is "High" at Row precharge, A11 is ignored and both banks are selected.

5. During burst read or write with auto precharge,

new read/write command cannot be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.


7. DQM sampled at positive going edge of a CLK

masks the data-in at the very CLK (Write DQM latency is 0)

but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)


PACKAGE DIMENSIONS

Units : Inches (millimeters)



Tolerances : ±.005 (.13) unless otherwise specified

The used device is 2Mx8 SDRAM , TSOP
 DRAM Part No. : KM48S2020AT .



Device Operation 4

4

MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with MRS

Address	A11 ~A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	RFU	W.B.L		TM		CAS Latency		BT		Burst Length	

(Note 2)

(Note 1)

Test Mode			CAS Latency				Burst Type		Burst Length				
A8	A7	Type	A6	A5	A4	Latency	A3	Type	A2	A1	A0	BT = 0	BT = 1
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	Reserved
0	1	Reserved	0	0	1	1	1	Interleave	0	0	1	2	Reserved
1	0	Reserved	0	1	0	2			0	1	0	4	4
1	1	Reserved	0	1	1	3			0	1	1	8	8
Write Burst Length			1	0	0	Reserved			1	0	0	Reserved	Reserved
A9	Length		1	0	1	Reserved			1	0	1	Reserved	Reserved
0	Burst		1	1	0	Reserved			1	1	0	Reserved	Reserved
1	Single Bit		1	1	1	Reserved			1	1	1	Full Page	Reserved

Full Page Length : X4 (1024), X8 (512), X16 (256)

4

POWER UP SEQUENCE

1. Apply power and start clock, Attempt to maintain CKE="H", DQM="H" and the other pins are NOP condition at the inputs.
2. Maintain stable power, stable clock and NOP input condition for a minimum of 200µs.
3. Issue precharge commands for all banks of the devices.
4. Issue 2 or more auto-refresh commands.
5. Issue a mode register set command to initialize the mode register.
- cf.) Sequence of 4 & 5 are regardless of the order.

The device is now ready for normal operation.

- NOTE :**
1. If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.
 2. RFU (Reserved for future use) should stay "0" during MRS cycle.

BURST SEQUENCE (BURST LENGTH = 4)

Initial address		Sequential					Interleave				
A1	A0	0	1	2	3	0	1	2	3		
0	0	0	1	2	3	0	1	2	3		
0	1	1	2	3	0	1	0	3	2	5	4
1	0	2	3	0	1	2	3	0	1	6	7
1	1	3	0	1	2	3	2	1	0	7	6

BURST SEQUENCE (BURST LENGTH = 8)

Initial address			Sequential							Interleave								
A2	A1	A0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	0	0	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0

DEVICE OPERATIONS

CLOCK (CLK)

The clock input is used as the reference for all SDRAM operations. All operation are synchronized to the positive going edge of the clock. The clock transitions must be monotonic between VIL and VIH. During operation with CKE high, all inputs are assumed to be in valid state (low or high) for the duration of set-up and hold time around positive edge of the clock for proper functionality and Icc specifications.

CLOCK ENABLE (CKE)

The clock enable(CKE) gates the clock onto SDRAM. If CKE goes low synchronously with clock (set-up and hold time same as other inputs), the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. All other inputs are ignored from the next clock cycle after CKE goes low. When both banks are in the idle state and CKE goes low synchronously with clock, the SDRAM enters the power down mode from the next clock cycle. The SDRAM remains in the power down mode ignoring the other inputs as long as CKE remains low. The power down exit is synchronous as the internal clock is suspended. When CKE goes high at least "IPDE" before the high going edge of the clock, then the SDRAM becomes active from the same clock edge accepting all the input commands.

BANK SELECT (A₁₁)

: In case X4

This SDRAM is organized as two independent banks of 2,097,152 words x 4 bits memory arrays. The A₁₁ input is latched at the time of assertion of RAS and CAS to select the bank to be used for the operation. When A₁₁ is asserted low, bank A is selected. When A₁₁ is asserted high, bank B is selected. The bank select A₁₁ is latched at bank activate, read, write, mode register set and precharge operations.

: In case X8

This SDRAM is organized as two independent banks of 1,048,576 words x 8 bits memory arrays. The A₁₁ input is latched at the time of assertion of RAS and CAS to select the bank to be used for the operation. When A₁₁ is asserted low, bank A is selected. When A₁₁ is asserted high, bank B is selected. The bank select A₁₁ is latched at bank activate, read, write, mode register set and precharge operations.

: In case X16

This SDRAM is organized as two independent banks of 524,288 words x 16 bits memory arrays. The A₁₁ input is latched at the time of assertion of RAS and CAS to select the bank to be used for the operation. When A₁₁ is asserted low, bank A is selected. When A₁₁ is asserted high, bank B is selected. The bank select A₁₁ is latched at bank activate, read, write, mode register set and precharge operations.

ADDRESS INPUTS (A_{0~A₁₀})

: In case X4

The 21 address bits required to decode the 2,097,152 word locations are multiplexed into 11 address input pins (A_{0~A₁₀}). The 11 bit row address is latched along with RAS and A₁₁ during bank activate command. The 10 bit column address is latched along with CAS, WE and A₁₁ during read or write command.

: In case X8

The 20 address bits required to decode the 1,048,576 word locations are multiplexed into 11 address input pins (A_{0~A₁₀}). The 11 bit row address is latched along with RAS and A₁₁ during bank activate command. The 9 bit column address is latched along with CAS, WE and A₁₁ during read or write command.

: In case X16

The 19 address bits required to decode the 524,288 word locations are multiplexed into 11 address input pins (A_{0~A₁₀}). The 11 bit row address is latched along with RAS and A₁₁ during bank activate command. The 8 bit column address is latched along with CAS, WE and A₁₁ during read or write command.

NOP and DEVICE DESELECT

When RAS, CAS and WE are high, the SDRAM performs no operation (NOP). NOP does not initiate any new operation, but is needed to complete operations which require more than single clock cycle like bank activate, burst read, auto refresh, etc. The device deselect is also a NOP and is entered by asserting CS high. CS high disables the command decoder so that RAS, CAS, WE and all the address inputs are ignored.

POWER-UP

The following sequence is recommended for POWER UP

1. Power must be applied to either CKE and DQM inputs to pull them high and the other pins are NOP condition at the inputs before or along with VDD and VDDQ supply. The clock signal must also be asserted at the same time.
2. After VDD reaches the desired voltage, a minimum pause of 200 microseconds is required with inputs in NOP condition.
3. Both banks must be precharged now.
4. Perform a minimum of 2 Auto refresh cycles to stabilize the internal circuitry.
5. Perform a MODE REGISTER SET cycle to program the CAS latency, burst length and burst type as the default value of mode register is undefined.

At the end of two clock cycles from the mode register set cycle, the device is ready for operation.

DEVICE OPERATIONS

When the above sequence is used for Power-up, all the outputs will be in high impedance state. The high impedance of outputs is not guaranteed in any other power-up sequence.

cf) Sequence 4 & 5 can be changed

MODE REGISTER SET (MRS)

The mode register stores the data for controlling the various operating modes of SDRAM. It programs the CAS latency, burst type, burst length, test mode and various vendor specific options to make SDRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after power up to operate the SDRAM. The mode register is written by asserting low on **CS**, **RAS**, **CAS** and **WE** (The SDRAM should be in active mode with CKE already high prior to writing the mode register). The state of address pins A0~A10 and A11 in the same cycle as **CS**, **RAS**, **CAS** and **WE** going low is the data written in the mode register. Two clock cycles is required to complete the write in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as both banks are in the idle state.

The mode register is divided into various fields depending on functionality. The burst length field uses A0~A2, burst type uses A3, CAS latency (read latency from column address) uses A4~A6, A7, A8, A10 and A11 are used for vendor specific options or test mode. And the write burst length is programmed using A9. A7,A8,A10 and A11 must be set to low for normal SDRAM operation.

Refer to table for specific codes for various burst length, burst type and CAS latencies.

BANK ACTIVATE

The bank activate command is used to select a random row in an idle bank. By asserting low on **RAS** and **CS** with desired row and bank address a row access is initiated. The read or write operation can occur after a time delay of **trCD(min)** from the time of bank activation.

trCD(min) is an internal timing parameter of SDRAM therefore it is dependent on operating clock frequency. The minimum number of clock cycles required between bank activate and read or write command should be calculated by dividing **trCD(min)** with cycle time of the clock and then rounding off the result to the next higher integer. The SDRAM has two internal banks on the same chip and shares part of the internal circuitry to reduce chip area, therefore it restricts the activation of both banks immediately. Also the noise generated during sensing of each bank of SDRAM is high requiring some time for power supplies to

recover before the other bank can be sensed reliably. **trRD(min)** specifies the minimum time required between activating different banks. The number of clock cycles required between different bank activation must be calculated similar to **trCD** specification. The minimum time required for the bank to be active to initiate sensing and restoring the complete row of dynamic cells is determined by **trAS(min)**. Every SDRAM bank activate command must satisfy **trAS(min)** specification before a precharge command to that active bank can be asserted. The maximum time any bank can be in the active state is determined by **trAS(max)**. The number of cycles for both **trAS(min)** and **trAS(max)** can be calculated similar to **trCD** specification.

BURST READ

The burst read command is used to access burst of data on consecutive clock cycles from an active row in an active bank. The burst read command is issued by asserting low on **CS** and **CAS** with **WE** being high on the positive edge of the clock. The bank must be active for at least **trCD(min)** before the burst read command is issued. The first output appears in CAS latency number of clock cycles after the issue of burst read command. The burst length, burst sequence and latency from the burst read command is determined by the mode register which is already programmed. The burst read can be initiated on any column address of the active row. The address wraps around if the initial address does not start from a boundary such that number of outputs from each I/O are equal to the burst length programmed in the mode register. The output goes into high-impedance at the end of the burst, unless a new burst read was initiated to keep the data output gapless. The burst read can be terminated by issuing another burst read or burst write in the same bank or the other active bank or a precharge command to the same bank. The burst stop command is valid at every page burst length.

BURST WRITE

The burst write command is similar to burst read command, and is used to write data into the SDRAM on consecutive clock cycles in adjacent addresses depending on burst length and burst sequence. By asserting low on **CS**, **CAS** and **WE** with valid column address a write burst is initiated. The data inputs are provided for the initial address in the same clock cycle as the burst write command. The input buffer is deselected at the end of the burst length, even though the internal writing may not have been completed yet. The writing can complete to burst length. The burst write can be terminated by issuing a burst read and DQM for blocking data inputs or burst write in the same or the other active bank. The burst stop command is valid at every burst length. The write burst can also be terminated by using DQM for blocking data and precharging the bank "trDL" after the last data input to be written into the active row. See DQM OPERATION also.



ELECTRONICS

DEVICE OPERATIONS (Continued)

DQM OPERATION

The DQM is used to mask input and output operations. It works similar to OE during read operation and inhibits writing during write operation. The read latency is two cycles from DQM and zero cycle for write, which means DQM masking occurs two cycles later in the read cycle and occurs in the same cycle during write cycle. DQM operation is synchronous with the clock, therefore the masking occurs for a complete cycle. The DQM signal is important during burst interrupts of write with read or precharge in the SDRAM. Due to asynchronous nature of the internal write, the DQM operation is critical to avoid unwanted or incomplete writes when the complete burst write is not required. Please refer to DQM timing diagrams also.

PRECHARGE

The precharge operation is performed on an active bank by asserting low on CS, RAS, WE and A10 with valid A11 of the bank to be precharged. The precharge command can be asserted anytime after tRAS(min) is satisfied from the bank activate command in the desired bank. "tRP" is defined as the minimum time required to precharge a bank. The minimum number of clock cycles required to complete row precharge is calculated by dividing "tRP" with clock cycle time and rounding up to the next higher integer. Care should be taken to make sure that burst write is completed or DQM is used to inhibit writing before precharge command is asserted. The maximum time any bank can be active is specified by tRAS(max). Therefore, each bank has to be precharged within tRAS(max) from the bank activate command. At the end of precharge, the bank enters the Idle state and is ready to be activated again. Entry to Power Down, Auto refresh, Self refresh and Mode register Set etc. is possible only when both banks are in idle state.

AUTO PRECHARGE

The precharge operation can also be performed by using auto precharge. The SDRAM internally generates the timing to satisfy tRAS(min) and "tRP" for the programmed burst length and CAS latency. The auto precharge command is issued at the same time as burst read or burst write by asserting high on A10. If burst read or burst write command is issued with low on A10, the bank is left active until a new command is asserted. Once auto precharge command is given, no new commands are possible to that particular bank until the bank achieves idle state.

BOTH BANK PRECHARGE

Both banks can be precharged at the same time by using precharge all command. Asserting low on CS, RAS, and WE with high on A10 after both banks have satisfied tRAS(min) requirement, performs precharge on both banks. At the end of tRP after performing precharge all, both banks are in idle state.

AUTO REFRESH

The storage cells of SDRAM need to be refreshed every 64ms to maintain data. An auto refresh cycle accomplishes refresh of a single row of storage cells. The internal counter increments automatically on every auto refresh cycle to refresh all the rows. An auto refresh command is issued by asserting low on CS, RAS and CAS with high on CKE and WE. The auto refresh command can only be asserted with both banks being in idle state and the device is not in power down mode (CKE is high in the previous cycle). The time required to complete the auto refresh operation is specified by "tRC(min)". The minimum number of clock cycles required can be calculated by dividing "tRC" with clock cycle time and then rounding up to the next higher integer. The auto refresh command must be followed by NOP's until the auto refresh operation is completed. Both banks will be in the idle state at the end of auto refresh operation. The auto refresh is the preferred refresh mode when the SDRAM is being used for normal data transactions. The auto refresh cycle can be performed once in 15.6 μ s or a burst of 4096 auto refresh cycles once in 64ms.

(x4, x8 : 4096 auto refresh cycles/64ms, x16 : 2048 auto refresh cycles/32ms)

4

SELF REFRESH


The self refresh is another refresh mode available in the SDRAM. The self refresh is the preferred refresh mode for data retention and low power operation of SDRAM. In self refresh mode, the SDRAM disables the internal clock and all the input buffers except CKE. The refresh addressing and timing is internally generated to reduce power consumption.

The self refresh mode is entered from both bank idle state by asserting low on CS, RAS, CAS and CKE with high on WE. Once the self refresh mode is entered, only CKE state being low matters, all the other inputs including clock are ignored to remain in the self refresh.


The self refresh is exited by restarting the external clock and then asserting high on CKE. This must be followed by NOP's for a minimum time of "tRC" before the SDRAM reaches idle state to begin normal operation. If the system uses burst auto refresh during normal operation, it is recommended to use burst 4096 auto refresh cycles immediately after exiting self refresh.

BASIC FEATURE AND FUNCTION DESCRIPTIONS

1. CLOCK Suspend




2. DQM Operation




Note : 1. CKE to CLK disable/enable = 1 clock.

2. DQM makes data out Hi-Z after 2 clocks which should masked by CKE "L".


3. DQM mask both data-in and data-out.

3. \overline{CAS} Interrupt(I)1) Read interrupted by Read (BL=4)^{Note 1}

2) Write interrupted by Write (BL=2)



3) Write interrupted by Read (BL=2)



4

Note : 1. By "Interrupt", It is meant to stop burst read/write by external command before the end of burst.


By " \overline{CAS} Interrupt", to stop burst read/write by \overline{CAS} access ; read and write.

2. tCCD : \overline{CAS} to \overline{CAS} delay. (=1CLK)


3. tCDL : Last data in to new column address delay. (=1CLK)

4. CAS Interrupt (II) : Read Interrupted by Write & DQM

(a) CL=1, BL=4




(b) CL=2, BL=4



Note : 1. To prevent bus contention, there should be at least one gap between data in and data out.


(Continued.)

(c) CL=3, BL=4



4


5. Write Interrupted by Precharge & DQM




- Note :
1. To prevent bus contention, DQM should be issued which makes at least one gap between data in and data out.
 2. To inhibit invalid write, DQM should be issued.
 3. This precharge command and burst write command should be of the same bank, otherwise it is not precharge interrupt but only another bank precharge of dual bank operation.

6. Precharge

1) Normal Write (BL=4)




2) Normal Read (BL=4)




7. Auto Precharge

1) Normal Write (BL=4)



2) Normal Read (BL=4)



Note : 1. t_{RDL} : Last Data in to Row Precharge Delay

2. Number of valid output data after Row Precharge : 0,1,2, for CAS Latency=1,2,3, respectively.


3. The row active command of the precharge bank can be issued after t_{RP} from this point.

The new read/write command of another activated bank can be issued from this point.


At burst read/write with auto precharge, CAS interrupt of the same/another bank is illegal.

8. Burst Stop & Interrupted by Precharge

1) Normal Write (BL=4)




2) Write Burst Stop (BL=8)




If $t_{BDL}=1$ is required, DQM should be issued with Burst Stop.

3) Read Interrupted by Precharge (BL=4)




4) Read Burst Stop (BL=4)



4

9. MRS

1) Mode Register Set



Note : 1. $t_{RDL} : 1$ CLK

2. $t_{BDL} = 0$ CLK ; Last Data in to Burst Stop Delay.

To inhibit write at the cycle of burst stop, DQM should be issued.

Read after burst stop command is valid at every burst length.


3. Number of valid output data after Row precharge or burst stop : 0,1,2, for CAS Latency=1,2,3, Respectively.

4. PRE : Both Bank Precharge if necessary.


MRS can be issued only at both bank precharge state.

10. CLOCK Suspend Exit & Power Down Exit

1) Clock Suspend (=Active Power Down) Exit




2) Power Down (=Precharge Power Down) Exit




11. Auto Refresh & Self Refresh

1) Auto Refresh Note 5



2) Self Refresh Note 8



- Note : 1. Active power down : one or both bank active state.
 2. Precharge power down : both bank precharge state.
 3. tPDE : Asynchronous AC parameter. Time for Power Down Exit Setup Time.
 Only valid at precharge power down exit.
 4. tSS < tPDE, NOP should be issued. And new command can be issued after 1 Clock.
 5. The auto refresh is the same as CBR refresh of conventional DRAM.
 No precharge commands are required after auto refresh command.
 During tRC from auto refresh command, any other command cannot be accepted.
 6. Before executing auto/self refresh command, both banks must be idle state.
 7. MRS, Bank Active, Auto/Self Refresh, Power Down Mode Entry.
 8. During self refresh mode, refresh interval and refresh operation are performed internally.
 After self refresh entry, self refresh mode is kept while CKE is LOW.
 During self refresh mode, all inputs except CKE will be don't care, and all outputs will be in a Hi-Z state.
 For the time interval of tRC from self refresh exit command any other command cannot be accepted.
 Before/After self refresh mode, burst auto refresh cycle (X4 & X8 : 4K , X16 : 2K cycle) is recommended.

12. About Burst Type Control

Basic MODE	Sequential Counting	At MRS, A3 = "0". See the BURST SEQUENCE TABLE. (BL=4, 8) BL=1,2,4,8 and full page.
	Interleave Counting	At MRS, A3 = "1". See the BURST SEQUENCE TABLE. (BL=4, 8) BL=4,8, At BL=1,2 Interleave Counting = Sequential Counting
Pseudo-MODE	Pseudo-Decrement Sequential Counting	At MRS, A3 = "1". (Set to Interleave Counting Mode) Starting Address LSB 3 bits A0-2 should be "000" or "111". @BL=8. -- if LSB = "000" : Increment Counting. -- If LSB = "111" : Decrement Counting. For Example, (Assume Addresses except LSB 3 bits are all 0, BL=8) -- @ write, LSB = "000", Accessed Column in order 0-1-2-3-4-5-6-7 -- @ read, LSB = "111", Accessed Column in order 7-6-5-4-3-2-1-0 At BL=4, same applications are possible. As above example, at Interleave Counting mode, by confining starting address to some values, Pseudo-Decrement Counting Mode can be realized. See the BURST SEQUENCE TABLE carefully.
Random MODE	Random column Access tCCD = 1CLK	Every cycle Read/Write Command with random column address can realize Random Column Access. That is similar to Extended Data Out (EDO) Operation of conventional DRAM.

13. About Burst Length Control

Basic MODE	1	At MRS, A2,1,0 = "000" At auto precharge, tRAS should not be violated.
	2	At MRS, A2,1,0 = "001" At auto precharge, tRAS should not be violated.
	4	At MRS, A2,1,0 = "010"
	8	At MRS, A2,1,0 = "011"
	Full Page	At MRS, A2,1,0 = "111" At the end of the burst length, burst will be stop automatically.
Special MODE	BRSW	At MRS, A9 = "1" Read Burst = 1,2,4,8, full page/Write Burst = 1 At auto precharge of write, tRAS should not be violated.
Random MODE	Burst Stop	tBDL=0, Valid DQ after burst stop is 0,1,2 for CL 1,2,3 respectively Using burst stop command, any burst length control is possible.
Interrupt MODE	RAS Interrupt (Interrupted by Precharge)	Before the end of burst, Row precharge command of the same bank stops read/write burst with Row precharge. tRDL=1 with DQM, Valid DQ after burst stop is 0,1,2 for CL 1,2,3 respectively During read/write burst with auto precharge, RAS interrupt cannot be issued.
	CAS Interrupt	Before the end of burst, new read/write stops read/write burst and starts new read/write burst. During read/write burst with auto precharge, CAS interrupt cannot be issued.

FUNCTION TRUTH TABLE (TABLE 1)

Current State	CS	RAS	CAS	WE	BA	ADDR	ACTION	NOTE
IDLE	H	X	X	X	X	X	NOP	
	L	H	H	H	X	X	NOP	
	L	H	H	L	X	X	ILLEGAL	2
	L	H	L	X	BA	CA,A10	ILLEGAL	2
	L	L	H	H	BA	RA	Row (& Bank) Active ; Latch RA	
	L	L	H	L	BA	A10	NOP	4
	L	L	L	H	X	X	Auto Refresh or Self Refresh	5
	L	L	L	L	OP code	OP code	Mode Register Access	5
Row Active	H	X	X	X	X	X	NOP	
	L	H	H	H	X	X	NOP	
	L	H	H	L	X	X	ILLEGAL	2
	L	H	L	H	BA	CA, A10	Begin Read ; latch CA ; determine AP	
	L	H	L	L	BA	CA, A10	Begin Write ; latch CA ; determine AP	
	L	L	H	H	BA	RA	ILLEGAL	2
	L	L	H	L	BA	A10	Precharge	
	L	L	L	X	X	X	ILLEGAL	
Read	H	X	X	X	X	X	NOP (Continue Burst to End --> Row Active)	
	L	H	H	H	X	X	NOP (Continue Burst to End --> Row Active)	
	L	H	H	L	X	X	Term burst --> Row active	
	L	H	L	H	BA	CA, A10	Term burst , New read, Determine AP	
	L	H	L	L	BA	CA, A10	Term burst , New write, Determine AP	3
	L	L	H	H	BA	RA	ILLEGAL	2
	L	L	H	L	BA	A10	Term burst, Precharge timing for Reads	
	L	L	L	X	X	X	ILLEGAL	
Write	H	X	X	X	X	X	NOP (Continue Burst to End --> Row Active)	
	L	H	H	H	X	X	NOP (Continue Burst to End --> Row Active)	
	L	H	H	L	X	X	Term burst --> Row active	
	L	H	L	H	BA	CA, A10	Term burst, New read, Determine AP	3
	L	H	L	L	BA	CA, A10	Term burst, New write, Determine AP	3
	L	L	H	H	BA	RA	ILLEGAL	2
	L	L	H	L	BA	A10	Term burst, Precharge timing for Writes	3
	L	L	L	X	X	X	ILLEGAL	
Read with Auto Precharge	H	X	X	X	X	X	NOP (Continue Burst to End --> Precharge)	
	L	H	H	H	X	X	NOP (Continue Burst to End --> Precharge)	
	L	H	H	L	X	X	ILLEGAL	
	L	H	L	X	BA	CA, A10	ILLEGAL	
	L	L	H	X	BA	RA, RA10	ILLEGAL	2
	L	L	L	X	X	X	ILLEGAL	
	H	X	X	X	X	X	NOP (Continue Burst to End --> Precharge)	
	L	H	H	H	X	X	NOP (Continue Burst to End --> Precharge)	
Write with Auto Precharge	L	H	H	L	X	X	ILLEGAL	
	L	H	L	X	BA	CA,A10	ILLEGAL	
	L	L	H	X	BA	RA, RA10	ILLEGAL	
	L	L	L	X	X	X	ILLEGAL	
	H	X	X	X	X	X	NOP (Continue Burst to End --> Precharge)	
	L	H	H	H	X	X	NOP (Continue Burst to End --> Precharge)	
	L	H	H	L	X	X	ILLEGAL	
	L	H	L	X	BA	CA, A10	ILLEGAL	2
Pre-charging	L	L	H	X	BA	RA, RA10	ILLEGAL	
	L	L	L	X	X	X	ILLEGAL	
	H	X	X	X	X	X	NOP --> Idle after tRP	
	L	H	H	H	X	X	NOP --> Idle after tRP	
	L	H	H	L	X	X	ILLEGAL	2
	L	H	L	X	BA	CA	ILLEGAL	2
	L	L	H	H	BA	RA	ILLEGAL	2
	L	L	H	L	BA	A10	NOP --> Idle after tRP	4

FUNCTION TRUTH TABLE (TABLE 1, Continued)

Current State	CS	RAS	CAS	WE	BA	ADDR	ACTION	NOTE
Row Activating	L	L	L	X	X	X	ILLEGAL	
	H	X	X	X	X	X	NOP --> Row Active after trCD	
	L	H	H	H	X	X	NOP --> Row Active after trCD	
	L	H	H	L	X	X	ILLEGAL	2
	L	H	L	X	BA	CA	ILLEGAL	2
	L	L	H	H	BA	RA	ILLEGAL	2
	L	L	H	L	BA	A10	ILLEGAL	2
Refreshing	L	L	L	X	X	X	ILLEGAL	
	H	X	X	X	X	X	NOP --> Idle after trC	
	L	H	H	X	X	X	NOP --> Idle after trC	
	L	H	L	X	X	X	ILLEGAL	
	L	L	H	X	X	X	ILLEGAL	
Mode Register Accessing	L	L	L	X	X	X	ILLEGAL	
	H	X	X	X	X	X	NOP --> Idle after 2 clocks	
	L	H	H	H	X	X	NOP --> Idle after 2 clocks	
	L	H	H	L	X	X	ILLEGAL	
	L	H	L	X	X	X	ILLEGAL	
	L	L	X	X	X	X	ILLEGAL	

ABBREVIATIONS :

RA = Row Address

BA = Bank Address

NOP = No Operation Command

CA = Column Address

AP = Auto Precharge

- Notes : 1. All entries assume that CKE was active (High) during the preceding clock cycle and the current clock cycle.
 2. Illegal to bank in specified state ; Function may be legal in the bank indicated by BA, depending on the state of that bank.
 3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
 4. NOP to bank precharging or in idle state. May precharge bank indicated by BA (and A10).
 5. Illegal if any bank is not idle.

FUNCTION TRUTH TABLE for CKE (TABLE 2)

Current State (n)	CKE (n-1)	CKE n	CS	RAS	CAS	WE	ADDR	ACTION	NOTE
Self Refresh	H	X	X	X	X	X	X	INVALID	
	L	H	H	X	X	X	X	Exit Self Refresh --> Idle after trc (ABI)	6
	L	H	L	H	H	H	X	Exit Self Refresh --> Idle after trc (ABI)	6
	L	H	L	H	H	L	X	ILLEGAL	
	L	H	L	H	L	X	X	ILLEGAL	
	L	H	L	L	X	X	X	ILLEGAL	
	L	L	X	X	X	X	X	NOP (Maintain Self Refresh)	
Both Bank Precharge Power Down	H	X	X	X	X	X	X	INVALID	
	L	H	H	X	X	X	X	Exit Power Down --> ABI	7
	L	H	L	H	H	H	X	Exit Power Down --> ABI	7
	L	H	L	H	H	L	X	ILLEGAL	
	L	H	L	H	L	X	X	ILLEGAL	
	L	H	L	L	X	X	X	ILLEGAL (If tPDE is satisfied, refer to table 1)	
	L	L	X	X	X	X	X	NOP (Maintain Low Power Mode)	
All Banks Idle	H	H	X	X	X	X	X	Refer to Table 1	
	H	L	H	X	X	X	X	Enter Power Down	8
	H	L	L	H	H	H	X	Enter Power Down	8
	H	L	L	H	H	L	X	ILLEGAL	
	H	L	L	H	L	X	X	ILLEGAL	
	H	L	L	L	H	H	RA	Row (& Bank) Active	
	H	L	L	L	H	H	X	NOP	
	H	L	L	L	L	L	X	Enter Self Refresh	8
	H	L	L	L	L	L	OP code	Mode Register Access	
Any State other than Listed Above	L	L	X	X	X	X	X	NOP	
	H	H	X	X	X	X	X	Refer to Operations in Table 1	
	H	L	X	X	X	X	X	Begin Clock Suspend next cycle	9
	L	H	X	X	X	X	X	Exit Clock Suspend next cycle	9
	L	L	X	X	X	X	X	Maintain clock Suspend	

Abbreviations : ABI = All Banks Idle, RA = Row Address

Notes : 6. CKE low to high transition is asynchronous.

A minimum pulse width time tsRX must be satisfied.

7. CKE low to high transition is asynchronous as if restarts internal clock.

A minimum setup time tPDE must be satisfied before any command other than exit.


8. Power-down and self refresh can be entered only from the all banks idle state.

9. Must be a legal command.

메모리IC 검사기

메모리IC 검사기 3


TIMING DIAGRAMS 5



Timing Diagram

CMOS SDRAM

Single Bit Read-Write-Read Cycle(Same Page) @CAS Latency=3, Burst Length=1



 : Don't Care

- *Note : 1. All input can be don't care when \overline{CS} is high at the CLK high going edge.
2. Bank active & read/write are controlled by A11.

A11	Active & Read/Write
0	Bank A
1	Bank B

3. Enable and disable auto precharge function are controlled by A10 in read/write command.

A10	A11	Operation
0	0	Disable auto precharge, leave bank A active at end of burst
	1	Disable auto precharge, leave bank B active at end of burst
1	0	Enable auto precharge, precharge bank A at end of burst
	1	Enable auto precharge, precharge bank B at end of burst


4. A10 and A11 control bank precharge when precharge command is asserted.

A10	A11	Precharge
0	0	Bank A
0	1	Bank B
1	X	Both Bank

Timing Diagram

CMOS SDRAM


Read & Write Cycle at Same Bank @Burst Length=4



5

- *Note :
1. Minimum row cycle times is required to complete internal DRAM operation.
 2. Row precharge can interrupt burst on any cycle. [CAS Latency - 1] number of valid output data. is available after Row precharge. Last valid output will be hi-Z(tSHZ) after the clock.
 3. Access time from Row active command. $t_{CC} * (t_{RCD} + \text{CAS latency} - 1) + t_{SAC}$.
 4. Output will be Hi-Z after the end of burst. (1, 2, 4, 8 & full page bit burst)

Page Read & Write Cycle at Same Bank @Burst Length=4




■ : Don't Care

- *Note :
1. To write data before burst read ends, DQM should be asserted three cycle prior to write command to avoid bus contention.
 2. Row precharge will interrupt writing. Last data input, t_{RDL} before Row precharge, will be written.
 3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

Timing Diagram

CMOS SDRAM

Page Read Cycle at Different Bank @Burst Length=4



■ : Don't Care


*Note : 1. CS can be don't care when RAS, CAS and WE are high at the clock high going edge.

2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.

Timing Diagram

CMOS SDRAM

Page Write Cycle at Different Bank @Burst Length=4




- * Note : 1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.
 2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.

Timing Diagram

CMOS SDRAM


Read & Write Cycle at Different Bank @Burst Length=4



5

*Note : 1. t_{CDL} should be met to complete write.

Read & Write Cycle with Auto Precharge @Burst Length=4




*Note : 1. tRCD should be controlled to meet minimum tRAS before internal precharge start
(In the case of Burst Length=1 & 2 and BRSW mode)

Timing Diagram

CMOS SDRAM

Clock suspension & DQM operation cycle @CAS Latency=2, Burst Length=4




*Note : 1. DQM needed to prevent bus contention.

: Don't Care

Timing Diagram

CMOS SDRAM

Read Interrupted by Precharge Command & Read Burst Stop Cycle @ Burst length = Full page



[Shaded box] : Don't Care

*Note : 1. At full page mode, burst is end at the end of burst. So auto precharge is possible.

2. About the valid DQ's after burst stop, it is same as the case of RAS interrupt.

Both cases are illustrated above timing diagram. See the label 0, 1, 2 on them.

But at burst write, Burst stop and RAS interrupt should be compared carefully.


Refer the timing diagram of "Full page write burst stop cycle".

3. Burst stop is valid at every burst length.

Timing Diagram

CMOS SDRAM

Write Interrupted by Precharge Command & Write Burst Stop Cycle @ Burst length = Full page




- *Note :
1. At full page mode, burst is end at the end of burst. So auto precharge is possible.
 2. Data-in at the cycle of burst stop command is written into the corresponding memory cell ($tBDL=0$). Compare this with the case of RAS interrupt, refer note 3.
 3. Data-in at the cycle of interrupted by precharge cannot be written into the corresponding memory cell. It is defined by AC parameter of tRDL.
 4. Burst stop is valid at every burst length.
- DQM at write interrupted by precharge command is needed to prevent invalid write.
DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

Timing Diagram

CMOS SDRAM

Burst Read Single bit Write Cycle @Burst Length=2




- *Note :
1. BRSW mode is enabled by setting As "High" at MRS (Mode Register Set). At the BRSW mode, the burst length at write is fixed to "1" regardless of programmed burst length.
 2. When BRSW write command with auto precharge is executed, keep it in mind that tRAS should not be violated.
- Auto precharge is executed at the burst-end cycle, so in the case of BRSW write command, the next cycle starts the precharge.

Timing Diagram

CMOS SDRAM

Active/Precharge Power Down Mode @CAS Latency=2, Burst Length=4




- *Note :
1. All banks should be in idle state prior to entering precharge power down mode.
 2. CKE should be set high at least t_{PDE} prior to Row active command.
cf) If CKE is set high 1 clock prior to Active command, NOP command should be asserted at the previous clock of active command.
 3. Can not violate minimum refresh specification. (x4,x8:64ms, x16:32ms)

Timing Diagram

CMOS SDRAM

Self Refresh Entry & Exit Cycle



*Note : TO ENTER SELF REFRESH MODE

■ : Don't Care

1. CS, RAS & CAS with CKE should be low at the same clock cycle.
2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
3. The device remains in self refresh mode as long as CKE stays " Low ".
cf.) Once the device enters self refresh mode, minimum tRAS is required before exit from self refresh.


TO EXIT SELF REFRESH MODE

4. System clock restart and be stable before returning CKE high.
5. CS starts from high.
6. Minimum trc is required after CKE going high to complete self refresh exit.
7. 4K(x4,x8:4K, x16:2K) cycle of burst auto refresh is required before self refresh entry and after self refresh exit if the system uses burst refresh.


Timing Diagram

CMOS SDRAM

Mode Register Set Cycle



Auto Refresh Cycle




5

: Don't Care

* Both bank precharge should be completed before mode register set cycle and auto refresh cycle.

MODE REGISTER SET CYCLE

- *Note :
1. CS, RAS, CAS & WE activation at the same clock cycle with address key will set internal mode register.
 2. Minimum 2 clock cycles should be met before new RAS activation.
 3. Please refer to mode register set table.



**SALES OFFICES and MANUFACTURER'S
REPRESENTATIVES**

6

SAMSUNG SEMICONDUCTOR SALES OFFICES-U.S.A.

Northwest	North Central	Northeast
3655 North First Street San Jose, CA 95134 TEL: (408) 954-7000 FAX: (408) 954-7883	300 Park Boulevard Suite 210 Itasca, IL 60143-2636 TEL: (708) 775-1050 FAX: (708) 775-1058	119 Russell Street Littleton, MA 01460 TEL: (508) 486-0700 FAX: (508) 486-8209
Southwest	South Central	Southeast
16253 Laguna Canyon Road Suite 100 Irvine, CA 92718 TEL: (714) 753-7530 FAX: (714) 753-7544	15851 Dallas Parkway Suite 410 Dallas, TX 75248-3307 TEL: (214) 770-7970 FAX: (214) 770-7971	802 Greenvalley Road Suite 204 Greensboro, NC 27408 TEL: (919) 370-1600 FAX: (919) 370-1633

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

ALABAMA	COLORADO
SOUTHERN COMPONENT SALES 307 Clinton Ave. East Suite 413 Huntsville, AL 35801	FRONT RANGE MARKETING 3100 Arapahoe Road Suite 404 Boulder, CO 80303
O'DONNELL ASSOCIATES 2432 W. Peoria Ave. Suite 1026 Phoenix, AZ 85029	B/B TECH SALES 3900 N.W. 79th Avenue Suite 636 Miami, FL 33166
O'DONNELL ASSOCIATES 11449 N. Copper Springs Trail Tucson, AZ 85737	DYNE-A-MARK 500 Winderley Place Suite 110 Maitland, FL 32751
CALIFORNIA	DYNE-A-MARK 3355 N.W. 55th Street Fort Lauderdale, FL 33309
BESTRONICS 9683 Tierra Granda Street Suite 102 San Diego, CA 92126	DYNE-A-MARK 742 Penguin Ave., NE Palm Bay, FL 32905
I-SQUARED 3355-1 Scott Blvd. Suite 102 Santa Clara, CA 95054	DYNE-A-MARK 7884 Tent Avenue S St. Petersburg, FL 33707
WESTAR REP COMPANY 15265 Alton Parkway Suite 400 Irvine, CA 92718	SOUTH ATLANTIC COMPONENT SALES 3300 Holcomb Bridge Road Suite 210 Norcross, GA 30092
WESTAR REP COMPANY 26500 Agoura Rd. Suite 204 Calabasas, CA 91302	GEORGIA
CANADA	DAVIX INTERNATIONAL, LTD. 1655 N. Arlington Heights Rd. Suite 204East Arlington Heights, IL 60004
INTELATECH, INC. 275 Michael Copeland Drive Kanata, Ontario K2M 2G2	INDIANA
INTELATECH, INC. 3700 Griffith Street Suite 93 St. Laurent, Quebec H4T 1A7	GEN II MARKETING, INC. 31 E. Main Street Carmel, IN 46032
INTELATECH, INC. 5525 Orbitor Drive Suite 2 Mississauga, Ontario L4W4Y8	GEN II MARKETING, INC. 1415 Magnavox Way Suite 130 Ft. Wayne, IN 46804



IOWA

ASSOCIATED ELECTRONIC MARKETERS, INC.
 4001 Shady Oak TEL: (319) 377-1129
 Marion, IA 52302 FAX: (319) 377-1539

KANSAS

ASSOCIATED ELECTRONIC MARKETERS, INC.
 8843 Long St. TEL: (913) 888-0022
 Lenexa, KS 66215 FAX: (913) 888-4848

KENTUCKY

GEN II MARKETING, INC. TEL: (502) 894-9903
 4012 Dupont Circle FAX: (502) 893-2435
 Suite 414
 Louisville, KY 40207

MASSACHUSETTS

NEW TECH SOLUTIONS, INC. TEL: (617) 229-8888
 111 South Bedford Street FAX: (617) 229-1614
 Suite 102
 Burlington, MA 01803

MICHIGAN

MICROTECH SALES TEL: (313) 459-0200
 9357 General Drive FAX: (313) 459-0232
 Suite 116
 Plymouth, MI 48170

MINNESOTA

GP SALES, INC. TEL: (612) 831-2362
 7600 Parklawn FAX: (612) 831-2619
 Suite 315
 Edina, MN 55435

MISSOURI

ASSOCIATED ELECTRONIC MARKETERS, INC.
 11520 St. Charles Rock Rd. TEL: (314) 298-9900
 Suite 131 FAX: (314) 298-8660
 Bridgeton, MO 63044

NEW YORK

NEPTUNE ELEC. TEL: (516) 349-1600
 255 Executive Dr. FAX: (516) 349-1343
 Suite 211

Plainview, NY 11803

T-SQUARED TEL: (315) 699-1559
 6170 Wynmoor Drive FAX: (315) 699-1705
 Cicero, NY 13039

T-SQUARED TEL: (716) 924-9101
 7353 Victor-Pittsford Road FAX: (716) 924-4946
 Victor, NY 14564

T-SQUARED TEL: (607) 625-3983
 1790 Pennsylvania Avenue FAX: (607) 625-5294
 Apalachin, NY 13732

NORTH CAROLINA

SOUTH ATLANTIC COMPONENT SALES
 5200 Park Road TEL: (704) 525-0510
 Suite 103 FAX: (704) 525-9714
 Charlotte, NC 28209

SOUTH ATLANTIC COMPONENT SALES
 4904 Waters Edge Drive TEL: (919) 859-9970
 Suite 268 FAX: (919) 859-9974
 Raleigh, NC 27606

OHIO

J.N. BAILEY & ASSOCIATES TEL: (513) 687-1325
 129 W. Main Street FAX: (513) 687-2930

New Lebanon, OH 45345

J.N. BAILEY & ASSOC.IATES TEL: (614) 262-7274
 3591 Milton Avenue FAX: (614) 262-0384
 Columbus, OH 43214

J.N. BAILEY & ASSOCIATES

1667 Devonshire Drive TEL: (216) 273-3798
 Brunswick, OH 44212 FAX: (216) 225-1461

OREGON

ATMI TEL: (503) 643-8307
 4900 SW Griffith FAX: (503) 643-4364
 Suite 155
 Beaverton, OR 97005

PENNSYLVANIA

CMS SALES & MARKETING TEL: (215) 834-6840
 527 Plymouth Road FAX: (215) 834-6848
 Suite 420
 Plymouth Meeting, PA 19462

PUERTO RICO

DIGIT-TECH TEL: (809) 892-4260
 P.O. Box 1945 FAX: (809) 892-3366
 Calle Cruz #2
 Bajos, San German Puerto Rico 00753

TEXAS

O'DONNEL ASSOCIATES TEL: (915) 778-2581
 5959 Gateway West FAX: (915) 778-6429
 Suite 558

El Paso, TX 79925

VIELOCK ASSOCIATES TEL: (214) 881-1940
 555 Republic Drive FAX: (214) 423-8556
 Suite 105
 Plano, TX 75074

VIELOCK ASSOCIATES TEL: (512) 345-8498
 9430 Research Blvd. FAX: (512) 346-4037
 Echelon Bldg. 2, Suite 330

Austin, TX 78759

VIELOCK ASSOCIATES TEL: (713) 974-3287
 10700 Richmond Avenue FAX: (713) 974-3289
 Suite 108
 Houston, TX 77042

UTAH

FRONT RANGE MARKETING, INC. TEL: (801) 288-2500
 488 E. 6400 South FAX: (801) 288-2505
 Suite 280
 Murray, UT 84107

WASHINGTON

ATMI TEL: (206) 869-7636
 8521 154th Ave., NE FAX: (206) 869-9841
 Redmond, WA 98052

WISCONSIN

DAVIX INTERNATIONAL LTD. TEL: (414) 255-1600
 N91 W17194 Appleton Avenue FAX: (414) 255-1863
 Menomonee Falls, WI 53051

• • • • •

SAMSUNG SEMICONDUCTOR SALES OFFICES-EUROPE

SAMSUNG SEMICONDUCTOR EUROPE GmbH	MUENCHEN OFFICE	MILANO OFFICE	LONDON	BIRMINGHAM OFFICE
Am Unisyspark 1, 65843 Sulzbach (Germany)	Cari-Zeiss-Ring 9 D-85737 Ismaning bei Muenchen	Viale G. Matteotti, 26 1-20095 Cusano Milanino	Samsung House 225 Hook Rise South Surbiton KT6 7LD	Florence House St. Mary's Road Hinckley, Leicestershire LE10 1EQ
TEL: 0049-6196-582-06 FAX: 0049-6196-750-345	TEL: 0049-89-964838 FAX: 0049-89-964873	TEL: 0039-2-66400181 FAX: 0039-2-6192279	TEL: 0044-81-3914550 FAX: 0044-81-9742540	TEL: 0044-455-891111 FAX: 0044-455-612345
PARIS OFFICE	STOCKHOLM OFFICE	BARCELONA OFFICE	BELGIUM OFFICE	
Centre d'Affaires La Boursidiere RN 186, Bat. Bourgogne, BP 202 92357 Le Plessis-Robinson TEL: 0033-1-40940700 FAX: 0033-1-40940216	Bergkallavaegen 32 P.O. Box 319 S-19130 Solentuna TEL: 0046-8-6269626 FAX: 0046-8-6268638	C. Provenza, 5193-1 E-08025 Barcelona TEL: 0034-3-4-504876 FAX: 0034-3-4-331944	Rue de Geneve 10, B3 B-1140 Brussels TEL: 0032-2-2456510 FAX: 0032-2-2456313	

SAMSUNG SEMICONDUCTOR-REPRESENTATIVES

EUROPE

BELGIUM

DANE-LEC BELGIUM
91-93 Rue J.D. Navez
B-1210 Bruxelles
TEL : 0032-2-2167058
FAX : 0032-2-2166871

GERMANY

ASTRONIC GmbH
Gruenwalder Weg 30
D-82041 Deisenhofen
TEL : 0049-89-6130303
FAX : 0049-89-6131668

DENMARK

EXATEC A/S
Mileparken 20E
DK-2740 Skovlunde
TEL : 0045-44927000
FAX : 0045-44926020

CANNING ELECTRONIC DISTRIBUTION CED GmbH
Laatzener Str. 19
D-30539 Hannover Delete
TEL : 0049-511-87640
FAX : 0049-551-8764160

6

MIKO KOMPONENT AB
Segersbyvaegen 3
S-14502 Norsborg
TEL : 0046-853189080
FAX : 0046-853175340

MSC VERTRIEBS GmbH
Industrie Str. 16
D-76297 Stutensee 3
TEL : 0049-7249-9100
FAX : 0047-7249-7993

FINLAND

TAHINIK OY
P.O. Box 125
SF-00241 Helsinki
TEL : 00358-1482177
FAX : 00358-1482189

MICRONETICS GmbH
Dieselstrasse 12
D-71272 Renningen
TEL : 0049-7159-92583-0
FAX : 0049-7159-9258355

FRANCE

OY FINTRONIC AB
Pyyntitie 3
SF-02230 Espoo
TEL : 00358-0887331
FAX : 00358-088733342

SILCOM ELECTRONICS VERTRIEBS GmbH
Hindenburg Str. 284
D-41061 Moenchengladbach
TEL : 0049-2161-15074
FAX : 0049-2161-183313

ITALY

MEGACHIP
7 avenue du Canada
ZA de Courtaboeuf
91966 LES UILIS Cedex
FRANCE
TEL : 0033-1-69290404
FAX : 0033-1-69290039

DEUTSCHE ITT INDUSTRIES GmbH
Viale Milanofiori E/5
I-20090 Assago Mi
TEL : 0039-2-824701
FAX : 0039-2-8242631/8242831

SCAIB
80 Rue d'Arcueil
Silic 137
94523 RUNGIS Cedex
FRANCE
TEL : 0033-1-46872313
FAX : 0033-1-45605549

FANTON COMPONENTS BOLOGNA S.R.L.
Via O. Simonini, 5
I-40011 Anzola dell' Emilia
TEL : 0039-51-735015
FAX : 0039-51-735013

RAFI ELETTRONICA SPA
Via Savona 134
I-20144 Milano
TEL : 0039-2-48300431
FAX : 0039-2-428880



ELECTRONICS

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

THE NETHERLANDS

MALCHUS BV HANDELMIJ

Fokkerstraat 511-513
Postbus 48
NL-3125 BD Schiedam

TEL: 0031-10-4277777
FAX: 0031-10-4154867

SPAIN

SEMICONDUCTORS S.A.

Ronda General Mitre
240 Bjs
E-08006 Barcelona

TEL: 0034-3-2172340
FAX: 0034-3-2176598

SWEDEN

MIKO KOMPONENTS

Segersbyvaegen 3
P.P. Box 2001
S-14502 Norsborg

TEL : 0046-853-189080
FAX : 0046-853-175340

SWITZERLAND

ELBATEX AG

Hard Str. 72
CH-5430 Wettingen Schweiz

TEL : 0041-56275511
FAX : 0041-56275532

UNITED KINGDOM

MAGNATEC

Coventry Road
Lutterworth
Leicestershire
LE17 4JB

TEL : 0044-455-554711
FAX : 0044-455-552612

ICE ELECTRONICS LTD.

31-32 Stephenson Road
Burrel Road Industrial Estate
St. Ives
Cambridgeshire
PE17 4WJ

TEL : 0044-480-496466
FAX : 0044-480-496621

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

ASIA

HONG KONG

AV. CONCEPT LTD.

Unit 11-15, 11/FL., Block A, TEL : 334733
Focal Industrial Centre FAX : 7643108
21 Man Lok Street, Hunghom,
Kowloon, Hong Kong

PROTECH COMPONENTS LTD.

Unit 2,3/FL., Wah Shing Centre, TEL : 7930882
11 Shing Yip Street, FAX : 7930811
Kwun Tong, Kowloon,
Hong Kong

WISEWORLD ELECTRONICS LTD.

Room 708, Tower A, 7/F1., TEL : 7658923
Hunghom Commercial Centre, FAX : 3636203
31-39 Ma Tau Wai Road, Honghom,
Hong Kong

CENTENNIAL ELECTRONICS LTD.

Unit 2,23/FL., TEL : 565-5898
Westlands Center, FAX : 564-5411
No. 20 Westlands Road,
Quarry Bay, Hong Kong

SOLARBRITE ELECTRONICS LTD.

(CALCULATOR & WATCH)
Unit 1,11/FL., Tower 1, Harbour TEL : 3633233
Centre 1, Hok cheung FAX : 3633900
St, Hunghom, Kowloon,
Hong Kong

ATLANTIC COMPONENTS LTD.

(MEMORY & PC)
Unit 502, 5/FL, Tower III TEL : 7991996
Enterprise Square, FAX : 7559452
9 Sheung Yuet Road, Kowloon Bay,
Kowloon, Hong Kong

LISENG & CO.

(4BIT/8BIT ONE CHIP SOFTWARE HOUSE)
Flat B&C, 6/FL., Four Seas TEL : 5431338
Communication Bank Bldg., FAX : 5442602
49-51 bonham Strand
West, Hong Kong

DATAWORLD INTERNATIONAL LTD.

(MIYUKI ELECTRONICS (HK) LTD.)
(ASIC DESIGN HOUSE)
Flat No. 3-4-5/F1., TEL : 7862611
Yuen Shing Ind. bldg., FAX : 7856213
1033, Yee Kuk Street, West,
Kowloon, Hong Kong

SYNTHESIS SYSTEMS DESIGN LTD.

(ASIC DESIGN HOUSE)
Unit 4,12/FL., Chai Wan Ind. City, TEL : 557-1102
Phase 2, No.70, Wing Tai Road, FAX : 8892962
Chai Wan, Hong Kong

MACRO LONG DEVELOPMENT LTD.

(CHINA AREA-SUMAN OFFICE)
5/FL., Block E, Hing Yip Factory Bldg., TEL : 7970605
31, Hing Yip St. Kwan Long. FAX : 3418363
Kowloon, Hong Kong

TAIWAN

YOSUN INDUSTRIAL CORP.

7F, No.76, Sec.1, TEL : 02-788-1991
Cheng Kung Rd. Nan Kang, FAX : 02-788-1996
Taipei, R.O.C

SANT SONG CORP.

4/FL., No.12, Lane 94, Tsao TEL : 02-662-7829
Ti Wei, Shen Keng Hsiang, FAX : 02-662-0781
Taipei, Hsien, Taiwan, R.O.C

SUPREME ELECTRONICS CO., LTD.

18/FL., No.67, Section 2, TEL : 02-7023258/
Tun Hwa S.Road, 7023278
Taipei, Taiwan, R.O.C FAX : 02-7063196

JAPAN

TOMEN ELECTRONICS CORP.

1-1, Uchisaiwa-Cho 2-Chome, TEL : 03-3506-3654
Chiyoda-Ku, Tokyo, 100 Japan FAX : 03-3506-3497

RIKEI

Nichimen Bldg., TEL : 06-201-2081
2-2, Nakanojima 2-Chome, FAX : 06-222-1185
Kita-Ku, Osaka, 530 Japan

ISECO

26-3, Kitamagome 2-Chome, TEL : 03-3777-3611
Ota-Ku, Tokyo, 143 Japan FAX : 03-3777-3614

ADO

7/FL., Sasage Bldg., TEL : 03-3257-2600
4-6 Sotokanda 2-Chome, FAX : 03-3251-9705
Chiyoda-Ku, Tokyo, 101 Japan

MARUBUN

8-1, Nihonbashi-Odenma-Cho, TEL : 03-3639-9897
Chuo-Ku, Tokyo, 103 Japan FAX : 03-3661-7433

SAMSUNG JAPAN

17FL., Hamacho Center Bldg., TEL : 03-5641-9850
2-31-1, Nihonbashi-Hamacho, FAX : 03-5641-9713
Chuo-Ku, Tokyo, 103 Japan

SINGAPORE

ASTINA ELECTRONICS (S) PTE LTD.

203B Henderson Road, TEL : 2769997
#12-08, Henderson Industrial Park,
Singapore 0315

BOSTEX ELECTRONICS PTE LTD.

219 Henderson Road, TEL : 3390713
#10-01, Henderson Industrial Park,
Singapore 0315

MARUBUN ELECTRONICS (S) PTE LTD.

4 Shenton Way, TEL : 2238855
#16-07, shing Kwan House,
Singapore 0106

SAMTEK SEMICONDUCTOR DEVICES (S) PTE LTD.

80 Robinson Road, TEL : 2259177
#16-01, Singapore 0106

SOUTH WEST ELECTRONICS PTE LTD.

No. 159 Sin Min Road, TEL : 5533118
#04-03, Amtech Bldg.,
Singapore 2057

YIC SINGAPORE PTE LTD.

No. 159 Sin Min Road, TEL : 5524811
#04-04, Amtech Bldg.,
Singapore 0257

STM INTERNATIONAL (S) PTE LTD.

No. 12 Prince Edward Road, TEL : 2265613
#04-06, Besway Bldg., Podium 'B'
Singapore 0207

TURKEY**INTER GROUP OF COMPANIES**

Hasircibasi Caddesi No. 55 TEL : 0216-349-9400
81310 Kadikoy-Istanbul-Turkey FAX : 0216-349-9430-31

THAILAND**VUTIPONG ELECTRONICS CO., LTD.**

51-53 Pahurat Road (Banmoh) TEL : 662-226-6496/9
Bangkok 10200, Thailand

WESTECH ELECTRONICS PTE LTD.

77/113 Ladprao Soi 3, TEL : 662-512-2751
Lad Yao, Latujak 662-512-5427
Bangkok 10900, Thailand

CHINA**CENTENNIAL ELECTRONICS LTD.****(SHANGHAI OFFICE)**

Room 808, Area B, TEL : 021-4810697
Yin Hai Comm. Bldg., FAX : 021-4824668
250, Cao Xi Road, Xu Hui District,
Shanghai, P.R.China

CENTENNIAL ELECTRONICS LTD.**(SHENZHEN OFFICE)**

Unit 10, 22/FL, Oriental Bldg., TEL : 0755-2284262
39 Jianshe Road., Shenzhen, FAX : 0755-2282536
Guangdong, China

**QINGHUA-SAMSUNG MICOM SOFTWARE HOUSE
(DEPT OF ELECTRONICS)**

QingHua Yuan, TEL : 01-2594785
Beijing China FAX : 01-2594176

SUMAN ELECTRONIC PRODUCTS CO.

Room 117, Technology Trading Center TEL : 01-8421321
No.37 Bai Shi Qiao Road FAX : 01-8421301
Beijing, China

SUMAN ELECTRONICS

(TIANJIN OFFICE)
No.203-205, HongQi Road., TEL : 022-3369292
Nankai District, FAX : 022-3360775
TianJin, China

SUMAN ELECTRONICS

(HANGZHOU OFFICE)
No.27, Wen-San Road., TEL : 0571-8088584
HangZhou City, China FAX : 0571-8073607

SUMAN ELECTRONICS (NANJING OFFICE)

No.8 Shitiao Xiang, Gulou, TEL : 025-3303500
Nanjing FAX : 025-6637903

SUMAN ELECTRONICS

(XIAN OFFICE)
No.106 Frengging Road., TEL : 029-4262014
Xian, China FAX : 029-4262306

KOREA**SECHANG SEMICONDUCTOR CO., LTD.**

4/FL, Chung-Lim Bldg., TEL : 02-597-8121
924-13, Bangbae 1-Dong, FAX : 02-525-9762
Seocho-Ku, Seoul, Korea

SAMSUNG KWANGJUN CO., LTD.

Room 402-4, TEL : 02-718-0045
Electroland Main Bldg., FAX : 02-718-9536
16-9, Hankangro 3-Ka,
Yongsan-Ku, Seoul, Korea

SINSUNG SEMICONDUCTOR CO., LTD.

Room 535, Electro World Bldg., TEL : 02-3272-9300
1-1, Hankangro 3-Ka, FAX : 02-718-8535
Yongsan-Ku, Seoul, Korea

**HANKOOK SEMICONDUCTOR &
TELECOMMUNICATIONS CO., LTD.**

3rd FL., Sungwon Bldg., 119-3 TEL : 02-539-4123
Samsung-Dong, Kangnam-Ku, FAX : 02-508-8558
Seoul, Korea

SAMTEK CORP.

3rd/4th FL., Chungjubangjeok TEL : 02-3458-9000
Bldg., 156-16, Samsung-Dong, FAX : 02-3458-9300
Kangnam-Ku, Seoul, Korea

SUNIN TRADING CO., LTD.

22-608, Sunin Bldg., TEL : 02-702-1257~8
16-8, Hankangro 2-Ka, FAX : 02-704-0997
Yongsan-Ku, Seoul, Korea

MUJIN ELECTRONICS CO., LTD.

Room 805, Sambo Bldg., TEL : 02-783-4890~2
13-2, Yido-Dong, FAX : 02-785-1920
Youngdeungpo-Ku, Seoul, Korea

GHILWON ELECTRONICS CO., LTD.

Room 602, Namjung Bldg., TEL : 02-784-9966~7
13-19, Yido-Dong, FAX : 02-784-9968
Youngdeungpo-Ku, Seoul, Korea

SAMSUNG SEMICONDUCTOR DISTRIBUTORS

ARIZONA			CANADA (Continued)	
ADDED VALUE	(602) 951-9788 FAX: (602) 951-4182		ACTIVE	(403) 235-5300 FAX: (403) 248-0750
7741 East Gray Road Suite 9 Scottsdale, AZ 85260			3220 5th Avenue, N.E. Bay 2 Calgary, Alberta T2A 5N1	
CALIFORNIA			ACTIVE	(204) 786-3075 FAX: (204) 783-8133
ADDED VALUE	(714) 259-8258 FAX: (714) 259-0828		106 King Edward St., E Winnipeg, Manitoba R3H 0N8	
1582 Parkway Loop Unit G Tustin, CA 92680			ACTIVE	(416) 238-8825 FAX: (416) 238-2817
ADDED VALUE	(619) 558-8890 FAX: (619) 558-3018		1350 Matheson Blvd, Unit 2 Mississauga, Ontario L4W 4M1	
5752 Oberlin Drive Suite 105 San Diego, CA 92121			ACTIVE	(403) 438-5888 FAX: (403) 434-0812
ALL AMERICAN	(800) 831-8300 (213) 320-0240 FAX: (213) 320-7207		6029 103rd St. Edmonton, Alberta T6H 2H3	
369 Van Ness Way Unit 701 Torrance, CA 90501			ACTIVE	(418) 682-5775 FAX: (418) 682-8303
ALL AMERICAN	(408) 943-1200 FAX: (408) 943-1393		1990 Blvd. Charest O. Ste-Foy, Quebec G1N 4K8	
2360 Quine Drive, Suite C San Jose, CA 95131			ACTIVE	(613) 728-7900 FAX: (613) 728-3586
ALL AMERICAN	(619) 458-5850 FAX: (619) 458-5866		1023 Merivale Road Ottawa, Ontario K1Z 6A6	
5060 Shoreham Place Suite 200 San Diego, CA 92122			ACTIVE	(514) 256-7538 FAX: (514) 256-4890
I.E.C.	(916) 363-6030 FAX: (916) 362-6926		6080 Metropolitan East Montreal, Quebec H1S 1A9	
9940 Business Park Drive Suite 145 Sacramento, CA 95827			COLORADO	
ITT Components	(714) 727-4001 FAX: (714) 727-2109		ADDED VALUE	(303) 422-1701 FAX: (303) 422-2529
18 Technology Drive Irvine, CA 92718			4090 Youngfield Wheatridge, CO 80033	
ITT Components	(408) 453-1404 FAX: (408) 453-1407		I.E.C.	(303) 292-5537 FAX: (303) 292-0114
1580 Oakland Road Suite C102 San Jose, CA 95131			420 East 58th Avenue Denver, CO 80216	
JACO	(714) 258-9003 FAX: (714) 258-1909		I.E.C.	(303) 292-6121 FAX: (303) 297-2053
1541 Parkway Loop Suite A Tustin, CA 92680			Q.P.S.	(303) 343-9260 FAX: (303) 343-3051
JACO	(805) 495-9998 (800) 266-1282 FAX: (805) 494-3864		14291 E. 4th Avenue Bldg. 7, Unit 208 Aurora, CO 80011	
2282 Townsgate Road Suite 100 Westlake Village, CA 91361			FLORIDA	
JACO	(408) 432-9290 FAX: (408) 432-9298		ALL AMERICAN	(305) 621-8282 FAX: (305) 620-7831
2880 Zanker Road Suite 202 San Jose, CA 95134			ALL AMERICAN	(800) 327-6237 FAX: (305) 749-9229
CANADA			JACO	(407) 241-7943 FAX: (407) 241-7950
ACTIVE	(514) 694-7710 FAX: (514) 697-8112		1060 Holland Drive Suite 3K Boca Raton, FL 33487	
237 Hymus Boulevard Point Claire, Quebec H9R 5C7			RM ELECTRONICS	(407) 767-8005 FAX: (407) 767-8165
ACTIVE	(604) 324-7500 FAX: (604) 324-3100			
100 S.E. Marine Drive Vancouver, BC V5X 2S3			ILLINOIS	
ACTIVE	(416) 367-2911 FAX: (416) 367-4706		I.E.C.	(708) 843-2040 FAX: (708) 843-2320
100 Lombard Street Toronto, Ontario M5C 1M3			2200 N. Strongton Ave., Suite 210 Hoffman Estates, IL 60195	
ACTIVE	(514) 731-7441 FAX: (514) 731-0129		QPS	(708) 884-6620 FAX: (708) 884-7573
5651 Ferrier Street Montreal, Quebec H4AP 1N1			Schaumburg, IL 60173	



INDIANA		PENNSYLVANIA	
RM ELECTRONICS 1329 W. 96th Street Suite 10 Indianapolis, IN 46260	(317) 580-9999 FAX: (317) 580-9615	CAM/RPC 620 Alpha Drive Pittsburgh, PA 15238	(412) 782-3770 FAX: (412) 963-6210
MARYLAND		TEXAS	
ALL AMERICAN 14636 Rothgeb Dr. Rockville, MD 20850	(301) 251-1205 FAX: (301) 251-8574	ALL AMERICAN 1819 Firman Drive Suite 127 Richardson, TX 75081	(214) 231-5300 FAX: (214) 437-0353
JACO Rivers Center 10270 Old Columbia Road Columbia, MD 21046	(410) 995-6620 FAX: (410) 995-6032	JACO 1209 N. Glenville Drive Richardson, TX 75081	(214) 234-5565 FAX: (214) 238-7066
MASSACHUSETTS		JACO 10707 Corporate Drive Suite 124 Stafford, TX 77477	(713) 240-2255 FAX: (713) 240-6988
ALL AMERICAN 107 Audubon Road Suite 104 Wakefield, MA 01880	(617) 246-2300 FAX: (617) 246-2305	JACO 2120-A Braker Lane Austin, TX 78758	(512) 835-0220 FAX: (512) 339-9252
JACO 1053 East Street. Tewksbury, MA 01876	(508) 640-0010 FAX: (508) 640-0755	UTAH	
MICHIGAN		ADDED VALUE 1836 Parkway Blvd. West Valley City, UT 84119	(801) 975-9500 FAX: (801) 977-0245
RM ELECTRONICS 4310 Roger B. Chaffee Drive Grand Rapids, MI 49508	(616) 531-9300 FAX: (616) 531-2990	ALL AMERICAN 4455 South - 700 East Suite 301 Salt Lake City, UT 84107	(801) 261-4210 FAX: (801) 261-3885
MINNESOTA		I.E.C. 2117 South 3600 West W. Valley City, UT 84119	(801) 977-9750 FAX: (802) 975-1207
ALL AMERICAN 11409 Valley View Road Eden Prairie, MN 55344	(612) 944-2151 FAX: (612) 944-9803	WASHINGTON	
NEW YORK		I.E.C. 1750 124th Avenue, N.E. Bellevue, WA 98005	(206) 455-2727 FAX: (206) 453-2963
ALL AMERICAN 711-2 Koehler Ave. Ronkonkoma, NY 11779	(516) 981-3935 FAX: (516) 981-3947	• • • • •	
CAM/RPC 200 Buell Rd. Rochester, NY 14624	(716) 436-5070 FAX: (716) 436-5093		
JACO 145 Oser Avenue Hauppauge, NY 11788	(516)-273-5500 FAX: (516) 273-5506		
NORTH CAROLINA			
JACO 5206 Greens Dairy Road Raleigh, NC 27604	(919) 876-7767 FAX: (919) 876-6964		
OHIO			
CAM/RPC 749 Miner Road Cleveland, OH 44143	(216) 461-4700 FAX: (216) 461-4329		
CAM/RPC 733 H. Lakeview Plaza Rd. Worthington, OH 43085	(614) 888-7777 FAX: (614) 888-9779		
OREGON			
I.E.C. 6850 S.W. 105th Ave. Suite B Beaverton, Oregon 97005	(503) 641-1690 FAX: (503) 646-3737		

HEAD OFFICE

8/11 FL., SAMSUNG MAIN BLDG.
250, 2-KA, TAEKYUNG-RO,
CHUNG-KU, SEOUL, KOREA
TEL.....2-727-7114
FAX.....2-753-0967

**SEMICONDUCTOR BUSINESS
SALES & MARKETING DIVISION:**

15/16FL., SEVERANCE BLDG.,
84-11, 5-KA, NAMDAEMUN-RO, CHUNG-KU,
SEOUL, KOREA
TEL.....2-259-1114
FAX.....2-259-2468

SAMSUNG SEMICONDUCTOR INC.

3655 NORTH FIRST STREET,
SAN JOSE, CA 95134, U.S.A.
TEL.....408-954-7000
FAX.....408-954-7873

SAMSUNG SEMICONDUCTOR EUROPE GMBH

AM UNISYSPARK 1,
65843 SULZBACH/TS, GERMANY
TEL.....49-6196-582703
FAX.....49-6196-750345

**SAMSUNG EUROPE PLC.
SEMICONDUCTOR DIVISION**

GREAT WEST HOUSE
GREAT WEST ROAD, BRENTFORD
MIDDLESEX TW8 9DQ
TEL.....181-380-7132
FAX.....181-380-7220

SAMSUNG ELECTRONICS JAPAN CO., LTD.

HAMACHO CENTER BLDG.,
31-1, NIHONBASHI-HAMACHO, 2-CHOME,
CHUO-KU, TOKYO 103, JAPAN
TEL.....3-5641-9850
FAX.....3-5641-9851

SAMSUNG ELECTRONICS HONG KONG CO., LTD.

65TH FL., CENTRAL PLAZA,
18 HARBOUR ROAD,
WANCHAI, HONG KONG
TEL.....852-2862-6900
FAX.....852-2866-1343

**SAMSUNG ELECTRONICS CO., LTD.
TAIWAN OFFICE (KOREA)**

25FL., NO. 333 KEELUNG RD.,
SEC 1, TAIPEI, TAIWAN, R.O.C.
TEL.....886-2-757-7292
FAX.....886-2-757-7311

SAMSUNG ASIA PRIVATE LIMITED

80 ROBINSON ROAD, #20-01,
SINGAPORE 068898
TEL.....65-535-2808
FAX.....65-227-2792

**SAMSUNG ELECTRONICS CO., LTD.
SHANGHAI OFFICE**

3F, NEW TOWN MANSION,
55 LOUSHANGUAN RD.,
SHANGHAI, CHINA 200335
TEL.....8621-6270-4168
FAX.....8621-6275-2975

