February 1991

IPD



µPD72611 SCSI-2/C Small Computer Systems Interface-2 Controller

Data Sheet



The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Electronics Inc., at its own discretion, may withdraw the device prior to production.

The information in this document is subject to change without notice. NEC Electronics Inc. assumes no responsibility for any errors or omissions that may appear in this document. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc.

The uPD72611 is an LSI to control interface protocol of the small computer system interface-2 (SCSI-2). It is compliant with the ANSI X3T9.2/86-109 Rev. 10c. The SCSI-2 controller supports SCSI controller (uPD72111) functions as well as the functions expanded with the SCSI-2 including the high-speed synchronous transfer function and 3-byte message support function by composite commands.

Based on the uPD72111 SCSI controller, the uPD72611 has undergone extensions including an increase of speeds, host side bus width extension and differential driver applications. Thus, the uPD72611 is software upward compatible with the uPD72111.

Features

- o Compliant with ANSI X3T9.2/86-10.9 Rev. 10c (SCSI-2
 specifications)
- o System clock: 20 MHz max.

o Data transfer rate

- . Asynchronization (5.0M bytes/sec min.)
- . Synchronization (5.0M bytes/sec max.: Programmable at 7 levels)
- . High-speed synchronization (10.0M bytes/sec max.: Programmable at 7 levels)

o Operationable as an initiator and target

- o CPU side bus width can be selected (32-/16-/8-bit)
- o Single-end type SCSI bus driver and Schmitt type receiver are incorporated.
- o External differential driver and receiver are supported.

SBO to SB7	:	SCSI Buses 0 to 7
SBP	:	SCSI Bus Parity
ATN	:	Attention
ACK	:	Acknowledge
REQ	:	Request
MSG	:	Message
<u>C</u> /D	:	Command/Data
Ī/O	:	Input/Output
BSY	:	Busy
SEL	:	Select
RST	:	Reset
RST0	:	Reset Out
BSY0	:	Busy Out
SELO	:	Select Out
IDSTR	:	ID Strobe
INIT	:	Initiator
TGT	:	Target
SBOE	:	SCSI Bus Out Enable
SBIE	:	SCSI Bus In Enable
INT	:	Interrupt Request
IORD	:	I/O Read
IOWR	:	I/O Write
A2 to A3	:	Addresses 2 & 3
AO/BEZ & A1/BES	3:	Addresses 0 & 1/Byte Enable 2 & 3
BEO/UBE	:	Byte Enable O/Upper Byte Enable
BE1	:	Byte Enable 1
CS	:	Chip Select
D0 to D31	:	Data Buses 0 to 31
DPO to DP3	:	Data Parity 0 to 3
DMARQ	:	DMA Request
DMAAK	:	DMA Acknowledge
EOP	:	End of Process
RESET	:	Reset
16B	:	16-bit Bus
32B	:	32-bit Bus



.

CONTENTS

CHAPTER	1.	PIN FUNCTIONS	1-1
1.1	CPI	U Interface Pins	1-1
1.2	SC	SI Interface Pins	1-4
1.3	Otl	her Pins	1-7
1.4	Ou	tput and Input/Output Pin Status after Reset	1-8
CHAPTER	2.	INTERNAL BLOCK FUNCTIONS	2-1
CHAPTER	3.	INTERNAL REGISTER CONFIGURATION	3-1
3.1	Di	rect Access Registers	3-1
3.2	Ind	direct Access Registers	3-3
CHAPTER	4.	COMMANDS	4-1
4.1	Cor	mmand Classification	4-1
4.2	Cor	mmand Operating States	4-2
CHAPTER	5.	DIFFERENCES FROM uPD72111 (SCSI CONTROLLER)	5-1
CHAPTER	6.	SYSTEM CONFIGURATION EXAMPLE	6-1
CHAPTER	7.	ELECTRICAL SPECIFICATIONS (TARGET)	7-1
CHAPTER	8.	PACKAGE INFORMATION	8-1
CHAPTER	9.	RECOMMENDED SOLDERING CONDITIONS	9-1

CHAPTER 1. PIN FUNCTIONS

The uPD72611 pins are divided into CPU interface pins and SCSI interface pins.

· · · · · · · · · · · · · · · · · · ·	1	r	
Name	Input/ Output	Pin No.	Function
INT	Output	95	Output pin of interrupt request signal to CPU
IORD	Input	97	Read signal input pin for CPU to read uPD72611 internal registers
IOWR	Input	96	Write signal input pin for CPU to write to uPD72611 internal registers
A2 & A3	Input	4, 3	Address high-order 2-bit input pins. The access target direct register is specified.
AO/BE2 & A1/BE3	Input	6, 5	 In 32-bit bus mode, Input pins of signals which indicate the valid bus for data access together with BE1 and BE0 signals In 16-/8-bit bus mode, Address low-order 2-bit input pins
BEI	Input	7	. In 32-bit bus mode, . Input pin of signals which indicate the valid bus for data access together with BE3, BE2 and BEO signals
BEO/UBE	Input	8	 In 32-bit bus mode, Input pins of signals which indicate the valid bus for data access together with BE3, BE2 and BE1 signals In 16-bit bus mode, High-order byte data input/output enable signal input pins Only valid in 32-/16-bit bus mode
<u>टड</u> .	Input	92	Chip select signal input pin. Validates an access to internal registers.

1.1 CPU INTERFACE PINS

(to be continued)

(cont'd)

Name	Input/ Output	Pin No.	Function
DO to D31	Input/ output	53. 52. 51. 50. 48. 47. 46. 45. 44. 43. 41. 38. 36. 35. 34. 33. 32. 31. 29. 28. 27. 26. 25. 24. 23. 21. 20. 19. 18. 16. 15. 14	<pre>32-bit data input/output pins Function as follows according to bus mode specification. . In 32-bit bus mode, D0 to D7 : Input/output pins of low-order byte of low-order 16 bits of 32- bit data D8 to D15 : Input/output pins of high-order byte of low-order 16 bits of 32- bit data D16 to D31: Input/output pins of high-order 16 bits of 32-bit data . In 16-bit bus mode, D0 to D7 : Input/output pins of low-order byte of 16-bit data D16 to D31: High-impedance (input) state. Fix these pins to the high or low level.</pre>
DPO to DP3	Input/ output	12. 11. 10, 9	<pre>Parity signal input/output pins added to the data bus . In 32-bit bus mode D0 to D7 : DP0 D8 to D15 : DP1 D16 to D23: DP2 D24 to D31: DP3 . In 16-bit bus mode D0 to D7 : DP0 D8 to D15 : DP1 DP2 and DP3 pins are in high-impedance (input) state. Fix them to the high or low level. . In 8-bit data mode D0 to D7 : DP0 DP1, DP2 and DP3 pins are in high-impedance (input) state. Fix them to the high or low level.</pre>

(to be continued)

, .

.

(cont'd)

.

Name	Input/ Output	Pin No.	Function
DMARQ	Output	98	DMA service request signal output pin. The output is low when FIFO is in the following state in the DMA mode specified data-in/data- out phase. Write to FIFO: When data exists only at 6 or less levels of FIFO. Read to FIFO : When data exists at two or more levels of FIFO. If the last transfer data remains in FIFO, the output is also low when data exists only at one level of FIFO.
DMAAK	Input	99	DMA service enable signal input pin. When this pin becomes active, the data FIFO register is specified as the access target irrespective of signal status of \overline{CS} and AO to A2. If the DMA mode is not specified, fix this pin to the high level.
EOP	Output	94	Data transfer termination indicate signal output pin. This pin becomes active upon abnormal termination of the uPD72611 or in the case of break operation. This pin acts as an open-drain output.

•

.

•

1.2 SCSI INTERFACE PINS

.

Name	Input/ Output	Pin No.	Function
SBO to SB7 *1	Input/ output	56, 57, 59, 60, 62, 63, 65, 66	SCSI data bus input/output pin
SBP *1	Input/ output	55	Input/output pin of parity signal added to the SCSI data bus
BSY *1	Input/ output	76	Input/output pin connected to $\overline{\text{BSY}}$ signal of SCSI control bus. Indicates that another SCSI device is using the SCSI bus.
SEL *1	Input/ output	77	Input/output pin connected to SEL signal of SCSI control bus. Indicates that select/ reselect operation is being carried out in the selection/reselection phase.
REQ *1	Input/ output	70	Input/output pin connected to $\overline{\text{REQ}}$ signal of SCSI control bus. Indicates the target information transfer request.
ACK *1	Input/ output	69	Input/output pin connected to \overline{ACK} signal of SCSI control bus. Indicates that the initiator has received the target information transfer request.
ATN *1	Input/ output	68	Input/output pin connected to ATN signal of SCSI control bus. Indicates that the initiator has requested the message-out phase.

(to be continued)

.

.

(cont'd)

Name	Input/ Output	Pin No.				Fur	nction
MSG *1	Input/ output	72	Input/c signals	Input/output pin connected to $\overline{\text{MSG}}$, $\overline{\text{C}}/\text{D}$ and $\overline{\text{I}}/\text{O}$ signals of SCSI control bus. Combinations of			
<u>C</u> /D * 1	Input/ output	73	follows.				
Ī/0 * 1	Input/ output	74		MSG	Ē∕D	Ī/0	Bus Phase
				H	H	н	Data-out phase
				н	Н	L	Data-in phase
				H	L	H	Command phase
				H	L	L	Status phase
				L	L	H	Message-out phase
				L	L	L	Message-in phase
RST *1	Input/ output	78	Input/output pin connected to RST signal of SCSI control bus. When this signal is detected, the uPD72611 immediately releases the SCSI bus and activates the INT signal and becomes idle.				
RSTO *2	Output	87	This pin outputs a high-level signal while activating RST signal and enables the RST signal driver for output. This pin outputs a high-level signal while activating BSY signal and enables the BSY signal driver for output.				
BSYO *2	Output	85					
SELO *2	Output	86	This pi activat signal	in out ing S drive	puts EL si er foi	a hig ignal r outp	gh-level signal while and enables the SEL put.
IDSTR *2	Output	82	This is SCSI II bus is during bus sig output.	s a st) for used. arbit gnal d	robe arbit It ratio	signa tratic outpu on and r corr	al output pin to hold its on when the differential uts a high-level signal d enables the SCSI data responding to its ID for

(to be continued)

(cont'd)

Name	Input/ Output	Pin No.	Function
INIT *2	Output	83	This pin outputs a high-level signal while the initiator is in operation and enables the signal (ANT and ACK) drivers to be used during initiator operation for output.
TGT *2	Output	84	This pin outputs a high-level signal during target operation and enables the signal $(\overline{MSG}, \overline{C}/D, \overline{I}/O \text{ and } \overline{REQ})$ drivers to be used during target operation for output.
SBOE *2	Output	80	This pin outputs a high-level signal in the data transfer mode and enables the SCSI data bus driver for output.
SBIE *2	Output	81	This pin outputs a low-level signal in the data receive mode for arbitration and enables the SCSI data bus receiver for input.

- *1: These pins incorporate an output open-drain type driver and an input Schmitt type receiver and can be directly connected to a single-end type SCSI bus.
- 2: These are enable signal output pins for external differential drivers and output the TTL-level signal. If the external differential driver is not used, leave these pins open.

1.3 OTHER PINS

.

Name	Input/ Output	Pin No.	Function					
RESET	Input	89	System reset input pin					
16B	Input	2	Bus mode s	Bus mode setting input pin				
<u>32B</u>	Input	1	The following bus mode is set depending on the status of this pin.				ng on the	
				16B	32B	Bus Mode		
				H	H	8-bit bus mode		
				L	H	16-bit bus mode		
				H	L	32-bit bus mode		
				L	L	Use prohibited		
CLK	Input	88	External c	lock	input	; pin		
V _{DD}		17. 37. 42, 93	Positive p	ower	supp]	y pin.		
GNDO		13. 22. 30. 39. 40. 49. 90. 91. 100	Main groun	d pin	l			
GND1		54. 58. 61. 64, 67, 71, 75, 79	Driver/rec	eiver	syst	em ground pin		

1-7

1.4 OUTPUT AND INPUT/OUTPUT PIN STATUS AFTER RESET

.

.

Pin Name	Status after Reset
SBO to SB7, SBP	High impedance (input)
$\frac{\overline{ANT}, \overline{ACK}, \overline{REQ}, \overline{MSG}, \overline{C}/D,}{\overline{I}/O, \overline{BSY}, \overline{SEL}, \overline{RST}}$	High impedance (input)
DO to D31, DPO to DP3	High impedance (input)
INT	Low level
DMARO	High level.
EOP	High impedance (open-drain output)

.

CHAPTER 2. INTERNAL BLOCK FUNCTIONS

(1) SCSI driver/receiver

This unit consists of an open-drain type driver (with a sink current of 48 mA) to drive the single-end SCSI bus compliant with the SCSI-2 specifications, a Schmitt type receiver having hysteresis characteristics and an external differential drive control signal driver.

(2) Arbitration and selection control

This block controls the execution sequence of the arbitration, selection and reselection phases. It consists of a timing generator and a sequencer.

(3) Bus phase control

This block controls and monitors the bus phase of the SCSI bus. It outputs a signal to specify the bus phase and detects the bus phase transition by monitoring the bus phase.

(4) SCSI transfer control

This block controls data transfer on the SCSI bus in each information transfer phase of the SCSI (data-in, data-out, command, status, message-in and message-out). It controls the transfer protocol using the $\overline{\text{REQ}}$ and $\overline{\text{ACK}}$ signals and data transfer execution/stop according to the SCSI FIFO state. It incorporates a 24-bit transfer counter and places the number of transfer data on the SCSI bus under management.

(5) SCSI data bus FIFO buffer

This is a 9-bit x 8-level asynchronous FIFO. It absorbs differences in data transfer timing between the SCSI bus and the uPD72611 internal bus. In addition, it is used for receive data queuing for synchronous transfer.

This FIFO shifts data as well as parities in the parity through mode.

(6) CMD/MSC decoder

This unit decodes the received SCSI-2 command and message and generates a decode signal to define the next sequence.

(7) SCSI data bus parity generator/checker

While not in the parity through mode, this unit generates a parity to be added to the data to be transmitted to the SCSI data bus and transmits it to the SCSI bus. In the parity through mode, this unit transmits the parity added from the host CPU to the SCSI bus. It also checks the parity added to the data read from the SCSI data bus.

(8) Main control block

This is a microprogram control sequencer. It exercises control over the operations of each block and generates a series of control sequences.

(9) Internal transfer control

This block controls data transfer between the SCSI FIFO and host FIFO and indirect register. When the host CPU is set to the 16-bit or 32-bit mode, the block controls conversions from 8-bit data to 16-bit/32-bit data and vice versa.

2-2

(10) Direct access registers

These are registers such as command and status registers directly accessible from the host CPU.

(11) Indirect access registers

These are registers not directly accessible from the host CPU. They are accessible via a direct register window.

(12) Host data bus FIFO buffer

This is a 32-bit x 8-level asynchronous FIFO. It is a register to improve the host bus use efficiency. In the 8-bit mode this buffer acts as a 9-bit x 8-level FIFO and only low-order 9 bits are used. In the 16-bit mode this buffer acts as an 18-bit x 8-level FIFO and only the low-order 18 bits are used. In the parity through mode it shifts data as well as parities.

(13) Interrupt control

This block controls the set/reset of interrupt signals.

(14) Read/write control

This block controls read/write of various internal registers. It also controls 8-bit access in the 16-/32-bit mode.

(15) Bus-size converter

This unit converts the bus width according to the bus mode.

2-3

(16) Host data bus parity generator/checker

While not in the parity through mode, this unit generates a parity to be added to the data to be transmitted to the host bus and transmits it to the host bus. In the parity through mode, this unit transmits the added parity to the host bus. It also checks the parity added to the data read from the host bus.

(17) DMA request control

This block generates the DMA service request signal (\overline{DMARQ}) in accordance with the FIFO state. It also controls the termination of command operations by the EOP signal.

(18) Clock generator

From the system clock input from the CLK pin, this unit generates two 2-phase clock signals for internal block control; one is of same frequency as the system clock signal, and the other, of half the frequency.

CHAPTER 3. INTERNAL REGISTER CONFIGURATION

The uPD72611 has thirty-nine internal 8-bit registers and 8-/16-/ 32-bit FIFOs. These registers are divided into direct registers which the host CPU can directly access and indirect registers which are indirectly accessed via an address pointer.

3.1 DIRECT ACCESS REGISTERS

These are registers which the CPU can directly access. They are listed below.

	Address		R/W	Symbol	Name		
A3	A2	A1	AO	4./ H	CYMDOI	1107112	
0	0	0	0	R/W	DFO	Data FIFO O register	
0	0	0	1	R/W	DF1	Data FIFO 1 register	
0	0	1	0	R	CST	Controller status register	
0	0	1	1	R/W	ADR	Address register	
0	1	0	0	R/W	WIN1	Window 1	
0	1	0	1		WIN2	Window 2	
0	1	1	0	R	TP	Terminated phase register	
				W	DID	Destination ID register	
0	1	1	1	R	IST	Interrupt status register	
				W	CMD	Command register	
1	0	0	0	R	EXST	Extended status register	
1	0	0	1	-		Use prohibited	
1	0	1	0				
1	0	1	1				
1	1	0	0	R/W	DF2	Data FIFO 2 register	
1	1	0	1				
1	1	1	0				
1	1	1	1				

Table 3-1 Direct Access Register List

NOTE: In the busy state (with CBSY bit of CST register set to 1), write data to DFO, DF1, DF2 and CMD registers only.

3.2 INDIRECT ACCESS REGISTERS

The CPU cannot directly access the indirect registers. The indirect registers are accessible via a direct register window. The address is specified by the loworder 6 bits of the ADR register. The indirect registers are listed below.

Table 3-2 Indirect Access Register List

Address	R/W	Symbol	Name
ООН	R/W	TST	Target status register
Olh	R	SBST	SCSI bus status register
02H	R	SID	Source ID register
ОЗН	R/W	MSG	Message register
04H to OFH	R/W	CDB00 to CDB11	Command descriptor block (CDB)
10H	R/W	TMOD	Transfer mode register
11H	R	CTCL	Current counter (low-order 8 bits)
	W	BTCL	Base counter (low-order 8 bits)
12H	R	CTCM	Current counter (intermediate-order 8 bits)
	W	BTCM	Base counter (intermediate-order 8 bits)
13H	R	СТСН	Current counter (high-order 8 bits)
	W	втсн	Base counter (high-order 8 bits)
14H	R/W	MSG2	Message 2 register
15H	R/W	MSG3	Message 3 register
16H	R/W	EXMOD	Extended mode register
17H to 1FH	-		Use prohibited

(to be continued)

Address	R/W	Symbol	Name
20H	R/W	BFTOUT	Bus free timeout register
21H	R/W	SRTOUT	Selection/reselection timeout register
22H	R/W	RATOUT	REQ/AKC handshake timeout register
23н	R/w	CDBL	CDB length register
24H	R/W	MOD	Mode register
25H	R/W	PID	Physical ID register
26H to 3FH	-		Use prohibited

Table 3-2 Indirect Access Register List (cont'd)

.

.

The uPD72611 is provided with the following 18 types of commands. These commands are used for the CPU to control the uPD72611. Table 4-1 lists the commands.

4.1 COMMAND CLASSIFICATION

The commands are classified into the following three groups according to applications.

•	Group	I.	 Commands	to	be	used	when	acting	as	an
			initiator	: 01	r a	targe	et			
	Group	II	 Commands	to	be	used	when	acting	as	an

initiator

. Group III ... Commands to be used when acting as a target

Besides the above groups, the commands are also classified into the following three types according to their execution modes.

- . Type A ... Commands to control the uPD72611 state
- . Type B ... Commands to control SCCI basic protocols
- . Type C ... Commands (composite commands) to automatically execute multiple type B commands in a standard sequence

Type A commands are executed immediately after they are issued (irrespective of whether type B and type C commands are being executed). No interrupt are generated upon termination of processing (except the CHIP RESET command).

Type B and C commands inform the CPU of the termination of processing at the interrupt request. While type B and C commands are being executed, the busy state remains set. If type B and C commands are issued in the busy state, they are ignored.

4-1

4.2 COMMAND OPERATING STATES

There are three command operating states as follows.

- . DISCONNECT: D
- . INITIATOR : I
- . TARGET : T

SCSI RESET

A command is valid or invalid depending on the uPD72611 state when it is issued. If a command is issued in an invalid state, it is processed as an invalid command. If a command is issued during uPD72611 internal processing due to state transition on the SCSI bus, the uPD72611 ignores the issued command. In this case, as an interrupt derived from the state transition is generated, check the IST register contents and carry out processing accordingly. After that, if it is desired to execute the previously ignored commands, those commands must be reissued.

Group	Command Name	Mnemonic	Outline of Operation	State	Туре
Group T	CHIP RESET	CRST	uPD72611 inside is reset	D, I, T	A
-	BREAK	BRK	Command execution is suspended	D, I, T	A
	DISCONNECT	DIS	SCSI bus is released	D, I, T	A
	CLEAR FIFO	CLRF	FIFO is cleared	D, I, T	A

SCSI bus is reset

SRST

Table 4-1 Command Function List

(to be continued)

D, I, T

В

Group	Command Name	Mnemonic	Outline of Operation	State	Type
Group	SET ATN	SETAT	ATN signal is set (0)	I	A
**	RESET ACK	RSTAK	ACK signal is set (1)	I	А
	SELECT	SEL	Target is selected	D	В
	TRANSFER	TFR	Information is transmit- ted/received (when command is acting as initiator)	I	В
	AUTO INITIATOR	AINI	Standard initiator operation is automatically executed	D	С
	AUTO INITIATOR 2	AINI2	Standard initiator operation is automatically executed after reselection	I	С
Group	RESELECT	RSEL	Initiator is reselected	D	В
III	RECEIVE	REC	Information is received (when command is acting as target)	Т	В
	SEND	SND	Information is transmitted (when command is acting as target)	Т	В
	AUTO TARGET	ATGT	Standard target operation is automatically executed	D	С
	AUTO TARGET 2	ATGT2	Standard target terminat- ing operation is auto- matically executed	Т	С
	RE-RECEIVE	RREC	Reselection + data reception is continuously executed (when command is acting as target)	D	C
	RE-SEND	RSND	Reselection + data trans- mission is continuously executed (when command is acting ar target)	D	С

Table 4-1 Command Function List (cont'd)

.

CHAPTER 5. DIFFERENCES FROM uPD72111 (SCSI CONTROLLER)

The uPD72611 SCSI-2 controller has undergone extensions including an increase of speeds. CPU side bus width extension and differential driver applications on the basis of the uPD72111 SCSI controller. The register and command systems are uPD72111 software upward compatible. The following are differences from the uPD72111.

o 32-bit CPU bus is supported.

- o External differential driver/receiver is supported.
- o Block transfer mode is supported as CPU side transfer mode
- o Mode for parity error detection only has been added (data transfer is not suspended).

o Parity through mode has been added

- o A function has been added to set ATN signal due to a CPU bus parity error during type B or C command processing (with CBSY bit set) in addition to SCSI bus parity error.
- o Arbitration delay has been changed by revising the SCSI and SCSI-2 specifications.

uPD72111: 2.2 ns uPD72611: 2.4 ns

o High-speed synchronous transfer function is supported:

Max. 10 MB/S

High-speed synchronous transfer is set with TMOD register

TMOD Format

Address	7	6	5	4	3	2	1	0	
10H	SYNC	TPD2	TPD1	TPD0	HSYNC	TOF2	TOF1	TOFO	(R/W)

	SYNC	HSYNC	TPD2	TPD1	TPDO	Data Transfer Cycle (Clock)	Transfer Rate (Mbyte/s) When Operated at 20 MHz
Synchronous	1	0	0	0	0	16	1.25
CI di SI EL					1		
				1	0	4	5.00
					1	6	3.33
			1	0	0	8	2.50
					1	10	2.00
				1	0	12	1.66
					1	14	1.42
High-speed	1	1	0	0	0	8	2.50
transfer					1		
				1	0	2	10.00
					1	3	6.66
			1	0	0	4	5.00
					1	5	4.00
				1	0	6	3.33
					1	7	2.85

NOTE: When SYNC = 0, data transfer is asynchronous irrespective of HSYNC and TPD0 to TFD2.

TOF2	TOF1	TOFO	REQ and ACK Pulse Offset Value Specification in Synchronous/High-Speed Synchronous Transfer Mode
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7
0	0	0	8

o The reset default values of INTM bit of destination ID register and DHP bit of mode register have been changed.

Bit	uPD72611	uPD72111
INTM	1	0
DHP	1	0

o EXST, DF2, MSG2, MSG3 and EXMOD registers have been added.

(1) Extended status register (EXST)

This is an 8-bit register to indicate uPD72611 operating state. Because it is a read only register, data is invalid if written to the EXST.

This register is reset to 00H by inputting RESET, executing CHIP RESET command or writing DISCONNECT (type A), type B or type C command to the CMD register.

			1	EXST FO	ormat				
Address	7	6	5	4	3	2	1	0	
08н	0	0	0	0	0	0	HBPER	SBPER	(R)

HBPER	Parity	Error	Detection	in	the	Data	Received	from	CPU	Bus
0	Parity	error	not detect	ted						
1	Parity	error	detected							

SBPER	Parity Er	rror	Detection	in	the	Data	Received	from	SCSI	Bus
0	Parity en	rror	not detect	ted						
1	Parity en	rror	detected							

(2) Data FIFO register (DF2)

This is a 32-bit register to read/write information (data, command, status and message) to be accessed via the SCSI data bus. It is used in the 32-bit bus mode. When a data word to be output to the SCSI bus is written, it is output to the SCSI bus starting from the low-order 8-bit data.

When reading data input from the SCSI bus, the setting is made from the low-order byte, starting from the first input 8-bit data. In the 32-bit bus mode, the DF2 register functions as a 32-bit length register. Thus, it is not accessible in byte or half-word units.

This register becomes empty when RESET is input or CHIP RESET or CLEAR FIFO command is executed.

5-4

			I	DF2 For	rmat				
Address	7	6	5	4	3	2	1	0	
OCH	D7	D6	D5	D4	D3	D2	Dl	DO] (R/W)
ODH	D15	D14	D13	D12	D11	D10	D9	D8	(R/W)
ОЕН	D23	D22	D21	D20	D19	D18	D17	D16] (R/W)
ОГН	D31	D30	D29	D28	D27	D26	D25	D24] (R/W)
		1	L	1	L		1		

(3) Message 2 register (MSG2)

This is an 8-bit register to set and store the 1st byte (queue tag code) of a queue tag message to be transmitted/ received when a type C command including queue tag message transmission/reception is executed.



(4) Message 3 register (MSG3)

This is an 8-bit register to set and store the 2nd byte (queue tag) of a queue tag message to be transmitted/ received when a type C command including queue tag message transmission/reception is executed.



(5) Extended mode register (EXMOD)

This register is used to set the operation mode of functions of uPD72611 extended from the uPD72111. Be sure to write 0 to bits 4 through 7. This register is reset to 00H by inputting RESET or executing CHIP RESET command.

MSG3	QUEUE TAG Message Support							
0	QUEUE TAG message is not supported							
1	QUEUE TAG message is supported							

PTHR	Parity Through Mode Specification
0	Parity through mode is not specified
1	Parity through mode is specified

PERP	Continued Data Transfer Specification after Parity Error Detection
0	Transfer is suspended upon detection of a parity error
1	Transfer is continued after detection of a parity error

BLKT	DMA Transfer Mode Specification								
0	Demand transfer mode								
1	Block transfer mode (transfer of data corresponding to eight FIFO levels)								

- o Composite command extension and addition
 - (1) 10-byte commands of group 2 are added to SCSI-2 commands supported by AUTO INITIATOR and AUTO TARGET commands
 - (2) Command queuing function is supported by all composite commands

With the EXMOD register added, the queue tag message is supported by the MSG3 bit using the type C command.

Command processing sequences with the MSG3 bit set are described below together with additional codes.

<AUTO INITIATOR command>

. When both AT bit and MSG3 bit are 1

(a)	Bus arbitration -	
(b)	Target selection	SELECT command
(c)	Message register content transm	nission
	(Identify message)	TRANSFER command-1
(đ)	Message 2 register content tran	nsmission
	(1st byte queue tag code of que	aue tag message)
		TRANSFER command-2
(e)	Message 3 register content tran	nsmission
	(2nd byte queue tag of queue tag	ag message)
		TRANSFER command-3
(f)	CDB register content transmiss:	ion
	(SCSI-2 command)	TRANSFER command-4
(g)	Data transmission/reception	TRANSFER command-5
(h)	Status reception	TRANSFER command-6
(1)	Command complete message recep	tion

TRANSFER command-7

. When AT bit is 0 and MSG3 bit is 1

Message register content transmission is not carried out (same as when both AT bit and MSG bit are 0).

	TI	P7	t	с '	rp(כ		HEX	Execution Phase
0	0	1	1	1	0	0	0	38H	Queue tag message 1 transmit phase
0	0	1	1	1	0	0	1	39н	Queue tag message 2 transmit phase

<AUTO TARGET command>

- . When $\overline{\text{ATN}}$ signal is active and MSG3 bit is 1 for selection
 - (a) Response to selection
 - (b) Identify message reception RECEIVE command-1 (Storage into message register)
 - (C) Queue tag message 1st byte reception (Storage into message 2 register)

RECEIVE command-2

(d) Queue tag message 2nd byte reception
 (Storage into message 3 register)

(e) SCSI-2 command reception

RECEIVE command-3

RECEIVE command-4

	TP7 to TP0 HI					C		HEX	Execution Phase
0	1	1	1	0	1	0	0	74H	Parity error termination upon reception of 1st byte of SCSI-2 command (CDB)*
0	1	1	1	0	1	0	1	75H	Queue tag message 1st byte receive phase
0	1	1	1	0	1	1	0	76H	Queue tag message 2nd byte receive phase
0	1	1	1	0	1	1	1	77H	Command receive phase (when 3-byte message is received)
0	1	1	1	1	0	0	0	78H	Parity error termination upon reception of 1st byte of SCSI-2 command (CDB) (when 3-byte message is received)*
*: Set only when a parity error occurs in the 1st byte of a command with PERP = 1. <RE-RECEIVE command> . When MSG3 bit is 1 (a) Bus arbitration -(b) Initiator RESELECT command reselection (c) Identify message transmission SEND command-1 (MG = 1, CD = 1) (d) Queue tag message 1st byte transmission SEND command-2 (MG = 1, CD = 1) (e) Queue tag message 2nd byte transmission SEND command-3 (MG = 1, CD = 1) (f) Data reception RECEIVE command (MG = 0, CD = 0)

TP7 to TP0 HEX	Execution Phase
10000101 85H	Queue tag message 1 transmit phase
10000110 86H	Queue tag message 2 transmit phase

<RE-SEND command>

. When MSG3 bit is 1

- (a) Bus arbitration —
- (b) Initiator RESELECT command reselection
- (c) Identify message transmission

SEND command-1 (MG = 1, CD = 1)

- (d) Queue tag message 1st byte transmission
 - SEND command-2 (MG = 1, CD = 1)
- (e) Queue tag message 2nd byte transmission
 - SEND command-3 (MG = 1, CD = 1)
- (f) Data transmission SEND command (MG = 0, CD = 0)

TP7 to TPO HEX				0		HEX	Execution Phase		
1	0	0	1	0	1	0	1	95H	Queue tag message 1 transmit phase
1	0	0	1	0	1	1	0	96H	Queue tag message 2 transmit phase

(3) Addition of composite commands (AUTO INITIATOR 2 and AUTO TARGET 2 commands)

<AUTO INITIATOR 2 command>

Туре

: C

Command code



С1	со	Data Set Operation to Current Transfer Counter	No. of Transfer Bytes and Transfer Byte Unit
0	0	CTCH, CTCM, CTCL ← BTCH, BTCM, BTCL	0 to 16,777,215 bytes Bytewise setting
0	1	CTCH, CTCM + BTCH, BTCM CTCL + 00H	0 to 16,776,960 bytes Setting in 256-byte units
1	0	CTCL + BTCL CTCH, CTCM + 0000H	0 to 255 bytes Setting in byte units
1	1	СТСН, СТСМ, СТСL + 000001H	Fixed to 1 (not affected by BTCH, BTCM and BTCL contents)

State transition: D + D, I

<u>Outline</u> : Standard initiator operation after reselection is automatically executed. This command continuously executes combinations of multiple TRANSFER commands.

Setting necessary before command generation:

		TOMD register + Transfer mode
		BTCL, BTCM and BTCH registers
		+ No. of data transfer bytes
Operation	:	The command processing sequence

on : The command processing sequence is as follows.

(a) Data transmission/reception TRANSFER command

(b) Status reception

TRANSFER command-2

(c) Command complete message reception TRANSFER command-3

However, the identify message cannot automatically be received. Thus, if the reselect target requests the message-in phase before this command is issued, it is necessary to check which logical unit has been reselected by issuing the TRANSFER command to the initiator and fetching the identify message.

Operation in each sequence is described below.

(1) Data transmission/reception
 (corresponding to TRANSFER command
 operation)

After the command is written, transmission/reception of data with the number of transfer data bytes set using Cl and CO is started with the BTCH, BTCM and BTCL registers via the host FIFO within a maximum of 16 clock cycles. This operation is equivalent to that of the TRANSFER command.

The data transfer direction is specified by the \overline{I}/O signal on the SCSI bus. Processing proceeds to (2) upon termination of the transfer of the set number of transfer data bytes. When the number of data transfer bytes is set to 0 (000000H to BTCH, BTCM and BTCL), data transmission/ reception is not carried out and processing proceeds to (2) except when Cl = 1 and CO = 1. (2) SCSI-2 status reception
 (corresponding to TRANSFER command
 operation)

1-byte SCSI status reception corresponding to TRANSFER command operation is started. The received SCSI status is stored in the TST register. Upon successful reception of the SCSI status, processing proceeds to (3).

(3) Command complete message reception (corresponding to TRANSFER command operation)

> 1-byte message reception corresponding to TRANSFER command operation is started. The received command complete message is stored in the MSG register. Upon successful reception of the command complete message, processing proceeds to (4).

(4) Termination

After command complete message reception succeeds and a series of command processing sequences are terminated normally, the system waits for command reception in the DISCONNECT state after it has generated an interrupt request. Break operation : When the BREAK command is written, command processing is immediately suspended and an interrupt request is generated and the system waits for command reception in the INITIATOR state. The EOP signal remains active during the DMA service after breaking.

Abnormal termination:

o Processing

Command processing is suspended and an interrupt request is generated and the system waits for command reception in the INITIATOR state.

o Command generating condition

- . FIFO overrun/underrun If host FIFO overrun/underrun is detected during data transfer
- . Synchronous transfer offset error If the $\overline{\text{REQ}}$ and $\overline{\text{ACK}}$ signal offset values get out of the set range during data transfer in the synchronous transfer mode
- . SCSI bus parity error If a parity error is detected in the data, status or message read from the SCSI bus. When a parity error is detected, the ATN signal is automatically set.

. CPU bus parity error If a parity error is detected in the data written from the CPU bus. When a parity error is detected, the ATN signal is automatically set.

5-14

. REQ/ACK timeout error If the information transfer handshake operation continues to be paused for more than the period set using the RATOUT register. . Information transfer phase error If the bus phase changes during information transfer or the bus phase is different from one assumed from the command sequence.

Service Request : In the command complete message receive sequence, a 1-byte message is received. The uPD72611 reads the message from the SCSI bus and simultaneously transfers it to the MSG register and decodes it. Except for the command complete message, the transfer operation is terminated with the ACK signal remaining active and a service interrupt request is issued to the CPU. The CPU reads and decodes the message stored in the MSG register as interrupt servicing and then decides to accept or reject the message. To accept the message, the CPU must immediately complete handshaking by the RESET ACK command. To reject the message, the CPU must activate the ATN signal by the SET ATN command and then complete handshaking by the RESET ACK command.

Operation upon parity error detection:

If PERP bit of EXMOD register has not been set
If a parity error is detected, command execution is immediately suspended and an interrupt request is generated. At this point the system waits for command reception in the INITIATOR state. And during DMA service after error detection, the EOP signal remains active. Upon detection of a parity error, the ATN signal is automatically set.
If PERP bit of EXMOD register has been set
If a parity error is detected during

information transfer, the transfer operation continues until the end of the phase. After termination of the transfer, whether a parity error has occurred or not is checked. If a parity error has occurred, an interrupt request is generated and the system waits for command reception in the INITIATOR state. Occurrence of a parity error can be checked by reading the EXST register. The parity error generated phase can be checked by reading the TP register.

Interrupts to be set upon termination of command execution (except reset and break during execution)

> . Command normal termination interrupt If a parity error occurs upon normal termination or with PERP bit set

- . Invalid command interrupt If command is written with the uPD72611 placed in a state other than initiator.
- . Host FIFO overrun/underrun interrupt If an FIFO overrun/underrun occurs during command execution
- . Synchronous transfer offset error interrupt

If a synchronous transfer offset error occurs during command execution . SCSI bus parity error interrupt

- If a parity error is detected in the data received from the SCSI bus
- . CPU bus parity error interrupt If a parity error is detected in the data received from the CPU bus
- . $\overline{\text{REQ}}/\overline{\text{ACK}}$ timeout error interrupt If a $\overline{\text{REQ}}/\overline{\text{ACK}}$ timeout error occurs
- . Information transfer phase error interrupt

If the phase changes during command execution or a phase different from the expected phase is generated . SCSI reset condition interrupt

If pending has occurred before command generation or a reset condition is set during command execution. In the former case, since a command is acknowledged, another interrupt is generated after the SCSI reset condition interrupt.

- . Disconnected interrupt If pending has occurred before command generation or the target has released the bus during command execution. In the former case, an invalid command interrupt is generated after the disconnected interrupt.
- . Message receive interrupt If a message except the command complete message is received in the message receive phase.

Execution phase code:

	TP7 to TPO HEX				כ		HEX	Execution Phase				
0	0	1	1	0	1	0	1	35H	Data transmit/receive phase			
0	0	1	1	0	1	1	0	36H	Status receive phase			
0	0	1	1	0	1	1	1	37H	Command complete message receive phase			

<AUTO TARGET 2 command>

Туре	:	С								
Command code	:	7							0	
		0	0	1	1	0	0	0	1]

State transition: T + D, T

<u>Outline</u> : This is a command to automatically execute the standard sequence to terminate the SCSI-2 command which the target has acknowledged from the initiator.

5-18

This command automatically executes two SEND command processing to be executed to terminate the SCSI-2 command acknowledged from the initiator.

Setting necessary before command generation:

MSG register + Command complete message STS register + Terminate status

<u>Operation</u> : The command processing sequence is as follows.

- (a) Terminate status transmission SEND command-1 (MG = 0, CD = 1)
- (b) Command complete message transmission SEND command-2 (MG = 1, CD = 1)

Operation in each sequence is described **below.**

(1) Terminate status transmission (corresponding to SEND command operation)

> When a command is written, 1-byte status transmission corresponding to SEND command operation is started within a maximum of 12 clock cycles. Upon successful status transmission, processing proceeds to (2).

(2) Command complete message transmission (corresponding to SEND command operation)

> 1-byte message transmission corresponding to SEND command operation is started. Upon successful message transmission, processing proceeds to (3).

(3) Termination

After message transmission succeeds and a series of processing sequences are terminated normally, the system waits for command reception in the DISCONNECT state after it has carried out processing corresponding to DISCONNECT command operation to release the SCSI bus and generated an interrupt request.

<u>Break operation</u>: When the BREAK command is written during command execution, command processing is immediately suspended and an interrupt request is generated and the system waits for command reception in the TARGET state.

Abnormal termination:

o Processing

Command processing is suspended and an interrupt request is generated and the system waits for command reception in the TARGET state.

5-20

- o Command generating condition
 - . Invalid command
 - If a command has been generated in the DISCONNECT and INITIATOR state.
 - . CPU bus parity error
 - If a parity error has been detected in the command code written from the CPU bus.
 - . REQ/ACK timeout error
 - The information transfer handshake operation has not proceeded for more than the period set using the RATOUT register.

Interrupts to be set upon execution termination (except for reset and break during execution)

- . Command normal terminate interrupt This interrupt is generated in the following cases. Each interrupt is identified by the TP register value.
 - (1) Normal termination (TP = A3H)
 - 2 If ATN signal becomes active after transmission of terminate status (TP = AlH)
 - (3) If ATN signal becomes active after transmission of command complete message (TP = A2H)
- . Invalid command interrupt If a command is written with the uPD72611 placed in a state other than target state.
- . Host FIFO overrun/underrun interrupt If a host FIFO overrun/underrun occurs during command execution
- . CPU bus parity error interrupt If a parity error is detected in the data received from the CPU bus

5-21

REQ/ACK timeout error interrupt If REQ/ACK timeout error occurs
SCSI reset condition interrupt If pending has occurred before command generation or a reset condition is set during command execution. In the former case, since the uPD72611 is in the DISCONNECT state, an invalid command interrupt is generated after the SCSI reset condition interrupt.

Execution phase code:

	TP7	to TPO	HEX	Execution Phase
1	0 1	00001	Alh	Terminate status transmit phase
1	01	00010	A2H	Command complete message transmit phase
1	0 1	00011	АЗН	Disconnect state

(1) System configuration example



(2) External differential driver configuration example







CHAPTER 7. ELECTRICAL SPECIFICATIONS (TARGET)

NOTE: These specifications are target values and the specifications of samples and volume products may differ from them.

Absolute Maximum Ratings (Ta = 25°C)

Parameter	Symbol	Test Conditions	Rating	Unit
Power supply voltage	V _{DD}		-0.5 to +7.0	v
Input voltage	v _I		-0.5 to V_{DD} +0.5	v
Output voltage	v _o		-0.5 to V_{DD} +0.5	v
Operating temperature	T _{opt}		-10 to +70	°c
Storage temperature	^T stg		-65 to +150	°c

```
DC Characteristics (Ta = -10^{\circ}C to +70^{\circ}C, V_{DD} = +5.0 \text{ V} \pm 10\%)
```

CPU interface signal pins

INT, IORD, IOWR, A2 & A3, A0/BE2 & A1/BE3, BE0/UBE, BE1, CS, D0 to D31, DP0 to DP3, DMARQ, DMAAK, EOP, RESET, 16B, 32B, CLK, RSTO*, BSYO*, SELO*, IDSTR*, INIT*, TGT*, SBOE*, SBIE*

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Input voltage high	V _{IH1}		2.2	V _{DD} +0.5	V
Input voltage low	V _{IL1}		- 0.5	0.8	v
CLK input voltage high	V _{IH3}		3.3	V _{DD} +0.5	v
CLK input voltage low	V _{IL2}		- 0.5	0.6	v
Output voltage high	v _{oh}	I _{OH1} = -400 uA	0.7 V _{DD}		v
Output voltage low	V _{OL1}	I _{OL1} = 2.5 mA		0.4	v
Input leakage current high	I _{LIH1}	V _I = V _{DD}		10	uA
Input leakage current low	I _{LIL1}	$v_{I} = 0 V$		-10	uA
Output leakage current high	I _{LOH1}	$v_0 = v_{DD}$		10	uA
Output leakage current low	ILOL	V ₀ = 0 V		-10	uA
Supply current	I _{DD}	At 20 MHz operation		120	mA

*: These are SCSI interface signal pins. Their DC characteristics are the same as those of the CPU interface.

SCSI interface signal pins

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Input volt age high	V _{IH2}		2.0	V _{DD} +0.5	v
Input voltage low	V _{IL2}		-0.5	0.8	v
Input hysteresis	V _{HI}		0.2		v
Output voltage low	V _{OL2}	I _{OL2} = 48 mA		0.5	v
Input leakage current high	I _{LIH2}	$v_{I} = v_{DD}$		0.1	mA
Input leakage current low	ILIL2	V _I = O V		-0.1	mA
Output leakage current high	I _{LOH2}	V _O = V _{DD}		0.25	πА

SBO to SB7, SBP, RST, BSY, SEL, MSG, C/D, I/O, ATN, ACK, REQ

Capacitance (Ta = $25^{\circ}C$, V_{DD} = 0 V)

Host bus interface

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Input capacitance	cI	f = 1 MHz Unmeasured pips		20	pF
Output capacitance	с _о	returned to 0 V		20	pF
I/O capacitance	C _{IO1}			20	pF

SCSI bus interface

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
I/O capacitance	с ₁₀₂	f = 1 MHz, unmeasured pins returned to 0 V		20	pF

AC Characteristics (Ta = -10° C to $+70^{\circ}$ C, V_{DD} = $+5 \text{ V} \pm 10\%$)

Host bus interface

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
CLK input cycle time	^t CYK		50	125	ns
CLK input high-level width	^t KKH		20		ns
CLK input low-level width	^t KKL		20		ns
CLK input rise time	^t KR			10	ns
CLK input fall time	^t KF			10	ns
RESET low-level width	tRSRSL		16		t _{CYK}
$\overline{\text{CS}}$ setup time (to $\overline{\text{IORD}}$ +)	tSCSR		0		ns
$\overline{\text{CS}}$ hold time (from $\overline{\text{IORD}}$ \uparrow)	t _{HRCS}		0		ns
Address setup time (to IORD+)	^t SAR		10		ns
Address hold time (from IORD +)	t _{HRA}		0		ns
DMAAK setup time (to IORD+)	^t SDAR		0		ns
DMAAK hold time (from IORD †)	t _{HRDA}		0		ns
IORD low-level width	tRRL		50		ns
IORD+, IOWR+ recovery time from IORD+	^t RVR		50		ns
Data output delay time from IORD+	tDRD			35	ns
Data float time from IORD †	t _{FRD}		0	30	ns
DMARQ + delay time from IORD +	^t DRDQ			60	ns
$\overline{\text{CS}}$ setup time (to $\overline{\text{IOWR}}$ +)	tscsw		0		ns
CS hold time (from IOWR↑)	tHWCS		0		ns

(to be continued)

(cont'd)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Address setup time (to IOWR+)	^t saw		10		ns
Address hold time (from IOWR ⁺)	^t HWA		0		ns
DMAAK setup time (to IOWR+)	^t sdaw		0		ns
DMAAK hold time (from IOWR ⁺)	^t HWDA		0		ns
IOWR low-level width	twwl		50		ns
IORD+, IOWR+ recovery time from IOWR+	^t RVW		50		ns
Data setup time (to IOWR↑)	tsdw		35		ns
Data hold time (from IOWR [↑])	thwD		5		ns
DMARQ↑ delay time from IOWR↑	^t DWDQ			60	ns
EOP↑ delay time from IORD↑	tDRE			40	ns
EOP+ delay time from IOWR+	tDWE			40	ns
INT+ delay time from IORD↑	tDRI			40	ns
INT+ delay time from IOWR+	t _{DWI}			40	ns
INT + recovery time from INT +	t _{IIL}		2		t _{CYK}

.

.

SCSI bus interface

Arbitration timing

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
BSY↓ response time from bus free detection	^t DBFBY		27		t _{CYK}
BSY↓ output delay time from ID output	^t DIDBY1		1		tCYK
SEL↓ output delay time from BSY↓	^t DBYSL1		45		tCYK
ID output delay time from bus free detection	^t DBFID		26		t _{CYK}
SBIE + output delay time from BSY+, SEL+	^t DBFIE	When a differential driver is used	24		tCYK
SBIE↓ output delay time from IDSTR↑	tDSTIE		1		t _{CYK}
BSYO [↑] , ID output delay time from SBIE [↑]	^t DIEID1		2		tCYK
IDSTR† output delay time from ID	tDIDST		1		t _{CYK}
BSY + output delay time from BSYO ⁺	^t DBOBY1		1		tcyk
SELO↑ output delay time from BSY↓	t _{DBYSO}		44		tCYK
SEL + output delay time from SELO ⁺	tdsosl		1		tCYK

Selection timing (with initiator)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ID output delay time from SEL+	t _{DSLID1}		26		^t CYK
ATN↓ output delay time from SEL↓	^t DSLAT1		25		t _{CYK}
BSY↑ output time from ATN↓	^t DATBY		3		tCYK
BSY↓ input valid delay time from BSY↑	^t DBYBY1		8		tCYK
SEL↑ response time from BSY↓	tDBYSL2		6		tCYK
BSY↑ output delay time from ID output	^t DIDBY2		2		tCYK
INIT† output delay time from SEL+	^t DSLIN1	When a differential driver is used	24		tcyk
ATN output delay time from INIT [↑]	t _{DINAT1}		1		tCYK
SBIE↑ output delay time from SEL↓	^t DSLIE1		25		tCYK
ID output delay time from SBIE [↑]	t _{DIEID2}		1		tCYK
SBIE+ output delay time from SBOE+	t _{DOEIE1}		1		tCYK
SBOE↑ output delay time from SBIE↑	t _{DIE0E1}		1		tCYK
SBOE+ response time from BSY+	t _{DBYOE1}		6		tCYK
IDSTR+ output delay time from SBIE+	t _{DIEST1}		1		t _{CYK}
BSY0+ output delay time from BSY+	t _{DBYBO1}		1		t _{CYK}
SELO+ output delay time from SEL↑	t _{DSLS01}		1		t _{CYK}

Selection timing (with target)

.

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
BSY hold time (from SEL+)	t _{HSLBY1}		0		ns
ID setup time (to $\overline{\text{BSY}}$ †)	tSIDBY1		0		ns
BSY+ output delay time from BSY↑	^t DBYBY2		9		t _{CYK}
ID hold time (from $\overline{BSY} +$)	t _{HBYID1}		0		ns
$\overline{\text{SEL}}$ hold time (from $\overline{\text{BSY}}$ +)	t _{HBYSL1}		0		ns
$\overline{\text{ATN}}$ setup time (to $\overline{\text{SEL}}$ †)	tSATSL		0		ns
Target output delay time from SEL↑	^t DSLTG1		3		^t CYK
BSYO↑ response time from BSY↑	tDBYB02	When a differential driver is used	8		tCYK
BSY+ delay time from BSYO ⁺	tDBOBY2		1		tCYK
TGT [↑] output response time from SEL [↑]	^t DSLTT1		2		tCYK
Target output delay time from TGT [†]	t _{DTTTG1}		1		t _{CYK}

Reselection timing (with initiator)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
BSY hold time (from SEL+)	t _{HSLBY2}		0		ns
ID setup time (to \overline{BSY})	t _{SIDBY2}		0		ns
$\overline{I}/0$ setup time (to \overline{BSY})	tSIOBY		0		ns
ATN output delay time from SEL↑	^t DSLAT2		3		^t CYK
BSY + output delay time from BSY +	tDBYBY3		9		^t CYK
ID hold time (from \overline{BSY} +)	t _{HBYID2}		0		ns
SEL hold time (from BSY+)	tHBYSL2		0		ns
BSY † output delay time from SEL †	tDSLBY		2		^t CYK
BSY0 + response time from BSY +	tdbyb03	When a differential driver is used	8		tCYK
BSY + delay time from BSY0↑	tdboby3		1		t _{CYK}
INIT + output response time from SEL +	tDSLIN2		2		^t CYK
BSY0 + output delay time from BSY +	t _{DBYB04}		1		tCYK
ATN output delay time from INIT ⁺	tDINAT2		1		^t CYK

Reselection timing (with target)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ID output delay time from SEL +	t _{DSLID2}		26		t _{CYK}
Target output delay time from SEL+	tDSLTG2		25		^t CYK
BSY + delay time from I/O output	^t DIOBY		2		tCYK

(to be continued)

(cont'd)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
BSY ↓ input valid delay time from BSY ↑	^t DBYBY4		8		tcyk
SEL↑ delay time from BSY↓	tDBYSL3		6		^t CYK
SEL↑ delay time from BSY (target)↓	^t DBYSL4		3		t _{CYK}
BSY↑ output delay time from ID output	^t DIDBY3		2		tCYK
I/O output delay time from SEL↓	^t DSLIO		25		tCYK
Target output delay time from TGT↑	tDTTTG2	When a differential driver is used	1		tCYK
TGT↑ output delay time from SEL↓	^t DSLTT2		24		tCYK
SBIE↑ output delay time from SEL↓	^t DSLIE2		25		tcyk
ID output delay time from SBIE↑	t _{DIEID3}		1		^t CYK
SBOE↑ output delay time from SBIE↑	^t DIEOE2		1		tCYK
IDSTR↓ output delay time from SBIE↑	^t DIEST2		1		tCYK
SBOE+ delay time from BSY+	tDBYOE2		3		tCYK
SBIE↓ delay time from SBOE↓	tDOEIE2		1		tCYK
BSY0 + output delay time from BSY +	t _{DBYB05}		1		tCYK
BSYO↑ response time from BSY↓	t _{DBYB06}		2		tCYK
BSY + delay time from BYSC +	^t DBOBY4		1		tCYK
SELO↓ delay time from SEL↑	tDSLS02		1		tCYK

Asynchronous mode initiator receive timing (Data-in, status and message-in phases)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Phase input valid delay time from SEL †	^t DSLPH1		0		ns
Data float delay time from Ī/O↓	^t FIOD1		0		ns
Phase setup time (to REQ+)	^t SPHRQ1		400		ns
Data setup time (to $\overline{\text{REQ}}$ +)	t _{SDRQ1}		5		ns
ACK+ output delay time from REQ+	^t DRQAK1		0		ns
Data hold time (from ACK+)	^t HAKD1		0		ns
$\overline{\text{REQ}}$ hold time (from $\overline{\text{ACK}}$ +)	t _{HAKRQ1}		0		ns
ACK + output delay time from REQ +	^t drqak2		0		ns
Phase hold time (from ACK+)	^t HAKPH1		0		ns
SBOE+ output delay time from I/0+	t _{DIOOE1}	When a differential driver is used	0		ns
SBIE↓ output delay time from SBOE↓	tDOEIE3		1		t _{CYK}

Asynchronous mode target transmit timing (Data-in, status and message-in phases)

•

•

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Phase output delay time from SEL †	t _{DSLPH2}		2		tcyk
Data output delay time from I/0+	^t DIOD1		1		tCYK
Phase setup time (to REQ+)	^t SPHRQ2		8		^t CYK
Data setup time (to $\overline{\text{REQ}} \downarrow$)	t _{SDRQ2}		55		ns
ACK↓ input valid delay time from REQ↓	tdrqak3		0		ns
REQ↑ output delay time from ACK↓	^t DAKRQ1		0		ns
Data hold time (from ACK +)	t _{HAKD2}		0		ns
\overline{ACK} hold time (from \overline{REQ} +)	t _{HRQAK1}		0		ns
REQ ↓ output time from ACK ↑	tDAKRQ2		55		ns
$\frac{\text{Phase hold time (from }}{\text{ACK}^{\dagger})}$	t _{HAKPH2}		2		tCYK
SBIE + output delay time from T/0+	t _{DIOIE1}	When a differential driver is used	0		ns
SBOE † output delay time from SBIE †	t _{DIEOE3}		1		t _{CYK}

Asynchronous mode initiator transmit timing (Data-in, status and message-in phases)

.

.

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Phase input valid delay time from SEL†	^t dSLPH3		0		ns
Data output delay time from I/0†	^t DIOD2		3	•	tCYK
Phase setup time (to REQ+)	^t SPHRQ3		400		ns
Data setup time (to \overline{ACK} +)	^t SDAK1		55		ns
ACK↓ output delay time from REQ↓	^t drqak4		55		ns
Data hold time (from REQ †)	^t HRQD1		0		ns
$\overline{\text{REQ}}$ hold time (from $\overline{\text{ACK}}$ +)	tHAKRQ2		0		ns
ACK [↑] output delay time from REQ [↑]	tdrqak5		0		ns
Phase hold time (from ACK+)	^t HAKPH3		0		ns
SBIE + output delay time from 1/0 +	^t DIOIE2	When a differential driver is used	2		tCYK
SBOE † output delay time from SBIE †	t _{DIE0E4}		1		tCYK

.

Asynchronous mode target receive timing

(Data-in, status and message-in phases)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Phase output response time from SEL†	^t DSLPH4		2		t _{CYK}
Data float delay time from T/0 †	^t FIOD2		0		ns
Phase setup time (to REQ+)	^t SPHRQ4		8		t _{CYK}
Data setup time (to ACK+)	t _{SDAK2}		5		ns
ACK+ input valid delay time from REQ +	^t drqak6		0		ns
REQ↑ output delay time from ACK↓	^t dakrq3		0		ns
Data hold time (from REQ+)	^t HRQD2		0		ns
\overline{ACK} hold time (from $\overline{REQ}\uparrow$)	tHRQAK2		0		ns
REQ + output delay time from ACK+	^t dakrq4		0		ns
Phase hold time (from ACK ⁺)	^t HAKPH4		2		tCYK
SBIE+ output delay time from SBOE+	tDOEIE4	When a differential driver is used	1		tCYK
SBOE+ output delay time from T/0+	tDIOOE2		0		ns

Synchronous	mode	initiator	receive	timing	(Data-in	phase)
-------------	------	-----------	---------	--------	----------	--------

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Phase input valid delay time from SEL †	tDSLPH5		0		ns
Data float delay time from T/O +	^t FIOD3		0		ns
Phase setup time (to REQ+)	^t SPHRQ5		400		ns
Data setup time (to REQ↓)	t _{SDRQ3}		5		ns
Data hold time (from REQ +)	^t hrqd3		5		ns
REQ input low-level width	t _{RQRQL1}		50		ns
REQ + recovery time from REQ +	t _{RVRQ1}		2		t _{CYK}
REQ input cycle time	tRQCY1		4		tCYK
ACK output low-level width	t _{AKAKL1}		2		tCYK
Phase hold time (from ACK +)	thakph5		0		ns
$\frac{\overline{ACK}}{\overline{ACK}} \neq \text{recovery time from}$	t _{RVAK1}		2 to 16		tCYK
SBOE + output delay time from I/0+	tDIOOE3	When a differential driver is used	0		ns
SBIE + output delay time from SBOE +	tDOEIE5		1		tCYK

.

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Phase output delay time from SEL↑	^t dSLPH6		2		tCYK
Data output delay time from I/0 +	^t DIOD3		1		t _{CYK}
Phase setup time (to REQ+)	^t SPHRQ6		8		t _{CYK}
Data setup time (to $\overline{\text{REQ}}$ +)	t _{SDRQ4}		55		ns
Data hold time (from REQ↓)	^t hrqd4		2		^t CYK
REQ output low-level width	trorol2		2		t _{CYK}
ACK input low-level width	tAKAKL2		50		ns
ACK↓ recovery time from ACK↑	^t rvak2		2		tCYK
ACK input cycle time	t _{AKCY1}		4		tCYK
Phase hold time (from ACK †)	^t HAKPH6		1		tCYK
REQ + recovery time from REQ +	t _{RVRQ2}		2 to 16		tCYK
SBIE↑ output delay time from I/0↓	t _{DIOIE3}	When a differential driver is used	0		ns
SBOE [†] output delay time from SBIE [†]	t _{DIE0E5}		1		tCYK

Synchronous mode target transmit timing (Data-in phase)

Synchronous mode initiator transmit timing (Data-out phase)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Phase input valid delay time from SEL↑	^t DSLPH7		0		ns
Data output delay time from I/O↑	^t DIOD4		3		t _{CYK}
Phase setup time (to REQ +)	^t SPHRQ7		400		ns
Data setup time (to $\overline{\mathrm{ACK}} \mathbf{\downarrow}$)	tsdak3		55		ns
Data hold time (from ACK↓)	^t hakd3		2		t _{CYK}
REQ input low-level width	tRQRQL3		50		ns
REQ + recovery time from REQ +	^t RVRQ3		2		t _{CYK}
REQ input cycle time	trocy2		4		tCYK
ACK output low-level width	takakl3		2		t _{CYK}
Phase hold time (from ACK +)	^t HAKPH7		0		ns
ACK + recovery time from ACK ↑	^t rvak3		2 to 16		tCYK
SBIE † output delay time from I/0†	tDIOIE4	When a differential driver is used	2		t _{CYK}
SBOE [↑] output delay time from SBIE [↑]	t _{DIE0E6}		1		tCYK

Synchronous mode target receive timing (Data-out phase)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Phase output delay time from SEL ⁺	^t DSLPH8		2		tCYK
Data float delay time from 1/0 ⁺	^t FIOD4		0		ns
Phase setup time (from REQ +)	^t SPHRQ8		8		t _{CYK}
Data setup time (to \overrightarrow{ACK} +)	^t SDAK4		5		ns
Data hold time (from ACK+)	^t hakd4		5		ns
REQ output low-level width	^t rqrql4		2		t _{CYK}
ACK input low-level width	t _{AKAKL4}		50		ns
ACK + recovery time from ACK +	t _{RVAK4}		2		tCYK
ACK input cycle time	tAKCY2		4		tCYK
Phase hold time (from ACK †)	^t hakph8		1		tCYK
REQ↓ recovery time from REQ↑	^t RVRQ4		2 to 16		tCYK
SBOE↓ output delay time from 1/0 ↑	t _{DIOOE4}	When a differential driver is used	0		ns
SBIE↓ output delay time from SBOE↓	tDOEIE6		1		t _{CYK}

•

High-speed synchronous mode initiator receive timing (Data-in phase)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Phase input valid delay time from SEL †	t _{DSLPH9}		0		ns
Data float delay time from I/0+	^t FIOD5		0		ns
Phase setup time (to REQ+)	^t SPHRQ9		400		ns
Data setup time (to $\overline{\text{REQ}} \downarrow$)	tSDRQ5		5		ns
Data hold time (from REQ +)	^t HRQD5		5		ns
REQ input low-level width	tRQRQL5		30		ns
REQ + recovery time from REQ +	t _{RVRQ5}		1		t _{CYK}
REQ input cycle time	t _{RQCY3}		2		t _{CYK}
ACK output low-level width	takakl5		1		t _{CYK}
Phase hold time (from ACK †)	^t hakph9		0		ns
ACK + recovery time from ACK +	^t rvak5		1 to 8		tCYK
SBOE + output delay time from T/O+	t _{DI00E5}	When a differential driver is used	0		ns
SBIE + output delay time from SBOE +	tDOEIE7		1		tCYK

7-19

.
High-speed synchronous mode target transmit timing (Data-in phase)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Phase output delay time from SEL †	^t DSLPH10		2		tCYK
Data output delay time from 1/0↓	^t DIOD5		1		tCYK
Phase setup time (to REQ+)	^t SPHRQ10		8		^t CYK
Data setup time (to REQ↓)	^t SDRQ6		25		ns
Data hold time (from REQ+)	^t hrqd6		1		tCYK
REQ output low-level width	^t rorol6		1		tсук
ACK input low-level width	^t akakl6		30		ns
ACK + recovery from ACK+	^t rvak6		1		t _{CYK}
ACK input cycle time	takcy3		2		t _{CYK}
Phase hold time (from ACK [↑])	^t HAKPH10		1		tсук
REQ ↓ recovery time from REQ ↑	^t rvrq6		1 to 8		^t CYK
SBIE [↑] output delay time from T/0+	^t DIOIE5	When a differential driver is used	0		ns
SBOE † output delay time from SBIE †	t _{DIE0E7}		1		tCYK

~

High-speed synchronous mode initiator transmit timing (Data-out phase)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Phase input valid delay time from SEL↑	t _{DSLPH11}		0		ns
Data output delay time from I/O+	^t DIOD6		3		t _{CYK}
Phase setup time (to REQ +)	^t SPHRQ11		400		ns
Data setup time (to $\overline{ACK} \downarrow$)	^t SDAK5		25		ns
Data hold time (from ACK+)	^t hakd5		1		t _{CYK}
REQ input low-level width	tRQRQL7		30		ns
REQ + recovery time from REQ +	^t RVRQ7		1		t _{CYK}
REQ input cycle time	t _{RQCY4}		2		t _{CYK}
ACK output low-level width	t _{AKAKL7}		1		t _{CYK}
Phase hold time (from ACK +)	t _{HAKPH11}		0		ns
ACK + recovery time from ACK +	^t rvak7		1 to 8		tcyk
SBIE † output delay time from T/0 †	^t DIOIE6	When a differential driver is used	2		tCYK
SBOE + output delay time from SBIE +	t _{DIE0E8}		1		tCYK

•

~

.

.

High-speed synchronous mode target receive timing (Data-out phase)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Phase output delay time from SEL↑	^t DSLPH12		2		tCYK
Data float delay time from I/O↑	^t FIOD6		0		ns
Phase setup time (to REQ+)	^t SPHRQ12		8		t _{CYK}
Data setup time (to ACK+)	^t SDAK6		5		ns
Data hold time (from ACK+)	^t hakd6		5		ns
REQ output low-level width	^t rqrql8		1		tCYK
ACK input low-level width	takakl8		30		ns
ACK + recovery time from ACK ↑	^t rvak8		1		tCYK
ACK input cycle time	tAKCY4		2		tCYK
Phase hold time (from ACK +)	^t HAKPH12		1		^t CYK
REQ + recovery time from REQ↑	^t rvrq8		1 to 8		tCYK
SBOE + output delay time from 1/0+	^t DIOOE6	When a differential driver is used	0		ns
SBIE + output delay time from SBOE+	tDOEIE8		1		tCYK

-

. . .

Selection/reselection + Bus free

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
SEL† delay time from ID float	tDIDSL		4096		tCYK
Control float delay time from SEL↑	tfslctl		0		ns
SELO↓ delay time from SEL↑	t _{DSLS03}	When a differential driver is used	1		t _{CYK}
INIT↓ delay time from control float	tDCTLIN		1		tCYK
SBOE+ delay time from ID float	^t DIDOE		0		ns
SBIE + delay time from SBOE +	tDOEIE9		1		t _{CYK}

AC Timing Test Points (except CLK)

(a) CPU bus interface pin



(b) SCSI bus interface pin



Clock Timing





CPU Bus Read Timings



.



Other CPU Bus Timings











```
SCSI Bus Timings:
```

Arbitration



Selection (initiator)



*: Differential driver control signal

Selection (target)

.

.



Reselection (initiator)



*: Differential driver control signal

Reselection (target)



*1: Differential driver control signal

2: Target output

Asynchronous mode initiator reception (data-in, status and message-in phases)



*: Differential driver control signal

Asynchronous mode target transmission (data-in, status and message-in phases)



Asynchronous mode initiator transmission (data-in, status and message-in phases)



Asynchronous mode target reception (data-in, status and message-in phases)



Synchronous mode initiator reception (data-in phase)



*: Differential driver control signal



Synchronous mode target transmission (data-in phase)

Synchronous mode initiator transmission (data-out phase)



*: Differential driver control signal

Synchronous mode target reception (data-out phase)



High-speed synchronous mode initiator reception (data-in phase)



*: Differential driver control signal



High-speed synchronous mode target transmission (data-in phase)

*: Differential driver control signal

High-speed synchronous mode initiator transmission (data-out phase)



*: Differential driver control signal



High-speed synchronous mode target reception (data-out phase)

*: Differential driver control signal

Selection/reselection + bus free



- *1: Differential driver control signal
 - 2: $\overline{\text{ATN}}$ and $\overline{\text{ACK}}$ to be output by the initiator or \overline{I}/O , \overline{C}/D , MSG and $\overline{\text{REQ}}$ to be output by the target

7-44

CHAPTER 8. PACKAGE INFORMATION

100-Pin Plastic QFP (Unit: mm)



CHAPTER 9. RECOMMENDED SOLDERING CONDITIONS

Soldering and mounting for this product have not yet been defined. Contact our sales man.

,

. .

(



MCLE HIS STREET Mountain View, CA 94039 TEL 415-960-6000 TLX 3715792

@1991 NEC Electronics Inc./Printed in U.S.A.

For literature, call toll-free 8 a.m. to 4 p.m. Pacific time: 1-800-632-3531

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics. Terms and Conditions of Sale only. NEC Electronics inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics linc, makes no warranty of merchantability or fitness for any purpose. NEC Electronics inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current information contained in this document.