microcomputer development systems and subsystems

OMPUTER

DLA Semiconductors

microcomputer development systems and subsystems

Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

EXbug, EXORciser, EXORdisk, EXORprint, EXORterm, MDTL, MECL, MICRObug are trademarks of Motorola Inc.

Copyright Motorola Inc., 1979 "All Rights Reserved"

Printed in Switzerland

EUROPEAN MOTOROLA SEMICONDUCTOR SALES OFFICES

ITAL Y

DENMARK

Motorola A/S Gladsaxevej 370 2860 Soborg Tel. (01) 67 44 22 FRANCE Motorola Semiconducteurs S.A. Motorola Semiconducte Headquarter 15-17, avenue de Ségur 75007 Paris Tel. 551 50 61

Tel. (76) 90 22 81

WEST GERMANY Motorola GmbH, Geschäftsbereich Halbleiter Headquarter Münchner-Strasse 18 8043 Unterföhring Tel. (089) 92 481

Sales Offices Hans-Böckler-Strasse 30 3012 Langenhagen — Hannover Tel. (0511) 78 20 37/38 Virnsbergerstrasse 43 8500 Nürnberg Tel. (0911) 6 57 61

Stralsunder Strasse 1 7032 Sindelfingen Tel (0703) 18 30 74/75

Abraham Lincoln-Strasse 28 6200 Wiesbaden Tel. (06121) 76 19 21

HOLLAND Motorola B.V. Emmalaan 41 Utrecht Tel. (030) 51 02 07 Motorola S.p.A Headquarter Via Ciro Menolti 11 20129 Milano Tel. 738 61 41/2/3 Motorola S.p.A. Divisione Semiconduttori Via del Barroccio 2 40138 Bologna Tel (051) 53 34 46

Sales Office Via Costantino Maes 68 00162 Roma — Tel 831 47 46

NORWAY Motorola A/B (Service Office) Brugt 1 Oslo 1 - Tel (02) 41 91 40 SOUTH AFRICA Motorola South Africa (Pty) Ltd. P O Box 39586 Bramley 2018 Tel 786 11 84

SPAIN Motorola Espana S.A. Capitan Haya 55 Madrid 20 — Tel. 279 08 02

SWEDEN VEDEN Motorola AB. Virebergsvægen 19 17140 Solna – Tel. (08) 82 02 95

SWITZERI AND Mitzencand Motorola Semiconductor Products S.A. Aite Landstrasse 101 8702 Zollikon — Tel. (01) 65 56 56

PORTUGAL

UNITED KINGDOM

Motorola Ltd. Headquarter York House, Empire Way Wembley Middlesex Tel. (01) 902 88 36 Sales Office 10-12, Mount Street, Television House Manchester M2 5WS, Lancs Tel. (61) 833 07 31/833 07 34 Sales Office Colvilles Road, Kelvin Estate East Kilbride, Scotland Tel. (3552) 3 91 01

HEADQUARTERS EUROPEAN OPERATIONS SWITZERLAND Motorola Inc. Semiconductor Group 16, chemin de la Voie-Creuse P.O. Box 8 — 1211 Genève 20 Tel. (022) 99 11 11

FRANCHISED MOTOROLA SEMICONDUCTOR DISTRIBUTORS

GREECE

AUSTRIA Elbatex GmbH Endresstrasse 54 — 1238 Wien Tel. (222) 88 56 11 BELGIUM Diode Belgium Rue Picard 202-204 — 1020 Bruxelles Tel. (02) 428 51 05 DENMARK Distributøren interelko Aps Hovedgaden 16 – 4622 Havdrup Tel. (03) 38 57 16 Field Oy Veneentekijantie 18 — 00210 Helsinki 21 Tel. (90) 692 25 77 FRANCE
 CE
 Elition
 Electronique

 Zone Industrielle de Kerscao/Brest
 29219 Le Relecci Kernuon – B.P. 16

 Tel. (89) 28 03 03
 Celalis S.A.

 Celalis S.A.
 S.3. rue Charles Frierot – 94250 Genhilly

 Tel. (9) 58 10 02
 Ets. F., Fatricite Soni (Main Office)

 2270 S.P. Preside - 0-3422 (S.E. F. English - 0-3422
 Ets. F. Fatriciter Soni (St.E. English - 0-3422)

 Tel. (7) 74 67 33
 Ets. F. Fatriciter S.A.
 Ets. F. Feutrier S.A. Avenue Laplace – Zone industrielle 13470 Carnoux Tel. (42) 82 16 41 Tel. (42) 82 16 41 Feutrier II de France 29, rue Ledru-Pollin — 92150 Suresnes Tel. (10) 772 46 46 Ets. Gros S.A. (Main Office) 13, rue Victor-Hugo — B.P. 63 59350 Saint-André-lez-Lille Tel. (20) 51 21 33 Ets. Gros S.A. 14. avenue do Général-Leclerc — 54000 Nancy Tel. (83) 35 17 35 Ets. Gros S.A. 5, rue Pascal — 94800 Villejuif Tel. (01) 678 27 27 S.C.A.I.B. S.A. 80, rue d'Arcueil — Silic 137 94523 Rungis Cedex Tel. (01) 687 23 13 Sté Commerciale Toutélectric (Main Office) 15-17, Boulevard Bonrepos — 31008 Toulouse Tel. (61) 62 11 33 Sté Commerciale Toutélectric 80-83, quai des Queyries — 33100 Bordeaux Tel. (56) 86 50 31 GERMANY

Alfred Neye — Enatechnik GmbH Schrillerstrasse 14 — D-2085 Quickborn/Hamburg Tel. (04106) 6121 Tel. (04106) 6121 Alfred Neye — Enstechnik GmbH Brunowstrasse 7 — D-1000 Berlin 27 Tel. (030) 433 30 52 Tel. (030) 433 30 52 Alfred Neye — Enstechnik GmbH Hildesheimerstrasse 31 — D-3000 Hannover Tel. (051) 18 60 86 Alfred Neye — Enstechnik GmbH Birkenstrasse 107 — D-4000 Dusseldorf Tel. (0211) 66 61 45 .ver. (U211) 86 61 45 Alfred Neys – Enslechtik GmbH Theinstrasse 24 – 0.6100 Darmstadt Tel. (06151) 264 46 Alfred Neys – Enslechnik GmbH Breitwissenstrasse 25 – D.7000 Stuttgart 80 Tel. (0711) 73 63 57 ret. (U/11) /3 63 57 Alfred Neye — Enatechnik GmbH Maria-Theresia-Strasse 6 — D-8000 Munchen 80 Tel. (089) 47 30 23 Distron GmbH & Co. Behaimstrasse 3 -- D-1000 Berlin 10 Tel. (030) 342 10 41/45

EBV Elektronik Vertriebs-GmbH (Main Office) Oberweg 6 — D-8025 Unterhaching Tel. (089) 611 051 EBV Elektronik Vertriebs-GmbH In der Meineworth 9 a – D-3006 Burgwedel 1/Hannover Tei (05139) 5038 Tei (05139) 5038 EBV Elektronik Vertriebs-GmbH Oststrasse 129 – D 4000 Dusseldorf Tel. (0211) 8 48 46 EBV Elektronik Vertriebs-GmbH Myliusstrasse 54 – D 6600 Frankfurt 1 Tei (0511) 72 04 16 EBV Elektronik Vertriebs-GmbH Alexanderstrasse 42 – D-7000 Stuttgart 1 Tel (0711) 24 74 81 Jermyn GmbH Postfach 1180 - D-6277 Camberg Tel (06434) 23-1 Ter (00439) 25-1 Jermyn GmbH Baumgartenring 32 -- D-7403 Ammerbuch 1 Ter (07073) 6041/6042 Jermyn GmbH Rathelbeckstrasse 282 --- D.4000 Dusseldori 12 Tel. (0211) 20 30 94/20 30 95 Tel (0211) 20 30 94/20 30 95 MUTRON, Muller & Co. KG Bornstiasse 22 - D 2800 Bremen 1 Tel (0241) 304 85 MUTRON, Muller & Co. KG MUTRON, MULLE RTG, E. Springorum GmbH + Co. (Main Office) Postfach 426 ··· D 4600 Dortmund 1 Tel. (0231) 5 49 51 RTG, E. Springorum GmbH + Co. Ungererstrasse 43 D-8000 Munchen 40 Tei (089) 36 65 00 RTG, E. Springorum GmbH + Co. Reutinger Strasse 87 D-7000 Stuttgart-Degerloch Ter (0711) 76 64 28 rer (v/TI) /0 04 co RTG, E. Springorum GmbH + Co. Mendelssohn-Bartholdy Strasse 6 — D-6200 Wiesbaden Tel (06121) 52 73 09 rei (06121) 52 73 09 Construction Schen SASCO Vartrieb von elektronischen Bauelementen GmbH (Man Office) Hermann Oberth Strasse 15 – D 8011 Putzbrunn b Munchen Tei (809) 64 11 201 SASCO Vartrieb von fektronischen Bauelementen GmbH Seit (2150) 14 33 – 4000 Dusseldor//Meerbusch 3 Tei (82150) 14 33 – 4000 Dusseldor//Meerbusch 3 SASCO Vertrieb von elektronischen Bauelementen GmbH Bauelementen GmbH Postfach 270 214 — D-3000 Hannover Tel. (0511) 86 25 86 SASCO Vertrieb von elektronischen Bauelementen GmbH Lorenzer Strasse 15 – D-8500 Nurnberg Teil (0911) 20 41 52 tel. (U911) 20 41 52 SASCO Vertrieb von elektronischen Bauelementen GmbH Stafflenbergstrasse 24 – D-7000 Stutigart 1 Tel. (0711) 24 45 21 SPOERLE Electronic Otto-Hahn-Strasse 13 -- D-6072 Dreieich b. Frankfurt Tel. (06103) 3 04-1 SPOERLE Electronic Grosse Witschgasse 9-11 - D-5000 Koln 1 Tel. (0221) 23 50 98 SPOERLÉ Electronic Zweibruckenstrasse 1 – D-8000 Munchen 2 Tel (089) 22 74 17 Technoprojekt GmbH (Main Office) Henricch-Bene-Strasse 13 – D. 7000 Stuttgart-Bad Cannstatt Tel. (0711) 56:17:12 Technoprojekt GmbH Vertriebsburo Dortmund Schildstrasse 4 – D-4600 Dortmund 30 Tel. (0231) 43 36 82

Macedoniań Electronics Ltd. Charilaou — P.O. Box 240 — Thessaloniki Tel. 30 68 00 Tel: 30.68.00 Macedonian Electronics Ltd. Lloyd George 10 — Athens Tel: (21) 360.95.71 HOLLAND B.V. Diode Hollantiaan 22 — Utrecht Tel. (030) 88 42 14 Tel. (030) 86 42 14 Manudax Nederland B.V. Meerstraat 7 5473 ZG Heeswijk (N.B.) — P.O. Box 25 Tel. (41) 39 12 52 HUNGARY Interag Co., Ltd. XIII Rajk Laszlo u 11 — P.O. Box 184 1330 Budapest Tei (1) 32 93 40 IRAN Milcom LTD, Motorola Building Niloo Street, Vanak Square — Teheran Tel 66 12 14/15 ITALY Celdis Italiana S.p.A. (Main Office) Via: F.III Gracchi 36 – 20092 Cinisello Balsamo (MI) Tel: (02) 612 00 41 Ter (vz) o12 00 41
Celdis Italiana S.p.A.
Via Lorenzo II Magnifico 109 — 00162 Roma
Tel. (06) 42 38 55/42 71 550 Tel (06) 42 38 5542 71 550 Ceidet tailane Sp.A. Via Turait 33 – 40055 Castenaso (Bologna) Tel (051) 78 60 78/7 87 03 4 Ceidet tailane S.p.A. Via Mombarcaro 96 – 10136 Torino Tel (11) 35 93 1235 93 69 Ceidet tailane S.p.A. Via Anconitano 64 – Padova Tel (049) 66 77 09 Ter. (049) 56 /7 05 Cramer Italia S.p.A. (Main Office) Via Cristoforo Colombo 134 – 00147 Roma Tel (06) 51 79 81 Cramer Italia S.p.A. Via S Simpliciano 2 — 20100 Milano Tel (02) 80 93 26 Cramer Italia S.p.A. Terza Traversa Domenico Fontana, 22A/B — Napoli Tel. 25 53 00 Cramer Italia S.p.A. Via Ferrarese 10/2 — Bologna Tel. (051) 37 27 77 Cramer Italia S.p.A. Corso Traiano 109 — 10135 Torino Tel. (011) 619 20 62/619 20 67 Silverstar Ltd. S.p.A. Via dei Gracchi 20 — 20146 Milano Tel. (02) 49 96 Tel. (02) 99 96 Silverstar Ltd. S.p.A. Via Passeilo 30 — 00198 Roma Tel. (06) 844 88 41 Silverstar Ltd. S.p.A. Piazza Adriano 9 — 10139 Torino Tel. (011) 44 32 75/6 Silverstar Ltd. S.p.A. Via S. Sofia 15 — 35100 Padova -Tel 22 33 8 NIGERIA Beckron International 14. Alhaji Bashorun Street SW Ikoyi — P.O. Box 1896 — Lagos Tel. 5 66 29 NORWAY Ola Tandberg Elektro A/S Skedsmogaten 25 — Oslo 25 Tel. (02) 19 70 30 PHZ Transpol S.A. (Intraco Building) UI Stawki 2 — 00.950 Warsaw 1 Tel. (004822) 39 50 79

Equipamentos de Laboratorio LDA Rua Pedro Nunes 47 — Lisbon 1 Tel. 97 02 51 SOUTH AFRICA L'Electron 704 Main Pretoria Road, Wynberg Tul P.O. Box 10544, Johannesburg 2000 Tel. 40 62 96 SPAIN Hispano Electronica S.A. (Main Office) Poligono Industrial "Human" rispano Liectronica S.A. (Main Office) Poligono Industrial "Utrinsa" Apartado de Correos 48 — Alcorcon (Madrid) Tel: (01) 619 41 08 Hispano Electronica S.A. Figols. 27/29 Barcelona 14 — Tel. 259 05 22/23 SWEDEN Interelko AB. Box 32 — 12221 Enskede Tel. (08) 13 21 60 AB Gösta Bäckström Alstromergatan 22 — Box 12009 10221 Stockholm Tel. (08) 54 10 80 SWITZERI AND Elbatex AG Alb. Zwyssig-Strasse 28 — 5430 Wettingen Tel. (056) 26 56 41 Omni Ray AG Dulourstrasse 56 – 8008 Zurich Tel. (01) 34 07 66 TURKEY ERA Elektronik Sanayi Ve Ticaret A.S. Eski Buyukdere Cad. 49/A, 4. Levent istanbul Tel. 64 65 00 ERA Elektronik Sanayi Ve Ticaret A.S. Gazi Mustafa Kemal Bul. 12 Onur Is Hani Kat4 D79 — Yenisehir/Ankara Tel. 25 49 33 UNITED KINGDOM A.M. Lock & Co. Ltd. Neville Street, Middleton Road Oldham, Lancs OL96LF Tel. (061) 652 04 31 Celdis Ltd. 37-39 Loverock Road Reading, Berks, RG3, 1ED Tel. (0734) 585 171 Harke Electronics Ltd. Hawke House Green Street Sunbury on Thames, Middlesex, England Tel. (9327) 8 55 77 Crellon Electronics Ltd. 380, Bath Road Slough, Berks SL1 6JE Tel (06286) 44 34 Tel: (06286) 44 34 ITT Electronic Services Edinburgh Way Harlow, Essex CM20 (2DF) Tel. Harlow (0279) 26 777 Jermyn Industries Vestry Estate – S Tel. (732) 5 11 74 Sevenoaks, Kent Macro-Marketing Ltd. 396, Bath Road Slough, Berks SL1 6JD Tel. (06286) 4422 YUGOSLAVIA

Elektrotehna Ljubljana Export-Import Titova 51 — P.O. Box 34-1 61000 Ljubljana Tel. (61) 32 02 41 Tel. (61) 32 02 41 Elektrotehna Ljubl Filiala Beograd Marsala Tita 6/1 11000 Beograd Tel. (011) 69 69 24

EUROPEAN SEMICONDUCTOR FACTORIES

FRANCE Motorola Semiconducteurs S.A. Canto Laouzetto — Le Mirail 31023 Toulouse CEDEX Tel: (61) 40:11:88

UNITED KINGDOM Motorola GmbH Munchner Strasse 18 8043 Unterfohring Tel. (089) 92 481

GERMANY

Motorola Semiconductors Ltd. Colvilles Road, Kelvin Estate East Kilbride/Glasgow (Scotland) Tel. (3552) 39 101

Selector Guide

Chapter 1 – Development Hardware

The EXORciser and Its Module

M68SDT EXORciser I	-2
M68SDT II EXORciser II	3
MEX3870M MC3870 Emulator Module	8
MEX6808-22, 6816-22S 8K/16K Static RAM Modules	20
MEX6812-1 2K Static RAM Module 1-2	23
MEX6815-3 8K Dynamic RAM Module	25
MEX6816-1 16K Dynamic RAM Module 1-2	27
MEX6816-1HR, 6832-1HR, 6848-1HR, 6864-1HR 16/64K Hidden Refresh RAM Modules 1-2	29
MEX6816-22D, 6832-22, 6848-22, 6864-22 16/64K Dynamic RAM Modules	31
MEX6820 Input/Output Module	34
MEX6821-2 Input/Output Module	36
MEX6845 CRT Control Support Module	38
MEX6850 ACIA Module	10
MEX6850-2 ACIA/SSDA Support Module	12
MEX6854 ADLC Support Module	15
MEX68488 GPIA Support Module	17
MEX141000M MC141000/1200 Simulator Module	19
MEX68CT MOTEST-I Component Tester	51
MEX68PI2 Printer Interface Module	55
MEX68PP3 EROM/PROM Programmer Module 1-5	57
MEX68SA2 System Analyzer II	59
MEX68SPM System Performance Monitor	34
MEX68USEB User System Evaluator B Module	36
MEX68USM Universal Support Module	38
MEX68WW. 68XT Wirewrap and Extender Modules	70
MGD6800DSM Data Security Module	/1
MGD8080DSM Data Security Module 1-7	13
Development Systems	
MEX6801EVM MC6801 Evaluation Module	75
M68ADS./ADW. Autonomous Development System	77
M68TDS. Total Development System	33
M68PPR2 PDS PROM Programmer	39
M68MEB1 Microprocessor Evaluation Board	90
M68CIM1 Audio-Cassette. Interface Module	33
M685XS. EXORterm 200/220	3 4
MACE29/800 Microcode Analyzer and Control Storage Emulator	96
EXOslice Family Introduction)2
MEE4810 16-Input/32-Output MECL Module	33
MEE48MTA MEXL/TTL Adapter Module 1-10	34
MEE32RA 1K x 32-bit MECL RAM Module)5
MEE1PR MEXL PROM Programmer Module	56
MEE1WW Universal MECL Wire-Wrap Board 1-10	57
M68SFD EXORdisk II)8

1

Peripherals		Page
M68SP702	Model 702 Printer	1-110
M68SP703	Model 703 Printer	1-112
M68SP779	Model 779 Printer	1-114
M68SP781	Model 781 Printer	1-116
M68MPR1	Medium Speed Printer	1-118
M68SXD.	EXORterm 150	1-119

Chapter 2 – Software

Resident Softwa	re							
Co-Resident Editor/Assembler								
M68BASR010	Resident BASIC Interpreter	2-4						
M68COBOL010	Resident ANS COBOL Compiler	2-6						
M68FTNR012	Resident FORTRAN Compiler	2-8						
M68MASR010	Resident Macro Assembler and Linking Loader	2-9						
M68MPLR010	Resident MPL Compiler	-11						
Cross-Computer	Software							
M68EML Simu	ılator	-13						
M68MPLC Cro	ss Compiler	-15						
M68SAM Cros	s Assembler	-17						
Firmware								
M68EAB1 Edi	tor/Assembler/BASIC Module	-19						
M68EAM1 Edi	tor/Assembler Module	-21						
MEC68MIN3E	Minibug 3E Firmware	-22						
M68IOS1 Inpu	t/Output Supervisor	-23						

Chapter 3 – Microcomputer Subsystems

,	
Micromodules	
Micromodule Chassis, Card Cages, Power Supply	
M68MM01 Monoboard Microcomputer 1	
M68MM01A Monoboard Microcomputer 1A	
M68MM01B Monoboard Microcomputer 1B	
M68MM01B1A Monoboard Microcomputer 1B1A	
M68MM02 Central Processing Unit	
M68MM03 32/32 Input/Output Module	
M68MM04 8K/16K AROM/ROM Module	
M68MM05A,B,C Analog I/O Modules	
M68MM06 2K Static RAM Module	
M68MM08.A MICRObug Monitor/Debug	
M68MM09E CMOS-RAM Module	
M68MM11 RS-232-to-TTY Adapter	
M68MM13A.B Digital Output (Contact Closure) Module	
M68MM13C.D Digital Input (Optically Isolated) Module	
M68MM15A,A1 High-Level A/D Module	
M68MM15C Analog Output Module	
M68SAC1 Stand Alone Computer	
M68DIM. Display Interface Module	
M68MDM1 5" Display Monitor	
MS8MDM9 9" Display Monitor	

Power Sunnlies	Page
PLT800, 810, 820 Triple Output, Series Regulated PLT840, 841 Triple Output, Series Regulated	. 3-65 . 3-68
An additional power supply, designed initially for use with micromodules is shown on pages 12-2	<u>!</u> .
Solid State Relays and I/O Modules	
M120D05A, 120D10A, 240D05A, 240D10A Chassis-Mount Relays	. 3-71
MP120D2,3; 240D2,3; P120D2,3; 240D2,3 PC-Mount Relays	. 3-74
IAC5 AC Input-Logic Output Isolation Module	. 3-77
IDC5 DC Input-Logic Output Isolation Module	. 3-78
OAC5 AC Load-Logic Input Isolation Module	. 3-79
ODC5 DC Load-Logic Input Isolation Module	. 3-80
MS16 I/O Mounting System	. 3-81

ALPHANUMERIC LISTING OF DEVICES

Device	Page	Device	Page
IAC5	3-77	M240D05A,10A	3-71
IDC5	3-78	MACE29/800	1-96
M68ADS / ADW	1-77	MEC68MIN3E	2-22
M68CIM1	1-93	MEE1PR	1-106
M68COBOL 010M	2-6	MEE1WW	1-107
M68DIM	3-59	MEE32BA	1-105
M68FAR1	2-19	MEE0200	1-103
M68EAM1	2-73	MEE4800	1-104
	2.13	MEX68CT	1-51
	2-13	MEX68P12	1-55
	2-0	MEX68PP3	1-57
	2-25	MEX68542	1-59
	2-5	MEX68SPM	1-64
	2.62	MEX60001MILLILLILLILLILLILLILLILL	1-66
	3-03		1.68
	1-90		1.70
	3-0		1 70
M68MM01A	3-10		1 10
M68MM01B	3-14		1-10
M68MM01B1A	3-18		4 75
M68MM02	3-22		1-75
M68MM03	3-25	MEX6808-22	1-20
M68MM04	3-28	MEX6812-1	1-23
M68MM05A,B,C,	3-31	MEX6815-3	1-25
M68MM06	3-35	MEX6816-1	1-27
M68MM08,A	3-37	MEX6816-1HR	1-29
M68MM09E	3-39	MEX6816-22D	1-31
M68MM11	3-41	MEX6816-22S	1-20
M68MM13A,B	3-43	MEX6820	1-34
M68MM13C,D	3-46	MEX6821-2	1-36
M68MM15A,A1	3-49	MEX6832-1HR	1-29
M68MM15C	3-53	MEX6832-22	1-31
M68MMCC5	3-3	MEX6845	1-38
M68MMCC10	3-3	MEX6848-1HR	1-29
M68MMLC	3-2	MEX6848-22	1-31
M68MMPS1	3-4	MEX6850	1-40
M68MMSC	3-2	MEX6850-2	1-42
M68MPLC	2-15	MEX6854	1-45
M68MPLR010M	2-11	MEX6864-1HR	1-29
M68MPR1	1-118	MEX6864-22	1-31
M68PPR2	1-89	MEX68488	1-47
M68SAC1	3-57	MEX141000M	1-49
M68SAM	2-17	MGD6800DSM	1-71
M68SDT	1-2	MGD8080DSM	1-73
M68SDT II	1-13	MP120D2,3	3-74
M68SED	1-108	MP240D2.3	3-74
M68SP702A10	1-110	MS16	3-81
M68SP703A10	1-112	OAC5	3-79
M68SP779A10	1-114	ODC5	3-80
M68SP781A1A	1-116	P120D2.3	3-74
M699YD	1.119	P240D2 3	3-74
M69575	1.94	PI T800 810 820	3-65
	1.93	PI T840 841	3-68
	2.71		0.00
WIIZUDUJA,IUA	3-71		





Instrumentation For System Design • Subsystems For System Implementation

motorola microcomputer elements

Here's what Motorola brings to your microcomputer

THE COMPONENTS

Starting your microcomputer system

Start with the chip set that precisely meets your design objective. Motorola manufactures the industry's most complete selection of solid-state microcomputer components to give you the performance you need and the design flexibility you want—

At A Glance...

Choice of . . . Processing Capability 1-bit, 4-bit, 8-bit, 16-bit

Choice of . . . Technology NMOS, CMOS, TTL, ECL

Choice of . . . Performance Medium Speed, High Speed

Choice of . . . Chip Complements Multi-Chip applications versatility, Single-Chip applications simplicity

EXbug, EXORciser, EXORdisk, EXORprint, EXORterm, MECL, and MICRObug are trademarks of Motorola Inc.

For Maximum Versatility . . .

The M6800 Microcomputer System — an NMOS system that is rapidly becoming an industry favorite. Start with the basic MC6800 8-bit Microprocessor and supplement it with just the right MSI/LSI support chips you need (I/O, memory, etc.) to optimize your final design . . .

Or — choose the MC6802/MC6846 combination that provides complete microcomputer performance with just two chips . . .

Or - go with the MC6801, a powerful microcomputer on a single chip that is, nevertheless, expandable with all M6800 support chips, should the need arise.

And, when even greater throughput is desired, choose the MC6809-an 8-bit processor with 16-bit internal processing capability.

For Dedicated Applications . . .

Two complete, single-chip microcomputers that could provide the simplest solutions to complex problems:

The MC3870 – an 8-bit NMOS system, that is ideal for low-cost, high-volume requirements;

The MC141000 Family -a 4-bit CMOS system for equipment demanding extremely low power requirements.

Where High Speed Counts . . .

Two bipolar 4-bit slice families composed of LSI components designed for microprogrammable computer implementation of any desired complexity.

The M2900 Family - a Schottky TTL system with a clock frequency range of 8.3 to 9.5 MHz.

The M10800 Family - a MECL system offering highest speed operation with a system clock frequency range of 10 to 15 MHz.

Special for Industrial Control Applications . . .

When the required answer from a computer is simply a yes-or-no, on-or-off, high-or-low indication, as in many industrial control systems, the 1-bit CMOS MC14500B Industrial Control Unit may provide the ideal solution. It offers simple design, simple programming and reliable performance.

Whatever your system needs, Motorola has the chip set that matches your design goals, conveniently and cost-effectively.

For more complete details, ask your Motorola representative.

design party...

MICROSYSTEMS

Instrumentation for System Development

There are important differences between systemdesign with hardwired circuitry and designing with microprocessors. With hardwired, dedicated circuitry, once the necessary components have been functionally interconnected, the job is done; with microprocessors, when the hardware of the system has been defined, that is when the real design starts—the job of designing the program that turns a basic uneducated computer into a functional system dedicated to a specific task.

The key to developing a dedicated microcomputer system and, ultimately, to manufacture and service the system, is an umbrella of support hardware and software ranging from evaluation and development aids to manufacturing and service instruments. The Motorola MPU/MCU Product Family is already complemented with an array of such user-oriented development products, and additional systems are being implemented as quickly as technological advances permit. It is part of a systematic plan to keep Motorola microcomputer elements foremost on the "preferred product" list of the system designer.

Subsystems for System Implementation

If you implement a large number of systems with the same design, designing a microcomputer system with individual components often becomes the most practical way to maximize profits. But if the number of systems you need is small, the design costs could be exorbitant. That is when it pays to consider the use of Motorola Micromodules.

Micromodules are a series of up-to-date microcomputer subsystem boards, prewired and tested to yield complete systems with minimum additional design demands. Since they are produced in volume design costs are amortized over a significant production run. And since they come with a range of functional capabilities, they can give your system the characteristics it needs at a very competitive overall price.

At A Glance...

Choice of . . .

System Development Tools

An umbrella of support products that can be tailored to your system design needs . . . and your budget. Page 4

Choice of . . .

Software Support

Assembly language or high-level language, Motorola software lets you design and debug your system with dedicated design systems.

Page 12

Choice of . . .

Modularized Microcomputer Subsystems

Multilevel subsystems, replete with peripherals, to let you start your hardware design at a higher level of componentry.

Page 16

Choice of ... development systems



Motorola supports its various MPU/MCU lines with an array of hardware and software development systems that meets the wide range of customer needs. Starting with a modularized, expandable concept for M6800 system emulationthe EXORciser-the system now transcends process technologies and supports Motorola microcomputer comall ponents. The newest 2-MHz NMOS M6800 Line, the CMOS MC141000 system, the single-chip NMOS MC3870 MCU, even Motorola's two bipolar processor families-all are emulated or simulated by the basic EXORciser in conjunction with dedicated plug-in accessories. It is a system that is never out of date; that is expandable with new

plug-in add-ons as quickly as new or improved component families are introduced; that offers unlimited flexibility at a modest cost.

Complementing the development systems is a selection of compatible peripherals—a series of dot-matrix printers, a keyboard entry/display terminal, a dual floppy disk storage system. Each is equipped with the appropriate interface circuitry that adapts it to the EXORciser and other Motorola development systems.

And Motorola facilitates the involved task of program development with a comprehensive software library of editors, assemblers, interpreters and compilers that provides the man/machine interface in a variety of languages. Assembly language—of course. But also available are "translators" that permit high-level language entry with MPL, FORTRAN, BASIC and COBOL.

At Motorola, product support development is a continuing large-scale effort that keeps pace with the development of the product itself.

At A Glance...

M6800 Development Systems: EXORciser IIfor maximum versatility EXORciser I EXORterm 220 EXORterm 200 } for program development Add-On Accessories for Other MPU/MCU Lines: EXOslice MACE MEX3870 for NMOS 3870 Systems MEX141000 for CMOS 141000 Systems Accessories for System Diagnosis and Manufacturing Support Software: Resident Software Options System Peripherals: EXORterm 150 Display Terminal EXORdisk II Floppy Disk Storage System EXORprint Dot-Matrix Printers

the **Exor**ciser

To develop a computer, it takes a computer. One with even greater capacity than the system under development. The EXORciser is such a computer, developed expressly as a design, evaluation and diagnostic instrument for Motorola microcomputer systems.

Essentially, the EXORciser is an expandable "breadboarding" system that allows almost instantaneous emulation of any M6800-based microcomputer configuration, from the simplest to the most elaborate—and with optional accessories its powerful design and diagnostic functions can be extended to other Motorola microcomputer families as well... the popular NMOS MC3870 Microcomputer, the CMOS MC141000 Microcomputer and even the highspeed bipolar M2900 (TTL) and M10800 (MECL) systems. Built-in programming and diagnostic routines facilitate the development and



debugging of dedicated programs for each.

Three versions of the EXORciser are currently available. Each consists of a cabinet with a built-in power supply, and a prewired busoriented motherboard with a basic complement of functional modules. Together, these form a complete development microcomputer, with the capability of adapting the unit to a specific design problem by adding optional interface circuitry or expanded memory capacity. The additional requirements are available as add-on modules, permitting the user to purchase as few, or as many, as needed for the anticipated end function(s) or the system(s) to be developed. Thus, the EXORciser is a system that is never out of date, being at all times upgradable as new and expanded microcomputer functions become available.

EXORciser II — Contains an MPU II module, and a Debug II module. The MPU module mounts the MC68B00 MPU, generating clock frequencies of 1.0, 1.5 and 2.0 MHz. This system, through its expanded Debug II capability, can operate in a "dual memory map" mode. This permits the debug programs to reside in an independent memory, leaving the full 64K memory capacity of the M6800 system available for the user's program. The motherboard has provisions for up to 12 add-on-plug-in assemblies so that a system of almost any complexity can be rapidly assembled.

EXORciser I – Earlier version of above, uses MPU I and Debug I modules. Useful for operating at frequencies up to 1 MHz, with only a single memory map. Provisions for up to 12 add-on modules.

...and its basic options

It might be convenient to own a single complete development system; on that would help design every microcomputer that might ever be required, from the smallest to the largest. But it would be expensive. That is why the EXORciser contains only the basic electronics that is required for all systems, regardless of size. The remaining circuitry-various interfaces, add-on memory, etc.-is offered as modular options, to be purchased when and if demanded by system design. This expandable feature assures maximum utility at low cost. It also guards against equipment obsolescence because new modules with greater capabilities are constantly being developed as the technology advances.

The Modules listed below expand the basic EXORciser capabilities for the development of microcomputer systems with M6800 type microprocessors. Add-ons for expansion of EXORciser capabilities to other MPUs and MCUs, and for even more sophisticated diagnostic functions, are described on subsequent pages.



EXORciser	Expansion	Modules	- 1	411	EXORciser	Ш	Modules	will	also	operate	with	EXORciser	ľ,	but a	at a
maximum f	requency o	f 1 MHz.													

For EXORciser 1 and EXORterm 200 (1 MHz frequency limit)	Function	For EXORciser II and EXORterm 220 (1, 1.5 and 2 MHz frequency)				
	MEMORY ADD ON					
M68MM06 MEX6812-1 M68MM09E2	2K Static RAM 2K Static RAM 2K CMOS RAM with battery					
M68MM09E4	4K CMOS RAM with battery					
MEX6815-3	8K Static RAM MEX6815-3 8K Dynamic RAM					
MEX6816-1HR MEX6816-1	16K Static RAM 16K Hidden Refresh RAM 16K Dynamic RAM	MEX6816-22S MEX6816-22D				
MEX6832-1 HR	32K Hidden Refresh RAM 32K Dynamic RAM	ME×6832-22				
MEX6848-1HR	MEX6848-1HR 48K Hidden Refresh RAM 48K Dynamic RAM					
MEX6864-1 HR	MEX6864-1HR 64K Hidden Refresh RAM 64K Dynamic RAM					
	I/O ADD-ON					
MEX6820	PIA Module with four 8-bit I/O ports for parallel-oriented peripherals *	MEX6821-2				
MEX6850	MEX6850 ACIA Module					
	AUXILIARY MODULES					
MEX68PP3A/B/M	PROM Programmer	MEX68PP3A/B/M				
MEX6BUSM	MEX68LUSM Universal Support Module to Support 6800 family of devices MEX68USM					

MEADOFFJA/ B/M	PHOM Programmer	WEX08FF3A/B/W
MEX68USM	Universal Support Module to Support 6800 family of devices	MEX68USM
MEX68SA	Systems Analyser for Monitoring, Analyzing and trouble-shooting MC6800/MC6802 Microcomputer Systems	MEX68SA2
MEX68WW	Universal Wirewrap Module for prototype Development	MEX68WW
MEX68XT	Extender Module permits access to any development module from outside the EXORciser chassis	MĘX68XT

development stations...





The EXORterm 200/220 Development Stations add video display and keyboard entry facilities to the capabilities of the basic EXORciser/EXORciser II. They consist, fundamentally, of an integral card cage containing the EXORciser Debug Module and the MPU module. The cage has provisions for 6 more standard EXORciser modules, thereby providing considerable system design flexibility.

EXORterm 200/220 contains a high-quality CRT with a full 1920-character screen and easily readable 7 x 9 ASCII characters. A 59-key detachable keyboard incorporates 12 special keys encoded to invoke functions unique to a development system in each of its three command levels ... DOS, EXbug and MAID. Its serial communications link uses speeds up to 9600 baud for information exchange.



The **Polyvalent Development System Family** provides an ideal first step into the world of microcomputer design. With its full ASCII keyboard, a 5" CRT Monitor displaying up to 16 lines of 64 characters, an audio-cassette interface for mass storage capability and a medium speed printer, it does not require any other terminal. A ROM resident Editor/Assembler and BASIC Interpreter is also available allowing sophisticated micro-computer applications development.

Part Number	Name	Main Purpose	Firmware	MPU Module	Freq.	RAM	Included Options
M68TDS1	TDS1	Medium Size Software	Minibug 3E	SAC	921.6 kHz	8K	5" CRT, Keyboard, Kansas City Interface, Printer Interface, Editor/Assembler
M68TDS2	TDS2	Medium Size Software	Minibug 3E	SAC	921.6 kHz	8K	5" CRT, Keyboard, Kansas City Interface, Printer Interface, Editor/Assembler/Rasic
M68TDS3	TDS3	Medium Size Software	Minibug 3E	SAC	921.6 kHz	16K	5" CRT, Keyboard, Kansas City Interface, Printer Interface, Editor/Assemblar
M68TDS4	TDS4	Medium Size Software	Minibug 3E	SAC	921.6 kHz	16K	5" CRT, Keyboard, Kansas City Interface, Printer Interface, Editor/Assembler/Basic
M68SDTT2	EXORciser 1	Software/Hardware	EXbug 1.2	MPU	1 MHz	-	RS232/TTY Interface
M685X510200	EXORterm 200	Software	Exbug 1.2	MPU	1 MHz	-	12" CRT, Keyboard
M68SDTTU2B	Use EXORciser 1	Software/Hardware	EXbug 1.2	Use B	1 MHz	-	RS232/TTY Interface
M685X5102B0	Use EXORterm 200	Software	EXbug 1.2	Use B	1 MHz	-	12" CRT, Keyboard
M68SDT2-2DM M68SDT2-2SM M68SDT2-2X	EXORciser 2, Dynamic EXORciser 2, Static EXORciser 2	Software/Hardware Software/Hardware Software/Hardware	EXbug 2 EXbug 2 EXbug 2	MPU2 MPU2 MPU2	2 MHz 2 MHz 2 MHz 2 MHz	32K Dyn 32K Stat	R\$232 Interface R\$232 Interface R\$232 Interface
M685X52202	EXORterm 220	Software	EXbug 2	MPU2	2 MHz	-	12'' CRT, Keyboard

DEVELOPMENT SYSTEMS

non-6800 development systems

The modular concept of the EXORciser/EXORterm makes these ideal instruments for expansion as a development system for MPUs/ MCUs other that the MC6800. For example:

The M6801 Support System

The problem—before you can get a simple-chip microcomputer from the factory, you must come up with the program that converts the chip into a functional microcomputer. The program is then built into the read-only memory portion of the components you receive.

The 6801 Support System is EXORciser/EXORterm compatible and is capable of operating with any of the existing M6800 modules, allowing the MC6801 software and hardware development in either the EXORciser I/II or EXORterm. The Support System consists of a control module, an extender cable terminated by a 40 pin male DIP plug and control software. This allows the user to evaluate and debug his own MC6801 system in either the single chip, expanded multiplexed or non-multiplexed mode, in real time (to be introduced).

The M6809 Support System

The same features are also available for the MC6809 microcomputer. The 6809 Support System is EXORciser/EXORterm compatible and also provides the user with USE (USER SYSTEM EVALUATOR) capability (to be introduced).

The M3870 Emulator

The MC3870 is a powerful, 8-bit, single chip Microcomputer (MCU) ideal for large-volume, dedicated applications.

The MEX3870M is a plug-in module that converts any one of the EXORcisers into a real-time MC3870 Emulator. That is, by means of equivalent hardware and associated software-an appropriate cross-assembler and an FBUG control and diagnostic program-it converts the EXORciser into a development system customtailored for the MC3870 microcomputer chip. The cross-assembler provides an object file (on disk) from the MC3870 source code which is loaded into the Emulator Module. Subsequently, the debug routine of FBUG permits examination and change in the instructions of the user's operating program. Then, when the program has been debugged, it can be loaded into ROM and plugged into an available socket on the Emulator, whereupon the board can be removed from the EXORciser and employed in the user's system to check out final system operation.

The MEX3870M includes the hardware module and the appropriate software and cross-assembler. Additional requirements for implementation include the MDOS, Editor and 24K bytes of memory.

The M141000 Simulator

What the MEX3870M does for the MC3870 NMOS MCU, the MEX141000M does for the MC141000/1200 CMOS MCU... it provides an EXORciser-based tool for debugging actual software configurations of the user's final system. The Simulator consists of a hardware module and an associated software package. Using the information generated by the Simulator, and the debug facilities provided by the Simulator, the user can find and correct problems in the source program. Thus, the Simulator offers an economical and expedient means for developing new applications prior to committing the programs to the final production masks.

The EXOslice Family

The EXOslice family, working with the EXORciser, provides the user with a mean of developping 2900 and 10800 4-bit slice Microcomputer systems.

The EXOslice family includes high speed expandable $1K \times 32$ bit MECL RAM modules for microcode storage, 16-input/32-output MECL modules and MECL-TTL adapter. A MECL PROM Programmer allows programming of MECL MCM10149 256 x 4 PROM devices. The FAST software provides a mean of dumping or loading user's files (configuration descriptions, micro-program) to and from several source or media (keyboard, papertape, cassette, diskette) and offers several debugging features for the user's microprogram.

MACE 29/800 – Microcode Analyzer and Control Storage Emulator

This development aid supports the bipolar M2900 TTL and M10800 MECL 4-bit slice systems. It is intended to minimize the time required to develop microcode for custom processors built with bit-slice components.

The MACE 29/800 provides Writable Control Storage (microprogram memory) and real-time microprogram diagnostic capabilities. Its chassis contains power supplies, a multilayer backplane, and a 10-slot card cage. PC modules containing the WCS, diagnostic, timing, control and interface hardware are mounted in the card cage, with adequate extra slots to house a user's prototype system. Alternatively the user's system may be developed externally, and interconnected with MACE via a cable interface system—or, the chassis may be used to house totally independent prototypes.

The MACE 29/800 is designed to work with the EXORciser which controls the system operation. All microprogramming tasks appear as M6800-oriented operations, with the necessary translation performed by a software package included with MACE. This takes advantage of the extensive hardware and software components that have been developed for the EXORciser, thereby reducing system cost.

accessories for system diagnosis___

The EXORciser/EXORterms (and their basic options) are very versatile instruments for M6800 Microcomputer development. Through emulation of a user's system they take the quesswork out of hardware and software design. And with these additional modular options, they can be turned into complete, highly sophisticated post-design Centers.



User System Evaluator (USEB) - MEX68USEB

The MEX68USEB module is a second-generation addition to the Options array. It not only permits complete emulation of an M6800 or M6802 Microcomputer system during design, it extends all the EXbug (diagnostic) functions into the user's prototype or final operating system.

USE consists of three assemblies-a Processor Module, an Intercept Module and a Cable and Buffer Assembly. The Processor Module is used in place of the MPU Module originally supplied with the EXORciser and permits the sharing of the EXORciser's inherent capabilities with the user's external system. The Cable and Buffer Assembly plugs into the MPU socket at the user's system and transfers control of the user's system operation to the EXORciser or EXORterm. The intercept Module adapts the system for mounting the optional Systems Analyzer for even greater diagnostic power.

The USE System may be pruchased to upgrade existing EXORcisers I and IA, or EXORterm 200, or these basic systems may be purchased with the USE System replacing the original MEX6800 MPU Module.

Systems Analyzer

This unique instrument can be used to enhance the capabilities of the EXORciser or EXORterm as a design tool, or as an independent, portable troubleshooting unit for field service of bus-compatible equipment.

In field service applications, the Systems Analyzer derives operating power and I/O signals directly from the system under test. It can stop the system at any point in its program, step through the program, change the contents of the system memory, and monitor and record the MPU's operation during a selected portion of the program. It can even perform these functions without shutting down the operation of the system.

In EXORciser applications, it adds the same options to the system's inherent program development capabilities. In conjunction with the EXORciser and USE, it offers the most powerful combination of development and diagnostic tools available for microcomputer work.

1 MHz Version, for EXORciser I and IA and EXORterm 200 2 MHz Version, for EXORciser II and EXORterm 220

MEX68SA

MEX68SA2



manufacturing





.......ที่เป็นและไม่ออกเรื่อ



System Performance Monitor - MEX68SPM

The System Performance Monitor provides the means of monitoring an operational microcomputer system for the purpose of collecting data about processor utilization which is used to optimize the existing program. Monitoring consists of periodically sampling the address lines of the system under test. These samples are accumulated to produce a map of memory addresses and their corresponding frequency of reterence. At the completion of an operation, the Monitor formats and prints a report on a control terminal. The system is particularly useful for the analysis of complex computer programs and can result in greatly improved software efficiency.

PROM Programmer - MEX68PP3

Once a program for the microprocessor system is designed and debugged, it is entered into a Read-Only Memory which becomes part of the dedicated MPU operated end system. When an end system is manu factured in large quantities, these programmed ROMs are often purchased in quantity from the component supplie: When only a few end systems are to be produced, the equipment manufacturer may elect to use a programmable ROM (PROM), or an Electrically Alterable PROM (EROM) and do the programming himself. The PROM Programmer will perform this function quickly, easily and mexpensively.

The PROM Programmer is designed to program a variety of MOS PROMs, EROMs and bipolar PROMs, including 30 device type numbers from 6 different manufacturers. It can verify the data in the PROM, transfer data from the PROM to the development system RAM memory, and transfer blocks of data from one memory foration to another Programming time varies depending on PROM used:

with Software on Cassette MEX68PP3A with Software on Paper Tape MEX68PP3B with Software on MDOS Diskette MEX68PP3M

Component Support Modules -- MEX68USM

The universal Support Module is a printed circuit and wirewrap module used to support the 6800 family of devices. The lower portion of the board contains fully decoded EXORciser interface logic while the top portion is a wirewrap area. The module is also available with factory adaptation to support specifically the MC6845 CRT Controller device, the MC68488 GPIA device or the MC6854 ADLC device.

Choice of ... M6800 SUPPORT SOFTWARE

Human programmers speak one set of languages; machines understand another. Hence, a number of computer routines have been developed to automatically convert the instructions associated with the various "programmer languages" into a sequence of instructions that can be followed by the computer. Such translation programs are called assemblers, compilers or interpreters.

Going hand-in-hand with the "translators" for programming purposes is the editor. This software routine permits the programmer to use a computer to make whatever changes may be required in creating, correcting or revising a program. The M6800 MPU Family is supported by a variety of such software programs in order to simplify the system designer's programming chores.

Motorola provides a compatible family of resident software that permits M6800 program development using Motorola Development and Evaluation Systems.

Resident Software Options

A resident development system provides the lowest program development cost where a number different M6800-based microcomputer systems are contemplated over a period of time. The software, designed for the EXORciser/EXORterm and PDS systems, includes an editor and an assembler/macroassembler. In addition, four high-level languages can now be used with the M6800 Microprocessor: FORTRAN, BASIC, MPL, and COBOL.

Firmware

Motorola provides a family of support firmware ROM's that permits M6800 program development using Motorola Development and Evaluation Systems.

User's Group Library

The User's Group Library provides a collection of general purpose programs and routines developped for the MC6800 MPU family. The library includes Test and Debug Programs, I/O Routines, Data manipulation and operating routines as well as Mathematics packages. The library is available either in binders form or on cassettes or diskettes media.

M6800 Resident Software Options	
Ordering Information and Minimum RAM Requirements	(Bytes)

Software	PDS	EXORciser/EXORterm	EXORciser/EXORterm + EXORdisk II
Co-resident Editor/Assembler	M68EAM1 (7K) (ROM Resident)	M68XAE6813 A/B (8K)	M68SMDOS100 (16K) (included in EXORDISK II)
Macroassembler/Linking Loader including 6801 instruction set	Not available	M68MASR010 A/B (16K)	M68SMDOS100 (24K) (included in EXORdisk II)
Resident BASIC Interpreter	M68EAB1 (14K) (ROM Resident, includes Editor/ Assembler)	M68BASR010 A/B (8K)	M68BASR010M (20K)
Resident COBOL Compiler	Not available	Not available	M68COBOL010M (32K)
Resident FORTRAN Compiler	Not available	Not available	M68FTNR012M (24K)
Resident MPL Compiler	Not available	Not available	M68MPLR010M (56K)

A suffix: Cassette

B suffix: Papertape M suffix: MDOS Diskette

M6800 Firmware

Part Number	Description	System Family
MEC68MIN2	Minibug 2-executive program	PDS
MEC68MIN3E	Minibug 3E-executive and debugging program with 8 break-points capability	PDS
M68MM08A	Microbug-executive and debugging program with 8 break-points capability	Micromodule
MEX68EXB12	Exbug 1.2-executive and debugging program to be used with Debug module	EXORciser 1 EXORterm 200
M68IOS1	Input/Output Supervisor-CRT, Keyboard, Printer data handling program	PDS



Choice of... System peripherals

Peripherals are not necessarily an integral part of an MPU support line, but when designed for use in conjunction with a particular MPU development system they often precipitate savings by avoiding circuit redundancy. Motorola already supplies some dedicated peripherals for the EXORciser development system and has more under consideration. Each peripheral is supplied with the necessary circuitry to perform the EXORciser interface function.

EXORterm 150

EXORterm 150 is a display terminal and console expressly personalized for use with the EXORciser. In this role, it facilitates the exchange of data between the user and the EXORciser via a high quality video interface in combination with keyboard entry and a serial communications link using speeds up to 9600 baud. To further enhance the efficiency of the User/ EXORciser interface, special keys have been encoded to invoke functions unique to the EXORciser in each of its three command levels, EXbug, MAID, and DOS. For user convenience, the functions represented by each of these 12 special keys are displayed on the 23rd and 24th line of the screen. As the command level is changed, the function of the respective key changes and is displayed accordingly. EXORterm 150 includes Extended Display ROM and Editing/Cursor and Page Mode Control Keys.





Medium Speed Printer

The MPR noiseless printer prints 80 characters per line at a speed of 30 characters per second on metallized paper (M68MPP1). It accepts 7-bit ASCII characters including Carriage Return and Line Feed codes and can be connected directly to the PDS products family (ADS, ADW, TDS).



EXORdisk II

EXORdisk II is a dual floppy disk storage system that extends the capacity of the EXORciser by up to 256,256 bytes of memory per diskette. It allows high-speed transfers because of fast headsettling time and logical sector arrangement. An interface card connects it to the EXORciser. The new software, MDOS, contained on a single diskette, permits random or sequential file organization and multiple I/O file activity. MDOS also features: job control files for batch-type use, file expansion with recopy, user-defined commands, user access to system routines, high-speed program loading, and binary memory image files to conserve disk space. Twenty MDOS commands provide the user with a comprehensive means to rapidly develop or modify software. The resident driver firmware is accessed by MDOS to control disk operations-various entry points are available to a user to perform certain operations. Specifically, a user has access to initialization and error checking, diskette operation, line printer drive and diskette mini-diagnostic routines. A minimum of 16K bytes of RAM, together with the EXORciser, and EXORdisk II provide a complete development system whose high-speed software capabilities can be matched only by much more expensive mini-computers.



Dot-Matrix Printers

Motorola offers a line of four dot-matrix printers to complement its microcomputer development systems. The line includes a full-range choice of features, such as:

80 and 132-column formats

60, 120 and 180 characters per second

Bidirectional and logic-seeking print heads.

All four printers are equipped with an Interface I/O Module and an Interconnection Cable Assembly that specifically adapt them to the EXORcisers and the EXORterm 200. In addition, these interface accessories permit the printers to be used with Motorola Micromodules to provide more complete single-source availability of microcomputer system components.

The four models in the line are

Model 779 – a low-cost printer capable of printing from 80 to 132 columns of 5×7 dot-matrix at a rate from 21 to 90 lines per minute at 60 characters per second.

Model 781 -- an 80-column character printer which features bidirectional, logic-seeking movement of the print head enabling throughput of up to 120 lines per minute.

Model 702 – also equipped with bidirectional, logic-seeking print head, and with a head speed of 120 characters per second. This model has 132 character print columns and is capable of throughput from 45 to 185 lpm.

Model 703 - the top of the Motorola Microsystems printer line. This is an ideal printer for the business system. With a head speed of 180 characters per second, it provides high throughput rates from 70 to 280 lpm.

All models except 779 have tractor feed with a paper-out sensor. Each uses standard computer paper from one to six parts. Model 779 has pinch roll feed and uses standard teletype roll paper.

microcomputer subsystems

A high-level starting point for Microcomputer System Implementation



The Microsystem approach to microcomputer design is offered as an addition to, not necessarily a substitute for, fundamental designing with basic components. It is particularly suitable for equipment manufacturers with small-volume applications and limited development and manufacturing resources, or where design and development time-savings are of critical importance.

Choice of... Monoboard microcomputers

Choose from a selection of differently configured single-board microcomputers; add a suitable power supply and, perhaps, some additional external memory; put these into an appropriately available enclosure (or design your own); and you have a complete microcomputer-ready to receive your dedicated firmware (ROM, EROM or PROM) and go to work.

DATA AND CONTROL

CONTROL BU

RESE' IRO

DATA

INTERRUPT DATA-CONTROL

MICROPROCESSC MC6802

RAM

CONTROL ADDRESS

ANC

Motorola's Micromodule 1 series of monoboard microcomputers offers a choice of variations to best match a particular end-use requirement. All boards use the popular MC6800 or MC6802 microprocessor as the basic control unit. Variations consist principally of I/O selections and memory expansions.

FEATURES AND VARIATIONS

AESE CIRCU

18 X 4

MARMMON

MARMM018

Micromodule 1-Part Number M68MM01

Basic MPU-MC6800

1 MHz Crystal-Controlled Clock 1K byte Static RAM Sockets for four 1K EROMs or ROMs Three MC6821 PIAs (60 peripheral I/O lines) 36K bytes available for external memory

Micromodule 1A-Part Number M68MM01A

Similar to above, but substitutes one MC6850 ACIA (with RS-232C interface) for one of the PIAs in the above unit. This adds communications (serial) interface capability and offers 40 lines of peripheral (parallel) I/O capacity. Permits up to 59K bytes of external memory addressing.

Micromodule 1A2-Part Number M68MM01A2

Same as Micromodule 1A but provides a convenient strap option that permits use of five different ROMs in the four on-board sockets-including:

- 1K EROM with multiple-voltage supply (MCM2708)
- 1K EROM with single (5 V) supply
- 2K EROM with single or multiple supply (MCM2716)
- 1K Mask-Programmable ROM (MCM68308)
- 2K Mask-Programmable ROM (MCM68317)

Micromodule 18-Part Number M68MM01B

Basic MPU-MC6802

1 MHz Crystal-Controlled Clock 128 bytes of Static RAM Sockets for two 2K byte EROMs or ROMs One MC6821 PIA (20 peripheral lines) Three 16-Bit Programmable Timers (MC6840)

Micromodule 1B1-Part Number M68MM01B1

Similar to above, but adds the following capabilities: 256 (additional) bytes of Static RAM Serial I/O with RS-232C Interface

+ 5 Vit

MICRObug MONITOR/DEBUG

MICRObug provides the user of Micromodules with a system development and debugging capability. It is intended for use with Monoboards, above, and with the CPU Module M68MM02 described on the following page.

M68MM08A - MICRObug ROM only. Use with Monoboards M68MM01A/01A2/01B1.

M68MM08 – MICRObug ROM with a MEX6850 Communications Interface Adapter Module. Use with Monoboards M68MM01/01B and CPU Module M68MM02.

Choice of ... Microcomputer subassemblies

When you need more design flexibility than a single monoboard computer can provide, choose from a wide selection of subassemblies to give your system the characteristics it needs, at an affordable cost. Motorola Micromodules allow almost limitless diversification or expansion of microcomputer functional capabilities.



All micromodules are electrically and mechanically compatible with each other, and with the EXORciser Development System (see Page 6). This means that they may be plugged into the EXORciser for hardware and software debugging, using the EXbug Firmware of the EXORciser Debug Module.

A CENTRAL PROCESSOR

CPU Module --- M68MM02

This is the cornerstone of a totally modular microcom puter system. It combines all of the processing and control power of the MC6800 Microprocessor with the necessary two-phase clock generator, the reset circuitry for power turn-on initialization, and the bus interface and control circuits. Moveover, it supplies the timing, priority, and refresh controls for 3-state and HALT operations and memory refresh.

INPUT/OUTPUT CAPABILITIES

Paraliel 1/O Modules

M68MM03 - Thirty two TTL compatible parallel inputs and 32 TTL compatible latched and buffered parallel outputs are provided by this powerful I/O module. This permits interchange of four contiguous (8-bit) bytes of parallel data between the Central Processor and an external system. By using the Index Register of the MC6800 MPUs, all 32 input bits can be read and stored in 20 machine cycles, while only 18 cycles are required to load and latch the 32 output bits.

Up to 256 I/O modules may be used with a micromodule-based system, providing up to 8192 input and output bits.

MEX6820 – Similar to above, but tailored as a development system with on-board address-select switches and provisions for installation of wire-wrap sockets for adding custom interface circuits.

MEX6821-2 2 MHz version of MEX6820

Serial I/O Module

MEX6850 – This module interfaces the CPU module with an asynchronous data communications device. It permits 7 or 8-bit transmissions; TTY and RS-232C terminal interface; program selectable odd, even or no parity; eight switch-selectable baud rates from 110 to 9600 baud.

MEX6850.2 - 2 MHz version of MEX6850, but in addition, the module, with a minor jumper modification, will accomodate the SSDA device.





DA.

MERMAN

MEMORY ADD-ONs

2K/4K Static RAMs

M68MM06 — This module provides 2K bytes of Static NMOS RAM, organized in two 1K x 8-bit groups which appear to the system bus as 2048 contiguous address locations. The base address can be assigned in 2K-byte increments throughout the range of 000016 to F00016. The address can be selected by means of on-board or off-board jumper connections that modify address-select bits A11 through A15.

MEX6812 – Similar to above, but tailored as a development system with on-board base address switches, and RAM/ROM switches that disable the write function, causing the RAMs to operate as ROMs.

M68MM09E2 — This module contains 2K-byte of static CMOS RAM with battery on the module, providing non volatile memory in Micromodules based systems. Data retention is as long as 30 days.

M68MM09E4 — This module is a 4K-byte version of the M68MM09E2.

8K to 48K RAM

The RAM modules described on page 7, with configurations of 8K, 16K, 32K and 48K-byte, static, pseudostatic (hidden refresh) or dynamic can be used in a Micromodule based system.

ROMs Prewired Boards

8K/16K EROM/ROM

M68MM04 (8K) – Permits installation of 8K bytes of either EROM or ROM for storing the required firmware programs. Simply plug the programmed memory devices (MCM68708 EROM or MCM68308 ROM) into the

appropriate sockets and select the base memory address. Operates over address range of 000016 to E00016 in 8K-byte increments.

M68MM04-1 (16K) – Similar to above, but with 16 sockets, rather than 8, for 16K bytes of memory.

A-D/D-A CONVERSION MODULES

In many applications a digital computer is required to interface with analog signals. In such cases analog-to-digital and digital-to-analog conversion is required. As part of the Micromodule family, Motorola offers eight converters for this purpose. There are five input modules (A-to-D) and three output modules (D-to-A) as follows:

Туре	No of Channels		Buchting		
	Differential	Single-Ended	- Hesolution	input Voltage	Uutput
A/D (Input)					
M68MM05A	8	-	12 bits	0 to 5/10 V, +2.5/5/10 V	Binary
M68MM05B		16	12 bits	0 to 5/10 V, +2.3/5/10 V	Binary
M68MM15A	8	16	12 bits	0 to 5/10 V, +5/10 V programmable gain	Binary or 2's complement
M68MM15A1*	16	32	12 bits	0 to 5/10 V, 5/10 V programmable gain	Binary or 2's complement
M68MM158	1 expandable to 4		16 bits	±25/55/80 mV for thermocouple or strain gage inputs	Binary
	No. of Output Channels			Output Range	
D/A (Output)					
M68MM05C	4		12 bits	0 to 5/10 V, ±2,5/5/10 V, @ 5 mA, 1Ω	
M68MM15CV*	1 to 4		12 b-ts	0 to 5/10 V, +5/10 V, @ 5 mA, 0.2Ω	
M68MM15CL*	1 to 4		12 bits	4 to 20 mA current output, 9 V	

HIGH ISOLATION I/O MODULES



Digital Input Modules

M68MM13C/D – These Micromodules provide 24 optically isolated input channels. The Modules sense the amplitude of the input voltages to determine if the input is read as a data "1" (greater than 17 V) or as a data "0" (less than 4 V). Data is outputted in banks of 8 bits. Address Lines AO and A1 select the set of 8 inputs to be monitored. Module 13D incorporates a dc-to-dc converter which supplies the necessary wetting current to sense (user-supplied) contact closure currents as inputs.



Relay Type Output Modules

M68MM13A/B - Some microcomputer applications require output circuits with low on-impedance, high output current and/or better isolation than provided by transistors. For such applications, the Motorola Micromodule Family includes output modules with reedrelay outputs. Module 13A has 16 digital output channels and Module 13B has 32 channels. Output relays are selected in banks of 8 by the Address Bus and the status (on/off) of each relay in the bank is controlled by the data on the. Data Bus. Rated load is 10 watts (max.) per channel.

Choice of... Chassis, card cages and power supplies

Bringing your modularized microcomputer system on line is simple with these accessories designed to match the Micromodule architecture and your end use. Choose from a variety of chassis with power supply, and card cages with separate power supply to tailor the system to your requirements . . .



M68MMLC2 and M68MMSC2

Micromodule chassis with Power Supply for standard RETMA 19" rack mounting. Available in two pre-wired ready-to-use models: long 10-card chassis, M68MMLC2 and short 5-card model, M68MMSC2. Both versions use 15 A (@ 5 V) triple DC output power supply with specifications of M68MMPS1-2, below.

M68MMCC05 and M68MMCC10

Want to use a separate power supply? The two card cages with 10-card (M68MMCC10) or 5-card (M68MMCC05) capacity are sized to handle your Micromodule requirements effectively and efficiently, Cages may be mounted in five possible orientations and have accommodations for power connection.

M68MMPS1-2 (220 VAC)

Triple Output Power Supply designed to handle voltage and current requirements for up to 10 Micromodules. Offers 15 A output at 5 volts for five-volt MPU systems, plus separate +12 V and -12 V outputs (2.5 A and 1.5 A, respectively) for associated memory systems and other accessories. Dimensioned for mounting on either side of card cages described above.

Application Support

Design of MPU-based systems is not difficult. The nature of the required components reduces the hardware to a small number of easily compatible building block. 'lowever development of software to efficiently convert he computer into a dedicated machine is another natter. It demands a thorough knowledge of the nteractive nature of the building block, as well as detailed knowledge of the processor's unique instruction set and its capabilities. Motorola's M6800 application support ranges from a literature library to personalized training and consultation.

Support Literature

Technical documentation

(Prices on application)

"M6800 Microprocessor Applications Manual"

A 700-page book discussing all aspects of the M6800 system from components to programming and applications.

"Motorola microcomputer components"

Technical description of all semiconductor components related to Motorola Microcomputers.

"M6800 Programming reference manual"

A book of 112 pages discussing all aspects of M6800 programming and including short description of firmware commands set.

"From the computer to the microprocessor" An introductory book to computers and microprocessors available in English, French or German.

"Understanding microprocessors"

An introductory book to microprocessors covering aspects such as programming, system design and MPU market.

"Getting aboard the 488-1975 bus"

Implementation of the IEEE 488-1975 Instrumentation Bus will the MC68488 Interface Adapter.

Application notes

- R-29-3-10 MC6870A, MC6871A, MC6871B microprocessor clock applications in M6800 microprocessor systems.
- AI-75 An ICU Development Aid using an M6800 Family.
- AN320 Interfacing MPU-MC6800 with CMOS systems.
- AN322 Microprocessor control of industrial air conditioned plant.
- AN731 Low-speed modem fundamentals (see also AN747 and EB-49).
- AN747 Low-speed modem system design using MC6860 (see also AN731 & EB-49).
- AN754 Device operation and system implementation of the Asynchronous Communications Interface Adapter (ACIA) MC6850.
- AN757 Analogue-to-digital conversion techniques with the M6800 microprocessor system.

- AN764 A floppy disk controller using the MC6852 SSDA and other M6800 microcomputer family parts.
- AN770 Data acquisition networks with NMOS and CMOS.
- AN771 MEK6800D2 microcomputer kit system expansion technique.
- AN773 A CRT terminal using the M6800 clock generator/driver.
- AN774 A simple high speed bipolar microprocessor illustrates system design and microprogram techniques.
- AN775 M6800 systems utilizing the M6875 clock generator/driver.
- AN777 A dual processor system for use in the EXORciser.
- AN782 Interfacing and controlling digital temperature data using the MC6800.
- AN783 Synchronizing two Motorola MC6802s on one bus.
- EB-49 Application performance of the MC6860 modern (see also AN731 & AN747).

Specific detailed descriptions

More than 100 different booklets describe different products of hardware, software, firmware and allow Motorola to ship with each part a technical document covering all aspects of the equipment. (Available with product)

Data sheets

Each part is described in a separate data sheet available from your local Distributor or the Motorola Sales Office.

Microsystems Functional Guide

This booklet is a complete Microsystems functional guide, covering all products available with their respective part number and classified by major type of function.

System Design Courses and Seminars

After more than three years of training sessions held in major cities all over Europe, Motorola's 3-day, hands-on microprocessor course has emerged as one of the most popular ways for engineers to master the design of M6800 systems. The course is taught by experienced instructors, well qualified in microprocessor techniques. It is given according to a pre-published schedule in all countries, but can be presented at specific factory locations at a nominal cost.

For the latest schedule, and additional information, please contact your local Distributor or the Motorola Sales Office.

Engineering Assistance for Applications

Assistance for MPU applications is available to the M6800 user. An international network of consultants has been set up all over Europe to provide you with the design support you may need. (*Please call your Motorola Sales Office or Distributor for names and addresses.*)

chapter 1

development hardware

M68SDT EXORciser 1 Emulator for M6800 Based Systems



The EXORciser is a modularized, expandable instrument that permits "instant breadboarding" and evaluation of any M6800-based microcomputer system. It consists of a prewired, bus-oriented chassis and power supply, together with three basic modules — an MPU Module, a Debug Module and a Baud Rate Module. These provide the basic control and interface functions of a microcomputer, and house the system development and diagnostic programs. A number of separately available, optional memory modules and additional interface modules (up to twelve) may be added, simply by plugging them into existing prewired sockets, to convert the basic system into an exact prototype of a desired end system. Thus, the EXORciser, with its built-in EXbug Firmware, enables the designer to configure, evaluate and debug his final system hardware and software using actual M6800 components.

Features

- Reduces system development time and cost
- Emulates final system architecture and performance through modular building block concept with standard M6800 components
- Permits debugging of final system design through built-in diagnostic firmware
- Facilitates program development using separately available Resident Software

EXORciser Options

Basic Models:

 M68DTT2
 220 Volt Table Top FXORciser I

 M68DTTU2B
 220 Volt Table Top FXORciser I with USFB

 (Dimensions:
 19.25 x 17.5 x 7, W x D x H)

 MEX68RK
 Rack Mounted Conversion Kit

 (Converts standard table-top model for rack mounting.)

EXORciser Specifications

Power Requirements	95-135/205-250 Vac		
•	47-420 Hz		
	250 W		
Word Size			
Data	8 Bits		
Address	16 Bits		
Instruction	8, 16, and 24 Bits		
Memory Capability	65,536 bytes (maximum)		
Instructions	72, variable length		
Clock Cycle Time	Selectable: 1 µs crystal control clock or provisions for an external clock between 1 µs and 10 µs.		
Interrupt	Maskable real-time		
Data Terminal Interface			
Characteristics			
Baud Rates	110, 150, 300, 600, 1200,		
(Switch Selectable)	2400, 4800 and 9600		
Signal Characteristics	TTY (20 mA neutral current loop) or FIA RS-232C compatible		
Reader Control Signal	Control signal for TTY devices modified for external control		
Operating Temperature	0-55 ⁰ C		

EXORCISET and EXbug are trademarks of Motorola Inc.



The M68SDT EXORciser Description and Operation

The basic EXORciser contains the common ingredients of a microcomputer and offers the system designer a low-cost, versatile means of achieving unique final-system performance through the selective addition of separately available, optional modules. These separate assemblies plug directly into the EXORciser's bus so that system expansion becomes quick, easy, and essentially error-proof. With provisions for up to 12 add-on assemblies, a system of almost any complexity can rapidly be assembled.

The illustration on the preceding page shows the major components of the basic EXORciser as well as those of several optional EXORciser modules. Supplied with the basic EXORciser are the MPU Module, the Debug Module, and the Baud Rate Module. The Baud Rate Module contains, primarily, an MC14411 Bit Rate Generator that determines the data transfer rate between an external terminal and the EXORciser. The module supplies eight switch selectable baud rates. The Baud Rate Module, as shown, also provides the terminal connections, and serves as a feed-through between the terminal and the EXDug Firmware on the Debug Module.

The MPU Module includes a built-in, crystal-controlled 1 MHZ clock that provides the timing for the microprocessor system under development, as well as for the rest of the EXORciser. In addition, this module houses the MC6800 Microprocessing Unit which imparts to the EXORciser its computation and control capabilities.

The Debug Module, through its EXbug Firmware stored in the module's three MCM6830 ROMs, enables the user to evaluate and debug a system under development. The module's two MC6810 RAMs provide a 256 byte scratch-pad memory for the EXbug routines.

These functional subsystems of the basic EXOR ciser are supplemented by a power supply and a busoriented distribution system. This bus system transfers the power supply voltage as well as the data, address, and control signals to the optional modules.

Conspicuous by their absence from the basic EXORciser are the memory and input/output modules needed to turn this tool into a functional system. These memory and input/output modules are available as separate, optional modules and give the systems designer the flexibility to configure any desired system. Overall, the EXORciser can address up to 65K bytes of memory, and addresses the input/output modules (as well as the memory modules) as memory.

Typical Design Procedure

Microprocessor system designs can be implemented in many ways. Motorola provides a compatible family of host-computer and time-share programs upon which the user can develop his system software. However, where microprocessor systems are being developed for a variety of end uses and applications, the EXORciser with its resident software and hardware emulation capabilities may well prove to be the most efficient and least expensive system design and development tool.

Using the EXOR ciser in a typical design process normally begins by defining the functions to be performed by the proposed system. In this definition phase the designer makes the required trade-offs between the system hardware and software functions.

The designer now, using the appropriate memory and input/output modules, emulates his proposed system in the EXOR ciser. Recognizing that some systems may require special interface circuitry and customized circuitry, provisions have been made on the input/output modules for the designer to insert 14, 16 and 24 pin wirewrap sockets and construct the special interface circuitry. Also the designer can construct any customized circuitry on the Wirewrap Module.

The terminal, as illustrated, provides the means for communications between the designer and EXORciser. This can be done by means of the terminal keyboard, from paper tape, or from a cassette associated with the particular terminal in use.



The M6800 resident software, when loaded into the EXORciser, provides the designer with a powerful tool on which to develop his software. Using the capabilities of the M6800 Resident Editor, the designer enters a source program either via the terminal keyboard or from the selected medium. The user now can modify and change his source program as required to meet his proposed systems requirements. This includes:

Printing out all or any part of the program for detailed examination;

Changing any characters or string of characters in the source program;

Deleting or adding instruction lines or characters anywhere in the program.

At the end of the editing process, the Resident Editor will provide a source program that may be stored on paper tape, cassette, or diskette. This source program may be used in subsequent assembly operations on any of the compatible Motorola assemblers and cross assemblers.

The EXORciser's M6800 Co-Resident Assembler or the Resident Macro Assembler and Linking Loader can be used to automatically translate the source program into an object program. The Co-Resident Assembler requires a minimum of 8K bytes of memory while the Macro Assembler and Linking Loader requires a minimum of 14K bytes of memory.

The resultant Object Program is available from the EXOR ciser in three forms.

- **1.** A printed assembly listing of the source program.
- 2. An Object Program on paper tape, cassette, or diskette.
- **3.** A machine file, consisting of the machine-coded program stored directly into the EXORciser memory. This option permits the program to be executed immediately after assembly with no need for subsequent loading.

The Macro Assembler in its assembly process allows the assignment of the memory addresses of a program to be relocatable and assigned when loaded by the Linking Loader rather than fixed during the assembly operation. With the Co-Resident Assembler, the program address assignments are fixed and absolute in the assembly operation.

Once the designer has configured the EXOR ciser to emulate his hardware and has developed his programs, he is ready to debug his system. The EXOR ciser, with its EXbug system development Firmware, permits the user to debug both his system hardware and his system software as required until he has his system up and operating.

The EXORciser with its USE (User System Evaluator) option can be used to test and evaluate equipment external to its chassis. By removing the MC6800 Microprocessing Unit from the user's system and connecting the USE cable from the EXORciser into the MPU's socket, the EXORciser with its EXbug Firmware can be used to debug and troubleshoot microprocessor systems.

The EXORciser also can be used as a production tool. An EXORciser equipped with USE can be used in a final test area for testing the user's production system. With MOTEST, our component tester, the EXORciser also can be used to test the M6800 family of parts.

EXORciser Bus Signals

The EXORciser bus interfaces the MPU Module with other modules being used in the EXORciser. This bus permits the EXORciser to be configured to meet a user's specific application.

Data Bus (D0-D7) – These eight bi-directional lines, when enabled, provide a two-way transfer of data between

the MPU Module and the selected memory location. The data bus drivers on the modules are three-state logic devices. Address Bus (A0-A15) – These 16 lines, when enabled, transfer the MPU memory address to the selected memory location. The MPU Module controls the operation of these lines through its three-state bus drivers.

Read/Write (R/W) – This MPU output signal indicates whether the MPU Module is performing a memory read (high) or write (low) operation. The normal standby state of this line is read (high). Also, when the MC6800 MPU on the module is halted, this signal will be in the read state.

Valid Memory Address (VMA) – This line, when high, indicates that the address on the bus is valid. Valid User's Address (VUA) – This line, when high, indicates that the address on the address bus is valid and the EXORciser is not addressing its EXbug program.

Memory Clock (MEMCLK) – This is the basic clock signal used by the MPU Module to generate its $\phi 1$ and $\phi 2$ non-overlapping clock signals.

Phase 1 (ϕ 1) Clock – This signal is derived from the Memory Clock and is present during the MPU addressing time. This signal is controlled by the MPU Module.

Phase 2 (ϕ 2) Clock – This signal also is derived from the Memory Clock and used to synchronize the transfer of data on the data bus. This signal is controlled by the MPU Module.

Bus Available (BA) – The Bus Available signal will normally be a low level. When activated, it will go high indicating that the address bus is available. This will occur if the Halt line is low or the MC6800 MPU is in the WAIT state as the result of executing a WAI instruction. At such time, all the MPU Module three-state output drivers will go to their off state and other outputs to their normally inactive state. An interrupt command or actuating the ABORT or RESTART switch removes the MPU from the WAIT state.

Interrupt Request (IRQ) – This level sensitive input, on going low, requests that an interrupt sequence be generated in the MC6800 MPU. The MPU will wait until it completes the current instruction that it is executing before it recognizes this request. At that time, if the interrupt mask bit in the MPU Condition Code Register is not set, the MPU will begin the interrupt sequence.

Non-Maskable Interrupt (NMI) – This level sensitive input, on going low, requests that an interrupt sequence be generated within the MC6800 MPU. The MPU will wait until it completes the current instruction that it is executing before it recognizes this request. At that time, the MPU will begin its non-maskable interrupt routine.

Reset – This edge sensitive signal initiates an MC6800 MPU power-on vectored interrupt initialize routine when power is first applied to the EXORciser and each time the EXORciser's RESTART switch is actuated. This signal, in addition to resetting the module's MPU, is used to reset and initialize the rest of the EXORciser.

Three-State Control (TSC) – This input, when high, causes all of the MPU Module's Address Bus lines and R/W line to go to their off or high-impedance state. The Valid Memory Address and Valid User's Address signal will be forced low. The Data Bus is not affected by the Three-State Control. This signal is initially jumpered to ground on the MPU Module.

Refresh Request (REFREQ) – This signal, when low, initiates a memory refresh operation. The MPU Module, on receiving this input, stops generating the ϕ_1 and ϕ_2 clock signals with ϕ_1 high and, through the Refresh Grant command, instructs the initiating memory module to refresh itself.

Refresh Grant (REFGRANT) – The MPU Module, on receiving a Refresh Request input, generates a Refresh Grant signal to instruct the initiating module to refresh itself.

Memory Ready (MEMRDY) – This signal enables the MPU Module to work with slow memories. The MPU Module, on receiving a low level Memory Ready input, stops generating the $\phi 1$ and $\phi 2$ clock signals with $\phi 2$ high. The initiating module, on completing its memory operation, returns the Memory Ready signal to a high level.

Halt – When this input is low, all activity in the MC6800 MPU will be halted. This input is level sensitive. In the MC6800 MPU will be halted. This input is level sensitive. In the halt mode, the machine will stop at the end of an instruction, Bus Available will be high, Valid Memory Address and Valid User's Address will be low, and all other three-state lines will be in their off or high-impedance state.

Transition of the Halt line must not occur during the last 250 ns of ϕ 1. To insure single instruction operation, the Halt line must go high for one ϕ 1 clock pulse.

Refresh Clock (REFCLK) – This signal is generated by the dynamic memory module being used as the master refresh module. This signal is used to initiate a memory refresh operation on the dynamic modules functioning as slave refresh modules.

Stand By (**STDBY**) – This line is a low level during a power-fail condition and a high level during normal EXORciser operation.

Bus Control

It is possible for a module other than the MPU Module to gain control of the bus. This module would place a low level Halt on the bus and monitor the Bus Available signal. When the MPU Module completes the instruction it is performing, it generates a high level Bus Available signal. The module requesting control of the bus now must pull the Three-State Control line low, forcing the MPU Module address bus drivers to their high-impedance state. The requesting module now has control of the EXORciser bus until it elects to relinquish control.

MEX6800 MPU Module

- Provides the MPU and clock functions for both the EXORciser Debug system and the emulated user's system
- Crystal controlled 1 MHz clock
- Provisions for an external clock
- Automatic system initialization and restart capability
- Dynamic memory refresh capability on a cycle stealing basis
- Capable of working with slow external memories



Debug system and the user's system under development by providing both the system clock and the MC6800 Microprocessing Unit (MPU). The MPU Module also automatically initiates an EXOR ciser restart operation when power is first applied to the EXORciser.

The clock circuit generates a crystal-controlled 1 MHz signal, but the system may be operated with an external clock at frequencies between 100 kHz and 1 MHz by means of a switch mounted on the MPU Module.

In addition to generating the basic EXOR ciser timing signals, the clock circuit provides the EXOR ciser with the capability of refreshing dynamic memories and working with slow memories. The dynamic memories are refreshed on a cycle stealing basis. In working with slow memories, the MPU Module stretches the clock pulse to give the memory sufficient time to complete its assigned operation.

Specifications

(Note: Positive current flow is defined as flowing into the terminal, negative current flow as flowing from the terminal.)

Memory Size Capability		65,536 bytes maximum	Data Bus	Three-state TTL voltage	
Word Size	Data Address Instruction	8-bits 16-bits 8, 16, or 24 bits	Input Logic "0" Input Logic "1"	compatible 0.0-0.8 V (-200 μA at 0.4 V) 2.0-5.25 V (25 μA at 5.25 V)	
Instruction Set		72 variable length instructions	Output Logic "0"	0.0-0.5 V (40 mA at 0.5 V through a resistor to VCC)	
Interrupts		Maskable and non-maskable real-time interrupts Software interrupt	Output Logic "1"	2.6-5.25 V (-10 mA at 2.6 V through a resistor to ground)	
Clock Signal		1 MHz; provision for external clock between 100 kHz and 1 MHz	Output Off-State Leakage Current	100 µA at 2.6 V	
			Output Control Signals	TTL voltage compatible	
Input Control Signals Logic "0"		TTL Voltage Compatible 0.0-0.8 V	Logic "0" Logic "1"	0.0-0.4 V 2.4-5.25 V	
Logic "1"		2.0-5.25 V	Operating Temperature	0 to 70 ⁰ C	
Address Bus and R/W			Power Requirements	5 Vdc at 700 mA	
Logic "0"		0.0-0.5 V	Physical Dimensions:		
Logic "1"		2.4-5.25 V	WxHxT	9.75 x 5.75 x 0.062 in.	
Off-State Leakage Current		-40 μA			




Debug 1 Module

- Provides EXbug system development Firmware
- Contains the special hardware to implement the EXbug functions
- Enables the user to communicate with the EXbug Firmware via a data terminal
- Interfaces EXORciser front panel switches and controls with the MPU

The Debug Module, through its EXbug Firmware and implementation hardware, provides the EXORciser with its unique capabilities to evaluate and debug a system under development. The EXbug Firmware is stored in the module's three MCM6830 ROMs with the module's two MCM6810 RAMs serving as a scratch pad memory for the EXbug routines.

Using the EXbug routines provides the designer virtually unlimited freedom in examining and debugging his proposed system hardware and software. He can, for example, search the input medium for a file, load a file into EXORciser memory, verify the contents in the EXORciser memory, print out the contents of the EXORciser memory, and record the memory contents on the selected medium. In between these input/output functions, the user can examine and, if required, change the memory contents. He can insert and remove one hardware breakpoint and up to eight software breakpoints. He also can run in real time or trace through the user's program or a selected portion of the user's program. While using these routines, the user modifies his hardware and software as required until he has his system up and running. The DISABLE switch on the module may be used to disable the EXbug routines.

The user communicates with EXbug via an external terminal working in conjunction with the Baud Rate Module and the Debug Module. The STOP-ON-ADDRESS/SYNC ENABLE switch on the Debug Module is used to generate a sync pulse at a pre-selected address or to enable the hardware breakpoint function.

Specifications

(Note: Positive current flow is defined as flowing into the terminal, negative current flow as flowing from the terminal.)

Address and Control Bus	TTL voltage compatible
Logic "0"	0.0-0.85 V (-200 µA max at 0.5 V)
Logic "1"	2.0-5.25 V (25 µA max at 5.25 V)
Data Bus	Three-state TTL voltage compatible
Input Logic "0"	0.0-0.85 V (-200 µA max at 0.5 V)
Input Logic "1"	2.0-5.25 V (25 µA max at 5.25 V)
Output Logic "0"	0.5 V max at 40 mA through a resistor to VCC
Output Logic "1"	2.6 V min at -10 mA through a resistor to ground
Operating Temperature	0 to 70°C
Power Requirements	+5 Vdc at 1.3 A
	+12 Vdc at 500 mA
	-12 Vdc at 500 mA
Physical Dimensions	
WxHxT	9.75 x 5.75 x 0.062 in.

Debug Module

Resident



Baud Rate Module

- Provides the EXORciser with eight switchselectable baud rates between 110 and 9600.
- Provides an interface between the Debug Module and the selected data terminal
- Provides an interface between the front panel and the Debug Module

The Baud Rate Module, in conjunction with the Debug Module, enables the designer to communicate with EXbug via a data terminai. The Baud Rate Module's crystal oscillator baud rate generator (MC14411) and baud rate switch provide the EXORciser with eight standard rates. This module also interconnects the Debug Module to a data terminal and with the front panel. Included with the module is the front panel interconnect cable.

Specifications

Baud Rates: (Switch Selectable) 110,150,300,600,1200, 2400,4800, and 9600 Physical Dimensions: W x H x T

0000

30 40

0 0

3.688 x 5.25 x 0.062 in.

 $\overline{}$

0

A MOTOROLA

Power Supply

- Provides all required EXORciser voltages
- Capable of supporting a full EXORciser rack of Modules

The power supply provides the EXORciser with +5 Vdc, +12 Vdc and -12 Vdc power sources. The +5 Vdc regulated source has both overload and overvoltage protection. This power source is capable of driving a complete rack of EXORciser modules.

The +12 Vdc and -12 Vdc sources are used to power portions of the interface circuitry between the EXORciser and a data terminal. These sources have overload protection and may be used to power custom circuitry on other modules.

Specifications

Output Voltages: +. --+ Input Voltage: 9.

+5 Vdc @ 15 A -12 Vdc @ 1.5 A +12 Vdc @ 2.5 A 95-125/205-250 Vac Input Frequency: Physical Dimensions: L x W x H 47 to 420 Hz, Single Phase

9.50 x 6.25 x 5.00 in.

Baud Rate Module

Resident



Power Supply

Resident



M68SDT II EXORciser II Development System



The EXORciser II Development System is the basic tool for designing and developing microprocessorbased systems using any of Motorola's families of microprocessor and microprogrammable parts. It is an extremely powerful and easy-to-use development system that has been designed to be highly user-oriented in order to reduce system development time and cost. The EXORciser II incorporates several advanced features, including Dual Memory Map mode of operation and the ability to develop higher performance systems using the MC68A and MC68B series parts (1.5 MHz and 2.0 MHz, respectively). In addition, a totally new set of optional support modules has been incorporated to meet the increased capabilities of EXORciser II.

Features

- Versatile and easily expandable design development tool used to evaluate and debug the user's system hardware and software
- Dual Memory Map mode of operation
- Selectable clock speeds of 1.0 MHz, 1.5 MHz, and 2.0 MHz
- 8 selectable baud rates from 110 to 9600 baud
- A single RS-232C compatible serial communications interface
- A chassis containing a 14-card motherboard and the necessary +5 Vdc and ±12 Vdc power supplies

Specifications

95 – 1 35/205 – 250 Vac
47 - 420 Hz
250 W
8 bits
16 bits
8, 16, and 24 bits
65,536 bytes (maximum)
72, variable length
Crystal controlled 12 MHz with logic for generating 2-phase non-overlapping signal to MPU and system bus
Jumper selectable 1.0, 1.5, or 2.0 MHz
Maskable and nonmaskable
110, 150, 300, 600, 1200, 2400,
4800, and 9600
TTY (20 mA neutral current loop) or
FIA RS 232C compatible
Control signal for TTY devices modified
for external control
0 to 55 ⁰ C

EXORciser and EXbug are trademarks of Motorola Inc.

Description and Operation

The basic EXORciser II contains the common ingredients of a microcomputer, and offers the system designer a low-cost, versatile means of achieving unique final-system performance through the selective addition of separately available, optional modules. These separate assemblies plug directly into the EXORciser's bus so that system expansion becomes quick, easy, and essentially error-proof. With provisions for up to 10 add-on assemblies, a system of almost any complexity can rapidly be assembled.

Supplied with the basic EXORciser II are the MPU II Module, the DEbug II Module. The DEbug II Module supplies eight selectable baud rates, and serves as a communication link between the terminal and the EXbug 2 Firmware on the DEbug II Module.

The MPU II Module provides the 1.0, 1.5, or 2.0 MHz clock timing for the microprocessor system under development, as well as for the rest of the EXORciser II. In addition, this module houses the MC68B00 Microprocessing Unit, which imparts to the EXORciser its computation and control capabilities. Also included are a Timer, MC6840, and Priority Interrupt Controller, MC6828.

The DEbug II module is a system development tool which provides the user with instant capability to communicate with his system, load programs, monitor the execution of his program in real time, and to isolate and analyze hardware and software problems. The DEbug II module places no restrictio is upon the user's system design since all 64K bytes of memory space are available to the user.

These functional subsystems of the basic EXORciser are supplemented by a power supply and a bus-oriented distribution system. This bus system transfers the power supply voltage (as well as the data, address, and control signals) to the optional modules. Overall, the EXORciser can address up to 64K bytes of memory, and addresses the input/output modules (as well as the memory modules) as memory.

In order to provide the user additional flexibility, the appropriate EXORciser II modules have a 20-pin connector available for implementation of such system capabilities as priority interrupts, multi-paged memory and I/O systems, parity error detection, and power down/restart features.

Furthermore, the modules will have a standard jumpering arrangement for assigning memory and peripherals to either map in the dual map mode or to any page-extended memory systems.

Microcomputer Design With EXORciser II

A design normally begins by defining the functions to be performed by the proposed system. This is followed by design of both hardware and software and trade-off decisions between them.

Using the appropriate memory and input/output modules, the designer now emulates his proposed system in the EXORciser. Recognizing that some systems may require special interface circuitry and customized circuitry, provisions have been made on the input/output modules for the designer to insert wirewrap sockets and construct the special interface circuitry. Also, the designer can construct any customized circuitry on the Wirewrap Module.

The EXORciser II resident software provides the designer with a powerful software development tool. Using the Resident Editor, the designer enters a source program via the terminal keyboard. The user now can modify and change his source program as required to meet his proposed systems requirements. This includes:

- Printing out all or any part of the program for detailed examination
- Changing any characters or string of characters in the source program
- Deleting or adding instruction lines or characters anywhere in the program

At the end of the editing process, the Resident Editor will provide a source program that may be stored on paper tape, cassette, or diskette. This source program may be used in subsequent assembly operations on any of the compatible Motorola assemblers and cross assemblers. The EXORciser's Resident Macro Assembler can be used to translate the source program to produce:

- A printed assembly listing of the source program
- An object program on paper tape, cassette, or diskette
- A machine file, consisting of the machine-coded program stored directly into the EXORciser II memory. This option permits the program to be executed immediately after assembly with no need for subsequent loading

During the assembly process, the Macro Assembler allows the assignment of relocatable memory addresses which are assigned by the Linking Loader at load time, rather than fixed during the assembly operation.

Once the designer has configured the EXORciser II to emulate his hardware and has developed his software, he is ready to debug his system. The EXORciser II, with its EXbug 2 system development firmware, permits the user to debug both his system hardware and his system software, as required, until he has his system operating correctly.

Modules (Included With The EXORciser II) MPU II Module

- 68B00-Based
- 1.0, 1.5, 2.0 MHz Clock Speeds
- Programmable Timer (MC6840)
- Priority Interrupt Controller (MC6828)
- Refresh Control
- Go/Halt Control
- User-Controlled Three-State Logic
- Internal or External Clock Option
- IRQ and 8-Level Interrupt Control
- Generation of $\phi 1$, $\phi 2$ and Memory Clock

The MEX6800-2 MPU Module includes both the system clock and the MC68B00 Microprocessing Unit (MPU). The MPU Module also automatically initiates an EXORciser RESTART when power is first applied to the EXORciser.

The clock circuit generates 1.0, 1.5, or 2.0 MHz clock signals. The system may be operated with an external clock over the range 800 kHz to 2.0 MHz.

In addition to generating the basic EXORciser II timing signals, the clock circuit provides the EXORciser with the capability of refreshing dynamic memories and working with slow memories. The dynamic memories are refreshed on a cycle-stealing basis. In working with slow memories, the MPU Module stretches the clock pulse to give the memory sufficient time to complete its assigned operation.

Debug Module

- EXbug 2 System Monitor Firmware (3K bytes)
- System Console Interface
- Dual Map Address Control
- STOP-ON-ADDRESS/SYNC ENABLE
- Power Up/Restart Control
- Load, Verify, Search Tape
- Display, Change Memory and MPU Registers
- Trace Instruction(s)
- Set Up to 8 Software Breakpoints
- Search Memory
- Line Printer Echo Option
- Parity Detect

The DEbug II Module, through its EXbug 2 firmware and associated hardware, provides the EXORciser II with its powerful hardware/software debug capability.

Using the EXbug routines provides the designer virtually unlimited freedom in examining and debugging his proposed system hardware and software. He can, for example, search the input medium for a file, load a file into EXORciser memory, verify the contents in the EXORciser memory, print out the contents of the EXORciser memory, and record the memory contents on the selected medium.

In between these input/output functions, the user can examine and, if required, change the memory contents. He can insert and remove one hardware breakpoint and up to eight software breakpoints. He also can run in real time or trace through the user's program or a selected portion of the user's program. While using these routines, the user modifies his hardware and software, as required, until he has his system operating to specifications.

The STOP-ON-ADDRESS/SYNC ENABLE switch on the DEbug Module is used to generate a sync pulse at a preselected address or to enable the hardware breakpoint function.

The DEbug II Module provides the EXORciser II with the ability to address two separate 64K memory maps (Dual Map mode). To accomplish this, the DEbug II Module takes the Valid Memory Address (VMA) signal from the MPU II Module and converts it to two other signals: Valid User Address (VUA) and Valid Executive Address (VXA). All EXORciser II hardware modules may be configured to respond to one of these enabling signals. As a result, two complete maps of 64K bytes are addressable for either random access data storate or for data I/O.

A serial I/O port allows interfacing with any RS-232C compatible terminal. Baud rates are selectable from 110 baud to 9600 baud. The module also interfaces to the EXORciser's front panel RESTART and ABORT switches.

The RESTART and ABORT push-button switches allow manual termination of program execution. RESTART initializes the EXORciser II system and, depending upon the EXbug/USER toggle switch setting, forces program execution to start at either the EXbug 2 or the user's restart vector address.

ABORT generates a non-maskable interrupt and returns program control to the EXbug firmware.

Random Access Memory

Dynamic RAM

- 1.0, 1.5, 2.0 MHz Clock Speeds
- Individual Address and Enable for Each 16K Block
- System Cycle Stealing Refresh
- 16, 32, 48, 64K Single Board Versions
- Dual Map and Page Control
- Standard Parity

Static RAM

- Clock Speed Independent to 2.0 MHz
- RAM/ROM Mode Selection
- 8, 16K Single Board Versions
- Low Power
- Individual Address and Fnable for Each 8K Block
- Standard Parity
- Dual Map and Page Control

Ordering Information

The following table lists information necessary for ordering the FNORciser II hardware and software options.

Type No.	Description	Type No.	Description
M68SDT2-2DM	EXORciser II Development System, 220 V	MEX68USM	Universal Support Module
	with Dynamic Memory (32 K)	MFX68488	GPIA Support Module
M68SDT2-2SM EXORciser II Development System, 22 with Static Memory (32 K)	FXORciser II Development System 220 V	MFX6845	CRT Contoller Module
	with Static Memory (32 K)	MEX6854	MC6854 ADI C Support Module
	with State Memory (52 R)	MFX68WW	Wirewrap Module
M68SDT2-2X	EXORciser II Development System, 220 V without Memory	MEX68X Г	Extender Module

Optional Assemblies

Software Programs

MFX6800-2	MPU II Module	M68XAE6813A	Resident Editor/Assembler on Cassette
MEX68DB2	DFbug Module	M68X 4 F681 3B	Pesident Editor/Assembler on Paner Tane
MEX6816-22D	16K Dynamic RAM Module with Parity	MOGAALOOISD	Resident Euror/Assembler on Faper Fape
MFX6832-22	32K Dynamic RAM Module with Parity	M68MASR010A	Resident Relocatable Macro Assembler and
MEX6848-22	48K Dynamic RAM Module with Parity		Linking Loader on Cassette
MEX6864-22	64K Dynamic RAM Module with Parity	M68MASR010B	Resident Relocatable Macro Assembler and
MEX6808-22	8K Static RAM Module with Parity		Linking Loader on Paper Tape
MEX6816-22S	EX6816-22S 16K Static RAM Module with Parity		Resident Editor/Assembler/Relocatable
MEX6821-2	PIA Input Output Module 2	M68SMDOS100	
MEX6850-2	ACIA SSDA Module II		Macro Assembler and Linking Loader with
MEX68P12	Printer Interface Module II	Disk Operating System on MDC	Disk Operating System on MDOS Diskette
MFX68SA2	Systems Analyzer II	M68BASR010A	Resident BASIC Interpreter on Cassette
MEX68PP3A	PROM Programmer III with Software	M68BASP010B	Resident RASIC Interpreter on Paper Tape
	on Cassette	MOODASKOTOD	Resident BASIC Interpreter on Laper Tape
MEX68PP3B	PROM Programmer III with Software	M68BASR010M	Resident BASIC Interpreter on
	on Paper Tape		MDOS Diskette
MEX68PP3M PROM Programmer III with Software on MDOS Diskette	PROM Programmer III with Software	M68MPLR010M	Resident MPL Compiler on MDOS Diskette
	on MDOS Diskette	M68FTNR012M	Resident FORTRAN Compiler and Linking
		MOOT TINKUT2M	Loader on MDOS Diskette
		M68COBOL010M	Resident ANS COBOL Compiler on

MDOS Diskette

MEX3870M MC3870 Development System

- Emulator Module mounts directly into the EXORciser or EXORterm
- Real-Time Emulation of the 3870 single chip microprocessor
- Cable extension terminated by a 40-pin male connector inserts directly into the user's 3870 socket
- Dual memory map consisting of RAM and PROM
- RAM allows software development in the EXORciser or EXORterm environment
- PROM allows field verification of firmware prior to committing to mask programmed 3870s
- 3870 Cross Assembler on MDOS diskette
- Control software that allows evalution and debug of of programs under development



Constant and a state of the sta

The 3870 plug-in module provides the EXORciser or EXORterm user with virtually all of the processing and control power of a 3870 single chip microcomputer. "TEST LOGIC" is the only function that is not provided by the emulator. The CPU functions, I/O ports 0 and 1, and the 64-byte scratchpad RAM are implemented using a 3850. The Data Counter and Program Counter functions are implemented with a 3853 STATIC MEMORY INTERFACE (SMI), while the 3870's ROM is emulated using RAM. The module contains 3K bytes of read/write memory, 2.5K of which is available to the user for program development. I/O ports 4 and 5, interrupt, and timer logic are provided by a 3871 PERIPHERAL INPUT OUTPUT (PIO) device.

In addition to the RAM, the module contains a socket for a $2K \times 8$ PROM (2716). This non-volatile storage affords verification of the user's firmware in an environment external to the EXORciser or EXOR-term.

EM3870, the controlling software for the emulator module, permits the user to perform EXAMINE and CHANGE operations on the various programmable registers and memory, including the CPU scratchpad. The repertoire of functions also includes the ability to insert, display, and remove up to eight breakpoints in the user program. See Figure 1 for a description of the available USER commands.

The 3870 Cross Assembler requires approximately 24K of memory in conjunction with MDOS, and provides an object file on disk from the 3870 source code. Using the "LOAD" command in EM3870, this file may then be loaded into the Emulator Module for subsequent debug of the hardware and software.

The 3870 Module can operate independently of the EXORciser or EXORterm once the user has debugged his program by putting his program in a 2K EPROM in the socket provided for it on the module. See Figure 2 for an example of Stand Alone operation.

Minimum System Requirements

EXORciser or EXORterm MDOS Editor 24K Memory Total

EM3870	
Command	Description
А	Examine/change the user's Accumulator
.C	Continue execution at current program location counter
n.D	Examine/change user's Data Counter n (n = 0 or 1 only)
n:E	Execute the specified number of user instructions from the current program counter location with a register printout only after the last instruction
,G	Go to the program under test through its restart vector
	Examine/change the user's Indirect Scratchpad Address Register
n.L	Examine/change the user's location (Program) Counter $n(n = 0 \text{ or } 1 \text{ only})$
N	Trace the next instruction
n:O	Calculate the address offset (for branch instructions)
n:P	Examine/change the contents of Port n (n = $0, 1, 4, 5$, or 7 only)
.R	Examine the user's Registers
n:S	Examine/change scratchpad byte n (n = $0, 1, 2, \dots 3F$)
:T	Toggle the trace mode
:U	Remove breakpoints
.v	Display breakpoints
.w	Examine/change the user's Status Register
x	Exit EM3870 and return to MAID
n/	Examine/change the contents of memory location n
(LF)	Display the contents of the next sequential memory location (LF – Line Feed character)
(space)	Display the contents of the next sequential memory location (SPACE – Space Bar character)
(CR)	Return the displayed contents to memory and accept the next command (CR – Carriage Return character)
LOAD	Load object file from DISC
SAVE	Write object file to DISC

Figure 1. User Commands



Figure 2. Stand Alone Operation

Ordering Information

Part Number	Description
MEX3870M	3870 Emulator, including Cross Assembler (EXORciser or EXORterm) and Emulator package (Module and Software)
MEX3870(D)	MC 3870 Emulator User's Guide

M MOTOROLA MEX6808-22 MEX6816-22 8K/16K Static RAM Modules

- 16,384 x 8 bits of static N-channel MOS memory in two arrays (16K module). 8192 x 8 bits of static N-channel MOS memory in single array (8K module).
- 1 MHz to 2 MHz memory speed
- Switch selectable base memory address for each memory array
- Switch selectable RAM/ROM for each memory array
- 4 pin header for implementation of multi-paged memory or parity error detection.
- Jumper selectable User Map or EXbug II Dual map
- Standby/power down options provided on module.
- TTL voltage compatible impedance inputs



The MEX6808-22S (8K, 2 MHz) Static RAM Modules consisting of eighteen 4096 x 1-bit static RAM devices provides the Development System with 8192×8 bit bytes of random access memory. The memory is organized in a single array. A base address switch permits the user to select base memory addresses in 8K increments.

The MEX6816-22S (16K, 2 MHz) Static RAM Modules consisting of thirty-six 4096 x 1-bit static RAM devices provides the Development System with 16,384 x 8 bit bytes of random access memory. The memory is organized into two 8192×8 bit byte arrays. Two base address switches permit the user to select base memory addresses for both arrays in 8K increments.

A RAM/ROM switch for each array permits the user to program the array to function as RAM or ROM. Address decoders on the module monitor the 16 address lines and determine when the system MPU is addressing their respective memory arrays. A logic circuit decodes inputs, reads the RAM/ROM switches, and determines the memory function to be performed – read data from memory, write data into memory, or inhibit the memory write function. The module circuitry generates and detects even parity. The module outputs a parity error signal to the system whenever a parity error is detected.

A Power Fail/Power Down option is provided on the module. In this mode, power is applied only to the memory arrays and power fail/power down circuitry. A control signal from the system bus is required to maintain this mode of operation.

MEX6808-22, MEX6816-22 8K/16K STATIC RAM MODULES

Specifications

Type Memory Memory Speed Memory Organization Parity Read Access Time Input Signals Logic "0" Logic "1" Data Bus Input Logic "0" Input Logic "1" Output Logic "0" Output Logic "1" Output Off-State Leakage Current **Power Requirements** Physical Dimensions . W x H x T

N-channel MOS Static RAM 1.0 MHz to 2.0 MHz 16,384 x 8 bits (two 8192 x 8 bit arrays) 16K, 8192 x 8 bits (single array) 8K. Even 230 ns from leading edge of memory clock TTL voltage compatible 0.0-0.85 V (200 μA max at 0.4 V) 2.0-5.25 V (25 μA max at 5.25 V) Three-state TTL voltage compatible 0.0-0.85 V (200 μA max at 0.4 V) 2.0-5.25 V (25 μA max at 5.25 V) Three-state TTL voltage compatible 0.0-0.85 V (200 μA max at 0.4 V) 2.0-5.25 V (20 μA max at 5.25 V) 0.5 V max at 40 mA through a resistor to V_{CC} 2.6 V min at 10 mA through a resistor to ground 100 μA max at 2.6 V 5 Vdc % 2.6 A (max)

9.75 x 6.00 x 0.062 in

Ordering Information

 The following table lists the information necessary for ordering modules or manuals.

 TYPE NUMBER
 DESCRIPTION

 MEX6808-22S
 8K, 2.0 MHz Static RAM Module

 MEX6816-22S
 16K, 2.0 MHz Static RAM Module

 MEX68162(D)
 User's Guide (covers all versions)

MEX6808-22, MEX6816-22 8K/16K STATIC RAM MODULES







A logic circuit decodes three inputs, reads the RAM/ROM switches, and determines the memory func to be performed — read data from the memory, write data into the memory, or inhibit the memory write function.

Specifications

(Note: Positive current flow is defined as flowing into the terminal, negative current flow as flowing from the terminal.)

(note: I wante current now is defined as nowing	
Type Memory	MOS Static RAM
Memory Organization	2048 x 8 bits organized into two
	1024 x 8 bit arrays
Memory Cycle Time	500 ns
Input Signals	TTL voltage compatible
Logic "0"	0.0-0.85 V (-200 µA max at 0.4 V)
Logic "1	2.0-5.25 V (25 µA max at 5.25 V)
Data Bus	Three-state TTL voltage compatible
Input Logic "0"	0.0-0.85 V (-200 µA max at 0.4 V)
Input Logic "1"	2.0-5.25 V (25 µA max at 5.25 V)
Output Logic "0"	0.5 V max at 40 mA through a resistor to V _{CC}
Output Logic "1"	2.6 V min at -10 mA through a resistor to ground
Output Off-State Leakage Current	100 µA max at 2.6 V
Power Requirements	5 Vdc (# 1 A Max.
Physical Dimensions	
WxHxT	9.75 x 5.75 x 0.062 in.

MEX6812-1 2K Static RAM Module



Option



) **Motorola**

NEX6815-3 8K Dynamic RAM Module

- 8192 x 8 bits of dynamic NMOS memory in two 4096 byte arrays
- Switch selectable base memory address for each memory array
- Each array switch selectable as RAM or ROM (RAM protected by inhibiting memory write function)
- Fully decoded or partial decoded module address selection
- Cycle stealing memory refresh operation
- TTL voltage compatible
- Bus driver capability
- Operates up to 1.5 MHz system clock

The MEX6815-3 8K Dynamic RAM Module consists of sixteen MCM6605, or equivalent, N-Channel MOS memory devices that provide the EXORciser with 8192 x 8 bits of memory which will operate up to 1.5 MHz

system clock. This memory module is divided into two 4096 byte

memory arrays which may be located anywhere within the available memory

map by means of two base memory address switches (0000, 4096, 8192, etc.). For

added flexibility, this module has an address line select switch for full or partial decoding of address lines and two ROM/RAM switches that inhibit the memory write capability thereby causing the RAM memory to look like ROM memory

This module interfaces to the M6800 MPU over the EXORciser system bus via three-state bus buffers. Control logic initiates a memory refresh operation once every 32 μ s; the module refreshes its memory on a cycle stealing basis.

Specifications

(Note: Positive current flow is defined as flowing into the terminal, negative current flow as flowing from the terminal.)

Memory Type	N-Channel MOS Dynamic RAM
Memory Organization	8192 x 8 bits organized into two 4096 x 8-bit arrays
Cycle Time	750 ns
Read Access Time	350 ns from memory clock
Input Signals	
Control Bus Logic "O" Logic "1"	0.0-0.8 V (-200 μA max at 0.5 V) 2.0-5.25 V (25 μA max at 5.25 V)
Address Bus Logic "0" Logic "1"	0.0-0.8 V (-500 μA max at 0.5 V) 2.0-5.5 V (80 μA max at 5.5 V)
Data Bus	
Input Logic "0" Input Logic "1" Output Logic "0"	0.0-0.8 V (200 μ A max at 0.5 V) 2.0-5.25 V (25 μ A max at 5.25 V) 0.5 V max at 40 mA through a resistor to V _{CC}
Output Logic "1"	2.6 V min at -10 mA through a resistor to ground
Operating Temperature	0° to 70°C
Power Requirements	+5 V at 600 mA +12 V at 250 mA -12 V at 50 mA
Physical Dimensions	
WxHxT	9.75 x 5.75 x 0.062 in.
Physical Dimensions W x H x T	0.0-0.8 V (-200 μ A max at 0.5 V) 2.0-5.25 V (25 μ A max at 5.25 V) 0.0-0.8 V (-500 μ A max at 5.25 V) 0.0-0.8 V (200 μ A max at 0.5 V) 2.0-5.5 V (80 μ A max at 0.5 V) 2.0-5.25 V (25 μ A max at 5.25 V) 0.5 V max at 40 mA through a resistor to V _{CC} 2.6 V min at -10 mA through a resistor to ground 0° to 70°C +5 V at 600 mA +12 V at 250 mA -12 V at 50 mA 9.75 x 5.75 x 0.062 in.



1-26

MOTOROLA MICROSYSTEMS MEX6816-1 16K Dynamic RAM Module

- 16,384 x 8 bits of dynamic NMOS memory in one array
- Switch selectable base memory address for the memory array
- Cycle stealing memory refresh operation
- Optional even parity capability (consult factory)
- TTL voltage compatible
- Bus drive capability

The MEX6816-1 16K Dynamic RAM Module, consisting of 32 N-Channel MOS memory devices, provides the EXORciser with 16.384 bytes of dynamic memory. This memory is organized into one 16K memory array. Through use of the base memory address switches. the user can select one of four base memory addresses: 0, 4000₁₆, 8000₁₆ or A000₁₆. The address multiplexer in a refresh operation selects the memory location to be refreshed. The

The address multiplexer in a refresh operation selects the memory location to be refreshed. The address decoder determines when the MPU is addressing its memory array and enables the control logic circuits. The control logic now decodes its control and timing inputs and determines the module's operation. Working with the EXORciser bus buffer, it controls the address multiplexing required by the memory devices. The control logic also decodes the Read/Write command and determines whether the module is to perform a memory read or memory write operation.

The control logic initiates a memory refresh operation once every $32 \,\mu s$ and the module refreshes its memory on a cycle stealing basis.

The optional parity circuit generates a parity bit during a memory write operation and checks that data during a memory <u>read operation</u>. On detecting a parity error, the circuit generates the PARITY ERROR and PARITY ERROR flag signals. Consult the factory for details on this option.

Specifications

(Note: Positive current flow is defined as flowing into the terminal, negative current flow as flowing from the terminal.)

Memory Type	N-channel MOS dynamic RAM
Memory Organization	16,384 x 8 bits organized into one array
Parity	Optional even parity – consult factory
Read Access Time	350 ns from row address strobe (approximately 300 ns from memory clock)
Input Signals	TTL voltage compatible
Control Lines	•
Logic "0"	0.0-0.85 V (-200 µA max at 0.4V)
Logic "1"	2.0-5.25 V (25 µÅ max at 5.25 V)
Address	
Logic "0"	0.0-0.8 V (-2.0 m A max at 0.5 V)
Logic "1"	2.0-5.25 V (1.0 mA max at 5.5 V)
Data Bus	
Input Logic "0"	0.0-0.85 V (-200 µA max at 0.4 V)
Input Logic "1"	2.0-5.25 V (25 µA max at 5.25 V)
Output Logic "0"	0.5 V max at -40 mA through a resistor to VCC
Output Logic "1"	2.6 V min at -10 mA through a resistor to ground
Operating Temperature	0 to 70° C
Power Requirements	+5 Vdc at 1.5 A max
	+12 Vdc at 1.6 A max
	-12 Vdc at 110 mA max
Physical Dimensions	
WXHXT	9,75 x 5,75 x 0.062 in.



Option





(M) MOTOROLA



- 16,384 x 8 bits of dynamic NMOS memory (16K), 32,768 x 8 bits (32K), 49,152 x 8 bits (48K), or 65,536 x 8 bits (64K) organized into one memory array of 4 rows
- Memory refresh without processor interruption
- Jumper selectable memory map assignment
- 20-pin header for implementation of priority interrupts, multi-paged memory, and I/O systems
- Even parity with jumper selectable outputs
- TTL voltage-compatible high-impedance inputs

The MEX6816-1HR Hidden Refresh RAM Module consisting of 9 N-Channel MOS memory devices provides the system with 16,384 bytes of memory. The MEX6832-1HR consists of 18 devices with 32,768 bytes, the MEX6848-1HR consists of 27 devices with 49,152 bytes, and the MEX6864-1HR consists of 36 devices with 65,536 bytes of memory. The memory is organized into independently addressable rows of 16K memory each.

The Development System is designed to operate on a two-phase clock. Phase 1 is dedicated to internal MC6800 MPU operations. Phase 2 is used to access external memory. During $\phi 1$ of the cycle, when memory is not being accessed, one row of memory is refreshed.

The module circuitry generates and detects even parity. A parity error signal is output to the system whenever a parity error is detected. The output is jumper selectable to the system bus as a parity error, or a non-maskable interrupt.

Specifications

Memory Type	N-channel MOS dynamic RAM
Memory Organization	16,384 x 8 bits (16K), 32,768 x 8 bits
	(32K), 49,152 x 8 bits (48K),
	65,536 x 8 bits (64K).
	16K bits to a row
Parity	Even
Hidden Refresh	Row refresh during $\phi 1$ of each processor cycle
Input Signals	TTL voltage compatible
Control Lines	• •
Logic "0"	0.0-0.85 V (200 µA max at 0.4 V)
Logic "1"	2.0-5.25 V (25 µA max at 5.25 V)
Address	
Logic "0"	0.0-0.8 V (2.0 mA max at 0.5 V)
Logic "1"	2.0-5.25 V (1.0 mA max at 5.5 V)
Data Bus	
Input Logic "0"	0.0-0.85 V (200 µA max at 0.4 V)
Input Logic "1"	2.0-5.25 V (25 µA max at 5.25 V)
Output Logic "0"	0.5 V max at 40 mA through
	a resistor to V _{CC}
Output Logic "1"	2.6 V min at 10 mA through
	a resistor to ground
Operating Temperature	0 to 70 ^o C
Power Requirements	+5 Vdc at 1.0 A max
-	+12 Vdc at 160 mA max
	-12 Vdc at 8 mA max
Physical Dimensions	
WxHxT	9.75 x 6.00 x 0.062 in.



Ordering Information

The following table lists the information necessary for ordering modules, or manuals.

Type Number	Description
MEX6816 - 1HR	16K Hidden Refresh RAM Module
MEX6832-1HR	32K Hidden Refresh RAM Module
MEX6848-1HR	48K Hidden Refresh RAM Module
MEX6864 - 1HR	64K Hidden Refresh RAM Module
MEX6864HR(D)	User's Guide (covers all versions of module)

MEX6816 — 1 HR MEX6832 — 1 HR MEX6848 — 1 HR MEX6864 — 1 HR 16K / 64K Hidden Refresh RAM Module





- 16.384 x 8 bits (16K), 32,768 x 8 bits (32K), 49,152 x 8 bits (48K), or 65,536 x 8 bits (64K) of dynamic MOS memory organized in one memory array of four address rows.
- Switch selectable base memory address on 16K module.
- Jumper selectable 1 MHz, 1.5 MHz, or 2 MHz memory speed.
- Jumper selectable User Map or EXbug II Dual Map
- 20 pin header for implementation of multi-paged memory or parity error detection.
- Cycle stealing memory refresh operation.
- TTL voltage compatible high impedance inputs.
- Jumper selectable row address select disable/enable capability.

The MEX6816-22D (16K), MEX6832-22 (32K). MEX6848-22 (48K), and MEX 6864-22 (64K) Dynamic RAM Modules consisting of 36 RAM devices (16K and 64K), 18 RAM devices (32K), and 27 RAM devices (48K) provides the Development System with up to 65,536 x 8 bit bytes of memory. Multiple modules may be used to extend the memory capability. Memory is refreshed on a cycle stealing basis. When multiple modules are used, one module is the master refresh with the others as slave refresh modules.

A base address switch on the 16K module permits the user to select base memory addresses. The 32K, 48K, and 64K modules have a standard base of 0000. The module circuitry generates and detects even parity. The module outputs a parity error signal to the system whenever a parity error is detected. Memory speed is jumper selectable at 1.0 MHz, 1.5 MHz, or 2.0 MHz to allow the user to select the speed that comes closest to his system speed. A wire wrap header for row address select is factory wired. The user can disable specific rows of memory or rearrange the address order by removing and replacing jumpers.

MEX6816-22D MEX6832-22 MEX6848-22 MEX6864-22 16K/64K Dynamic RAM Modules

Specifications

Type Memory	MOS Dynamic RAM
Memory Organization	16,384 x 8 bits (16K), 32,768 x 8 bits (32K), 49,152 x 8 bits (48K), 65, 536 x 8 bits (64) in a single array of 4 rows
Parity	Even
Read Access Time	230 ns from memory clock
Input Signals	
Control Bus Logic "O" Logic "1"	0.0 · 0.8 V (200 μA max at 0.5 V) 2.0 · 5.25 V (25 μA max at 5.25 V)
Address Bus Logic "0" Logic "1"	0.0 - 0.8 V (500 μA max at 0.5 V) 2.0 - 5.5 V (80 μA max at 5.5 V)
Data Bus	
Input Logic "0"	0.0 0.8 V (200 µA max at 0.5 V)
Input Logic "1" Output Logic "0" Output Logic "1"	2.0 - 5 25 V (25 μ A max at 5.25 V) 0.5 V max at 40 mA through a resistor to VCC 2.6 V min at 10 mA through a resistor to ground
Operating Temperature	0° to 70°C
Power Requirements	+5 V at 1.5A max. +12 V at 1.6A max. - 12 V at 110 mA max.
Physical Dimensions	
WxHxT	9.75 x 6.00 x 0.062 in.

Ordering Information

The following table lists the information necessary for ordering modules or manuals.

TYPE NUMBER	DESCRIPTION
MEX6816-22D	16K Dynamic RAM Module
MEX6832-22	32K Dynamic RAM Module
MEX6848-22	48K Dynamic RAM Module
MEX6864-22	64K Dynamic RAM Module
MEX6864(D)	User's Guide (covers all versions)

MEX6816-22D MEX6832-22 MEX6848-22 MEX6864-22 16K/64K Dynamic RAM Modules



(M) MOTOROLA **MEX6820** Input/Output Module

- Four 8-bit input/output ports for peripheral interfacing
- Eight individually controlled interrupt lines four of which may be used as peripheral control lines
- Program controlled maskable interrupt capability
- Each MC6820 Peripheral Interface Adapter addressed as memory
- Switch selectable base memory address for each of the two MC6820 Peripheral Interface Adapter devices
- Provisions on the module for wirewrap sockets to be used in constructing custom interface circuitry



to ground

The MEX6820 Input/Output Module, containing two MC6820 Peripheral Interface Adapters (PIA's), provides a flexible means of interfacing the EXORciser with a user's defined process or peripheral device. This module, in effect, connects the two PIA's between the MPU and the peripheral device(s). The designer has the option of interfacing a peripheral directly to the PIA's TTL voltage compatible I/O ports and control lines, or through custom interface circuitry. (The peripheral interface lines of the PIA are PA0-PA7, PB0-PB7, CA1, CA2, CB1, and CB2.) The I/O Module has provisions for standard 14, 16, and 24 pin wirewrap sockets, thus permitting the construction of custom interfacing circuits on the module

The EXORciser's MC6800 MPU addresses each of the PIA's as four locations in memory. Address switches allow the user to select base memory locations for each PIA. Altering the settings of the address enable/disable switches sets up the Input/Output Module to emulate a design that may or may not use all 16 address lines. Address decoders determine when the MPU is addressing a particular PIA's register and also signal the control logic to decode its inputs. The control logic, by decoding the MPU timing and control signals, manages the data flow through the I/O Module's buffers. These three-state buffers interface the I/O Module to the MC6800 MPU over the EXORciser bus.

MEX68IC I/O Interconnection Cables are used to connect an Input/Output Module to a peripheral. One end of this flatribbon cable is terminated with a 50-pin flatribbon connector; the other end is not terminated. Two MEX68IC cables should be ordered with each MEX6820 Input/Output Module.

Specifications

(Note: Positive current flow is defined as flowing into the terminal, negative current flow as flowing from the terminal.)

Input Signals	TTL voltage compatible
Logic "0"	0.0-0.85 V (-200 µA max at 0.4 V)
Logic "1"	2.0-5.25 V (25 µA max at 5.25 V)
Data Bus	Three-state TTL voltage compatible
Input Logic "0"	0.0-0.85 V (-200 µA max at 0.4 V)
Input Logic "1"	2.0-5.25 V (25 µA max at 5.25 V)
Output Logic "0"	0.5 V max at 40 mA through a resistor to VCC
Output Logic "1"	2.6 V min at -10 mA through a resistor to grou
Output Off-State Leakage Current	100 µA max at 2.6 V
MC6820 Peripheral Interface Adapter Signals*	
PAO-PA7 Input/Output Lines	TTL voltage compatible
PB0-PB7 Input/Output Lines	Three-state TTL voltage compatible
CA1, CA2, and CB1 Control Signals	TTL voltage compatible
CB2 Control Signal	Three-state TTL voltage compatible
IRQA and IRQB Signals	TTL voltage compatible
Operating Temperature	0 to 70 ⁰ C
Power Requirements	5 Vdc at 2 A max
Physical Dimensions	
W x H x T	9.75 x 5.75 x 0.062 in.
*See MC6820 data sheet for specifications on these signals.	

MEX6820 Option Input/Output Module PIA 2 BASE MEMORY ADDRESS SWITCHES PIA 1 BASE MEMORY ADDRESS SWITCHES CONTROL S. M. W March Stark 16.2 44 . .0 PIA 2 ADDRESS ENABLE/ DISABLE SWITCHES PIA 1 ADDRESS ENABLE/ DISABLE SWITCHES 111.111 14.10 Q. PIA 1 ADDRESS DECODER PIA 2 ADDRESS DECODER 3038333 PIA 2 PIA 1 EXORciser BUS BUFFER



(M) MOTOROLA **MEX6821-2** Input / Output Module

- Four 8-bit input/output ports for peripheral interfacing
- Eight individually controlled interrupt lines four of which may be used as peripheral control lines
- Program controlled maskable interrupt capability
- Each MC68B21 Peripheral Interface Adapter addressed as memory
- Switch selectable base memory address for each of the two MC68B21 Peripheral Interface Adapter devices
- Provisions on the module for wire-wrap sockets to be used in constructing custom interface circuitry
- 20-pin header for implementation of priority interrupts, multi-paged memory, and I/O systems
- Jumper selectable user address or EXbug 2 Dual map address
- Up to 2.0 MHz clock speed operation

The MEX6821-2 Input/Output Module, containing two M68B21 Peripheral Interface Adapters (PIA's), provides a flexible means of interfacing the Development System with a user's defined process or peripheral device. This module, in effect, connects the two PIA's between the MPU and the peripheral device(s). The designer has the option of interfacing a peripheral directly to the PIA's TTL voltage compatible I/O ports and control lines, or through custom interface circuitry. (The peripheral interface lines of the PIA are PA0-PA7, PB0-PB7, CA1, CA2, CB1, and CB2.) The I/O Module has provisions for standard 14-, 16-, and 24-pin wire-wrap sockets, thus permitting the construction of custom interfacing circuits on the module.

The M68B00 MPU addresses each of the PIA's as four locations in memory. Address switches allow the user to select base memory locations for each PIA. Altering the settings of the address enable/ disable switches sets up the Input/Output Module to emulate a design that may or may not use all 16 address lines. Address decoders determine when the MPU is addressing a particular PIA's register and also signal the control logic to decode its inputs. The control logic, by decoding the MPU timing and control signals, manages the data flow through the I/O Module's buffers. These three-state buffers interface the I/O Module to the M68B00 MPU over the system bus.

MEX68IC2 I/O Interconnection Cables are used to connect an Input/Output Module to a peripheral. One end of this flatribbon cable is terminated with a 50-pin flatribbon connector; the other end is not terminated. Two MEX68IC2 cables should be ordered with each MEX6821-2 Input/Output Module.

Specifications

Input Signals Logic "0" Logic "1" Data Bus Input Logic "0" Input Logic "1" Output Logic "0" Output Logic "1" Output Off-State Leakage Current M68821 Peripheral Interface Adapter Signals' PAO-PA7 Input/Output Lines PB0-PB7 Input/Output Lines CA1, CA2, and CB1 Control Signals CB2 Control Signal IRQA and IRQB Signals Operating Temperatu Power Requirements ical Dimension WxHxT 9.75 x 6.00 x 0.062 in.

TTL voltage compatible 0.0-0.85 V (200 µA max at 0.4V) 2.0-5.25 V (25 µA max at 5.25 V) Three-state TTL voltage compatible 0.0-0.85 V (200 µA max at 0.4 V) 2.0-5.25 V (25 µA max at 5.25 V) 0.5 V max at 40 mA through a resistor to V_{CC} 2.6 V min at 10 mA through a resistor to ground 100 uA max at 2.6 V TTL voltage compatible Three-state TTL voltage compatible TTL voltage compatible Three-state TTL voltage compatible TTL voltage compatible 0 to 70°C 5 Vdc at 2 A max

Ordering Information

The following table lists the information necessary for ordering modules, cables, or manuals.

Type Number	Description
MEX6821-2	Input/Output Module
MEX68IC2	Interconnect Cable
MEX68212(D)	User's Guide

*See MC6821 data sheet for specifications on these signals





MEX6845 CRT Control Support Module

- Provides the interface to raster scan CRT displays for terminals in stand alone or cluster configuration.
- Fully decoded switch selectable address
- capability
- Fully buffered address bus and bidirectional data bus
- 20-pin header for implementation of priority interrupts, multi-paged memory, and I/O systems
- Two 50-pin edge connectors and one 20-pin edge connector provides interface for custom circuitry
- Large wire-wrap socket area for custom circuitry
- Jumper selectable memory map assignment



The MEX6845 CRT Controller Support Module provides the user with a minimal hardware design implementing the MC6845 CRTC device. The necessary data lines, and control signals are factorywired to the device. The device is mounted in a wire-wrap socket which provides access to the MC6845 bus for connection of the user's custom circuitry. The three-edge connectors provide 120 lines for interface with the user's system.

Four hexidecimal address select switches allow the user to generate a fully decoded chip select function.

Specifications

Address and Control Bus	TTL voltage compatible
Logic "0"	0.0-0.85 V (200 µA max at 0.4 V)
Logic "1"	2.0-5.25 V (25 µA max at 5.25 V)
Data Bus	Three-state TTL voltage compatible
Input Logic "0"	0.0-0.85 V (200 µA max at 0.4 V)
Input Logic "1"	2.0-5.25 V (25 µA max at 5.25 V)
Output Logic "0"	0.5 V max at 40 mA through a resistor to VCC
Output Logic "1"	2.6 V min at 10 mA through a resistor to ground
Output Off-State Leakage Current	100 µA max at 2.6 V
Power Requirements	+5 Vdc @ 2 A max
· · · · · · · · · · · · · · · · · · ·	+12 Vdc
	-12 Vdc
Physical Dimensions	
WxHxT	9.75 x 6.00 x 0.062 in.

The following table lists the information necessary for ordering modules, manuals, or data sheets.

Type Number	Description
MEX6845	CRT Controller Support Module
MEX6845(D)	User's Guide
MC6845 Data Sheet	Data Sheet for MC6845 CRTC







MOTOROLA MEX6850 ACIA Module

- Eight or nine-bit transmission
- Program-selectable odd, even, or no parity
- TTY and RS-232C data terminal interface capability
- Program-selectable divide-by 16 and 64 clock modes
- Program-selectable one or two stop bits
- Eight switch-selectable baud rates between 110 and 9600 baud



The MEX6850 ACIA Module (Asynchronous Communications

Interface Adapter) interfaces the EXORciser base system to an asynchronous data communications device. This module appears to the MC6800 MPU as an MC6850 AC1A. In preparing a program for this module, the designer determines parity, the number of stop bits and the ACIA's clock mode. The user can select one or two stop bits; odd, even, or no parity; the clock mode; and the number of data bits to be transferred.

The user, in setting up this module, selects one of the eight standard switch selectable baud rates between 110 and 9600. He has the option of interfacing directly with a TTY (20 mA neutral current loop), and an RS-232C compatible terminal, or of constructing a custom interface circuit for some other peripheral. The module can be configured to appear as a data terminal or modem to an external communications device. It has provisions for standard 14, 16, and 24 pin wirewrap sockets to allow for the construction of customized circuits.

The EXORciser's MPU åddresses the ACIA as if it were two locations in memory. By proper setting of the base memory address switches, the user can select the base memory address for the ACIA. The address enable/disable switches activate or de-activate individual address lines. This allows the EXORciser to emulate systems not using all 16 address lines. The address decoder determines when the MPU is addressing its ACIA and enables the control logic to decode its inputs. The control logic, by decoding of the MPU timing and control signals, controls the flow of data through the EXORciser bus buffer. The EXORciser bus buffer interfaces the ACIA Module with the EXORciser bus.

Specifications

(Note: Positive current flow is defined as flowing into the terminal, negative current flow as flowing from the terminal.)

Address and Control Bus	TTL voltage compatible
Logic "0"	0.0-0.85 V (-200 µA max at 0.4 V)
Logic "1"	2.0-5.25 V (25 µA max at 5.25 V)
Data Bus	Three-state TTL voltage compatible
Input Logic "0"	0.0-0.85 V (-200 µA max at 0.4 V)
Input Logic "1"	2.0-5.25 V (25 µA max at 5.25 V)
Output Logic "0"	0.5 V max at 40 mA through a resistor to V _{CC}
Output Logic "1"	2.6 V min at -10 mA through a resistor to ground
Output Off-State Leakage Current	100 µA max at 2.6 V
Switch selectable baud rates	110, 150, 300, 600, 1200, 2400, 4800, and 9600
Signal Characteristics	TTY (20 mA neutral current loop) or FIA RS-232C compatible
TTY Reader Control Signal	Control signal for TTY devices modified for external control
RS-232 Interface Signals	RS-232C signals to interface with an RS-232C data terminal. Can be modified to interface with any RS-232C modem.
Power Requirements	+5 Vdc @ 750 µA
	+12 Vdc @ 500 μA
	-12 Vdc (= 500 μA
Physical Dimensions	
W x H x T	9.75 x 5.75 x 0.062 in.



MEX6850-2 ACIA/SSDA Support Module

- Eight or nine bit transmission
- Program selectable odd, even, or no parity
- Program selectable divide by 16 and 64 clock modes
- Program selectable one or two stop bits
- Eight jumper selectable baud rates from 110 through 9600 baud
- Provisions on module to construct custom circuitry i.e. TTY and RS-232 Interfaces
- Easy conversion to MC68B52 Synchronous Serial Data Adapter (SSDA)



The MEX6850-2 ACIA/SSDA Support Module (Asynchronous Communications Interface Adapter/ Synchronous Serial Data Adapter) interfaces the Development System to a data communication device. The module is factory wired as an MC68B50 ACIA. The user has the option of interfacing this module with a TTY, cassette handlers, disk drives, external terminal, or an RS-232C compatible device. This module may be configured to appear as a data terminal or as a modem to the external communications device. The module may be converted to a Synchronous Serial Data Adapter by replacing the MC68B50 ACIA with an MC68B52 SSDA and making a few wiring changes.

In preparing a program for this module, the designer determines parity, the number of stop bits and the ACIA clock mode. The user can select one or two stop bits; odd, even, or no parity; the clock mode; and the number of data bits to be transferred.

The user, in setting up this module, selects one of eight standard jumper selectable baud rates from 110 through 9600. He has the option of interfacing, through custom circuitry, with a TTY (20 mA neutral current loop), and an RS-232C compatible terminal, or of constructing a custom interface circuit for some other peripheral. The module has provisions for standard 14, 16, and 24-pin wirewrap sockets to allow for the construction of customized circuits.

The system MPU addresses the ACIA or the SSDA as if it were two locations in memory. By proper setting of the base memory address switches, the user can select the base memory address for the ACIA or SSDA. The address decoder determines when the MPU is addressing its ACIA or SSDA and enables the control logic to decode its inputs. The control logic, by decoding of the MPU timing and control signals, controls the flow of data through the system bus buffers.

MEX6850-2 ACIA/SSDA Support Module

Specifications

Address and Control Bus Logic "0" Logic "1" Data Bus Input Logic "0" Input Logic "1" Output Logic "1" Output Logic "1" Output Off-State Leakage Current Swtich selectable baud rates Power Requirements

Physical Dimensions W x H x T TTL voltage compatible 0.0-0.85 V (200 μ A max at 0.4 V) 2.0-5.25 V (25 μ A max at 5.25 V) Three-state TTL voltage compatible 0.0-0.85 V (200 μ A max at 0.4 V) 2.0-5.25 V (25 μ A max at 0.4 V) 2.0-5.25 V (25 μ A max at 0.25 V) 0.5 V max at 40 mA through a resistor to V_{CC} 2.6 V min at 10 mA through a resistor to ground 100 μ A max at 2.6 V 110, 150, 300, 600, 1200, 2400, 4800, and 9600 +5 Vdc @ 750 μ A +12 Vdc @ 500 μ A

9.75 x 6.00 x 0.062 in.

Ordering Information

The following table lists the information necessary for ordering modules, devices or manuals.

TYPE NUMBER MEX6850-2 MC68B52 MEX68502 (D) DESCRIPTION ACIA/SSDA Module SSDA Device User's Guide
MEX6850-2 ACIA/SSDA Support Module



MEX6854 ADLC Support Module

- Provides data communications interface for both primary and secondary stations in stand alone, polling, and loop configurations
- Fully decoded switch selectable address capability
- Fully buffered address bus and bidirectional data bus
- 20-pin header for implementation of priority interrupts, multi-paged memory, and I/O systems
- Two 50-pin edge connectors and one 20-pin edge connector provides interface for custom circuitry
- Large wire-wrap socket area for custom circuitry
- Jumper selectable memory map assignment



The MEX6854 ADLC (Advanced Data Link Controller) Support Module provides the user with a minimal hardware design implementing the MC6854 ADLC device. The necessary data lines and control signals are factory-wired to the device. The device is mounted in a wire-wrap socket which provides access to the MC6854 bus for connection of the user's custom circuitry. The three-edge connectors provide 120 lines for interface with the user's system.

Four hexidecimal address select switches allow the user to generate a fully decoded chip select function.

Specifications

Address and Control Bus Logic "0" Data Bus Input Logic "0" Input Logic "0" Output Logic "0" Output Logic "1" Output Logic "1" Output Logic "1"

Power Requirements

Physical Dimensions W x H x T TTL voltage compatible 0.0-0.85 V (200 μ A niax at 0.4 V) 2.0-5.25 V (25 μ A max at 5.25 V) Three-state TTL voltage compatible 0.0-0.85 V (200 μ A max at 0.4 V) 2.0-5.25 V (25 μ A max at 5.25 V) 0.5 V max at 40 mA through a resistor to V_CC 2.6 V min at 10 mA through a resistor to ground 100 μ A max at 2.6 V

+5 Vdc @ 2 A max +12 Vdc -12 Vdc

9.75 x 6.00 x 0.062 in.

Ordering Information

The following table lists the information necessary for ordering modules, manuals, or data sheets.

Type Number	Description	
	ADLC Support Module	
MEX6854 (D)	User's Guide	
MC6854 Data Sheet	Data Sheet for MC6854 ADLC	

MEX6854 ADLC Support Module





MEX68488 GPIA Support Module

- Provides a means for controlling and moving data from complex systems of multiple instruments
- Fully decoded switch selectable address capability
- Fully buffered address bus and bidirectional data bus
- 20-pin header for implementation of priority interrupts, multi-paged memory and I/O systems
- Two 50-pin edge connectors and one 20-pin edge connector provides interface for custom circuitry
- Large wire-wrap socket area for custom circuitry
- Jumper selectable memory map assignment



The MEX68488 GPIA (General Purpose Interface Adapter) Support Module provides the user with a minimal hardware design implementing the MC68488 GPIA device. The necessary data lines and control signals are factory-wired to the device. The device is mounted in a wire-wrap socket which provides access to the MC68488 bus for connection of the user's custom circuitry. The three edge connectors provide 120 lines for interface with the user's system.

Four hexidecimal address select switches allow the user to generate a fully decoded chip select function.

Specifications

Address and Control Bus Logic "0" Logic "1" Data Bus Input Logic "0" Input Logic "0" Output Logic "0" Output Logic "1" Output Logic "1" Output Off-State Leakage Current

Power Requirements

Physical Dimensions W x H x T TTL voltage compatible 0.0-0.85 V (200 μ A max at 0.4 V) 2.0-5.25 V (25 μ A max at 5.25 V) Three-state TTL voltage compatible 0.0-0.85 V (200 μ A max at 0.4 V) 2.0-5.25 V (25 μ A max at 0.4 V) 2.0-5.25 V (25 μ A max at 5.25 V) 0.5 V max at 40 mA through a resistor to V_{CC} 2.6 V min at 10 mA through a resistor to ground 100 μ A max at 2.6 V

+5 Vdc @ 2 A max +12 Vdc -12 Vdc

9.75 x 6.00 x 0.062 in.

Ordering Information

The following table lists the information necessary for ordering modules, manuals, or data sheets.

Type Number MEX68488 MEX68488(D) MC68488 Data Sheet Description GPIA Support Module User's Guide Data Sheet for MC68488 GPIA MEX68488 GPIA Support Module





MICROSYSTEMS

M MOTOROLA MEX141000M MC141000/1200 Development System

- M6800 EXORciser or EXORterm based
- Complete software capabilities, including Cross Assembler, Loader, and Debug Package
- Provides an economical and expedient means for developing new applications prior to committing to final production masks
- Provides complete simulation of the 141000/1200 hardware characteristics
- MDOS based software

The purpose of the 141000/1200 simulator module is to provide an EXORciser or EXORterm based tool for debugging 141000/1200 applications in the actual hardware and software configuration of the user's final system. A ROM object program is generated by the EXORciser 141000/1200 Cross Assembler and is loaded and run by the simulator. Using the information generated by the simulator

and the debug facilities provided by the simulator, the user can find and correct problems in the source program. It is possible for the user to simulate all of the 141000/1200 inputs and to examine all of the 141000/1200 outputs via software control, or control the inputs and outputs via external user hardware.

The 141000/1200 Simulator Package will consist of a hardware module and a software package. The module can be used in either an M6800 EXORciser or EXORterm. It will be possible to load and save the user's program and debug it with the software package. The module will provide such facilities as a power supply, clock, reset button, input and output connections with the necessary TTL/CMOS level conversions, and the hardware necessary to interface with the simulator software.

Figure 1 shows the data flow in the 141000/1200 Simulator System. The ROM object file resides on a disk file and can be accessed through the 141000/1200 simulator software. Inputs to the user program can come either from the terminal or the user's 141000/1200 system.

Figure 2 illustrates the hardware connections of the 141000/1200 Simulator System. The simulator board is inserted in the EXORciser or EXORterm. A cable with a DIL male connector will connect the simulator to the user's system.

Figure 3 shows the USER commands available with the simulator package.

Minimum System Requirements

EXORciser or	EXORte
MDOS	
24K Memory	
Editor	



1-49

MEX141000M, MC141000/1200 DEVELOPMENT SYSTEM



.



FIGURE 2. 141000/1200 Simulator Hardware Connections

FIGURE 1. 141000/1200 Simulator System Data Flow

Command	Description	
NNN/	Open simulated ROM byte addressed by N	
NN.	Open simulated RAM byte addressed by N	
NN-	Open simulated OPLA byte addressed by N	
(LF)	Open next sequential location	
(CR)	Close open location	
(UA)	Open previous sequential location	
X	Return to MAID (P to continue)	
S	Save a program on a new or existing disk file	
L	Load a program from a disk file	
M	Return to MDOS	
N:V	Set breakpoint at location N	
:U	Remove all breakpoints	
N:U	Remove breakpoint at location N	
;G	Execute user PGM from power up or intialize	
N;G	Execute user PGM from location N	
N:P	Execute until BKPT found N times	
P	Continue executing from encountered BKPT	
:N	Trace one instruction	
N	Trace one instruction	
N:N	Trace N instructions	
SV	Display breakpoints	
SR	Display/change target program registers	
SK	Print K and allow alteration	
;K	Clear software K	
S O	Print O-outputs	

FIGURE 3. USER Commands

Ordering Information

Part Number Description MEX141000M 141000/120 or EXOPter

MEX141000(D)

141000/1200 Simulator, including Cross Assembler (EXORciser or EXORterm) and Simulator Package (Module and Software) M141000/1200 Simulator User's Guide

MEX68CT MOTEST-I Component Tester



MOTEST-I (MEX68CT) is a dynamic LSI tester that provides the EXORciser with the capability of testing the M6800 microcomputer family of parts in an environment that closely approximates the end use conditions. Presently, MOTEST-I has the capability of testing the MC6800 Microprocessor Unit (MPU), MC6820 Peripheral Interface Adapter (PIA), MC6850 Asynchronous Communications Interface Adapter (ACIA), MCM6810 128 x 8 Bit Static Random Access Memory (RAM), MCM6604 type Dynamic RAM, 4096K 1 Bit, and MCM6830 1024 x 8 Bit Read Only Memory (ROM). Using the Universal ROM card, additional TTL-compatible ROMs can also be accommodated.

- Functionally tests M6800 microcomputer family of parts in real time
- Can be adapted to test other devices: memories, TTL parts, CMOS parts, and other microprocessors
- One EXORciser will control up to eight test heads
- Uses internal EXORciser power (+5 Vdc) or external power (determined by user)
- Provides statistical log which indicates PART TYPE, TOTAL TESTED, TOTAL FAILED, and % GOOD for each test head
- Provides interlocking between test program and personality card in the test head
- Optional footswitch control
- Optional extender allows personality card to be located in environmental chamber for environmental testing
- PASS/FAIL indications

Ordering Information

When ordering MOTEST-I, the user selects the options he requires.

An appropriate suffix to each basic part number is required to define the medium on which the executive and test programs are to be supplied.

Part Number	Description
MEX68CT A,B,D,M	Component Tester Test Head (1)

Test Head (1) Control Card (1) Interface Cables (2) Executive Program (1)

Options

Part Number	Description
MEX68CT2, A,B,D,M	MPU (MC6800) Personality Card, Test Program
MEX68CT3 A,B,D,M	PIA (MC6820) Personality Card, Test Program
MEX68CT4 A,B,D,M	ACIA (MC6850) Personality Card, Test Program
MEX68CT5 A,B,D,M	ROM (MCM6830) Personality Card, Test Program
MEX68CT6-1 D,M (16	pin) ROM Universal Personality Card, Test Program
MEX68CT6-2 A,B,D,M	(24-pin) Universal ROM Personality Card, Test Program
MEX68CT7 A,B,D,M	RAM (MCM6810) Personality Card, Test Program

A Suffix - Cassette, B - Paper Tape, D - EDOS Diskette, M - MDOS Diskette

MEX68CT MOTEST-I General Description

The MOTEST-I system requires an EXORciser containing an MPU Module, Debug Module, Baud Rate Module, and the required memory. The memory size is determined by the number of device types being tested. MOTEST-I, itself, consists of a control card which plugs into the EXORciser, interface cables, test head, Executive program, test programs and a personality card designed for each particular part. One EXORciser will control up to eight test heads without any restriction on the mix of parts being tested. When setting up your test system, it is important to remember that each test head requires a control card and a set of interface cables to connect the test head to the EXORciser. To set up the system, the interface cables are connected to the control card, and the control card is then inserted into the EXORciser. The other ends of the interface cables are connected to the test head. If external voltages are required, they can be connected to the external power jack located on the side of the test head. To test a part, the user simply selects and inserts the particular personality card into the EXORciser, and MOTEST-I is ready to evaluate the device. The user now installs the device to be evaluated into the test socket located on the personality card, presses the TEST switch and monitors the indicators to see if the part has passed or failed.

System Software

MOTEST-I system software consists of one Executive program and a test program for each personality card.

EXECUTIVE – The Executive performs the function of initializing and polling the control cards for a start test interrupt, verifying the device/test program interlock, controlling power to device under test so that it can be installed and removed with power off, providing a statistical log on request, and providing a command structure to aid setup.

TEST PROGRAM – The test program, upon receiving control from the Executive program, performs the following functions: calculates the test device address, sets up the control PIAs to perform the test, and sequentially tests each parameter of the test device. Control is returned to the Executive program as a result of a PASS or FAIL indication.

MEX68CT MOTEST-I Component Tester



Component Testing *Control is returned to the Executive Program due to either PASS or FAIL.*

MPU Testing The following tests are performed on the MPU:

- The test program is loaded into the two resident 128 byte RAMs.
- Control is transferred to the MPU under test, and the "instruction set" (1) is executed. Termination is a WAI causing BA to go true.
- The EXORciser looks for BA from the MPU under test or time out, whichever comes first.
- NMI and IRQ are independently pulled causing the MPU to go to another WAI in the program, depending upon the state of the interrupt mask described in the following step.
- Modification of the program changes the running address from 00XX16 to 55XX16. The instruction CLI is substituted for SEI on this pass.
- Assuming successful execution of the first pass, as evidenced by returning control to the EXORciser and reading the memory and comparing the results to known check sums, the program is modified.

PIA Testing The following tests are performed on the PIA:

- Test Reset Line clears all PIA registers.
- Test ability to read/write Data Direction Registers.
- Test A-Data Register as an output while driving B-Data Register as an input.
- Test A-side Chip Selects and B-side Write Enable.
- Test B-Data Register as an output while driving A-Data Register as an input.

ACIA Testing The following tests are performed on the ACIA:

- Test Master Reset.
- Test ACIA for ability to transmit and receive data at 110 baud.
- Test ACIA for ability to transmit and receive data at 5200 baud.
- Test ACIA at different word lengths and parity selections using 500 kHz clock rate.
- Test for Transmit Interrupt and double buffering capability.
- Test Break.

Static RAM Testing 1028 x 8 Bits. The following tests are performed:

- Walking Address test.
- Bit pattern AA R/W test.
- Bit pattern 55 R/W test.
- Galloping Read test.
- Galloping Write test.

ROM Testing The following tests are performed on the ROM:

- The message flag is tested. If the flag is a one, the ROM is read, and its contents are saved to be used as a reference pattern. The flag is then set to a zero. If the flag is a zero, the ROM is tested.
- The following tests are then performed:

- The program is now run again and the results checked.
- The program is again modifed to run at 2AXX16. The instruction SEI is exchanged for CLI on this pass.
- The program is now run again and the results checked.
- The instructions not previously executed, as described in footnote (1), are now run. These include stack and index register codes, subroutine jumps and returns flagged by the index register.
- Upon successful completion of the program that has just run, TSC is enabled by the EXORciser causing the MPU under test to execute the code in location FFFF₁₆.
- NMI is then enabled, vectoring the MPU to another WAI instruction.
- Memory is again checked for successful execution of the second program.
- Test B-side Chip Selects and A-side Write Enable.
- Test three-state capability of CA2 and CB2.
- Test CA1 and CB1 as interrupt input lines.
- Test CA2 as an output line while CB2 is an input line.
- Test CB2 as an output line while CA2 is an input line.
- Test Ready to Send, RTS.
- Test Clear to Send, CTS.
- Test Data Carrier Detect, DCD.
- Test Receive Interrupt.
- Test Overrun Error.
- Test Framing Error.
- Test Chip Selects.

10000000

01000000

• Test Chip Selects.

- Test False Start Bit Detection.
- Test Parity Error Detection.

Walking Bit Pattern tests.

e ROM: • The Chip Selects are enabled. The ROM is read, and

00001000

00000100

00000010

00000001

00100000

00010000

- The Chip Selects are enabled. The ROM is read, and its contents are compared to the reference pattern.
- One Chip Select at a time is disabled. The ROM is read to test the function of the respective Chip Select.
- (1) The instruction set is incremented from 01 "NOP" to FF "STX". All undefined codes, index modification codes, JSR, RTI, stack or stack modification codes are omitted in the valid OP code file and tested separately.

Motorola MEX68PI2 Printer Interface Module 1

MICROSYSTEMS

- Provides interface between Development System and Centronics Printer
- Jumper selectable memory map assignment
- Provisions for customer supplied circuits are included
- A 20 pin header for implementation of priority interrupts, multi-paged memory, and special I/O system

The MEX68P12 Printer Interface Module provides the interface required between the Development System and a printer. The configuration of the



module, as wired at the factory, is for the standard Centronics interface. The address is preset to EC10 for use by the MDOS and EXbug software.

Provisions are included on the module for user supplied custom circuitry to facilitate interface with other printer specifications.

Specifications

Input Signal TTL voltage compatible ·n' 0.0-0.85 V (200 µA max at 0.4 V) 2.0-5.25 V (25 µA max at 5.25 V) Logic "0" Logic "1" Three-state TTL voltage compatible 0.0-0.85 V (200 µA max at 0.4 V) 2.0-5.25 V (25 µA max at 5.25 V) 0.5 V max at 40 mA through a resistor to V_{CC} 2.6 V min at 10 mA through a resistor to ground 100 µA max at 2.6 V Deta Bus Input Logic "0" Input Logic "1" Output Logic "0" Output Logic "1" Output Logic "1" Output Off-State Leakage Current MC68B21 Peripheral Interface Adapter Signals* TTL voltage compatible Three-state TTL voltage compatible **PAO PA7** Input/Output Lines PB0-PB7 Input/Output Lines CA1, CA2, and CB1 Control Signals TTL voltage compatible Three-state TTL voltage compatible TTL voltage compatible CB2 Control Signal IRQA and IRQB Signals **Operating Temperature** 0 to 70°C **Power Requirements** 5 Vdc at 2 A max **Physical Dimensions** WxHxT 9.75 x 6.00 x 0.062 in *See MC68B21 data sheet for specifications on these signals.

Ordering Information

The following table lists the information necessary for ordering modules, cables, or manuals

TYPE NUMBER	DESCRIPTION
MEX68P12	Printer Interface Module
MEX68PIC	Interconnect Cable
MEX68P12(D)	User's Guide

MEX68PI2 PRINTER INTERFACE MODULE



MOTOROLA MEX68PP3 EROM/PROM Programmer Module

The MEX68PP3 EROM/PROM Programmer Module provides the EXORciser or EXORterm with the capability of programming several types of EROM and PROM devices. This module plugs directly into the EXORciser or EXORterm and is compatible with the EXbug firmware and Disk Operating Systems, as well as MINIBUG II/III and Microbug.

The EROM/PROM Programmer Module, with its software, enables the user to program a device, verify the data in the device, and transfer data from the device to the EXORciser's or EXORterm's RAM memory. Software is available on cassette, paper tape, or diskette (EDOS and MDOS).

Devices that can be Programmed

Motorola		Monolithic Mem	ories
MCM68708	1K x 8 EROM	MMI5300/1	256 x 4 Bipola
MCM2716	2K x 8 EROM	MM15305/6	512 x 4 Bipola
MCM7640/1	512 x 8 Bipolar	MMI5335/6	256 x 8 Bipola
MCM2708	1K x 8 EROM	MM15340/1	512 x 8 Bipola
MCM7680/1	1K x 8 Bipolar	MM15380/1	IK x 8 Bipolar
		MMI5384/5	IK x 8 Bipolar
intel		MM16300/1	256 x 4 Bipola
11172708/68	W . A FROM	MM16305/6	512 x 4 Bipola
LN12/08/38	IN X & EROM	MMI6335/6	256 x 8 Bipola
INT2716	SIZ X 8 EROM	MMI6340/1	512 x 8 Bipola
112/10	2R X 8 LROM	MMI6380/1	IK x 8 Bipolar
		MMI6384/5	IK x 8 Bipolar
Texas Instrum	ents	Signetics	
TMS2708	1K x 8 EROM	825126	256 x 4 Bipolar
TMS2716	2K x 8 EROM	825129	256 x 4 Bipolar
		825130/1	512 x 4 Bipolar
		825140/1	512 x 8 Bipolar
Harris		825180/1	1K x 8 Bipolar
HM-7601/1	256 x 4 Bipolar	8252708	1K x 8 Bipolar
HM-7620/1	512 x 4 Bipolar	SIG2708	1K x 8 EROM
HM-7640/1	512 x 8 Bipolar	825190/1	2K x 8 Bipolar
HM-7644	1K x 4 Bipolar		
HM-7680/1	1K x 8 Bipolar		



MICROSYSTEMS

MEX68PP3 EROM/PROM PROGRAMMER MODULE

Ordering Information

The EROM/PROM Programmer Module is shipped with the resident software on the medium selected by the user. The following table lists the available options and the part number to be used when ordering.

Option	Part Number	Description
A	MEX68PP3A	Programmer Module with its software on cassette
B	MEX68PP3B	Programmer Module with its software on paper tape
D	MEX68PP3D	Programmer Module with its software on diskette (EDOS)
м	MEX68PP3M	Programmer Module with its software on diskette (MDOS)
	MEX68PP3(D)	PROM Programmer III User's Guide







MEX68SA2 Systems Analyzer II

- Flexible means of analyzing and troubleshooting MPU systems
- May be used in the Development System or a stand alone troubleshooting tool
- Incorporates its own control switches and indicators
- Allows user to see what is going on inside his system
- Reduces troubleshooting time
- Allows user to analyze and troubleshoot his system in real time
- Monitors and records the MPU bus address, data, and control lines, during each MPU ϕ_2 clock pulse
- Monitors up to four user selected optional inputs

The MEX68SA2 Systems Analyzer provides an efficient and economical means of monitoring, analyzing, and troubleshooting M6800 Microprocessor Systems. This module connects directly into the MPU's bus and permits the user access to the operations being performed inside of his MPU. The Systems Analyzer is capable of performing the following functions.

- Stop the MC6800, MC68A00, or MC68B00 MPU on detecting the selected compare conditions
- Step through the MPU's program
- Examine and, if required, change the contents in the MPU system's memory
- Trace through the MPU's program

- Monitor and record (takes a snapshot of) the MPU's operation during a selected portion of the MPU's program
- Print a hard copy of the data stored in the Systems Analyzer memory during the snapshot operation

The Systems Analyzer consists of six major blocks and has six modes of operation. The six major blocks are the Switch and Indicator Section, the Compare Section, the Memory Section, the Bus Buffer Section, the Hard Copy Interface Section, and the Control Section. The Control Section decodes the setting of the MODE SELECT switch and determines the module's mode of operation: MPU Run Mode, Step Mode, Standby Mode, Read, Write Mode, Trace Mode, and Window Mode. The module performs its snapshot operation in the Trace and Window Modes.

Jumper selectable memory map assignment is provided to allow the user to select the address mode of the module. The jumper selections are: - Valid Memory Address (VMA), Valid User Address (VUA), Valid Executive Address (VXA) (Exbug), and Page Enable for multi-paged memory systems.

Specifications

```
Signal Characteristics
Input Logic "0"
Input Logic "1"
Output Logic "0"
Output Logic "1"
Output Off State Leakage Current
Memory, Size
```

Operating Temperature Power Requirements Physical Dimensions W X H X I 0.0-0.85 V (200 µA max at 0.4 V) 2.0-5.25 V (25 µA max at 5.25 V) 0.5 V max at 40 mA through a resistor to V(C 2.6 V min at 10 mA through a resistor to ground 100 µA max at 2.6 V 128 x 32 bits of random access memory consisting of four MCM68B10 RAM devices 0 to 70°C +5 Vdc @ 2.75 A

9.75 x 14.0 x 0.062 in.

Ordering Information

The following table lists the information necessary for ordering modules or manuals.

Type Number	Description
MEX68SA2	Systems Analyzer Module
MEX68SA2(D)	User's Guide

Systems Analyzer Circuitry

Switch and Indicator Section

This section provides the user with a means of entering the selected compare conditions and of monitoring the status of the MPU bus. The switch portion of this circuitry consists of four hexadecimal address switches, two hexadecimal data switches, and a connector to permit the user to insert up to four optional input signals that he wishes to monitor. The indicator portion of this circuit consists of four hexadecimal address displays, two hexadecimal data slapes, and nune LED displays. The LEDs display the status of the MPU (running or halted), the status of the four MPU control signals (R/W, VMA, IRQ, and NMI), and the status of the four user-selected optional input signals to the module.

Compare Section

This section, when enabled, compares the MPU bus signals with the output of the hexadecimal switches in the switch and indicator section to detect the selected compare conditions. A switch in each of the compare lines can be enabled or disabled to meet the selected compare conditions. On detecting these conditions, this circuit applies a compare strobe to the other sections in the module.

Memory Section

This section consists of four MCM68B10 128 x 8-bit RAM memory devices arranged into a 128 x 32-bit memory array. This memory, when enabled stores the bus status -16 address lines, 8 data lines, VMA, R/W, IRQ, NMI, and the four user selected optional inputs during each MPU ϕ 2 clock pulse. The memory is enabled to record data during the snapshot operation in the Trace and Window Modes.

Bus Buffer Section

This section interfaces the Systems Analyzer Module into the Development System or the user's system. The data bus buffer devices may be changed to interface the module with a low-true or high-true system.

Display Interface Section

This section, working with the Development System's EXbug Firmware, permits the user to print a hard copy of the data stored in the module's memory. If the Systems Analyzer is not working with the Development System, and the user wishes to use the module's hard copy capability, he is required to develop the appropriate I/O routines in his system's program.

Control Section

This section decodes the setting of the MODE SELECT switch and determines which of the module's six modes of operation is to be used.

In the MPU Run Mode the Systems Analyzer is disabled and effectively removed from the user's system.

In the **Step Mode** the Systems Analyzer monitors the MPU bus and, on detecting the selected compare conditions, halts the MPU. The user now can step through the user's program.

In the Standby Mode the Systems Analyzer holds the MPU in the state it was placed in while the module was in the Read/Write or Step Mode.

In the Read/Write Mode the Systems Analyzer halts the MPU on detecting the selected compare conditions. This now permits the user to examine and, if required, change the contents in the MPU's memory. The hexadecimal switches in the Switch and Indicator Section select the memory location to be examined and the hexadecimal data switche select the data to be written into memory.

In the **Trace Mode** the Systems Analyzer stores the MPU bus status in its memory during each ϕ_2 clock pulse. On detecting the selected compare conditions, the Systems Analyzer stores an additional 64 bus states and then halts the MPU. The user now can examine the 128 bus states \sim the 63 bus states before the selected compare conditions, the selected compare conditions = recorded in the module's memory.

In the Window Mode, as in the Trace Mode, the Systems Analyzer stores the MPU bus states in its memory during each $\phi 2$ clock pulse. On detecting the selected compare conditions the module stores an additional 64 bus states and then stops storing data. In this mode, however, the MPU is not halted but continues running and the user has a snapshot or window view of the operations being performed in the selected portion of his program. The user can now examine the 128 bus states within the selected window area and, if desired, print a hard copy of these bus states.



Systems Analyzer Interface Signals

The MEX68SA2 Systems Analyzer Module plugs directly into the Development System bus or may be connected to the MPU's bus in the user's system.

Data Bus (D0-D7) or Data Bus (D0-D7) – These eight bidirectional lines, when enabled, provide a two-way transfer of data between the MPU Module in the Development System or the MPU in the user's system and the selected memory location. When the MPU has been halted, the Systems Analyzer controls the flow of data on this bus. These bus signals in the Development System are low true. The user can, through installing the appropriate bus device, change these signals for high true operation.

Address Bus (A0-A15) These 16 lines, when enabled, transfer the selected address to the system's memory and input/output devices. When the Systems Analyzer is halted, it controls this line.

Read/Write (R/W) This MPU output signal indicates whether the MPU is performing a memory read (high) or write (low) operation. The normal standby state of this line is read. Also, when the MPU is halted, this signal will be in the read state. The Systems Analyzer, in halting the MPU, gains control of this signal and can initiate a memory read or write operation.

Valid Memory Address (VMA) This line, when present, indicates to the memory and peripheral devices that the address on the bus is valid. The MPU's VMA output signal must be modified to allow the Systems Analyzer Module to pull this line high and address the memory and peripheral devices when the MPU is halted.

Valid User Address (VUA) – This signal is produced by the DEbug II Module. When high, this signal indicates that the address on the bus is valid, and the MPU is NOT addressing the EXbug program.

Valid Executive Address (VXA) – A high level signal generated by the DEbug II Module in place of the VUA signal when the Development System is operating in the Dual Map mode and the EXbug program is addressing the Executive portion of the memory map.

Page Enable (PEN) – This signal is generated by a user-built controller that converts the VMA signal from the MPU into one of several "pages" of 64 K bytes each. This addressing capability could be used in multiple terminal or disk, and extended memory systems.

Phase 2 (ϕ **2**) **Clock Signal** — This signal is between 100 kHz and 1 MHz, and is used to synchronize the transfer of data on the data bus. This signal is controlled by the MPU clock.

Bus Available (BA) – This MPU output signal is normally in a low state. When activated, it will go high indicating that the MPU is available. This will occur if the Halt line is low or the MPU is in the WAIT state as the result of executing a WAIT instruction. At such time, all the MPU three-state output drivers will go to their off or high impedance state and all other outputs to their normally inactive state. An interrupt command removes the MPU from the WAIT state. The Systems Analyzer uses this signal to indicate the status of the MPU – halted or running.

Interrupt Request (IRQ) -- This level sensitive input, on going low, requests that an interrupt sequence be generated in the system. The MPU will wait until it completes the current instruction that it is executing before it recognizes this request. At that time, if the interrupt mask bit in the MPU Condition Code Register is not set, the MPU will begin the

Non-Maskable Interrupt (NMI) This level sensitive input, on going low, requests that an interrupt sequence be generated within the system. The MPU will wait until it completes the current instruction that it is executing before it recognizes this request. At this time, the MPU will begin its non-maskable interrupt routine. The Systems Analyzer also monitors this signal.

Reset This edge sensitive signal initiates an MPU power-on vectored interrupt initialize routine when the user resets his systems. This signal, in addition to resetting the system's MPU, is used to reset and initialize the Systems Analyzer's Peripheral Interface Adapter devices.

Halt When this level sensitive signal is low, all activity in the MPU will be halted. In the halt mode, the microprocessor will stop at the end of an instruction, the Bus Available signal will be at a high level, and all of the three-state lines will be in their high impedance state. The MPU's VMA signal must be modified to allow the System's memory and peripherals when it has halted the MPU.

MICROSYSTEMS

Motorola MEX68SPM System Performance Monitor

- Single board measurement tool EXORciser/ EXORterm compatible
- No requirement for dedicated control terminal
- Simple operation
- Completely transparent to measured system
- Measurement data collected in real time
- Over 6000 samples per second
- Storage for experiments up to one week without loss of data
- SPM performs both data collection and data reduction



Serious efforts to improve computer programming, system throughput, and the quality of computer software must begin with software measurement. Motorola's System Performance Monitor (SPM) is a tool which measures the relative frequency of reference to memory locations in an M6800 microcomputer system. From the data, the user can determine processor utilization and identify program areas for reorganization or optimization. Data collected by the SPM also provides a quantitative basis for decisions regarding hardware/software tradeoffs and system capacity. The SPM performs its function by periodically sampling the address lines of the measured system.

This information is collected to produce a map of system address frequency characteristics. At the completion of an experiment, the SPM formats and prints a report on a control terminal. This terminal is also used to initialize system parameters.

Operating Modes

The SPM may be used to monitor any portion of the 64K M6800 address space, collecting data on RAM, ROM, or I/O utilization. Three monitoring modes are provided:

- The entire 64K address space 256 byte resolution
- A 16K address block beginning at any mod 100016 address 64 byte resolution
- A 4K address block beginning at any mod 100016 address 16 byte resolution

For 4K or 16K experiments, address references outside the specified region are accumulated and reported as a single statistic. Idle bus cycles are reported as an indication of processor utilization.

MEX68SPM SYSTEM PERFORMANCE MONITOR

Control/Monitor Switch

A two-position switch on the top of the SPM board determines the two major operating modes. Whenever this switch is moved to the MONITOR position, the SPM prints an "M" on the control console and begins sampling the address bus and accumulating the address frequency data. When the switch is moved to the CONTROL position, the SPM suspends its monitoring operation. While in the CONTROL mode, the SPM will accept commands from the control console.

Command Summary

The following commands from the control console are recognized by the SPM:

- I Initialize all monitor parameters and clear all counters. The SPM responds to the I command with "A.S", which prompts the user to enter the beginning address and size of the memory area to be monitored.
- H Print results in histogram format, followed by a results summary.
- S · Print results summary only.

BREAK - Stop print operation and wait for next command.

Ordering Information

Part Number

Description

MEX68SPM MEX68SPM(D) System Performance Module System Performance Module User's Guide

MICROSYSTEMS

Motorola MEX68USEB User System Evaluator B



The MEX68USEB User System Evaluator (USE), working with the M6800 EXORciser/ EXORterm and the optional MEX68SA Systems Analyzer Module, provides the user with the complete systems development tool. That is, USE extends all of the Development System EXbug functions and all of the optional Systems Analyzer functions into the user's system. The USE-equipped Development System provides the designer with the capability of configuring an emulation of his M6800 or M6802 microprocessor system in the EXORciser/EXORterm, external to the EXORciser/EXORterm, or a combination of EXORciser/EXORterm-mounted modules working with the user's external system. The designer also can develop his system software and firmware on the Development System and can use the USE-equipped Development System to debug his system hardware and software. In fact, a USE-equipped EXORciser/EXORterm can even be used to test and evaluate the user's production systems.

USE consists of three assemblies: the USE Processor Module, the USE Intercept Module, and the USE Cable and Buffer Assembly. The USE Processor Module is used in place of the MEX6800 MPU Module in the EXORciser/EXORterm and provides the following functions:

- Provides the EXORciser/EXORterm internal clock circuitry, when USE is not in use.
- Provides switch selectable option of using the EXORciser/EXORterm clock or USER's system clock for overall system (User's system and EXORciser/EXORterm).
- Provides switch selectable option of either User's system or EXORciser/EXORterm generation of NMI signal.
- Disable switches for RESET, NMI, IRQ, HALT.
- Interfaces selected MC6800 MPU signals (IRQ, NMI, HALT, VMA, and BA) with the optional Systems Analyzer Module via the USE Intercept Module.

NOTE: If the Development System is using dynamic memory in an M6800 system and the user's system clock option is to be used, the user's system clock must have the capability to refresh dynamic memory in the EXORciser/EXORterm.

The USE Intercept Module plugs directly into the Development System bus and is used to mount the optional Systems Analyzer Module. A cable assembly couples the selected control signals between the Systems Analyzer and the USE Processor Module.

The USE Cable and Buffer Assembly connects the USE Processor Module into the user's system. A 40-pin connector on this assembly plugs into the MPU socket in the user's system permitting the USE Processor Module's MPU to control the operation of the user's system. In this application, everything within the EXORciser/EXOR term appears to be within the MPU in the user's system. Through special jumper connections, this assembly also can transfer the timing signals required by the dynamic memories in the Development System to operate with the user's system clock. In addition, the USE Cable and Buffer Assembly buffers the transferred signals.

MEX68USEB User System Evaluator B

Features

- Extends the EXbug functions into the user's M6800 or M6802 system.
- Operates from the user's system clock or from the EXORciser/EXORterm internal clock.
- Permits the user to share the EXORciser/EXORterm memory and input/output modules with the user's system.
- Extends the optional Systems Analyzer Module's functions into the user's system when the Systems Analyzer is used with the Development System.
- Provides convenient block/fault isolation.
- Uses present commands no new protocol to be learned.
- Automatic system configuration no need to enter memory locations; Development System modules are given priority over external memory at the same address.
- Jumper selectable for M6800 or M6802 USE (shipped as M6800 USE).

Ordering Information

The following table identifies the options of the MEX68USEB user System Evaluator B Module. For further information, contact your local sales office.

Part Number	Description
MEX68USEB	USEB, including Processor Module, Intercept Module, Cable and Buffer Assembly
MEX68USE2B	USEB Cable and Buffer Assembly (used to update previous MEX68USE to 6800/6802 capability)
M68DTTU2B	EXORciser with USEB, Table Top, 220 Vac
M68SXS102B0	EXORterm 200 with USEB, 220 Vac
MEX68USEB(D)	User System Evaluator User's Guide

MOTOROLA MEX68USM Universal Support Module

- Fully decoded switch selectable address capability
- Large wire-wrap socket area for custom circuitry
- Fully buffered bi-directional address bus and data bus
- 20 pin header for implementation of priority interrupts, multi-paged memory, and special I/O systems
- Jumper selectable memory map assignment
- Two 50 pin edge connectors and one 20 pin edge provides custom circuitry interface.



MICROSYSTEMS

The MEX68USM Universal Support Module provides the user with the capability to design a unique module to implement the M6800 family of parts. The complete development system bus is available for the user to implement by header, platforms, wire-wrap sockets, or switch selection. Three I/O edge connectors provide 120 lines accessible at plated-through holes.

Four hexadecimal address select switches allow the user to generate a fully decoded chip select. In addition, two header areas provide a "don't care" option on each address line.

Specifications

```
Address and Control Bus
Logic "0"
Logic "1"
Data Bus
Input Logic "0"
Input Logic "1"
Output Logic "1"
Output Logic "1"
Output Logic "1"
Output Off-State Leakage Current
Power Requirements
```

Physical Dimensions W x H x T TTL voltage compatible 0.0-0.85 V (200 μ A max at 0.4 V) 2.0-5.25 V (25 μ A max at 5.25 V) Three-state TTL voltage compatible 0.0-0.85 V (200 μ A max at 0.4 V) 2.0-5.25 V (25 μ A max at 5.25 V) 0.5 V max at 40 mA through a resistor to V_{CC} 2.6 V min at 10 mA through a resistor to ground 100 μ A max at 2.6 V +5 Vdc (2A max +12 Vdc -12 Vdc

9.75 x 6.00 x 0.062 in.

Ordering Information

The following table lists the information necessary for ordering modules, or manuals.

TYPE NUMBER MEX68USM MEX68USM(D) DESCRIPTION Universal Support Module User's Guide

MEX68USM UNIVERSAL SUPPORT MODULE





MICROSYSTEMS

Мотопоla MEX68WW Wirewrap Module Option

- Standard size EXORciser plug-in module
- Compatible with the EXORciser bus
- Standard pin spacing for 14, 16, and 24-pin wirewrap sockets
- Provisions for two 50-pin flatribbon cable connectors
- Permits user to incorporate his custom circuits into the EXORciser emulated system



The MEX68WW Universal Wirewrap Module permits the user to construct and incorporate his custom circuits into an EXORciser emulated system. Incorporated on the module are the power bus and the ground bus printed wiring runs. Also, the module has standard pin spacing and provisions for 14, 16, and 24-pin wirewrap sockets and for two 50-pin wirewrap flatribbon cable connectors.

Specifications	00
Physical Dimensions: W x H x T 9.75 x 5.75 x 0.062 in.	
MEX68XT	
Extender Medule	
 Extends any EXORciser plug-in module for testing, trouble-shooting, and debugging Interfaces with all EXORciser plug-in modules Compatible with the EXORciser bus Provides clip-on test points for all EXORciser bus signals 	Succession of the second

The MEX68XT Extender Module enables the user to extend any EXORciser plug-in module for servicing, testing, trouble-shooting, and debugging. This module provides clip-on test points, giving the user access to the EXORciser bus.

Specifications

 Physical Dimensions:
 9.75 x 9.00 x 0.062 in.

M MOTOROLA

MGD6800DSM Data Security Module

- NMOS LSI implementation of DES
- 400Kbps operation (excluding software overhead)
- Block cipher or cipher feedback operating modes
- Switch selectable memory addresses
- Optional EROM capability
- EXORciser & Micromodule compatible
- TTL Voltage compatible

Description

The MGD6800DSM Data Security Module (DSM) provides encryption capability for the M6800 EXORciser and Micromodule systems. The algorithm employed in the DSM is the Data Encryption Standard (DES) as adopted by the U.S. Department of Commerce National Bureau of Standards (ref. FIPS PUB 46). The DES algorithm is implemented within a custom single chip NMOS LSI device. Provision is made on the DSM for inclusion of an optional MCM68708 or equivalent EROM for control program or encryption key storage. The DSM contains all circuitry required for total interface compatibility with any M6800 EXORciser or Micromodule system. Hexidecimally-coded switches are provided to allow the user to locate the base address of the DSM functions and the optional EROM anywhere within the allowable system memory field.

The DSM encryption functions include:

- enciphering data
- deciphering data
- loading of key (immediate active or major)
- loading and processing of previously ciphered key for immediate active utilization
- restoration of major key for immediate active utilization

The DSM provides active key parity status and algorithm processing status. These signals may be used to control data encryption for either polling or interrupt driven architectures.



The DSM is designed to encipher or decipher 64 bit blocks of data under the control of a 56 bit key. Algorithm processing time is a direct function of clock rate with the minimum time being 160 μ seconds for a 64 bit block of data (DSM clock rate = 2.0 MHz and phase coherent MPU clock rate = 1.0 MHz). The total effective data encryption throughput rate in a specific system application is a function of the encryption mode utilized (e.g., block mode or cipher feedback mode) and the userdefined system control software/firmware.

A spare section of the DSM is configured as a 0.1" by 0.3" spaced matrix pattern for standard wire wrap sockets to accommodate special user defined circuitry.



NOTICE: These products may not be exported without prior approval from the U.S. Dept. of Commerce.

MICROSYSTEMS

Specifications

Power Requirements		+5 VDC at 900 mA max
		+12 VDC at EROM spec
		-12 VDC at EROM spec plus 8 mA
Input Signals	Logic '0'	0.0-0.85V (-200 µ A max at 0.4V)
(address)	Logic 'l'	2.0-5.25V (25µA max at 5.25V)
Input Signals	Logic '0'	0.0-0.8V (-400 µ A max at 0.5V)
(control)	Logic 'l'	2.0-5.25V (40 µA max at 2.4V)
Status Outputs (open collector)	Output Logic '0'	0.5V max at 24 mA
	Output Logic 'l'	250μ A through resistor to 5.25V with Vcc = 4.75V
Data Bus	Input Logic '0'	0.0-0.85V (-200 µA max at 0.4V)
	Input Logic '1'	2.0-5.25V (25 µA max at 5.25V)
	Output Logic '0'	0.5V max at 40 mA
	Output Logic 'l'	2.6V min at -10 mA
	Output OFF-STATE	
	Leakage	100 µA max at 2.6V
Algorithm Process Time		320 clock cycles, software overhead excluded
Clock Frequency (2 x fc)		100 kHz to 2.0 MHz
Operating Temperature		0 to 70° C
Physical Dimensions W x H x T		9.75 x 5.75 x 0.062 in.





MICROSYSTEMS

MGD8080DSM Data Security Module

- Data Encryption Standard (DES) algorithm
- NMOS LSI implementation of the DES
- 160 µ sec. algorithm process time (excluding software overhead)
- Block cypher or cypher feedback operation
- Switch selectable memory addresses
- Compatible with Intel[®] MDS and SBC Modules
- TTL voltage compatible

Description

The MGD8080DSM Data Security Module provides encryption capability for the Intel® MDS development system and SBC module family. The algorithm employed in the DSM is the Data Encryption Standard (DES) as adopted by the U. S. Dept. of Commerce National Bureau of Standards (ref. FIPS PUB 46). The DES algorithm is implemented within a custom, single chip, NMOS LSI device. Provision is made on the DSM for inclusion of an optional MCM68708 or equivalent EROM for control program or encryption key storage. The DSM contains all circuitry required for total interface compatibility with any MDS or SBC system. Hexidecimally-coded switches are provided to allow the user to locate the base address of the DSM and the optional EROM within the allowable system memory field.

The DSM encryption functions include:

- · enciphering data
- · deciphering data
- loading of key (immediate active or major)
- loading and processing of previously ciphered key for immediate active utilization
- restoration of major key for immediate active utilization

The DSM provides active key parity status and algorithm processing status. These signals may be used to control data encryption for either polling or interrupt driven architectures.

*Registered Trademark of INTEL Corporation



The DSM is designed to encipher or decipher 64 bit blocks of data under the control of a 56 bit key. Algorithm processing time is a direct function of clock rate with the minimum time being 160 μ seconds for a 64 bit block of data, DSM clock rate = 2.0 MHz. The total effective data encryption throughput rate in a specific system application is a function of the encryption mode utilized (e.g., block mode or cipher feedback mode) and the userdefined system control software. firmware.

A spare section of the DSM is configured as a 0.1° by 0.3" spaced matrix pattern for standard wire wrap sockets to accommodate special user defined circuitry.



NOTICE: These products may not be exported without prior approval from the U.S. Dept. of State. Office of Munitions Control.

Specifications

Input Signals	Logic "0"	0.0-0.85V (-200 µA max. at 0.4V)
(control)	Logic "I"	2.0-5.25V (25 µA max. at 5.25V)
Input Signals	Logic "0"	0.0-0.8V (-2.0 mA max at 0.5V)
(address)	Logic "1"	2.0-5.25V (1.0 mA max at 5.5V)
Data Bus	Input Logic "0"	0.0-0.85V (-200 µA max at 0.4V)
	Input Logic "1"	2.0-5.25V (25 µ A max at 5.25V)
	Output Logic "0"	0.5V max at -40mA thru resistor to Vcc
	Output Logic "1"	2.6V min at -10mA thru resistor to gnd.
	Output OFF State	
	Leakage	100 µ A max at 2.6V
Operating Temperature		0 to 70° C
Power Requirements		+5V at IA max.
		+12V at EROM MFG's spec
		-12V at EROM MFG's spec plus 8 mA
Algorithm Oper	ation	320 Cycles (software overhead excluded)
		160 µ sec at 2MHz DSD clock
Data Output		500 nsec per 8 bit byte

Physical Dimensions W x H x T

12.0 X 6.75 X 0.062 inch



MOTOROLA Microsystems MEX6801EVM Evaluation module

Features

- Single Module EXORciser-bus Compatible
- Incorporates an MC6801 Debug Monitor
- Provides RS-232C Interface
- Sockets can be added to incorporate Optional ACIA, PTM, 2K EPROM and 4K Bytes of Static RAM.
- Address Map Established by ROM to Permit Reconfiguration
- Additional Decoding Provided for 8K of Off-Board Memory
- Large Wire Wrap Area
- Two Modes of Operation: Single Chip or Expanded
- Low Cost

GENERAL DESCRIPTION

The MEX6801EVM Microcomputer Evaluation Module is a completely self-contained microcomputer on a single printed circuit card. The Microcomputer Evaluation Module provides the user with the means of evaluating the MC6801 microcomputer.

The system allows the user to easily evaluate the MC6801 microcomputer. As configured, the MC6801 may be evaluated in either the Single Chip or Expanded mode by attaching an RS-232C-compatible terminal to the serial port of the Module. Thus, the minimum functioning system consists of only the MC6801 and an MC1488 and MC1489.

The Evaluation Module provides the user with the ability to evaluate the MC6801 microcomputer in the Single Chip mode using the debug monitor via the serial I/O port and RS-232C interface. Refer to Table A for a description of the debug commands. A 2.4576 MHz crystal is used to generate the standard baud rates of 150, 600, and 4800 baud. Sufficient space remains within the on-chip RAM for the user to write a small I/O program to work in conjunction with the debug monitor. The debug monitor program (LILBUG) uses a patch table established within RAM for all I/O. Thus, the debug program's I/O routines can be readily modified by the user for the purpose of evaluation. Since the debug monitor uses the timer output and the serial I/O port, these resources are not available to the user in the Single Chip mode. However, by using the Expanded mode, the user has the choice of adding an ACIA or PTM, thereby freeing more of the on-chip resources. The Evaluation Module has provision for adding 4K bytes of static RAM and a 2K byte EPROM. This permits to develop his programs if desired. In addition, the Expanded mode allocates 8K bytes of off-board program space for further programming flexibility.

A wirewrap area is provided to permit the user to interface other peripheral devices or special interface circuits to the MC6801.

TABLE A. MEX6801EVM Debug Commands

COMMAND EXPLANATION

L		Load a program from tape.
Ľ	<offset></offset>	Load a program from tape with an offset.
۷		Verify that a program was properly loaded.
v	<offset></offset>	Verify that a program was properly loaded with an offset.
D	<addr1>,<addr2></addr2></addr1>	Display contents of memory from <addr1> to <addr2>.</addr2></addr1>
P	<addr1>,<addr2></addr2></addr1>	Punch/record on tape the contents of memory from <addr1> to <addr2>.</addr2></addr1>
M	<addr></addr>	Examine/modify the contents of the specified address location.
	<data></data>	Enter one byte of data to replace the value at the current address location.
	LF	Display the contents of the next sequential memory location on the next line and enable the contents of this location to be changed (LF = Line Feed).
	SP	Display the contents of the next sequential memory location on the same line and enable the contents of this location to be changed (SP = SPace).
		Increment the memory location pointer, but do not display the address or data. The contents of this memory location may still be changed. This entry permits data to be entered at sequential memory locations without displaying the current address or data.
	UA	Display the contents of the previous memory location on the next line and enable the contents of this loca- tion to be changed (UA = Up Arrow).
	1	Display the current address of the memory location pointer and the contents of that location.
	CR	Terminate the memory examine/modify command and accept next command (CR = Carriage Return).
</td <td>ADDR>/</td> <td>Display the contents of the specified address location and enable the contents of this location to be changed.</td>	ADDR>/	Display the contents of the specified address location and enable the contents of this location to be changed.
1		Display the address and contents of the memory loca- tion last referenced by the memory examine/modify command.
0	<addr1>,<addr2></addr2></addr1>	Calculate the relative offset of a branch instruction from ADDR1 to ADDR2.
B		Display all breakpoints.
B	-	Delete all breakpoints.

COMMAND	EXPLANATION	
B <addr></addr>	Enter a breakpoint at the specified address.	
B - <addr></addr>	Remove a breakpoint at the specified address.	
G <addr></addr>	Start program execution at the specified address.	
G	Start program execution at the current program counter setting. Display/change the contents of the program registers and counter. Register contents are displayed using the following format:	
R		
	P-XXXX X-XXXX A-XX B-XX C-XX S-XX P-	
	where: P = Program Counter X = Index Register A = Accumulator A B = Accumulator B C = Condition Code Register S = Stack Pointer	
	XXXX = Current 16-bit value XX = Current 8-bit value	
<data></data>	Replace current register value with new DATA.	
SP	Display current register value (unless changed by the $$ command). Close the current register and display the next register newtonoic and dash. The R command terminates after examining/changing the stack pointer or whenever any character other than $$ or SP is entered (SP = SPace).	
	Trace one instruction.	
T <hex number=""></hex>	Trace the number of instructions specified in hexadecimal.	
C <addr></addr>	Call and execute a user routine as a subroutine starting at the specified address. A return address to the debug program is stored in the user's stack. When the user's RTS instruction is executed (at the end of the user's routine), the debug program regains program control and the current contents of the registers are displayed.	
с	Same as the C <addr> command except that the execution begins from the current address in the program counter.</addr>	
LO	Set low speed-30/15 characters per second for on-chip clock.	
HI	Set high speed–120/60 characters per second for on-chip clock.	





POLYVALENT DEVELOPMENT SYSTEM

SYSTEMS

AUTONOMOUS DEVELOPMENT SYSTEM

The M68ADS. is a complete development system including facilities for developing a hardware/software design and provides a very cost effective CRT terminal capability that avoids the use of the noisy and slow teletypewriter. The Autonomous Development System consists of:

- 1 M68MEB1 Microprocessor Evaluation Board which includes:
 - 1 M68SAC1 Stand Alone Computer
 - 1 MEC68MIN2 MINIBUG II Firmware
- 1 M68DIM Display Interface Module
- 1 M68MDM1 5" Display Monitor
- 1 M68IOS1 Input/Output Supervisor Firmware
- 1 M68KBD1 Full ASCII Keyboard
- 1 M68ICC1 Interconnection Cables Set
- 1 M68BSC1 Bus System Card

The M68ADS. can be used as a complete development system with full MINIBUG II and IOS firmware capability or as a multi-terminal for the EXORciser. These configurations are switch selectable.







Decision of the constraint of the c		MINIBUG II FIRMWARE F	EATURES
The Minibug II Firmware provides the user with an efficient means to debug his program. It communicates with a seripheral (which can be the IOS ACIA) through an ACIA located in 8008 and works with either 1 or 2 stop bits. Memory Load L Load Binary object tape Z Print/Punch Dumps (from vect. A002/A003) P vect. A004/A005). Y Memory Load L a control of the tape Z Print/Punch Dumps (from vect. A002/A003) P ovect. A004/A005). Minon — open next location L(F) — open previous location 4 Print/PU Registers (CC, B, A, X, PC, SP) R (faved in stack vect. A002/A003) W to vect. A004/A005) S1 (for Speed 110 baud) Select 1 stop bit S3 (for Speed ≥ 300 baud) ROM address E000 to E3FF RAM address A000 to A07F ACIA address B008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector RAM* (A006/A007) NMI Apparent Vector RAM* (A000/A001) SW add IFO wectors are floated in IOS Efformware the actual worker and inIOS Efformware the actual worker and inIOS Efformware the	MEC68MIN2 ROM MEC68MIN21 Listing The Minibug II Firmware provides the user with an efficient means to debug his program. It communicates with a ser peripheral (which can be the IOS ACIA) through an ACIA located in 8008 and works with either 1 or 2 stop bits.		
Memory Load L Load Binary object tape Z Princh/Unoch Dumpy object tape Y from vect. A002/A003 P in vect. A002/A003 Y from vect. A002/A003 Y in on vect. A002/A003 Y in open previous location (LF) in open previous location H in open previous location H memory test function (from vect. A002/A003 W to vect. A004/A005) S1 (for Speed 110 baud) Select 2 stop bits (default value) S1 (for Speed 12 00 baud) Memory test function (from vect. A002/A003 W ROM address E000 to E3FF AM address A000 to A07F ACIA address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector RAM '(A006/A007) NMI Apparent Vector RAM '(A006/A007) SVI Apparent Vector RAM '(A000/A008) IND Apparent Vector <			
Load Binary object tape Print/Punch Dumps (from vect. A002/A003 to vect. A004/A005). Punch Binary object tape (from vect. A002/A003 to vect. A004/A005) Memory Examine/Change - open next location - open next location - open previous locatine - open previous location - ope	Memory Load		L
Print/Punch Dumps (from vect. A002/A003) to vect. A004/A005). P Punch Binary object tape (from vect. A002/A003 to vect. A004/A005) Y Memory Examine/Change Minnin - open previous (location (LF) - open previous (location (LF) - open previous (location Y Print MPU Registers (CC, B, A, X, PC, SP) (saved in stack vect. A008/A009) R Go to user's program Ginnin Memory test function (from vect. A002/A003 to vect. A004/A005) W Select 2 stop bits (default value) S1 (for Speed 110 baud) Select 1 stop bit S3 (for Speed ≥ 300 baud) ROM address E000 to E3FF RAM address A000 to A07F ACLA address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II as used in conjunction with IOS Firmwa	Load Binary object	tape	Z
Punch Binary object tape (from vect. A002/A003 to vect. A004/A005) Y Memory Examine/Change Minnin - open next location (LF) - open previous location + Print MPU Registers (CC, B, A, X, PC, SP) (saved in stack vect. A008/A009) R Go to user's program Ginnin Memory test function (from vect. A002/A003) to vect. A004/A005) W Select 2 stop bits (default value) S1 (for Speed 110 baud) Select 1 stop bit S3 (for Speed ≥ 300 baud) ROM address E000 to E3FF RAM address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A008) IRO Apparent Vector RAM* (A000/A001) *11 If the MINIBUG II is used in conjunction with fer following address partern SWI and IRO vectors in RAM and jumps to the corresponding user's server counce. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the OS Firmware is not present, the actual vectors are ferched in MINIBUG II ACIA (40001 on as and terming and the O	Print/Punch Dump to vect. A004/A	s (from vect. A002/A003 005).	Ρ
Memory Examine/Change Minnn - open next location (LF) - open previous location 4 Print MPU Registers (CC, B, A, X, PC, SP) R (saved in stack vect. A008/A009) G nnnn Memory test function (from vect. A002/A003 to vect. A004/A005) W Select 2 stop bits (default value) S1 (for Speed 110 baud) Select 1 stop bit S3 (for Speed ≥ 300 baud) ROM address E000 to E3F F RAM address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A008) IRO Apparent Vector RAM* (A000/A008) IRO Apparent Vector RAM* (A000/A008) IRO Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRO vectors in RAM and jumps to the corresponding user's service totime The MINIBUG II ROM should be accessed with the following address pattern MINBUG II ADM should be accessed with the following address	Punch Binary object (from vect. A00	t tape 2/A003 to vect. A004/A005)	Y
- open previous location (LF) - open previous location + Print MPU Registers (CC, B, A, X, PC, SP) R (saved in stack vect. A008/A009) Go to user's program G nnnn Memory test function (from vect. A002/A003 to vect. A004/A005) W State of the	Memory Examine/	Change	Minnn
Print MPU Registers (CC, B, A, X, PC, SP) (saved in stack vect. A008/A009) R Go to user's program G nnnn Memory test function (from vect. A002/A003 to vect. A004/A005) W Select 2 stop bits (default value) S1 (for Speed 110 baud) Select 1 stop bit S3 (for Speed ≥ 300 baud) ROM address E000 to E3FF RAM address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A00B) IRQ Apparent Vector RAM* (A000/A00B) IRQ Apparent Vector RAM* (A000/A00B) IRQ Apparent Vector The MINIBUG II is used in conjunction with IOS Firmware, the actual vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ROM should be accessed with the following auter's service routine. 110 00XX XXX XXX 110 00XX XXX XXXX XXXX	 open next location open previous location 	on cation	(LF)
Go to user's program G nnn Memory test function (from vect. A002/A003 to vect. A004/A005) W Select 2 stop bits (default value) \$1 (for Speed 110 baud) Select 1 stop bit \$3 (for Speed ≥ 300 baud) ROM address E000 to E3FF RAM address A000 to A07F ACIA address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which teches the apparent NMI, SWI and IRO vectors in RAM and jumps to the corresponding user's service routine. II the MINIBUG II ADIA (808) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which teches the apparent NMI, SWI and IRO vectors in RAM and jumps to the corresponding user's service routine. II 10 00XX XXXX XXXX 21 If the MINIBUG II ADIA (808) is directly connected to a serial termonal and the IOS Firmware is not present, the actual	Print MPU Register (saved in stack v	s (CC, B, A, X, PC, SP) ect. A008/A009)	† R
Memory test function (from vect: A002/A003 to vect. A004/A005) W Select 2 stop bits (default value) S1 (for Speed 110 baud) Select 1 stop bit S3 (for Speed ≥ 300 baud) ROM address E000 to E3FF RAM address A000 to A07F Space required in user's stack 14 bytes Restart Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A006/A007) IRQ Apparent Vector RAM* (A000/A00B) VW and IRQ vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the correcponding user's service routine. The MINIBUG II ACM Should be accessed with the following address pattern MNI, SWI and IRQ vectors are fetched in OB rimware is not present, the actual vectors are fetched in MINIBUG II ACM should be accessed with the following address pattern MNI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. THO MOXX XXXX XXXX It minibuli G II HOM should be accessed with the following address pattern MNI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II HOM ishould	Go to user's progra	m	Ginnn
Select 2 stop bits (default value) S1 (for Speed 110 baud) Select 1 stop bit S3 (for Speed ≥ 300 baud) ROM address E000 to E3FF RAM address A000 to A07F ACIA address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A000) ''1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are letched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRO vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are terched in MINIBUG II fetches the apparent NMI, SWI and IRO vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are terched in MINIBUG II fetches the apparent NMI, SWI and IRO vectors in RAM and jumps to the corresponding user's service routine. H the MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are terched in MINIBUG II HOM should be accessed with the following apparent NMI, SWI and IRO vectors in RAM and jumps to the corresponding user's service	Memory test functi to vect. A004/A	on (from vect. A002/A003 005)	W
Select 1 stop bit S3 (for Speed ≥ 300 baud) ROM address E000 to E3FF RAM address A000 to A07F ACIA address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A00B) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, ontrol is given to MINIBUG II which fetches the apparent NMI, SWI and IRO vectors in RAM and jumps to the correcponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are pattern NMI, SWI and IRO vectors in RAM and jumps to the correcponding user's service routine. 110 00XX XXXX XXXX 2 If the MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are pattern NMI, SWI and IRO vectors in RAM and jumps to the correcponding user's series routine. THO XXXXXX XXXX	Select 2 stop bits (lefault value)	S1 (for Speed 110 baud)
ROM address E000 to E3FF RAM address A000 to A07F ACIA address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A00B) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRO vectors in RAM and jumps to the correcponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (8008) is	Select 1 stop bit		S3 (for Speed ≥ 300 baud)
RAM address A000 to A07F ACIA address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and he IOS FROM, but then following address pattern 1110 00XX XXXX XXX 110 00XX XXXX XXX 1110 00XX XXXX XXX	ROM address		E000 to E3FF
ACIA address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the correcponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the correcponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the correcponding user's service routine. THO 0XX XXXX XXX	RAM address		A000 to A07F
User's stack pointer saved Space required in user's stack 14 bytes Restart Vector ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A00A/A00B) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the correcponding user's service routine. The MINIBUG II ACIA (800B) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ACIA (800B) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. II 10 00XX XXXX XXXX	ACIA address		8008
Space required in user's stack 14 bytes Restart Vector ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A00A/A00B) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI. SWI and IRQ vectors in RAM and jumps to the correcponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II fetches the apparent NMI. SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II GOM, but then, MINIBUG II fetches the apparent NMI. SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ROM should be accessed with the following address patiens 110 00XX XXXX XXXX	User's stack pointer		saved
Restart Vector ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A00B) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ROM should be accessed with the following address pattern 1110 00XX XXXX XXXX Lift the MINIBUG II ROM should be accessed with the following apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ROM should be accessed with the following address pattern. The MINIBUG II ROM should be accessed with the following address pattern. The MINIBUG II ROM should be accessed with the following address pattern. The MINIBUG II ROM should be accessed with the following address pattern. The MINIBUG II ROM should be accessed with the following address pattern. The MINIBUG II ROM should be accessed with the following address pattern.	Space required in u	ser's stack	14 bytes
NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A00A/A00B) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the correcponding user's service routine. The MINIBUG II ACIA (800B) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (800B) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (800B) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (800B) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (800B) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (800B) is directors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ROM should be accessed with the following address patters 110 00XX XXXX XXXX	Restart Vector		ROM* (E3FE/E3FF)
SWI Apparent Vector RAM* (A00A/A00B) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI. SWI and IRQ vectors in RAM and jumps to the correcponding user's service routine. The MINIBUG II ROM should be accessed with the following address pattern 1110 00XX XXXX XXXX 2 If the MINIBUG ROM, but then, MINIBUG II fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG ROM, but then, MINIBUG II fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ROM should be accessed with the following address patterns 1110 00XX XXXX XXXX	NMI Apparent Vec	tor	RAM [*] (A006/A007)
IRQ Apparent Vector IRQ Apparent IRQ Apparent Vector IRQ Apparent IRQ Appar	SWI Apparent Vect	or	RAM* (A00A/A00B)
 1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ROM should be accessed with the following address pattern 1110 00XX XXXX XXXX 2. If the MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG ROM, but then, MINIBUG II fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ROM should be accessed with the following address pattern 	IRQ Apparent Vect	or I	RAM* (A000/A001)
1110 00XX XXXX XXXX		 *1 If the MINIBUG II is used in conjunction the actual vectors are fetched in IOS ROM control is given to MINIBUG II which fet SWI and IRQ vectors in RAM and jump user's service routine. The MINIBUG II ROM should be access address pattern 1110 00XX XXXX XXXX 2 If the MINIBUG II ACIA (8008) is direct terminal and the IOS Firmware is not present fetched in MINIBUG ROM, but then, M apparent NMI, SWI and IRQ vectors in forcersponding user's service routine. The MINIBUG II ROM should be access address pattern and the IOS Firmware is not present fetched in MINIBUG ROM, but then, M apparent NMI, SWI and IRQ vectors in forcersponding user's service routine. The MINIBUG II ROM should be access address pattern 	tion with IOS Firmware, 1, but after IOS service, ches the apparent NMI, s to the correcponding sed with the following tly connected to a serial ht, the actual vectors are INIBUG II fetches the RAM and jumps to the sed with the following
		audress parterns 1110 00XX XXXX XXXX	
or 1111 XX XXXX XXXX		or 1111 XX XXXX XXXX	

M68ADS. M68ADW.

Co-resident configuration

The co-resident software MINIBUG II and the user's program communicates with IOS Firmware through the IOS ACIA located . at 8010.

The IOS routines are accessed by NON MASKABLE INTERRUPTS generated by its interfaces. If another source generated the NMI, IOS gives control back to E005 location, which is the MINIBUG II NMI service routine.

- If a character was received in the IOS ACIA (8010) coming from the user's/MINIBUG II ACIA (8008) it is transmitted to the Printer PIA (8004) and to the Display Interface Module. The non-visuable characters are not transmitted.

- If a character was received in the Keyboard PIA (8020), it is transmitted to the IOS ACIA (8010), in order to be received later on in the user's/MINIBUG II ACIA (8008). If CtrIE (Erase screen) or CtrIB (Background Change for subsequent characters) were received from the Keyboard, they are not transmitted to the ACIA.

IOS ROM address IOS RAM address	DC00 to DFFF* A000 to A07F shared with MINIBUG II Firmware
IOS ACIA address	8010
Printer PIA address	8004
Keyboard PIA address	8020 (PA0 to PA6)
Bell line	CA2 of PIA (8020)
Hardware Top-of-Page line	
pointer PIA address	8022
User's Stack Pointer	Saved
Space required in user's stack	28 bytes
Restart action	initializes IOS interfaces, jumps to MINIBUG
	Restart Routine
NMI action	IOS action and jumps to MINIBUG NMI Routine
SWI, IRQ action	jumps to MINIBUG SWI, IRQ Routine
Start up action	Erases screen, Restart

*The ROM should be wired with the following address patterns: 1101 11XX XXXX XXXX or 1111 ...XX XXXX XXXX


M68ADS. M68ADW.

Terminal Configuration

The external system, as the EXORciser, communicates with the IOS Firmware through ACIA located at 8008.

The characters to be printed are stored in a buffer of 123 characters, which is sent to the printer when full or at least each 300 ms without receiving a new character from the terminal ACIA. The PA7 line of the PIA (8020) is pulled high during Printer Operation. This line should be connected to the CTS line of the main system ACIA (i.e. DEBUG ACIA) in order to inhibit the transmission of new characters.

The Keyboard accesses to IOS routines by generating a NON MASKABLE INTERRUPT.

Two modes of operation are possible:

Local mode (Off-Line)

- The ACIA (8008) is not taken into account.

- The characters received from the Keyboard PIA (8020) are transmitted to the Display Interface Module and to the Printer Buffer. The non-visuable characters are not transmitted.

On-Line mode (full-duplex)

- The characters received from the ACIA (8008) are transmitted to the Display Interface Module and to the Printer Buffer. The non-visuable characters are not transmitted.

- The characters received from the Keyboard PIA (8020) are transmitted to the ACIA (8008). All characters, except CtrIB, CtrIE and CtrIO are transmitted.

ROM address	DC00 to DFFF*
Scratch pad Printer Buffer	A000 to A07F 0000 to 007F
ACIA address	8008
Printer PIA address	8004
Keyboard PIA address	8020 (PA0 to PA6)
Bell line	CA2 of PIA (8020)
Hardware Top-of-Page line	
pointer PIA address	8022
CTS line	PA7 of PIA 8020

*The ROM should be wired with the following address pattern, 1101 11XX XXXX XXXX or 1111 ...XX XXXX XXXX¹

¹Note: in this configuration, A9 is set to 0 by hardware when the MPU accesses to FFF8 to FFFF vectors.





MOTOROLA Semiconductor Products Inc.

M68ADS. M68ADW.

ORDERING INFORMATION

.

OPTION	DESCRIPTION
M68ADS1	completely assembled and tested system, with a 5" CRT
	16-line x 32-character Display
M68ADS6	completely assembled and tested system, with a 5" CRT
	Ib-line x b4-character Display
WIDGADWI	without CRT-monitor (for use with a standard TV receiver, VHE, 55.25 MHz changel 52)
M684DW2	completely assembled and tested system, with 16-line x 32-character Interface
1100000	without CRT-monitor (for use with a standard TV-receiver, UHE
	591.25 MHz, channel E36)
M68ADW6	completely assembled and tested system, with 16-line x 64-character Interface,
	without CRT-monitor (for use with a M68MDM9 9" CRT-monitor)
ACCESSORIES	DESCRIPTION
M68MDM9	9" CRT-monitor
M68MPR1	Motorola 30 chr/sec. Printer
M68MPP1	Electro-sensitive paper for MPR Printer
M68DMC1	Display Monitor Cabinet for 5" CRT Monitor
M68DMC9	Display Monitor Cabinet for 9" CRT Monitor
M68KBC1	Keyboard Cabinet for M68KBD1
M68EAM1	ROM resident Assembler/Editor Module
M68EAB1	ROM resident Assembler/Editor/BASIC Interpreter Module
MMS68103	16K-byte RAM module
MMS68103-1	8K-byte RAM module
M68CIM1	Audio Cassette Interface Module
M68PPR2	PDS PROM Programmer
M68MMLC2	Chassis with 10-slot card-cage and power-supply
M68MMSC2	Chassis with 5-slot card-cage and power-supply
M68MMCC05	5-slot card-cage
M68MMCC10	10-slot card-cage
MEC68MIN3E	MINIBUG 3E Firmware ROM, with Breakpoints capability



MOTOROLA Semiconductor Products Inc. __



TOTAL DEVELOPMENT SYSTEM

TOTAL DEVELOPMENT SYSTEM

The TDS is a complete development station including facilities for developing a hardware/software design. It consists of a M6800 based system with a full ASCII Keyboard, a 5" CRT Monitor displaying 16 lines of 64 characters, an audio-cassette interface for mass storage capability and a medium speed printer (MPR) interface, assembled in a finished table top cabinet with power supplies. It does not require any other terminal. The TDS also include 8K byte or 16K byte of RAM and a ROM resident Editor/Assembler allowing development of M6800 source code programs. As an option, a ROM resident BASIC interpreter is also available, allowing the TDS to be used with this very widly known high level language.

The resident debugging firmware, MINIBUG 3E, provides the TDS with the capability to insert up to eight software breakpoints and to perform the TRACE function, in addition to the standard LOAD, PUNCH, MEMORY CHANGE, GOTO and CONTINUE functions. The TDS has two spare slots, EXORciser/Micromodule compatible, allowing the user to add options like I/O interfaces, more memory and even a 2708 PROM Programmer (M68PPR1).

SPECIFICATIONS

CRT Monitor

Diagonal:		5" (127 mm)	
Page format:		16-line x 25 to 64-character (magnifier)	
Keyboard			
Key layout:		Standard ASR-33 (53-Key)	
Character co	de:	7-bit ASCII (71-character incl.	BELL)
Functions keys:		Restart, 300/4800 bps	
Printer interface	9	7-bit parallel clocked data, TTL compatible	
Audio-cassette i	nterface		
(DIN Connec	ctor)	300 bps, 1-stop bit, 50/500 mV Kansas City Standard	pp,
Memory size			
M68TDS1:	RAM	8K-byte	
	ROM	9K byte + 3 spare sockets	
M68TDS2:	RAM	8K-byte	
	ROM	16K byte + 4 spare sockets	Pe
M68TDS3:	RAM	16K-byte	D
	ROM	9K byte + 3 spare sockets	-
M68TDS4:	RAM	16K-byte	
	ROM	16K byte + 4 spare sockets	
Power requirem	ent	220 V, 50 Hz, 0.7 A max.	o





ORDERING INFORMATION

M68TDS1	TDS with Editor/Assembler _and 8K RAM
M68TDS2	TDS with Editor/Assembler, BASIC Interpreter and 8K RAM
M68TDS3	TDS with Editor/Assembler and 16K RAM
M68TDS4	TDS with Editor/Assembler, BASIC Interpreter and 16K RAM
ACCESSOR	IES
M68MPR1	Medium speed printer
M68MPP1	Electrosensitive paper for MPR printer

/68PPR2	PDS PROM	Programmer
---------	----------	------------

Power supplies (output ma	x.) 5 V @ 5 A, +12 V @ 1.5 A,
	12 V @ 0.5 A
Physical dimensions	
Total weight:	12.4 kg (net)
Chassis (W×D×H)	480 x 400 x 160 mm
Keyboard (WxDxH)	330 x 180 x 55 mm

Operating temperature

0 to 50 °C

MINIBUG 3E FIRMWARE FEATURES

The MINIBUG 3E Firmware provides the user with an efficient means to debug his program allowing to insert up to 8 breakpoints.

Memory load	L
Print/Punch Dump (from nonn to mmmm)	P nnnn mmmm
Memory Examine/Change	M nnnn
 open next location 	(LF)
 open previous location 	1
Print MPU Registers (CC, B, A, X, PC, SP)	R
(saved in stack, vect. A032/A033)	
Go to user's program	Ginnn
Continue execution from current location	С
Execute Next instruction	N
Trace nnnn instructions	Tinnn
Set a breakpoint at address nnnn	V nnnn
Reset the breakpoint at address nmm	Unnnn
Delete all breakpoints	D
Delete all breakpoints Print out all breakpoints	D B
Delete all breakpoints Print out all breakpoints Select 2 stop bits (default value)	D B S1 (for Speed 110 baud)
Delete all breakpoints Print out all breakpoints Select 2 stop bits (default value) Select 1 stop bit	D B S1 (for Speed 110 baud) S3 (for Speed ≥ 300 baud)
Delete all breakpoints Print out all breakpoints Select 2 stop bits (default value) Select 1 stop bit 	D B S1 (for Speed 110 baud) S3 (for Speed ≥ 300 baud) E000 to E3FF
Delete all breakpoints Print out all breakpoints Select 2 stop bits (default value) Select 1 stop bit 	D B S1 (for Speed 110 baud) S3 (for Speed ≥ 300 baud) E000 to E3FF A000 to A07F
Delete all breakpoints Print out all breakpoints Select 2 stop bits (default value) Select 1 stop bit 	D B S1 (for Speed 110 baud) S3 (for Speed ≥ 300 baud) E000 to E3FF A000 to A07F 8008
Delete all breakpoints Print out all breakpoints Select 2 stop bits (default value) Select 1 stop bit 	D B S1 (for Speed 110 baud) S3 (for Speed ≥ 300 baud) E000 to E3FF A000 to A07F 8008 saved
Delete all breakpoints Print out all breakpoints Select 2 stop bits (default value) Select 1 stop bit ROM address RAM address ACIA address User's stack pointer Space required in user's stack	D B S1 (for Speed 110 baud) S3 (for Speed ≥ 300 baud) E000 to E3FF A000 to A07F 8008 saved 14 bytes
Delete all breakpoints Print out all breakpoints Select 2 stop bits (default value) Select 1 stop bit ROM address RAM address ACIA address User's stack pointer Space required in user's stack Restart Vector	D B S1 (for Speed 110 baud) S3 (for Speed ≥ 300 baud) E000 to E3FF A000 to A07F 8008 saved 14 bytes ROM (E3FE/E3FF)
Delete all breakpoints Print out all breakpoints Select 2 stop bits (default value) Select 1 stop bit ROM address RAM address ACIA address User's stack pointer Space required in user's stack Restart Vector NMI Apparent Vector	D B S1 (for Speed 110 baud) S3 (for Speed \geq 300 baud) E000 to E3FF A000 to A07F 8008 saved 14 bytes ROM (E3FE/E3FF) RAM* (A006/A007)
Delete all breakpoints Print out all breakpoints Select 2 stop bits (default value) Select 1 stop bit ROM address RAM address ACIA address User's stack pointer Space required in user's stack Restart Vector NMI Apparent Vector SWI Apparent Vector	D B S1 (for Speed 110 baud) S3 (for Speed ≥ 300 baud) E000 to E3FF A000 to A07F 8008 saved 14 bytes ROM (E3FE/E3FF) RAM* (A006/A007) RAM* (A036/A037)

As the MINIBUG 3E is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM; but after IOS service, control is
given to MINIBUG 3E which fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine.
The SWI apparent vector (RAM A036/A037) is initialized at E308 (MINIBUG 3E Breakpoint Routine) each time a reset is applied.

MOTOROLA Semiconductor Products Inc. _



BASIC Commands

- LIST display source
- RUN execute program
- CONT continue after stop or break
- NEW define new program
- SAVE save current program (tape)
- LOAD load new program (tape)
- APPEND add to program from tape
- PATCH patch memory from MINIBUG
- TRACE ON + print line number as it is executed
- TRACE OFF turn off trace
- LINE LENGTH define maximum print line length
- DIGITS establish the number of digits to right of decimal point
- POKE sets absolute memory address

Subprograms

- DEF define user function
- RETURN return from subroutine
- GOSUB -- go to subroutine

Intrinsic functions

- TAB tab on print
- RND random number
- INT integer number
- ABS absolute value
- SGN sign of argument
- POS Position of printhead
- FOS = Fosition of printnead
- LEN Number of characters in string
- ASC decimal value of any ASCII character
- CHR\$ string value of ASCII character
- STR\$ ASCII string value to numeric constant
- VAL numeric constant equivalent to ASCII value
- LEFT\$ returns left-most string of characters
- RIGHT\$ -- returns right-most string of characters
- MID\$ returns middle string of characters
- PEEK returns decimal memory value
- SIN sine
- COS cosine
- TAN tangent
- ATAN arc tangent
- LOG natural logarithm
- EXP inverse of LOG
- SQR square root

BASIC Language Features

Data Types

 Range (1.0E - 99 to 9.99999998 + 99) may be represented as either integer, decimal, or exponential.

Variable Names

- Single alphabetic character or single alphabetic character followed by a digit (0 through 9).
- String variables, single alphabetic character followed by a \$.

Arithmetic and Logical Operators

- Exponential
- Negate
- Multiplication
- Division
- Addition
- Subtraction

Relational operators

Sequence Control Statements

- GOTO
- ON expression GOTO statement n, (m. . . .,1)
- ON expression GOSUB statement n, (m, . . .,1)
- IF relative
- FOR
- NEXT
- STOP
- END

MOTOROLA Semiconductor Products Inc. _

- I/O Statements
- INPUT
 - READ
 - DATA
 - PRINT
 - RESTORE

Specification Statements

• DIM - dimension variables and strings

- Remark Statements
- REM
- **Optional Statements**
 - LET

AUDIO-CASSETTE INTERFACE MODULE

The M68CIM1 is used to interface any ordinary audio-cassette recorder with the Total Development System (TDS). The audio-cassette is used as a storage media for object programs and data (dump and load) in general and for source programs when used with the Assembler/Editor or the BASIC interpreter.

The data is recorded on the cassette according the Kansas City standard. In the playback mode, the clock is recovered from the signal and is used to clock the receiving ACIA in the TDS system. This feature allows to cope with cassette speed variations of up to 30% without producing errors.

- Transmission rate : 300 bps
- Logical "1": 2400 Hz signal
- Logical "0": 1200 Hz signal
- Clock frequency: 4800 Hz
- Audio signal output (write): 50 mVpp or 500 mVpp (switchable)
- Audio signal input (read): 500 mVpp min.
- C-60 cassette capacity: approx. 100K-bytes

The module should be connected to an audio-cassette recorder having the following minimum requirements:

- -- normalized output signal (500 mVpp minimum) on normalized DIN connector;
- HF erasing and polarisation (avoid DC erasing);
- minimum bandwidth: 500 Hz to 6 KHz;
- good mechanical handling (C-90 and C-120 cassettes should be avoided).

MOTOROLA Semiconductor Products Inc.



MICROSYSTEMS

Motorola M68PPR2 PDS PROM Programmer

- PDS plug-in compatible.
- Programs following types of PROM/EPROM: MCM7640, MCM7680, MCM68708/2708, MCM7641, MCM7681, TMS2716, or equivalent.
- Allows direct programming from RAM content.
- Verify and back transfer function.
- Uses the +5 V ±12 V PDS bus power supply.
- Dimension (W x H x T): 248 x 192 x 1,6 mm (9.75"x7.50"x0.062").



The M68PPR2 PROM PROGRAMMER provides the PDS with the capability of programming 6 types of PROM/EPROM devices. The control firmware is contained in two ROM and is compatible with the MINIbug Firmware of the PDS. It allows to program (E)PROM devices, to verify the data in the (E)PROM and to transfer data from the (E)PROM to the PDS RAM memory.

Command	Description
CHCK 282,ZZZ	Check aaa words of the EROM/PROM starting at EROM/PROM offset zzz for the unprogrammed state.
EXIT	Exit to the system monitor.
OFST nnnn	Set the memory offset parameter nnnn to the value entered.
PROG xxxx,yyyy,zzz	Program the EROM/PROM starting at EROM/PROM offset zzz from memory locations XXXX+nnnn through yyyy+nnnn.
READ xxxx,yyyy,zzz	Read the EROM/PROM to memory addresses xxxx+nnnn through yyyy+nnnn starting at EROM/PROM offset zzz.
SHWP aaa,zzz	Show the EROM/PROM contents in hex form. The ASCII form is also displayed.
STAT	Display the programmer's status.
VERF xxxx,yyyy,zzz	Verify the EROM/PROM starting at PROM offset zzz against memory locations xxxx+nnnn through yyyy+nnnn.
рррррррр	PROM type to be used: pppppppp is the part number. (Example: MCM68708)





M68MEB1

POLYVALENT DEVELOPMENT SYSTEM

MICROPROCESSOR EVALUATION BOARD

MICROPROCESSOR EVALUATION BOARD

The M68MEB1 Evaluation Board provides the user with a quick and efficient means to evaluate the operating characteristics of the M6800 family of Parts.

The on-board crystal controlled clock circuit provides the module with the capability of working with dynamic memories and slow memories. The clock circuit also generates the basic timing signal used by the module's baud rate generator.

The Microprocessor Evaluation Board interfaces directly with either a TTY (20 mA current loop), a TTL or a RS232-C compatible terminal providing direct communication with the module's MINI-BUG II Firmware.

The MEB consists of:

- 1 M68SAC1 Stand-Alone Computer
- 1 MEC68MIN2 Minibug II Firmware ROM
- Four 8-bit parallel Input/Output Ports and Control Lines for Peripheral Interfacing
- Two asynchronous Input/Output Ports with one RS232.C/TTL/TTY Current-Loop interface
- 384 bytes of RAM
- Three MCM68708 or equivalent AROM/ROM sockets
- One MCM6830 Minibug II Firmware ROM
- 921.6 KHz on board crystal controlled clock generator
- Fully buffered Three-State Bus Connector
- Bus DMA Capability
- Fully compatible with all EXORciser modules

By adding options, the Microprocessor Evaluation Board can be upgraded to an Autonomous Development System.







M68MEB1

MODULE SPECIFICATIONS

65, 536 bytes maximum. 384 bytes of RAM 3 x 1 K-byte MCM68708 compatible AROM/ROM Sock 1 x 1 K-byte MCM6830 MINIBUG II ROM 44 K-byte: 0000 to 7FFF 9000 to 9FFF B000 to CFFF 8 bits 16 bits
384 bytes of RAM 3 x 1 K-byte MCM68708 compatible AROM/ROM Sock 1 x 1 K-byte MCM6830 MINIBUG II ROM 44 K-byte: 0000 to 7FFF 9000 to 9FFF B000 to CFFF 8 bits 16 bits
44 K-byte: 0000 to 7FFF 9000 to 9FFF 8000 to CFFF 8 bits 16 bits
8 bits 16 bits
8, 16, or 24 bits
72 variable length instructions
Maskable and non-maskable real-time interrupts; Software interrupt
921.6 KHz
Three-state TTL voltage compatible Three-state TTL voltage compatible TTL voltage compatible
TTL voltage compatible * TTL voltage compatible *
110, 134.5, 150, 200, 300, 600, 1200, 1800, 2400, 3600, 4800, 7200, 9600 baud RS232.C, TTL or 20 mA Current-Loop
+ 5 Vdc at 1,5 A + 12 Vdc at 200 mA - 12 Vdc at 200 mA - 5 Vdc on board converter
0° to 70 °C
248 mm 9.75 in. 165 mm 6.5 in. 13 mm 0.5 in.

*See MC6820 and MC6850 data sheets for specifications on these signals.

MOTOROLA Semiconductor Products Inc. _

M68MEB1 Minibug II Firmware Features MEC68MIN2 ROM MEC68MIN21 Listing The Minibug II Firmware provides the user with an efficient means to debug his program. It communicates with a serial peripheral (which can be the IOS ACIA) through an ACIA located in 8008 and works with either 1 or 2 stop bits. Memory Load L Load Binary object tape z Print/Punch Dumps (from vect. A002/A003 Р to vect. A004/A005). Punch Binary object tape v (from vect. A002/A003 to vect. A004/A005) Memory Examine/Change M nnnn - open next location (LF) - open previous location Print MPU Registers (CC, B, A, X, PC, SP) R (saved in stack vect. A008/A009) Go to user's program G nnnn Memory test function (from vect. A002/A003 w to vect. A004/A005) Select 2 stop bits (default value) S1 (for Speed 110 baud) Select 1 stop bit S3 (for Speed ≥ 300 baud) **ROM** address E000 to E3FF **RAM address** A000 to A07F ACIA address 8008 User's stack pointer saved Space required in user's stack 14 bytes **Restart Vector** ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A00A/A00B) **IRQ Apparent Vector** RAM* (A000/A001) *The actual vectors are fetched in ROM, but then, MINIBUG II fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine To access its ROM vectors, the MINIBUG II ROM should be accessed with the following address patterns: 1110 00XX XXXX XXXX

or 1111 . XX XXXX XXXX

The SWI apparent vector (RAM AOOA/AOOB) is initialized at E227 (SWI Breakpoint MINIBUG II Routine) each time a Reset is applied.

MOTOROLA Semiconductor Products Inc.



M68CIM1

AUDIO CASSETTE INTERFACE MODULE

The M68CIM1 is used to interface any ordinary audio cassette recorder with any of the Polyvalent Development System configurations (SAC, MEB, ADS) except the terminal configuration.

The audio cassette is used as a storage media for object programs and data (dump and load) in general, and for source programs when used with the assembler/editor or the BASIC Interpreter in the ADS configuration.

The data is recorded on the cassette according the Kansas City standard. In the playback mode, the clock is recovered from the signal and is used to clock the receiving ACIA in the PDS system. This feature allow to cope with cassette speed variations of up to 30% without producing errors.

- Transmission rate: 300 bps.
- Logical "1": 2400 Hz signal.
- Logical "0": 1200 Hz signal.
- Clock frequency: 4800 Hz.
- Audio signal output (write): 50 mVpp or 500 mVpp (switchable)
- Audio signal input (read): 500 mVpp min.
- C-60 cassette capacity: approx. 100 k-bytes.
- Dimensions (HxLxD): 35 mm x 100 mm x 65 mm.

The module should be connected between the PDS ACIA and an audio cassette recorder having the following minimum requirements:

- normalized output signal (500 mVpp minimum) on normalized DIN connector;
- HF erasing and polarisation (avoid DC erasing);
- minimum bandwidth: 500 Hz to 6 kHz;
- good mechanical handling (C-90 and C-120 cassettes should be avoided).



POLYVALENT DEVELOPMENT SYSTEM







Specifications subject to change without notice.



MOTOROLA M68SXS EXORterm 200/220

- M6800 Based CRT
- Standard EXORciser DEbug 1 or 2 with USE or MPU 1/2 modules
- Baud rate selectable to 9600 BPS
- Full 1920 character screen
- Easily read characters (7 x 9 dot matrix)
- A single keystroke for direct entry to EXbug, MAID, or DOS
- Isolated motherboard holds up to 8 EXORciser modules
- Dual Memory Map mode of operation (EXORterm 220)
- Selectable clock speeds of 1.0 MHz, 1.5 MHz and 2.0 MHz (EXORterm 220)



EXORterm 200/220, designed and manufactured by Motorola Microsystems, is a display terminal and console expressly personalized for use as a M6800 Development Support System. EXORterm 200/220 facilitates the exchange of data between the user and the system via a high-quality video interface in conjunction with a keyboard. To further enhance the efficiency of the interface, special keys have been encoded to invoke functions unique to the development system in each of its three command levels- EXbug, MAID, and DOS.

A basic EXORterm 200/220 incorporates a CRT chassis with a keyboard and isolated motherboard, MPU Module and DEbug Module. These items provide the basic control and interface functions of a microcomputer, and house the system's EXbug development and diagnostic programs, along with the capability of preparing M6800 Programs. With provisions for up to six more modules (EXORciser modules or Micromodules), a system of almost any complexity can be rapidly assembled.

EXORterm 200 is also offered with a MEX68USEB User System Evaluator (USE) installed in the isolated motherboard in place of the MPU Module. The User System Evaluator provides all the features of the MPU Module, plus it extends all EXbug functions and all of the optional Systems Analyzer functions into the user's system. The USE-equipped EXORterm provides the designer with the capability of configuring an emulation of his M6800 microprocessor system in the terminal, external to the terminal, or a combination of terminal-resident modules working with the user's external system. The designer also can develop his system software and firmware on the terminal, and can use the USE-equipped terminal to debug his system hardware and software. In fact, a USE-equipped EXORterm can even be used to test and evaluate the user's production systems.

In addition to using EXORterm 200/220 as a development system, the terminal may be used as an asynchronous editing terminal through connection to a host computer (or other external device) via the serial interface (RS-232C or current loop), essentially bypassing the isolated motherboard.

EXORterm 220 incorporates several advanced features, including Dual Memory Map mode of operation and the ability to develop higher performance systems, using the MC68A and MC68B series part (1.5 MHz and 2.0 MHz, respectively). The MPU II Module includes also a Timer, MC6840 and a Priority Interrupt Controller, MC6828.

EXORterm 220, through its DEbug II Module, places no restrictions upon the user's system design since all 64K bytes of memory space is available to the user. EXORterm 220 accepts all EXORciser II modules for implementation of such system capabilities as priority interrupts, multi-paged memory and I/O systems, parity error detection and power down/restart features.

Specifications

Display: 12" Diagonal, P4 Phosphor with anti-glare shield 24 lines, 80 characters per line 1920 character full display

Character Configuration: 7 x 9 dot character within a 9 x 12 dot matrix size field

Character Set: ASCII 96 character subset with Greek alphabet and six special graphics

Cursor: Blinking inverted video non-destructive 9 x 12 block Incremental and absolute positioning (Addressable, Readable)

Keyboard: Encoded, n-key rollover 12 function keys 62 alphanumeric and control keys 12 edit and cursor control keys LED mode indicators Full ASCII Typewriter layout Movable, detachable Typamatic all keys Interface: Selectable baud rates - 110, 150, 300, 600, 1200, 1800, 2400, 4800, 9600

Power Requirements: 230 volts ac, 50 Hz less than 200 watts

Physical Dimensions: Display - 12.5"H x 18.5"W x 29"D (including keyboard) Keyboard - 2.7"H x 18.5"W x 9"D Weight - less than 65 lbs. Operating Temperature - $+10^{\circ}$ to + 40° C Altitude - Not to exceed 10,000 ft.

Ordering Information

The following table identifies the options of the M6800 EXORterm 200 Development System. For further information, contact your local sales office.

PART NO.	DESCRIPTION
M68SXS10200	EXORterm 200 Development System 220 V
M68SXS102B0	USE EXORterm 200 Development System 220 V
M68SXS2202	EXORterm 220 Development System 220 V

MICROSYSTEMS



Microcode Analyzer and Control Storage Emulator

A Microprogrammable Processor Development System



MICROPROGRAMMED SYSTEMS

For some applications, LSI processors with fixed instruction sets and data widths are being used as replacements for random logic designs. Although these processors are very satisfactory for some new designs, their systems architectures are fixed. Consequently, they cannot be used optimally to emulate existing machine architectures and instruction sets.

On the other hand, bit-slice processors such as Motorola's M10800 ECL and M2900 LSTTL families permit alterable instruction sets and data widths. Both families are microprogrammable to emulate almost any instruction set and to optimize system instructions. The devices in both families perform special functions (i.e., ALU, microprogram control, memory I/O control, timing, etc.); this partitioning allows the devices to be connected, in varying configurations, to resemble many existing machine architectures. The M10800 family is compatible with Motorola's MECL 10,000 logic series, the M2900 is supported by a growing array of LSTTL devices.

Microprogramming and configurable multichip sets can be very practical tools to develop high throughput, cost-effective processor and controller systems. However, the combinations of hardware and software possibilities (the very advantages of microprogrammable devices) can lead to time-consuming design tradeoffs.

To minimize the time required to develop microcode for M2900/10800 processor/controller systems, as well as other MSI/LSI microprogrammed logic designs, Motorola now offers the <u>Microcode Analyzer and Control Storage Emulator (MACE 29/800)</u>.

MOTOROLA MICROPROGRAMMING SYSTEM MACE 29/800

The MACE 29/800 is a development and diagnostic aid for microprogrammable processors and controllers. Its primary functions are.

- To provide Writable Control Storage (WCS) for microprograms
- To provide real-time microprogram diagnostic capabilities

The MACE 29/800 replaces the user's microprogram memory and interfaces with the user's system timing and data flow, as shown in Figure 1. In this configuration, the user can write or change microcode and/or run diagnostics on the system prototype.

The MACE 29/800 is housed in a 19" W \times 19.5" D \times 10.5" H chassis. The chassis contains power supplies, a multilayer backplane, and a 10-slot card cage. Printed-circuit modules containing WCS (microprogram memory), diagnostic, timing, control, and interface hardware are mounted in the card cage. The chassis can be used first as a "breadbox" to build user prototype systems in the remaining card slots. As a second use, cable interfaces that connect to the chassis hardware are available for external user-developed prototypes. Lastly, to take advantage of the high-speed backplane and available power supplies, the chassis can be used to house totally independent prototypes. The MACE 29/800 can power and support both TTL and ECL logic systems. In addition, interface address and data lines can be defined as active high or active low.

The WCS is expandable in both depth and width. Maximum ratios are 2K words \times 112 bits, 4 K words \times 48 bits, 6K words \times 32 bits or 8K words \times 16 bits. Intermediate configurations are also allowable. Depending on the configuration, memory-access times range from 50 ns to 80 ns. WCS is comprised of high-speed, bipolar RAMs; consequently, system prototypes can be operated at or near the maximum clock rate to minimize debug time and to detect ac glitches. Memory load, verify, modify, dump, and store are all under user control.

EXORciser, EXORdisk, EXORterm, and EXORprint are trademarks of Motorola. This is advance information and specifications are subject to change without notice.

A programmable-frequency clock (20 MHz maximum frequency in 25 ns period increments) can operate in start, stop, single-step, and continue modes.

Optional real-time diagnostic capabilities include debug functions, memory- address sequence, 16 selectable inputs and clock control. A microprogram address and user data trace RAM, which can store 256 locations, provides a logic analyzer diagnostic function. Address sequencing, register contents, status bits, etc., can be traced and saved under various trigger modes. Typical diagnostic functions include: trace/save on a beginning, middle, or end reference address; stop on a reference address; jump on a reference address; and, clock-mode control.

COMPLETE MICROPROGRAMMING SYSTEM CONFIGURATION

The MACE 29/800 is controlled by the M6800 host computer of an EXORciser-bus compatible system. To a user, all microprogramming tasks appear as M6800-oriented operations. A software package, included with the MACE 29/800, performs the necessary translations. This configuration takes advantage of the extensive hardware and software components that have been developed for the EXORciser. Some inherent features of the host EXORciser are:

- Working storage (RAM and ROM) is available in the EXORciser
- EXbug monitor firmware available in the EXORciser
- EXORciser compatible with the EXORterm CRT terminals (for user interface)
- EXORciser compatible with the EXORprint printer (for hard-copy printout)
- EXORciser compatible with the EXORdisk II floppy-disk system (for bulk data storage)
- EXORciser resident software available (Assembler, Editor, Macroassembler, Linking Loader, Fortran Compiler, Basic Interpreter)
- MDOS (Motorola Disk Operating System for EXORdisk II)

Utilizing the MDOS, the MACE 29/800 utility and debug software tool, MBUG, is supplied resident on a floppy disk. MBUG's basic features include:

- A command package to load a disk into microprogrammed control storage, to change control storage, and write changes back to a disk file.
- Commands to enable user's address to memory.
- Commands to start or stop the clock, and to single cycle the clock.

The MACE Assembler, resident on a floppy disk and also utilizing the MDOS features, provides a general purpose assembler specifically designed to meet the needs of bit slice microprogrammed processor development. Flexible format statements permit microword size and format to be user-defined and thus applicable to any hardware configuration.

Optional features supplied with MACE 29/800 provide real-time diagnostic capabilities. These include:

- Microprogram address and user trace RAM.
- Trace/save on a beginning, middle or end reference address.
- Jump or stop on reference address.
- Multi-level breakpoints.

SUPPORT PRODUCTS FOR MICROPROGRAMMABLE PROCESSORS

M10800 PROCESSOR FAMILY (ECL)

MC10800L	4-Bit ALU Slice
MC10801 L	Microprogram Control Function
MC10802L	• 4-Phase Timing Function
MC10803L	Memory Interface Function
MC10804L	4-Bit MECL-TTL Bidirectional Transistor
MC10805L	5-Bit MECL-TTL Bidirectional Transistor
MC10806L	32 X 9-Bit Dual Access Stack
MC10807L	* 5-Bit MECL-MECL Bidirectional Translator
MC10808L	16-Bit Programmable Shifter Function

• To be introduced.

M2900 PROCESSOR FAMILY (LSTTL)

MC2901	4-Bit ALU
MC2901	4-Bit ALU (Redesign)
MC2901A	4-Bit ALU (Faster)
MC2902	Look-Ahead Carry
MC2905	Quad Bus Transceiver (OC)
MC2906	Quad Bus Transceiver Parity (OC)
MC2907	Quad Bus Transceiver Parity (OC)
MC2909	Microprogram Sequencer
MC2911	Microprogram Sequencer
MC2915A	Quad Bus Transceiver (TS)
MC2916A	Quad Bus Transceiver Parity
MC2917A	Quad Bus Transceiver Parity
MC2918	4-Bit Register

ı.

MECL 10,000 MEMORIES

MCM10139L MCM10143L MCM10144L MCM10145L MCM10145L MCM10147L MCM10149L MCM10152L	32 × 8-Field PROM (15 ns) 8 × 2 Multiport Register File (RAM) (10 ns) 256 × 1-Bit RAM (26 ns) (10410) 16 × 4-Bit RAM (15 ns) 1024 × 1-Bit RAM (29 ns) (10415) 128 × 1-Bit RAM (12 ns) (10405) 256 × 4-Field PROM (25 ns) 256 × 1 RAM (15 ns)
MCM10152L	256 × 1 RAM (15 ns)

(MECL 10,000 Device Support: Over 75 Device Functions)

TTL MEMORIES

MCM93415/25 MCM93L415	1024 × 1* 1024 × 1**	RAMS
MCM7620/21 MCM7640/41 MCM7642/43 MCM7680/81 MCM82707/08	512 × 4* 512 × 8* 1024 × 4* 1024 × 8* 1024 × 8*	PROMS

*Open Collector/Three-State Output **Open Collector Output

(LSTTL Device Support: Over 150 Device Functions)

SYSTEMS SUPPORT PRODUCTS

Hardware	Software
EXORciser-System Development Tool	6800 Assembler, Editor
 I/O Modules 	6800 Cross Assembler
Memory Modules	6800 Simulator
User System Evaluator	6800 Macro Assembler
System Performance Monitor	6800 Linking Loader
Micromodules (OEM Hardware)	6800 BASIC Resident Interpreter
EXORdisk II Floppy Disk	6800 Fortran Compiler
EXORterm 100 CRT Terminal	6800 MPL Cross Compiler
EXORprint Printers	6800 MPL Resident Compiler
PROM Programmer	6800 COBOL Resident Interpreter
MACE 29/800	Disk Operating System
141000 CMOS Microprocessor Support Adapter	Micro Assembler
3870 Microprocessor Support Adapter	141000 Cross Assembler
	3870 Cross Assembler



FIGURE 1 - MICROPROGRAM DEVELOPMENT SYSTEM

Main Memory and Peripheral Bus

ORDERING INFORMATION

Part No.	Description
MEXMACE2	MACE 29/800 Development System, 220 V, 50 MHz, consisting of: EXORciser Interface Module Control Module Writable Control Storage (WCS) RAM Modules (2K x 16,2 each) Probe Buffer Module Data Probe Modules (2 each) Address Probe Module 10-Card MACE Chassis With Power Supplz and Backplane Microcode Assembler System Executive
 MEXMACEDP1 MEXMACERAM1	Data Probe Buffer Writable Control Storage (WCS) RAM Module (2K x 16)

The **EXOslice** Family

The EXOslice family, working with the EXORciser, provides the user with a mean of developping 2900 and 10800 4-bit slice Microcomputer systems.

The EXOslice family includes high speed expandable $1K \ge 32$ bit MECL RAM modules for microcode storage, 16-input/32-output MECL modules and MECL-TTL adapter. A MECL PROM Programmer allows programming of MECL MCM10149 256 x 4 PROM devices. The FAST software provides a mean of dumping or loading user's files (configuration descriptions, microprogram) to and from several source or media (keyboard, papertape, cassette, diskette) and offers several debugging features for the user's microprogram.





MEE4810

10800/2900 SUPPORT TOOLS

16-INPUT/32-OUTPUT MECL MODULE

The MEE4810 input/output Module is specially designed to connect a MECL10800 system to a 10800/2900 Microprocessor Development system based on the EXORciser. In a typical configuration where the EXORciser simulates the microprogram PROM, the input-lines of the module receive the microprogram addresses and I-Bus informations, and the output-lines are used as micro-code output lines. This module plugs directly into the EXORciser and provides 16 input-lines and 32 output-lines with normalized MECL10K input/output features.

The input-lines have 110 Ω termination resistors. The output-lines can be OR-wired on a bus as they are open emitters. Termination resistors should be incorporated in the 10800 system.

- 16 MECL level input lines
- 32 MECL level output lines
- OR-wired capability for the output lines
- PROM address decoding
- Expandable up to 5 modules (80 input/160 output lines).
- Power requirements: + 5 Vdc 1 A



- --2 Vdc 50 mA
- Dimensions (WxHxT): 248 x 165 x 1 6 mm (9.75" x 6.5" x 0.062").

MECL I/O MODULE







MEE48MTA

MECL/TTL ADAPTER MODULE

The MEE48MTA MECL/TTL ADAPTER MODULE provides the user with the possibility to develop TTL 2900 bit slice system applications using the full power of the MECL support tools such as the 16 input/32 output modules, the 1K x 32 bit MECL RAM modules and the FAST software.

The MECL/TTL ADAPTER MODULE is a 20 lines TTL to MECL and 36 lines MECL to TTL translator specially designed for interfacing the MEE4810 MECL Input/Output Module to a TTL 2900 prototype system. The MECL lines DO 0 to DO 31 and the corresponding control lines are terminated by 100 ohm SIP resistors.

Specifications:

Connectors P1A to P4A signalsECL voltage compatibleConnectors P1B to P4B signalsTTL voltage compatiblePower requirements+5 Vdc, 370 mA

TTL voltage compatible +5 Vdc, 370 mA - 5.2 Vdc, 570 mA - 2 Vdc, 120 mA 248 x 165 x 20 mm (9.75" x 6.5" x 0.79").

Dimensions (W X H X T)



10800/2900 SUPPORT TOOLS

MECL/TTL ADAPTER MODULE





MEE32RA



- ٠ Power supply requirement: -5.2 Vdc 3.5 A
- --2 Vdc 0.3 A
- Dimensions (WxHxT): 248 x 165 x 1.6 mm (9.75" x 6.5" x 0.062").







MEE1PR

10800/2900 SUPPORT TOOLS

MECL PROM PROGRAMMER

MECL PROM PROGRAMMER MODULE

The MEE1PR PROM Programmer Module provides the EXORciser with the capability of programming MECL MCM10149 256 x 4 PROM devices. This module plugs directly into the EXORciser. The MECL PROM Programmer Module, with its software, enables the user to program a device, verify the data in the device and transfer data from the device to the EXORciser's RAM memory. The programming software is available on cassette, paper tape, or diskette (EDOS and MDOS).

- Compatible with the MCM10149 256 x 4 MECL PROM
- PROM pattern loading: keyboard, paper-tape, diskette, master PROM
- Allows direct programming from microprogram format contained in RAM
- Positive and negative pattern capability
- Verify and dump function
- Uses the +5 V± 12 V EXORciser power supply
 - + 5 Vdc 700 mA
 - + 12 Vdc 525 mA (programming pulse)
 - 12 Vdc 350 mA
- Dimensions (WxHxT): 248 x 192 x 1 6mm (9.75" x 7.56" x 0.062").



ORDERING INFORMATION

Device Type	Description
MEEIPRA	MECL PROM Programmer
	with software on cassette
MEE1PRB	MECL PROM Programmer
	with software on paper-tape
MEE1PRD	 MECL PROM Programmer
	with software on EDOS diskette
MEE1PRM	MECL PROM Programmer
	with software on MDOS diskette





UNIVERSAL MECL WIRE-WRAP BOARD

The MEE1WW Wire-Wrap Module provides the user with means to develop MECL slice system prototypes in wire-wrap technology. Provision is made on the card to implement 48-pin devices (up to 10), 24-pin and 16-pin devices, 6 x 34-pin flatt-ribbon connectors, 1 power regulator MC7902 or 1 clock generator based around an MC10116 or an MC10802.

A special connector is provided on the board for the MECL power supply (-5.2 Vdc and -2 Vdc).

Dimensions (WxHxT): 248 x 156 x 1.6 mm (9.75" x 6.5" x 0.062").

10800/2900 SUPPORT TOOLS

MEE1WW

UNIVERSAL MECL WIRE-WRAP CARD



MICROSYSTEMS

MOTOROLA M68SFD EXORdisk II

EXORdisk II is a dual drive floppy disk system which offers more than one half million bytes of on line storage and is designed for direct use with Motorola's EXORciser I, EXORciser II, and



EXORterm 200 Development Systems. Use of EXORdisk II can greatly speed the task of developing software for microprocessor-based systems by reducing program load and peripheral access times.

The EXORdisk II hardware package consists of an EXORciser-resident controller module, an interconnecting cable assembly and the floppy disk drive unit which houses the dual side-by-side drives, power supply and associated electronics in an attractive tabletop cabinet.

The EXOR disk II disk operating system -MDOS - is a powerful program that offers an extensive selection of disk commands and utilities to the user. A simple set of disk primitives in firmware is also included in EXOR disk II.

Specifications

Options and Ordering Information

Diskette Forma	t: 	Part Number	Description
2,030,048 256,256 77 26 128	Bytes/Diskette (soft sector) Bytes/Diskette (soft sector) Tracks/Diskette Sectors/Track Bytes/Sector	M68SFD2000	EXORdisk II Floppy Disk System, 220 V, 50 Hz -(Use with EXORciser I and EXORterm 200)- consists of the Floppy Disk Dual Drive Unit, the Controller Module and Cable Assembly, and a diskette containing the MDOS Operating
Performance: Rotational Speed - 360 RPM Track-to-Track Access Time - 10 ms (max) Head Load - 40 ms (max) Sector Read/Write Time - 2.4 ms (nom) Average Latency Time - 83.3 ms		M68SFD2002	System, the Co-Resident Editor/Assembler, the Relocatable Macro-Assembler and Linking Loader. EXORdisk II Floppy Disk System, 220 V, 50 Hz as above but for use with EXORciser II and EXORterm 220.
Power Requirements: 230 Vac, 50 Hz, 350 Watts		M68SFDC M68SFDC2 M68SFDRK2	Floppy Disk Controller Module (1 MHz) Floppy Disk Controller Module (2 MHz) FXORdisk II Rack Mounting Kit
Physical Characteristics (2-drive system): L × H × D - 17.75 × 6.96 × 23.5 inches Weight - 48 pounds		M68SFDU2000 M68SMDOS100	Floppy Disk Dual Drive Unit Diskette containing the MDOS Operating System, the Co-Resident Editor/Assembler, the
Electrical: All signals are TTL, Low-True 16 Output Lines, 8 Input Lines		M6833	MC6800/MC6801 Relocatable Macro-Assembler and Linking Loader. Blank Diskette

Additional Support Products Available for Use with EXORdisk II

M6800EDITORM	Expanded Editor, operable in Scroll mode or CRT mode
M68FTNR012M	EXORciser/EXORterm Resident Relocatable FORTRAN
	Compiler and Linking Loader
M68BASR010M	EXORciser/EXORterm Resident BASIC Interpreter
M68MPLR010M	EXORciser/EXORterm Resident MPL Compiler
M68COBOL010M	EXORciser/EXORterm Resident ANS COBOL Compiler
M68MODOS010	MODOS Operating System
MEX68PP3M	PROM Programmer III (All EXORcisers)
MEX14100M	MC141000/1200 Development System
MEX3870M	MC 3870 Development System
MEXMACE	2900/10800 Development System

EXORdisk II MDOS Commands

Name	Command		
BACKUP	Duplicate disk or perform selected file	EMCOPY	Restructure EDOS 2.n file to MDOS basis
DINEN	reorganization	EXBIN	Convert EXbug-loadable file to binary
BINEX	londeble file		memory-image file
		FORMAT	Rewrite soft sector addressing information
BLOKEDIT	Copy selected lines from text files to a new file	FREE	Display number of available directory entries and number of available disk sectors
CHAIN	Place console input under control of a file	LIST	Print any MDOS file with an ASCII attribute
COPY	Copy files from disk to device, device to disk, or disk to disk	LOAD	Load any memory-image file into memory. Supports EXORciser II dual map
DEL	Delete file name from directory and free corresponding disk space	MERGE	Concatenate files
DIR	Search directory for and display prescribed	NAME	Change directory attributes of file (name, suffix, etc.)
	The frames	PATCH	Modify memory-image file
DOSGEN	Write basis for support of MDOS file structure into any disk	REPAIR	Examine disk-resident system tables and
DUMP	Display total content of any physical sector		
ЕСНО	Duplicate console I/O on printer (EXORciser II only)	ROLLOUT	Copy memory to disk.

EXORdisk II Controller Firmware Functions

Disk Functions

Load MDOS from disk Initialize disk, PIA, SSDA Check error status and printer error Display controller return status Read single/muliple sectors Read single/multiple sectors for CRC only Perform write/read test Position head to track zero Position head to track n Perform write test Write deleted data mark to single/multiple sectors Write single/multiple sectors; read back for CRC check Write single/multiple sectors

Printer Functions

Initialize printer PIA Print character Print string, CR/LF Print string

Motorola M68SP702 702 Printer

The Motorola Microsystems Model 702 Printer is a 132-column character impact serial printer with a bidirectional logic seeking print head which produces a 7 x 7 dot matrix pattern of crisp, clean print. The 64 ASCII character set is standard. A head speed of 120 characters per second, com-

bined with the bidirectional logic seeking feature, gives a

throughput of up to 65 lines per minute at 80 characters per line.

Exceptional reliability, high throughput, and low cost of ownership com-

bine to make the 702 one of the most versatile printers available. High reliability is

achieved by few moving parts and an uncomplicated modular construction incorporating

state-of-the-art microprocessor electronics for control. It comes equipped with a rear tractor feed capable of printing an original, plus five copies with excellent print quality, and also has a paper out sensor.

The complete printer package includes the Printer and the Printer Interface Cable Assembly, as well as the MEX68PI Printer Interface I/O Module, which normally is housed in a Development System chassis or other external system to interface with the printer.

- Prints original plus five copies
- 8 ips paper slew
- Stepper motor drive
- Table top
- Tractor feed
- Ballistic head
- Low cost of ownership

Specifications

Print Performance -- Minimum Throughput: Print Max. 10 Char 80 Char 132 Char Speed Print Per Line Per Line Per Line (cps) Width (lpm) (lpm) (lpm) 120 13.2" (335 mm) 225 65 45 Characters: 7 x 7 dot matrix, 64 standard ASCII Format 10 characters per inch horizontal 6 lines per inch vertical Elongated (double width) characters software selectable Forms Handling: Tractor feed, for rear feed forms 8 ips slew Useable paper 4" (102 mm) to 17.3" (439 mm) width Paper out sensor Maximum width for L/R justification 15.75" (399 mm) Paper tension adjustment **Ribbon** System: **Ribbon** cartridge Continuous ribbon 9/16" (14 mm) wide, 10 yards (9.1 meters) long Mobius loop allows printing on upper and lower portion on alternate passes Panel Indicators: Power ON - Indicates AC power is applied to printer Select --- Indicates printer can receive data

Alert --- Indicates operator-correctable error condition

Modular construction

- Bidirectional logic seeking printing
- Microprocessor electronics
- Ribbon cartridge
- Excellent print quality
- Character elongation



Operating 20% to 90% (No Condensation) Storage: 5% to 95% (No Condensation)

1-110

MICROSYSTEMS



Specifications (contd.)



No busy if inhibit prime on select option is used

Options and Ordering Information

Part Number	Description
M68SP702A10	115V, 60 Hz option for 1 MHz Systems — consists of M68SP702B10 Printer
	MEX68PI Printer Interface Module, and
	MEX68PIC Printer Interconnection Cable Assembly
M685P702A20	230V, 50 Hz option for 1 MHz Systems
	Same as above except M68SP702B20 Printer
M685P702C10	115V, 60 Hz option for 2 MHz Systems
	Same as M68SP702A10 except MEX68P12 Printer Interface Module
M68SP702C20	230V, 50Hz option for 2 MHz Systems
	Same as M68SP702A20 except MEX68P12 Printer Interface Module

MOTOROLA M68SP703 703 Printer

Motorola Microsystems Model 703 Printer represents the top of Microsystems' printer line. With 132 columns, 180 cps, bidirectional logic seeking, and dot matrix printing, the 703 is in a class approaching that of line printers. It provides high throughput rates from 70 to 280 lpm. The 703 is offered as a solution to business systems having high speed, MICROSYSTEMS



high throughput requirements, as well as an ideal printer for a busy

software development station. When this throughput is combined with high

reliability and low cost of ownership, the 703 is an outstanding printer value. High

reliability is achieved by few moving parts and an uncomplicated modular construction

incorporating state-of-the-art microprocessor electronics for control. It comes equipped with a rear tractor feed capable of printing an original, plus five copies with excellent print quality, and also has a paper out sensor.

The complete printer package includes the Printer and the Printer Interface Cable Assembly, as well as the Printer Interface Module, which normally is housed in a Development System chassis or other external system to interface with the printer.

- Low cost of ownership
- Modular construction
- Bidirectional logic seeking printing
- Microprocessor electronics
- Ribbon cartridge
- Excellent print quality

Print

- Character elongation

Specifications

Print Performance - Minimum Throughput: Max

Speed (cps)	Print Width	Per Line (lpm)	Per Line (lpm)	Per Line (lpm)
180	13.2" (335 mm)	280	90	70
Characters:				
7 x 7 doi	t matrix, 64 standar	d ASCII		
Format:				
10 chara	cters per inch horiz	ontal		
6 lines p	er inch vertical			
Elongate	d (double width) ch	aracters soft	ware selectable	e
Forms Hand	lling:			
Tractor	feed, for rear feed f	orms		
15 ips sle	w			
Useable	paper 4'' (102 mm)	to 17.3 (439	mm) width	
Paper ou	it sensor			
Maximu	m width for L/R jus	tification 15.	75'' (399 mm)	
Paper te	nsion adjustment			
Ribbon Syst	em:			
Ribbon o	artridge			
Continue	we eibbon 0/16" (14	mm) wide	10 wasde (9.1 s	notom') lon

10 Char

80 Char

132 Char

mm) wide, 10 yards (9.1 meters) long Mobius loop allows printing on upper and lower portion on alternate passes

Panel Indicators:

Power ON - Indicates AC power is applied to printer

Select - Indicates printer can receive data

Alert - Indicates operator-correctable error condition

n .			~	
Prints	onginal	plus	tive	copies

- 15 ips paper slew
- Stepper motor drive
- Table top
- Tractor feed
- · Ballistic head

Operator Controls:	
Select/deselect	Power ON/OFF
Forms thickness	Single line feed
Top of form	Paper empty override
Horizontal forms positioning Vertical forms positioning	Self-test
Internal Controls:	
Electronic top of form allows pap command is received	er to space to top of form when
Preset for 11" (279 mm) or 11.7"	(297 mm) forms
Data Input:	
7- or 8-bit ASCII parallel; micropi strobe	rocessor electronics; TTL levels with
Acknowledge pulse indicates that	data was received
Electrical Requirements:	
50/60 Hz, 115/230 Vac	
Physical Dimension:	
Weight 60 lbs. (27 kg)	
Width 24.5" (622 mm)	
Height 8'' (203 mm)	
Depth 18'' (457 mm)	
Temperature:	
Operating 40° to 100°F (4.4° to 37	.7°C)
Storage -40° to 160°F (-40° to 71.1	°C)
Humidity:	
Operating 20% to 90% (No Cond	ensetion)

Storage: 5% to 95% (No Condensation)

Specifications (contd.)



INTERFACE TIMING

		703
Normal Data	ACK Delay	2.5-10 μs 3.5-4.5 μs
input tribing	, i.e.i.	
Busy Condition Timing	Busy Delay ACK Delay ACK Busy Duration Line Feed Vertical Tab (1-in.) Form Feed (11-in.) Delete Bell Select* Deselect Print Command Return Time (no busy)	0-1.5 μs 0-10 μs 3 5-4 5 μs 18-25 ms 70-80 ms 725-755 ms 50-300 μs 0 0 00 μs 0 0 00 μs 0 101 Pnnter is velected 5 6 ms/char N A

No busy if inhibit prime on select option is used

Options and Ordering Information

Part Number	Description
M68SP703A 10	115V, 60 Hz option for 1 MHz Systems — consists of M68SP703B10 Printer
	MEX68PI Printer Interface Module, and
	MEX68PIC Printer Interconnection Cable Assembly
M68SP703A20	230V, 50 Hz option for 1 MHz Systems
	Same as above except M68SP703B20 Printer
M68SP703C10	115V, 60 Hz option for 2 MHz Systems
	Same as M68SP703A10 except MEX68P12 Printer Interface Module
M68SP703C20	230V, 50 Hz option for 2 MHz Systems
	Same as M68SP703A20 except MEX68P12 Printer Interface Module

М мотокоla M68SP779 779 Printer

The Motorola Microsystems 779 Printer is a low-cost printer ideal for development systems where emphasis is on economy rather than speed. Low cost of ownership is accomplished by a low initial price and high reliability due to fewer moving parts and uncomplicated modular construction incorporating a single logic board with TTL logic. The 779 is a 5 x 7 serial dot

MICROSYSTEMS



matrix printer that prints 21 lines per minute at 80 characters a line

(60 cps). Although it has an 80-column print image, 132-column format can

be produced using the condensed printing feature. Condensed printing on eight-inch

wide paper can result in substantial savings as does the use of standard TTY roll paper.

The complete printer package includes the Printer and the Printer Interface Cable Assembly, as well as the Printer Interface Module which normally is housed in a Development System chassis or other external system to interface with the printer.

- · Low cost of ownership
- Modular construction
- Ribbon cartridge
- Excellent print quality

- Minimum of mechanical parts
- Pinch roll friction feed
- Ballistic print head
- · Condensed print feature

Specifications

Print Performance:

Density (cpi)	Print Speed (cpi)	Max. Print Width	10 Char Per Line (lpm)	80 Char Per Line (lpm)	132 Char Per Line (lpm)
10	60	8.0" (203 mm)	90	21	N/A
16.5	110	8.0" (203 mm)	130	36	21
Characters 5 x 7 d 64 stan	i: ot matrix idard ASC	211			
Format: 10 to 10 6 lines	6.5 charac per inch	tters per inch (ope vertical	rator adjust	able)	
Forms Ha Pinch I Roll pa Rear n Column	ndling: roll feed, : oper to 9.8 nounted ro n scale an	5.5 inches (140 mm 1'' (250 mm) core 511 paper holder 61 tear bar	i) seconds sl	ew rate	
Ribbon Sy Ribbon Contin Mobiu pa	stem: cartridge uous ribb i loop allo sses	: on 9/16'' (144 mm) ws printing on upp	wide, 10 ya er and lowe	rds (9.1 me portion on	ters) long alternate
Panel Indi Power	cator: ON — In	dicates AC power i	s applied to	printer	

Operator Controls: Print Switch Forms Thickness Horizontal forms positioning Vertical forms positioning Power ON/OFF **Print Density Data Input:** 7-bit ASCII parallel; TTL levels with strobe Acknowledge pulse indicates that data was received **Electrical Requirements:** 50/60 Hz, 115/230 Vac **Physical Dimensions:** Weight 45 lbs. (20 kg) Width 19.5" (495 mm) Height 8" (203 mm) Depth 18" (457 mm) Temperature: Operating 40° to 100°F (4.4° to 37.7°C) Storage -40° to 160°F (-40° to 71.1°C) Hemidity: Operating 20% to 90% (No Condensation) Storage: 5% to 95% (No Condensation)

M68SP779 779 PRINTER

Specifications (contd.)

INTERFACE PIN OUTS



INTERFACE TIMING



Options and Ordering Information

Part Number	Description
M68SP774A10	115V. 60 Hz option for 1 MHz Systems consists of M68SP79B10 Printer
	MEX68P! Printer Interface Module, and
	MEX68PIC Printer Interconnection Cable Assembly
M685P779A20	230V, 50 Hz option for 1 MHz Systems
	Same as above except M68SP779B20 Printer
M685P729C-10	115V, 60 Hz option for 2 MHz Systems
	Same as M68SP779A10 except MEX68P12 Printer Interface Module
M685P779C 20	2303, 50 Hz option for 2 MHz Systems
	Same as M68SP779A20 except MEX68P12 Printer Interface Module
MOTOROLA **M68SP781** 781 Printer

The Motorola Microsystems Model 781 Printer is an economic, 80-column character printer supplied in a stylish, low-profile cabinet. Its high throughput and low ownership cost make it ideal for software development and business applications. Cost of ownership is minimized by a low initial price and a design which combines an LSI-based modular concept with few-





moving-parts construction to achieve near-maintenance-free operation. A maximum throughput of 120 lpm is achieved by using a logic-

seeking, bidirectional print head that seeks the shortest path to the next line when print-

ing successive lines of data. The Model 781 is a 5 x 7 serial dot matrix printer, and

comes equipped with a rear tractor feed, capable of printing five-part paper, plus a paper out sensor

The complete printer package includes the Printer and the Printer Interconnection Cable Assembly, as well as the Printer Interface Module, which is normally housed in a Development System chassis or other external system to interface that system with the printer.

- Minimum mechanical parts
- Table top
- Tractor feed
- ٠ Bidirectional logic seeking printing
- Ribbon cartridge
- · Ballistic head

Specifications

Print Ports

Print Speed (cps)	Max. Print Width	10 Char Per Line (lpm)	80 Char Per Line (lpm)
60	8.0 (203 mm)	120	43
haracters: 5 x 7 dot	matrix, 64 standa	rd ASCII	
ormat: 10 chara 6 lines po Elongate	cters per inch horiz er inch vertical d (double width) ch	iontal naracters soft	ware selectable
Forms Hand Tractor Paper te	lling: For rear or bott nsion adjustment Maximum Width	om feed form Ma I	is iximum Width fo ./R Justification
1	2.1" (307 mm)		10.2" (259 mm)
Ribbon Syst Ribbon (Continue Mobius I pass	em: cartridge ous ribbon 9/16 ^{**} (1- oop allows printing ies	4 mm) wide, on upper and	10 yards (9.1 met d lower portion of
Panel Indica Power O	itors: N — Indicates AC	power is app	lied to printer

Alert --- Indicates operator-correctable error condition

- Low cost of ownership
- Modular construction
- Custom LSI electronics
- Excellent print quality
- Character elongation
- · Prints original, plus five copies

Operator Controls: Select/deselect Forms thickness Horizontal forms positioning Vertical forms positioning Power ON/OFF Data Input: 7- or 8-bit ASCII parallel; LSI electronics; TTL levels with strobe Acknowledge pulse indicates that data was received

Electrical Requirements: 50/60 Hz; 115/230 Vac

Physical Dimensions: Weight 45 lbs. (20 kg) Width 19.5" (495 mm) Height 8" (203 mm) Depth 18" (457 mm)

Temperature:

Operating 40° to 100°F (4.4° to 37.7°C) Storage -40° to 160°F (-40° to 71.1°C)

Humidity:

Operating 20% to 90% (No Condensation) Storage: 5% to 95% (No Condensation)

on alternate

Specifications (contd.)



		781
Normal Data Input Timing	ACK Delay ACK	2.5 -1.0μs 2.5-5.0 μs
Busy Condition Timing	Busy Delay ACK Delay ACK Busy Duration Line Feed Vertical Tab (1-in.) Form Feed (11-in.) Delete Bell Select* Deselect Print Command Return Time (no busy)	0-1.5 μs 0-10 μs 2.5-5.0 μs 75-105 ms 240-270 ms 2.07-2.11 sec. 100-400 μs 0-100-400 μs Until Printer is selected 16.7 ms/char N.A.

No busy if inhibit prime on select option is used

Options and Ordering Information

Part Number	Description
M68SP781A LA	115V, 60 Hz option for 1 MHz Systems — consists of
	M68SP781B10 Printer
	MEX68PI Printer Interface Module, and
	MEX68PIC Printer Interconnection Cable Assembly
M68SP781A2A	230V, 50 Hz option for 1 MHz Systems
	Same as above except M68SP781B20 Printer
M68SP781C1A	115V, 60 Hz option for 2 MHz Systems
	Same as M68SP781A1A except MEX68P12 Printer Interface Module
M68SP781C2A	230V, 50 Hz option for 2 MHz Systems
	Same as M68SP781A2A except MEX68P12 Printer Interface Module



MICROSYSTEMS



M68SXD EXORterm 150

EXORterm 150 is a display terminal and console expressly personalized for use with the EXORciser, Motorola's M6800 Development Support System. EXORterm 150 uses the predominantly LSI components of the M6800 family to provide control of the display attributes, communications facility, terminal switch/indicator control, and keyboard inputs. Microexecutive firmware, in conjunction with control and application task firmware, coordinate the functions of EXORterm 150 in its EXORciser-oriented activity.



As an EXORciser display console, EXORterm 150 facilitates the exchange of data between the user and the system via a high quality video interface, keyboard entry, and a serial communications link using speeds up to 9600 bits per second. To further enhance the efficiency of the User/EXORciser interface, special keys have been encoded to invoke functions unique to the EXORciser in each of its three command levels; DOS, EXbug, and MAID. For user convenience, the functions presented by each of these 12 special keys and displays on the 23rd and 24th line of the screen. As the command level is changed, the function of the respective key changes and is displayed accordingly.

EXORterm 150 is housed in an attractive enclosure compatible in appearance with the full EXORciser line, providing a coordinated look suitable for office or laboratory.

Attention to the ergonomic considerations of glare reduction, keyboard "feel" and positioning, and control placement, make EXORterm 150 easy to use. Readily accessible controls include: power on/off, brightness, on/off line, upper case/lower case, Editing, Cursor and Page Mode Control Keys and automatic line feed/carriage return. Infrequently used switches and controls are located on the upper rear panel and include: baud rates selection, communications configuration switches, mode selection terminal reset, audible alarm adjustment, and RS-232/current loop connectors.

The basic EXORterm 150 may be connected for either RS-232 or 20/60 mA current loop operation. An extended communications option is available for use with 103- or 202-type modems. The cable supplied with this option permits supervisory channel operation with a 202-type modem.

Features

- RS-232 and current loop interface
- Full 1920 character screen
- Easily readable 7 x 9 dot characters
- EXORciser integrated features
- Movable, detachable keyboard
- Editing Keys

- M6800-based
- Motorola design and manufacture
- LSI for maximum reliability
- Alternate glass TTY function
- Baud Rate selectable to 9600 BPS

Specifications

Display: 12" diagonal, P4 phosphor with antiglare shield 24 lines, 80 characters per line 1920 character full display

Character Configuration: 9 x 12 dot matrix 7 x 9 character size

Character Set: ASCII-96 character subset with greek alphabet and six special graphics

Cursor: blinking inverted video, nondestructive, on 9 x 12 block Incremental and absolute positioning (addressable, readable)

Keyboard: Encoded, n-Key rollover 12 function keys LED mode indicators 62-key alphanumeric and control 12 edit and cursor control keys Full ASCII Typewriter layout Moveable and detachable All keys typamatic

Interface: Asynchronous **RS-232 direct connect** 20/60 mA current loop (source capable optional) HDX and FDX Selectable baud rates: 110, 150, 300, 600, 1200, 1800, 2400, 4800, or 9600 Parity selection - odd, even, or none Word size - seven- or eight-bit Framing - one- or two-stop-bits 103/202 modem compatibility (optional) Power Requirements: 95 to 230 Volts AC, 50/60 Hz Less than 200 watts Physical Dimensions: ysical Dimensions: Display — 12.5° H x 18.5° W x 20° D Keyboard — 2.7° H x 18.5° W x 8.4° D Overall — 12.5° H x 12.5° W x 29° D Weight — Less than 55 pounds Environmental: Operating temperature - + 10° to +40°C Nonoperating temperature — -20° to +75°C Altitude — Not to exceed 10,000 feet U.L. and C.S.A. approvable

Ordering Information

Part Number

M68SXD10500

Description

Basic EXORterm, EXORciser display console (220 V, 50 Hz option) - Consists of Video Display Enclosure, Keyboard and Connector Kit.

M68SXD(D)

EXORterm 100 User's Guide

chapter 2

software

M6800 CO-RESIDENT SOFTWARE

M6800 CO-RESIDENT SOFTWARE

The optional M6800 Co-Resident Software, along with the M6800 EXORciser's EXbug Firmware, allows the EXORciser user to develope his system software in real-time with his peripheral devices incorporated into the system. This means that the user can prepare and assemble his software, and debug the software in its actual working environment. The M6800 Co-Resident Editor'and Assembler are used to prepare and assemble the user's system software, while the EXORciser's EXbug Firmware is used to debug the system hardware as well as the software.

EXORciser CO-RESIDENT EDITOR and CO-RESIDENT ASSEMBLER

EXORciser

M6800 CO-RESIDENT EDITOR

The M6800 Co-Resident Editor may be used to create or modify alphanumeric text. In particular, the Editor gives the user an easy means to create and modify source programs for input into the M6800 Co-Resident Assembler. This interactive Editor offers character, line, and character string commands.

- Memory Sizing Capability
- Insert or Delete Lines
- Insert, Delete or Modify Character Strings
- Command Chaining
- Co-Resident with the M6800 Assembler or Stand Alone

M6800 CO-RESIDENT ASSEMBLER

The M6800 Co-Resident Assembler may be used with the M6800 EXORciser to translate M6800 Source Programs to machine language. This assembler is a two-pass assembler; that is, the Resident Assembler reads a user's program twice — once to build a symbol table and a second time to produce the assembled output. Only pass two of the assembler is needed with programs having no forward references and with short programs. In the case of short programs, the forward references will be flagged with an error and the user is required to patch in the completion of the assembly. The Resident Assembler is compatible with the Cross Assemblers available from Motorola.

- Two Pass Assembler
- Limited One-Pass Capability
- Can Be Co-Resident with the M6800 Resident Editor or Stand Alone
- Compatible with Motorola's Cross Assemblers.

EXbug FIRMWARE

The EXbug Firmware is an integral part of the M6800 EXORciser. This Firmware allows the user to load the M6800 Resident Assembler and Editor into the EXORciser and to verify that the Resident Software was correctly loaded, and to debug the user's system hardware and software. Also, this Firmware is used to print and/or punch the data stored in the EXORciser memory.

RESIDENT SOFTWARE REQUIREMENTS

- EXORciser
- 8K bytes of RAM minimum
- TTY (20 mA neutral loop current) or RS-232C data terminal with automatic reader/punch control

ORDERING INFORMATION

The user can select the media on which he wishes to receive his Resident Software. Table 1 shows the complete range of options, and the Part Number to be used when ordering. Contact your local Motorola Sales Office.

M6800 CO-RESIDENT SOFTWARE

-

TABLE 1 - M6800 CO-RESIDENT SOFTWARE OPTIONS

Part Number	Media	Description
M68XAE6813A	Cassette	
M68XAE6813B	Paper Tape	Co-Resident Editor/Assembler for EXORciser
M68XAE6813D	EDOS Diskette	
M6800EDITORM	MDOS Diskette	Expanded Editor, operable in Scroll mode or CRT mode.



The minimum system hardware configuration is:

- An EXORciser
- 8K bytes of memory on EDOS, 20 K bytes on MDOS
- An EXORciser compatible terminal
- . The minimum configuration may be expanded up to 65,536 bytes of memory and up to two disk drives providing over a half million bytes of disk storage. A disk is required for MDOS.

Language Features

Data Types

- Range (1.01 99 to 9.99999999E + 99) may be represented as either integer, decimal, or exponential.
- Variable Names
 - Single alphabetic character or single alphabetic character followed by a digit (0 through 9).
- String variables, single alphabetic character followed by a 5. Arithmetic and Logical Operators,
 - Exponential Negate .
 - Multiplication
 - Division
 - Addition
 - Subtraction
 - Relational operators
- Sequence Control Statements
 - GOTO

 - ON expression GOTO statement n. (m, ...,1)
 ON expression GOSUB statement n. (m, ...,1)
 - Il relative
 - LOR
 - NEXT
 - STOP ٠
 - END

- READ • • DATA PRINT RESTORE Specification Statements DIM dimension variables and strings **Remark Statements** REM. **Optional Statements** LET MDOS Data File I/O
 - OPEN

I/O Statements

• INPUT

- CLOSE
- INPUT
- PRINT RESTORE

BASIC Commands

- LIST display source
- RUN execute program CONT continue after stop or break . .
- NEW define new program

- NEW define new program
 SAVE save current program (tape or diskette only)
 LOAD load new program (tape only)
 APPEND add to program from tape (tape only)
 PATCH patch memory from MAID
 TRACE ON prints line number as it is executed
 TRACE OFF turns off trace
 LINE LENGTH define maximum print line length
 DIGITS establiches the number of digits to right of • DIGITS - establishes the number of digits to right of decimal point
- POKE sets absolute memory address
- Subprograms
 - DEF define user function
 - RETURN return from subroutine
 GOSUB go to subroutine

Intrinsic functions

- TAB tab on print
 RND random number
- INT integer number

- INI integer number
 ABS absolute value
 SGN sign of argument
 POS position of printhead
 I.EN number of characters in string
 ASC decimal value of any ASCII character
 CHRS string value of ASCII character
- STR\$ ASCII string value to numeric constant •
- VAL - numeric constant equivalent to ASCII value
- •
- LEFTS returns left-most string of characters RIGHTS returns right-most string of characters •
- ٠
- MIDS returns middle string of characters PEFK returns decimal memory value •
- •
- SIN sine •
- SIN sinc COS cosine TAN tangent .
- AIAN arc tangent
- LOG natural logarithm •
- EXP inverse of LOG
- SQR square root

ORDERING INFORMATION

Option	Media	Part Number
1	Cassette	M68BASR010A
2	Paper Tape	M68BASR010B
3	Floppy Disk (EDOS)	M68BASR010D
4	Floppy Disk (MDOS)	M68PASR010M

MICROSYSTEMS

M) MOTOROLA

M68COBOL010M Resident ANS COBOL Compiler

For sophisticated applications, Motorola's M6800 ANS COBOL Compiler adds a new dimension to Motorola's support for the M6800 family of products. COBOL is an industry-standard, high-level programming language, and is widely used for, but not limited to, business applications. COBOL is favored by many users because of ease of use, high degree of transferability, and selfdocumenting characteristics. M6800 ANS COBOL is a complete microcomputer implementation of COBOL, and includes many additional features beyond the level features, the following modules are supported.

- Nucleus
- Table handling
- Sequential access
- Random access
- Library

Performance Features

- Compile/execute on same system
- 500 lines per minute compile
- COPY statement included
- 30 character names
- Three-dimensional arrays
- CRT display/edit features:

Cursor control Auto screen format Input edit capability Printer forms control

System Configurations

The minimum system hardware configuration is:

- An EXORterm 100 and EXORciser or an EXORterm 200
- An EXORdisk II
- 32K bytes of memory



- On-line program editing
- Statement trace
- File management: Sequential Index sequential Multiple files Add, delete, update Partial key retrieval File restructure File backup

Language Features

Data Types:

- Integer and fractional decimal
- · Packed decimal
- · Character strings to 4K bytes
- 18 edit specifications
 Hexadecimal constants
- · Figurative constants
- ALL literal

Data Table Handling Statements:

- MOVE • INSPECT
- SET
- SEARCH

Arithmetic Operators:

- Add
- · Subtract
- · Multiply • Divide

- Compute verb
 ROUNDED option
 SIZE ERROR option
- Edited GIVING option

- Input/Output Statements: START . . . KEY (=) . . .
 - READ ... INTO

 - WRITE . . . FROM
 WRITE . . . BEFORE/AFTER LINE/PAGE
 - DELETE
 - REWRITE OPEN
 - CLOSE
 - ACCEPT
 - . DISPLAY
 - INVALID KEY option
 - · AT END option

Sequence Control Statements:

- GO TO
- . GO TO . . . DEPENDING ON

- Nested IF... ELSE...
 PERFORM ... THRU...
 PERFORM ... UNTIL ... VARYING
- STOP • EXIT
- Conditional Operations: LESS, EQUAL, GREATER NOT, AND, OR

 - POSITIVE, NEGATIVE, ZERO
 - ALPHABETIC, NUMERIC

Ordering Information

Part Number

MERCOBOLINM MGCOBO(D) MGCOB(D)

Description

Resident ANS COBOL Compiler on MDOS diskette. Million Resident COBOL Operations Reference Manual M600 Resident COBOL Language Reference Manual

1

MICROSYSTEMS

(M) MOTOROLA **M68FTNR012 Resident FORTRAN** Compiler FORTRAN

The EXORciser-resident FORTRAN Compiler provides a new dimension to Motorola's support for the M6800 Microcomputer family of parts as a problem solving and development tool. FORTRAN is a high-level programming language widely used for scientific and engineering problem solving, with features also useful for certain business-related applications. The Resident FORTRAN is a subset of the ANSI standard for FORTRAN IV.

- Relocatable object output file compatible with the M6800 Linking Loader.
- Source and error message output to a printer or the terminal.
- FORTRAN library containing mathematical subroutines and run time I/O routines.
- Free field source input.
- Statement continuation.

System Configuration

The minimum system hardware configuration is: An EXORciser

- 24K bytes of memory (MDOS), 16K (EDOS)
- An EXORdisk (requires one floppy disk driver)
- An EXORciser-compatible terminal

The minimum configuration may be expanded up to 65,536 bytes of memory.

Language Features

- Data Types
 Two byte signed integer, maximum magnitude 32,767.
 Four byte real, magnitude 10^{.78} through 10^{.75}.
- Variable Names
 - One through six alphanumeric characters (first character must be A-Z).
 - Implicit type declaration according to first character. I through N integer, A through H, O through Z real.

IAND - logical AND

IEOR - logical EOR

. IOR - logical OR

ISHFT – 16-bit

- Arithmetic and Logical Operators
 - Exponential • Multiplication
 - . Division
 - Addition .
 - Subtraction
 - Relational operators

Sequence Control Statements

- Unconditional GOTO
- Computed GOTO
- Arithmetic IF .
- ٠ Logical IF ٠
- DO statement • CONTINUE
- STOP ٠
- END



- or terminal
- Formatted WRITE to disk
- or terminal
- Formatted PRINT to terminal . . Free format READ
 - REWIND
- . FORMAT conversions . I – conversions
- E conversions F-conversions
- A-conversions
- - Group specifications

 - . Blank COMMON

- Intrinsic Functions/Subroutines
- SQRT square root • EXP - exponent base e
- SIN sine
- ٠

. RETURN CALL

- •
- COS cosine ATAN arctangent ALOG natural logarithm ٠
- ABS - absolute value
- POWER computes a power OPENF disk file open
- CLOSEF disk file close
- Character positioning specifications
- Literal fields

- left/right shift
 - - Specification Statements
 - **DATA** initialization •
 - **DIMENSION**, three dimensions
- - maximum

Microsystems

MOTOROLA **M68MASR010 Resident Macro Assembler** and Linking Loader

The Resident Macro Assembler and Linking Loader extend the powerful software development capabilities of the EXORciser. The Macro Assembler supports Motorola's 6800, 6801 and 6802 microprocessors with a complete set of assembler features including macros, conditional assembly, relocation and linking. The Linking Loader combines relocatable object modules to produce an absolute object image. Operation of the Macro Assembler and Linking Loader are shown in the diagram.

Macros

Macros are used to assign a name to a "template" sequence of assembly-language instructions. Subsequent use of the macro name causes that instruction sequence to be inserted into the assembler input stream. Arguments supplied with a macro call are inserted into specified locations in the template.

Conditional Assembly

Conditional assembly may be used to select or omit optional source statements for assembly.

Relocation

Relocation allows the assignment of absolute memory addresses to a program at linkage time rather than at assembly time. Programs assembled by the Macro Assembler can be loaded anywhere in memory by the Linking Loader.

Linking

Linking allows intermodule references to be resolved at linkage time rather than requiring absolute address assignment at assembly time. As relocatable programs are loaded by the Linking Loader, labels are assigned absolute addresses, and references to such labels in other program modules can be satisfied.

Macro Assembler Features

Upward compatible with standard Resident Assembler with the following enhancement:

Microprocessor Supported

- 6800/6802
- 6801

Output

- Absolute object EXORciser loadable format
- Relocatable object Linking Loader (object module)

Program Sections

- Absolute non-relocatable
- Base --- directly addressable (0-255)
- Blank Common uninitialized common
- Data data section (external addressing)
- Program instruction section
- Named Common --- common sections included within one of the above

Linking

- External definitions
- External references

EXORciser is a trademark of Motorola Inc

OPERATION OF MACRO ASSEMBLER/LINKING LOADER



Macros

- Up to 36 arguments
- · Strict character substitution for arguments
- Assembler generated symbols
- Up to 8 levels of nesting

Conditional Assembly

- String/expression tests
- Up to 8 levels of nesting

Other

- Symbol cross reference table
- · Listing line width control
- Title on each page of listing
- SET -- symbol redefinition
- BSZ block storage initially zero
- Expression evaluation parenthesized expressions

Linking Loader Features

- Relocation of object modules
 Linking of object modules
 Two output modes
 EXORciser Load Format
- - MDOS Load Format
- Memory load map
 Map of external symbols

- Undefined symbol list
 Flexible I/O device assignment

 - Disk
 Console
 Line printer

ORDERING INFORMATION

Option	Media	Part Number
A	Cassette	M68MASR010A
В	Paper Tape	M68MASR010B
D*	EDOS Diskette	M68MASR010D
M**	MDOS Diskette	M68SMDOS100

* 6801 Instruction Set not supported.

** Included in EXORdisk

,

.

MICROSYSTEMS

Motorola Micr M68MPLR010M Resident MPL Compiler

MPL is an EXORciser-compatible, high-level, user-oriented programming language for the Motorola MC6800 series Microprocessor. The language is a subset of PL/I with features chosen for applicability to the Microprocessor environment.

MPL was designed to simplify the translation from functional requirements for a microprocessor application to an operating M6800 program. The MPL language and its associated compiler provide a powerful software tool which can significantly reduce the time and costs associated with microprocessor software development and maintenance.

- EXORciser and EXORterm Resident
- Based on PL/I, a Powerful High-Level Programming Language Widely Known and Used
- Supports Free Format, Block Structured Input
- Allows Embedded Assembly Language



System Configuration

The minimum system configuration is:

- An EXORciser or EXORierm 200
- An EXORdisk II Floppy Disk System
- 56K bytes of memory
- An EXORciser-compatible terminal
- Macro Assembler/Linking Loader Software
- Editor

MPL Advantages

- · Easy to Learn
- The user orientation of MPL results in reduced training requirements and shorter project start-up times.
- · Easy to Read
- The self-documenting nature of MPL simplifies software maintenance and product enhancement
- · Easy to Write
- User-oriented statement forms and free-format input simplify program writing. The MPL block structure encourages software modularity and structured programming.
- · Easy to Debug
- A high-level language permits an emphasis on debugging algorithms and design flaws rather than on the details of an assembly language implementation.
- · Easy to Optimize

Assembly language output and the use of embedded assembly language allow the optimization of certain program segments for execution speed or memory space, without writing an entire program in assembly language. Calls to assembly language subroutines involve very little overhead.

- Easy to Upgrade
- Programs written in MPL for the M6800 will be translatable to future Motorola microprocessor products by recompiling, not rewriting.
- · Easy to use
 - · Higher productivity for software development
 - · Lower software costs
- Shorter design cycles
 Environmental model
- Easier product modification

Language Features

• Stardard PL/I Statements PROCEDURE DECLARE statement with INITIAL, DEFINED, BASED attributes IF, THEN, ELSE statement DO statement with TO, BY, WHILE clauses Assignment statement GOTO Subroutine CALL RETURN BEGIN END • Data Types Bit Binary (1 or 2 bytes, signed or unsigned) Decimal (signed or unsigned) Character Label • Data Classes (Static or BASED) Multidimensional arrays Structures Scalers Pointers • Arithmetic, Relational, and Logical Operations Multiplication Division Subtraction Addition Shift Bitwise AND, OR, Exclusive OR EQ, NE, LT, GT, LE, GE AND, OR, NOT • Extensions Address Constants Computed GOTO Embedded assembly language statements Optional subroutine CALL with register arguments Extensions for relocatability GLOBAL and EXTERNAL variables

Ordering Information

Part Number M68MPLR010M Description Resident MPL Compiler on MDOS diskette

(A) MOTOROLA M68 EML Simulator

MICROSYSTEMS

OPERATION OF THE M6800 SIMULATOR

The M68EML simulates the execution of M6800 machine language instructions in a host computer. Although the simulation is not performed in real time, it maintains a count of the simulated execution cycles. M68EML facilitates the testing and debugging of microprocessor programs in a host computer environment.

The M68EML Package includes:

- FORTRAN Source Program
- Formatted Source Listing and Installation Instructions
- A Copy of the M6800 Programming Reference Manual

Inputs

- Object Module EXORciser-compatible format (ASCII characters)
- Simulator Commands
 - D Display Registers
 - DB Set Display Base
 - DF Set Display Flag
 - DL -- Display Last Instruction
 - DM Display Memory
 - EX Exit HR --- Set Header Count
 - IB -- Set Input Base
 - IM Input Memory Tape
 - LW Last Word Address
 - PF Emulate Non-Maskable Interrupt
 - PO Emulate Reset
 - R --- Run
 - SD Select Display Registers
 - SM Set Memory
 - SR Set Register
 - T Trace Instruction Execution
 - TB Trace Branches

A description of these commands is included in the M6800 Programming Reference Manual

Outputs

- Trace of Program Execution Instruction Address Operation Code Mnemonic M6800 Registers Effective Address
- Timing

 Memory Dump
- Print selected portions of simulated M6800 Memory



Host Computer Requirements

- Software
- FORTRAN IV
- Any operating system which will support FORTRAN programs
- Memory
 - 16 bit minimum word length
 - (17 bits for 1's complement computers)
 - · Memory size requirements vary due to computer and compiler differences. Estimates for common machines are included in Table
- Peripherals
 - M68EML uses three logical units
 - Command Input
 - Object Program Input (EXORciser-compatible ASCII format) • List output -- Simulation Results
 - In general the perpherals needed for FORTRAN are sufficient for M68EML.

Source Media

M68EMI, consists of approximately 3000 source statements including comments The source program is available in two forms
 Cards = 80-Column Punched Cards in O29 Punch Code

- Magnetic Tape Unlabeled 9-track 800 BPI, Odd Panty, ASCII Character Set, Card Image Records (80 character/record)

Installation

Although M68EML was designed to be portable and machine Attrough Mode.ML was designed to be porable and machine independent, some program functions must be changed to adapt this simulator to the host computer. For computers listed in Table 1, machine dependent modifications alfeady have been incorporated into the program. For these machines, installing MdSEML consists of supplying the job control statements required to run a FORTRAN program.

Installation of M68EML on other machines is straightforward. Computer dependencies have been isolated and identified as separate program modules. Features which may require minor modification include:

- · Input/Output including the assignment of logic devices
- Word-length Parameters
 Intrinsic Function (Logical AND, OR)
 Character Set Translation

The starting point for such an installation should be the Motorola-converted version of M68EML for the computer closest to the target system. Using the list in Table 1, match the computer closest to the first by the internal character set and then by word size.

		1	HOST COMPUTER ATTRIBUTES				
Part Number	Media	Computer	Character Set	Word Size	Negative Number	Memory Used ⁴	
M68EML0211E M68EML0211F	Cards Magnetic Tape	Sigma 9	8-Bit EBCDIC	32 Bits	2's Complement	17K Words	
M68EML0411E M68EML0411F	Cards Magnetic Tape	HP2100 ¹	8-Bit ASCII	16 Bits	2's Complement	16K Words	
M68EML0711E M68EML0711F	Cards Magnetic Tape	IBM360/370	8-Bit EBCDIC	32 Bits	2's Complement	120K Bytes	
M68EML0812E	Cards Magnetic Tape	Nova ²	8-Bit ASCII	16 Bits	2's Complement	18K Words	
M68EML0911E M68EML0911F	Cards Magnetic T ape	Honeywell 6000	9-Bit ASCII	36 Bits	2's Complement	26K Words	
M68EML1012E M68EML1012F	Cards Magnetic Tape	CDC6000	6/12-Bit Display Code	60 Bits	1's Complement	19K Words	
M68EML1111E M68EML1111F	Cards Magnetic Tape	PDP-113	8-Bit ASCII	16 Bits	2's Complement	18K Words	

NOTES:

- 1 DOS III
- 2. RDOS 3. PDP11/05 DOS/BATCH

A Although it may be possible to segment or overlay M68SAM, Motorola provides no information on how to do it. No attempt should be made to use less memory than that listed. Nor does Motorola guarantee this software to run on an operating system for 16-bit machines other than those listed.

MICROSYSTEMS

Motorola M68MPLC Cross Compiler

MPL is a high-level, user-oriented programming language for the Motorola M6800 Microprocessor. The language is a subset of PL/I with features chosen for applicability to the microprocessor environment.

MPL was designed to simplify the translation from functional requirements for a microprocessor application to operating M6800 programs. The MPL language and its associated compiler provide a powerful software tool which can significantly reduce the time and costs associated with microprocessor software development and maintenance.

MPL is available worldwide through timesharing. A "portable" version written in ANSI-standard FORTRAN is available for installation on in-house computer systems.

- Based on PL/I, a Powerful, High-Level Programming Language Which Is Widely Known and Used
- Supports Free Format, Block Structured Input
- Machine Independent
- Allows Embedded Assembly Language

Language Features

Standard PL/I Statements

PROCEDURE DECLARE statement with INITIAL, DEFINED attributes IF, THEN, ELSE statement DO statement with TO, BY, WHILE clauses Assignment statement GOTO and GOTO with label arrays Subroutine CALL RETURN END

Data Types

Bit Binary (1 or 2 bytes) Decimal (signed or unsigned) Character Labeled arrays Data Classes (Static or BASED) Multidimensional arrays Structures Scalers Pointers Arithmetic or Logical Operators Multiplication Division Subtraction Addition Shift

Relational operators AND, OR, Exclusive OR onal A6800 ovide e time pment table'' for MPL COMPILER MPL LISTING CROSS ASSEMBLER MPL ASSEMBLER SOURCE FILE MPL LISTING ABSOLUTE OBJECT FILE

Extensions

Address constants Computed GOTO Embedded assembly language statements ORIGIN Optional subroutine CALL with register arguments

MPL Advantages

· Easy to Learn

The user-orientation of MPL results in reduced training requirements and shorter project start-up times.

· Easy to Read

The self-documenting nature of MPL simplifies software maintenance and product enhancement.

· Easy to Write

User-oriented statement forms and free-format input simplify program writing. The MPL block structure encourages software modularity and structured programming.

· Easy to Debug

A high-level language permits an emphasis on debugging algorithms and design flaws rather than on the details of an assembly language implementation.

· Easy to Optimize

Assembly language output and the use of embedded assembly language allow the optimization of certain program segments for execution speed or memory space, without writing an entire program in assembly language. Calls to assembly language subroutines involve very little overhead

· Easy to Upgrade

Programs written in MPL for the M6800 will be transferable to future Motorola microprocessor products by recompiling, not rewriting.

- Easy to Use
- Higher productivity for software development
- Lower software costs
- Shorter design cycles
 Easier product modification
- Easier product modification

Installation

The MPL Compiler has been designed to be as machine-independent as possible. However, some program functions must be changed to adapt it to a particular host computer. For computers listed in Table 1, machine dependent modifications already have been incorporated into the program. For these machines, installing MPL consists of supplying the job control statements required to run a FORTRAN program.

Installation of MPL on other machines is straightforward. Computer dependencies have been isolated and identified as separate program modules. Features which may require modification include:

- Input/Output including the assignment of logic devices
 Intrinsic Function (Logical AND, OR; Right and Left Shift)
- Character Set Translation

Host Computer Requirements

- Software
- ANSI FORTRAN IV
 - Any operating system that supports ANSI FORTRAN IV
- Memory
 - 32-bit minimum word length
 - Memory size requirements vary due to computer and compiler differences. Estimates for machines for which the compiler is currently available are given in Table 1.
- Peripherals
 - MPL uses three or five logical units
 - Source Input
 - MPL Subroutine Library Input
 - Compiler Output
 - Terminal Input and Output on a Time-Sharing System
 - In general the peripherals needed for FORTRAN are sufficient for MPL.

Source Media

MPL consists of approximately 5500 source statements including comments. The source program is available in two forms: • Cards — 80 Column Punched Cards in O29 Punch Code

- Cards 80 Column Punched Cards in 029 Punch Code
 Magnetic Tape Unlabeled 9-track 800 BPI, Odd Panty, ASCII
- Magnetic Tape Unlabeled 9-track 800 BP1, Odd Panty, ASCII Character Set, Card-Image Records (80 character/record).

The starting point for such an installation should be the Motorola-converted version of MPL for the computer closest to the target system. Using the list in Table 1, match the computer characteristics first by the internal character set and then by word size.

The output from MPL is assembly language, therefore an M6800 Assembler is required.

			HOST COMPUTER ATTRIBUTES					
Part Number	Media	Computer	Character Set	Word Size	Negative Number	Memory Used		
M68MPL0212E M68MPL0212F	Cards Magnetic Tape	Xerox Sigma 9	8 BIT EBCDIC	32 Bits	2's Complement	25K Words		
M68MPL0712E M68MPL0712F	Cards Magnetic Tape	IBM360/370	8 Bit EBCDIC	32 Bits	2's Complement	140K Bytes		
M68MPL0912E M68MPL0912F	Cards Magnetic Tape	Honeywell 6000	9-Bit ASCII	36 Bits	2's Complement	26K Words		
M68MPL1012E M68MPL1012F	Cards Magnetic Tape	CDC6000	6/12 Bit Display Code	60 Bits	1's Complement	30K Words		

TABLE 1 - ORDERING INFORMATION

MICROSYSTEMS



M68SAM Cross Assembler

M68SAM is a Cross Assembler used to translate M6800 assembly language source programs into M6800 machine language. M68SAM is compatible with the time-sharing and resident assemblers for the M6800 MPU.

Using a host computer for software development reduces the load on the M6800 development systems and provides access to the host computer's other resources including text editors, file systems, and peripherals.

The M68SAM Package includes:

- FORTRAN Source Program
- Formatted Source Listings and Installation Instructions
- A Copy of the M6800 Programming Reference Manual

Assembly Language Input

- 72 Assembly Language Operation Codes
- 7 Address Modes
- 11 Assembler Directives (Pseudo-operations)
 - END End of Program
 - EQU Equate Symbol
 - FCB Form Constant Byte FCC
 - Form Constant Characters FDB Form Double Constant Byte
 - NAM Name
 - ORG Origin
 - PAGE Top of Form
 - RMR Reserve Memory Byte
 - SPC Space Lines
 - OPT
- Option DB8 Display Base Octal
 - **DB10** Display Base Decimal
 - DB16 Display Base Hexadecimal (default) (default)
 - LIST
 - NOLIST

The M6800 Assembly Language is described in the M6800 Programming Reference Manual.

Assembler Output

- Object Module-EXORciser-compatible
- Format (ASCII Characters)
- Assembly Listing
- (Display Base Selectable: Octal, Decimal, Hexadecimal) Symbol Table

OPERATION OF THE M6800 CROSS ASSEMBLER



Host Computer Requirements

- Software
- FORTRAN IV
- Any operating system which will support FORTRAN programs Memory
 - 16 bit minimum word length
 - (17 bits for 1's complement computers)
 - · Memory size requirements vary due to computer and compiler differences Estimates for common machines are included in Table
- Peripherals
 - M68SAM uses three logical units
 - Source Input Object Output (EXORciser-compatible ASCII format)
 - List Output
 - in general the peripherals needed for FORTRAN are sufficient for M68SAM.

Source Media

M68SAM consists of approximately 2500 source statements including comments. The source program is available in two forms:

- Cards 80-Column Punched Cards in O29 Punch Code
- Magnetic Tape Unlabeled 9-track 800 BPI, Odd Parity, ASCII Character Set, Card-Image Records (80 character/record).

Installation

Although M68SAM was designed to be portable and machine independent, some program functions must be changed to adapt this assembler to the host computer. For computers listed in Table 1, machine dependent modifications already have been incorporated into the program. For these machines, installing M68SAM consists of supplying the job control statements required to run a FORTRAN program.

Installation of M68SAM on other machines is straightforward. Computer dependencies have been isolated and identified as separated program modules. Features which may require minor modification include: • Input/Output including the assignment of logic devices

- World-length Parameters
- Intrinsic Function (Logical AND, OR)
- Character Set Translation

The starting point for such an installation should be the Motorola-converted version of M68SAM for the computer closest to the target system. Using the list in Table 1, match the computer characteristics first by the internal character set and then by word size.

				HOST COMPUT	COMPUTER ATTRIBUTES		
Part Number	Media	Computer	Character Set	Word Size	Negative Number	Memory Used ⁴	
M68SAM0214E M68SAM0214F	Cards Magnetic Tape	Sigma 9	8 Bit EBCDIC	32 Bits	2's Complement	9K Words	
M68SAM0413E M68SAM0413F	Cards Magnetic Tape	HP 2100 ¹	8-Bit ASCII	16 Bits	2's Complement	15K Words	
M68SAM0713E M68SAM0713F	Cards Magnetic Tape	IBM 360/370	8-Bit EBCDIC	32 Bits	2's Complement	64K Bytes	
M68SAM0814E M68SAM0814F	, Cards Magnetic Tape	Nova2	8-Bit ASCII	16 Bits	2's Complement	16K Words	
M68SAM0912E M68SAM0912F	Cards Magnetic Tape	Honeywell 6000	9-Bit ASCII	36 Bits	2's Complement	17K Words	
M68SAM1014E M68SAM1014F	Cards Magnetic Tape	CDC 6000	6/12-Bit Display Code	60 Bits	1's Complement	16K Words	
M68SAM1112E M68SAM1112F	Cards Magnetic Tape	PDP-113	8-Bit ASCII	16 Bits	2's Complement	16K Words	

TABLE 1- ORDERING INFORMATION

NOTES:

1. DOS III

2 RDOS

3. PDP11/05 DOS/BATCH

4. Although it may be possible to segment or overlay M68SAM. Motorola provides no information on how to do it. No attempt should be made to use less memory than that listed. Nor does Motorola guarantee this software to run on an operating system for 16-bit machines other than those listed.

Microsystems

MOTOROLA M68EAB1 Editor/Assembler/ Basic Module



EDITOR / ASSEMBLER MODULE BLOCK DIAGRAM



The M68EAB1 is a 14K ROM module containing an adapted ROM co-resident Editor/Assembler and a ROM resident BASIC interpreter to be used on an autonomous Development System equipped with a single audio-cassette set. The source and/or the object code can be loaded from or dumped to the cassette. Both Editor/Assembler and Basic run from the ROM, leaving all RAM available as a buffer for source code and symbol table.

The Assembler requires that the source code has been loaded into the RAM by the Editor before automatically performing the two-pass assembly. This feature allows the use of a non-incremental single cassette system.

The ROM resident BASIC interpreter provides a new tool for problem-solving to the M6800 Microcomputer family of parts.

BASIC is a high-level programming language widely used for general-purpose and certain business-related applications.

£

BASIC Commands

- LIST display source
- RUN execute program
- CONT continue after stop or break
- NEW define new program
- SAVE save current program (tape)
- LOAD load new program (tape)
- APPEND add to program from tape
- PATCH patch memory from MINIbug
- TRACE ON print line number as it is executed
- TRACE OFF turn off trace
- LINF LFNGTH define maximum print line length
- DIGITS establish the number of digits to right of decimal point
- POKF sets absolute memory address

Subprograms

- DEF define user function
- RETURN return from subroutine
- GOSUB go to subroutine

Intrinsic functions

- TAB tab on print
- RND · random number
- INT integer number
- ABS absolute value
- SGN sign of argument
- POS position of printhead
- LEN number of characters in string
- ASC decimal value of any ASCII character
- CHR\$ string value of ASCII character
- STR\$ ASCII string value to numeric constant
- VAL numeric constant equivalent to ASCII value
- LEFTS returns left-most string of characters
- RIGHTS returns right-most string of characters
- MID\$ returns middle string of characters
- PFEK returns decimal memory value
- SIN sine
- COS cosine
- TAN tangent
- ATAN arc tangent
- LOG natural logarithm
- EXP inverse of LOG
- SQR square root

BASIC Language Features

Data types

• Range (1.0E - 99 to 9.99999999E + 99) may be represented as either integer, decimal, or exponential

Variable names

- Single alphabetic character or single alphabetic character followed by a digit (0 through 9)
- String variables, single alphabetic character followed by a \$

Arithmetic and logical operators

- Exponential
- Negate
- Multiplication
- Division
- Addition
- Subtraction
- Relational operators

Sequence control statements

- GOTO
- ON expression GOTO statement n, (m ..., 1)
- ON expression GOSUB statement n, (m ..., 1)
- IF relative
- FOR
- NEXT
- STOP
- END

I/O statements

- INPUT
- READ
- DATA
- PRINT
- RESTORE

Specification statement

• DIM dimension variables and strings

Remark statements

• REM

Optional statements

• LET





M68EAM1 Editor/Assembler Module

- M68ADS/ADW plug-in compatible
- EXORciser plug-in compatible
- ROM resident
- Immediate access without software loading time
- High speed assembly directly from memory
- Uses only a low-cost non-incremental single audio cassette
- ROM Monitor independent input/output routines
- Software addresses: from 6400 to 7FFF (hexadecimal)
- ACIA address: 8008 (alterable)
- RAM requirement: approximately 1.5K bytes per 50 user's program statements
- Dimensions (W \times H \times T): 9.8 \times 6.5 \times 0.5 inches

EDITOR / ASSEMBLER MODULE BLOCK DIAGRAM



The M68EAM1 is a 7K ROM module containing an adapted ROM co-resident Editor/Assembler for use on an autonomous development system equipped with a single audio-cassette set.

The source and/or the object code can be loaded from or dumped to the cassette. Both Editor and Assembler run from the ROM, leaving all RAM available as a buffer for source code and symbol table. The Assembler requires that the source code has been loaded into the RAM by the Editor before automatically performing the two-pass assembly. This feature allows the use of a non-incremental single cassette system.

The software is not dependent on any firmware monitor, although it uses the MINIbug II addressed ACIA as a communication device.



MEC68MIN3E

	MINIBUG 3E FIRMWARE	
The MIN means to It commu ACIA) thi 2 stop bits MINIBUG	IBUG 3E Firmware provides the user with an efficient debug his program allowing to insert up to 8 breakpoints. unicates with a serial peripheral (which can be the IOS rough an ACIA located in 8008 and works with either 1 or s. 3E has the same (nput/Output subroutines entry points as	MINIBUG 3E FIRMWARE (MCM6830 pin-out)
MINIBUG	2.	
	Memory load	
	Print/Punch Dump (from poon to mmmm)	P pppp mmmm
	Memory Examine/Change	Minnon
	- open pext location	(1 F)
	- open previous location	↑ (,)
	Print MPU Registers (CC,B,A,X,PC,SP) (saved in stack, vect. A032/A033)	R
	Go to user's program	G nnnn
	Continue execution from current location	С
	Execute Next instruction	N
	Trace nnnn instructions	Tinnn
	Set a breakpoint at address nnnn	V nnnn
	Reset the breakpoint at address nnnn	Unnnn
	Delete all breakpoints	D
	Print out all breakpoints	В
	Select 2 stop bits (default value)	S1 (for Speed 110 baud)
	Select 1 stop bit	S3 (for Speed ≥ 300 baud)
	ROM address	E000 to E3FF
	RAM address	A000 to A07F
	ACIA address	8008
	User's stack pointer	saved
	Space required in user's stack	14 bytes
	Restart Vector	ROM (E3FE/E3FF)
	NMI Apparent Vector	RAM* (A006/A007)
	SWI Apparent Vector	RAM* (A036/A037)
	IRQ Apparent Vector	RAM* (A000/A001)

- *1. If the MINIBUG 3E is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM; but after IOS service, control is given to MINIBUG 3E which fetches the apparent NMI, SWI and IRQ vector in RAM and jumps to the corresponding user's service routine. The MINIBUG 3E ROM should be accessed with the following address pattern: 1110 00 XX XXXX XXXX
- 2. If the MINIBUG 3E ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG ROM; but then, MINIBUG 3E fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine.
 - The MINIBUG 3E ROM should be accessed with the following address patterns:
 - 1110 00XX XXXX XXXX or 1111 ...XX XXXX XXXX

3. The SWI apparent vector (RAM A036/A037) is initialized at E308 (MINIBUG 3E Breakpoint Routine) each time a reset is applied.



M68I0S1

INPUT/OUTPUT SUPERVISOR

POLYVALENT DEVELOPMENT SYSTEM

INPUT/OUTPUT SUPERVISOR

PDS

The M68IOS1 Input/Output Supervisor Firmware provides the user with an efficient means to interface the Polyvalent Development System Peripherals (CRT, Keyboard, Printer) to either a co-resident MINIBUG Firmware and a user's software or to an external asynchronous line such as the TTY connection of the EXORciser.

- Compatible with M68DIM1 and M68DIM2 16-line x 32-character Display Interfaces (PIA 8020, PB7 = 0)
- Compatible with M68DIM6 16-line x 64-character Display Interface (PIA 8020, PB7 = 1)
- Can work with co-resident standard I/O Routines
- Standard ACIA main system connection (8-bit word, 1 stop bit)
- Cursor control
- Background control (white-on-black or black-on-white display).

When the display page is full, the next line will be displayed at the bottom line, and the whole page is shifted one line up, loosing the top line (Scroll-up Display).

IOS CONTROL CHARACTERS

		Co-res	ident	Terminal configuration		
		configuration received by		Off-line	On-line received by	
Code	Effect	Keyboard	ACIA (8010)	received by Keyboard	Keyboard	ACIA (8008)
CtriE	Erase screen	x	х	x	x	· x
CtrlB	Background change for subsequent characters	×	x	×	x	×
CtrlO	Change mode of Operation (local/on-line)			×	×	×
CtrlG	Sound the bell (negative pulse on CA2 of PIA 8020)		х	×	-	×
CtrlU	Cursor Up one line		x	×		×
CtrIW	Cursor doWn one line		×	×		×
CtrIN	Cursor to Next character		×	×		×
CtrlH	Cursor to previous character (Back Space)	1	×	x		x
CtrlL	Cursor to home (Form Feed)		×	×		×
CtrlC	Clear page from cursor		×	×		х
CtrlK	Kill line from cursor		x	×		×
Null	Not transmitted		x	×		×
Rubout	Not transmitted		x	x I		х

M68IOS1

Co-resident configuration

The co-resident software MINIBUG and the user's program communicates with IOS Firmware through the IOS ACIA located at 8010.

The IOS routines are accessed by NON MASKABLE INTERRUPTS generated by its interfaces. If another source generated the NMI, IOS gives control back to E005 location, which is the MINIBUG NMI service routine.

- If a character was received in the IOS ACIA (8010) coming from the user's MINIBUG ACIA (8008) it is transmitted to the Printer PIA (8004) and to the Display Interface Module. The non-visuable characters are not transmitted.
- If a character was received in the Keyboard PIA (8020), it is transmitted to the IOS ACIA (8010), in order to be received later on in the user's MINIBUG ACIA (8008). If CtrIE (Erase screen) or CtrIB (Background Change for subsequent characters) were received from the Keyboard, they are not transmitted to the ACIA.

ROM address	DC00 to DFFF*
RAM address	A000 to A07F shared with MINIBUG Firmware
IOS ACIA address	8010
Printer PIA address	8004
Keyboard PIA address Bell line Hardware Top-of-Page line pointer PIA address	8020 (PA0 to PA6) CA2 of PIA (8020) 8022
User's Stack Pointer	Saved
Space required in user's stack	28 bytes
Restart action	initializes IOS interfaces, jumps to MINIBUG Restart Routine
NMI action	IOS action and jumps to MINIBUG NMI Routine
SWI, IRQ action	jumps to MINIBUG SWI, IRQ Routine
Start up action	Erases screen, Restart

 The ROM should be wired with the following address patterns: 1101 11XX XXXX XXXX or 1111 ...XX XXXX XXXX



M68IOS1

Terminal Configuration

The external system, as the EXORciser, communicates with the IOS Firmware through ACIA located at 8008.

The characters to be printed are stored in a buffer of 123 characters, which is sent to the printer when full or at least each 300 ms without receiving a new character from the terminal ACIA. The PA7 line of the PIA (8020) is pulled high during Printer Operation. This line should be connected to the CTS line of the main system ACIA (i.e. DEBUG ACIA) in order to inhibit the transmission of new characters.

The Keyboard accesses to IOS routines by generating a NON MASKABLE INTERRUPT.

Two modes of operation are possible:

Local mode (Off-Line)

- The ACIA (8008) is not taken into account.

- The characters received from the Keyboard PIA (8020) are transmitted to the Display Interface Module and to the Printer Buffer. The non-visuable characters are not transmitted.

On-Line mode (full-duplex)

- The characters received from the ACIA (8008) are transmitted to the Display Interface Module and to the Printer Buffer. The non-visuable characters are not transmitted.

- The characters received from the Keyboard PIA (8020) are transmitted to the ACIA (8008). All characters, except CtrIB, CtrIE and CtrIO are transmitted.

ROM address	DC00 to DFFF*
scratch pad	A000 to A07F
Printer Buffer	0000 to 007F
ACIA address	8008
Printer PIA address	8004
Keyboard PIA address	8020 (PA0 to PA6)
Bell line	CA2 of PIA (8020)
Hardware Top-of-Page line	
pointer PIA address	8022
CTS line	PA7 of PIA 8020

*The ROM should be wired with the following eddress pattern, 1101 11XX XXXX XXXX

or 1111 ... XX XXXX XXXX

¹Note: in this configuration, A9 is set to 0 by hardware when the MPU accesses to FFF8 to FFFF vectors.



chapter 3

microcomputer subsystems



MICROMODULE CHASSIS/CARD CAGES/POWER SUPPLY

MICROMODULE CHASSIS

The M68MMLC Long Chassis and the M68MMSC Short Chassis offer two means of supporting the prototyping or production of M6800-based microcomputer systems. Each chassis comprises one M68MMPS1 Power Supply and a M68MMCC10 10-Card Cage or M68MM05 5-Card Cage in a long or short cabinet, respectively. The chassis mother-boards are pin compatible with all M6800 EXORciser modules and micromodules.

An optional slide kit is available for mounting each chassis in a standard RETMA 19" rack. M68MMLC requires 19.5" and M68MMSC requires 12" of cabinet depth to provide adequate clearance for fan intake.

FEATURES

- Two pre-wired, ready-to-use models: long 10-card chassis, short 5-card chassis
- Standard RETMA 19" rack mounting using optional rack mounting kits
- Power Supply: 15 A at +5 V, 2.5 A at +12 V, 1.5 A at -12 V
- Motherboard pin compatible with all M6800 system modules Micromodules and EXORciser
- Muffin fan cooling (accepts Howard 3-90-8099 filter)

PHYSICAL CHARACTERISTICS

Material – 0.060" cold rolled, low-carbon steel Finish – Zinc plating, QQ-Z-326, Class 3, Type Z, yellow



MICROMODULE CARD CAGES

The M68MMCC10 and M68MMCC05 Card Cages offer additional support for the development or production of M6800-based microcomputer systems. Each cage of 10and 5-card capacity, respectively, includes a motherboard with board connectors, card guides and accommodations for connecting power to the cage. Mounting holes are provided in all four sides and the bottom for mounting a cage in five of the six possible orientations. Provision is also made for mounting the M68MMPS1 Power Supply on either end of the cage.

FEATURES

- Two models: 5 and 10 card
- Five orientation mountings
- Provides micromodule bus interconnection

PHYSICAL CHARACTERISTICS

Material – 0.093" aluminum alloy Finish – Class 1 double iridescent film, MIL-C-5541 Weight – 3.25 lbs (CC05) 5.5 lbs (CC10)



MICROMODULE POWER SUPPLY

More than ample power at the voltages required by a microcomputer system built around the M6800 family modules: +5 Vdc, ±12 Vdc--is provided by the M68MMPS1 power supply. Its design provides internal protection against shorts and overload and its outputs recover automatically to normal voltage when an overload is removed. The +5 Vdc output is overvoltage protected dropping to 5 volts or less within 50 microseconds after rising to 7 volts. A remote sensing capability which can compensate for as much as 0.5 Vdc drop in connecting leads is also provided on the +5 Vdc output.

FEATURES

- +5 Vdc at 15 A, +12 Vdc at 2.5 A, -12 Vdc at 1.5 A •
- +8 Vac at 0.1 A
- Short circuit protected
- Overload protected
- Overvoltage protection (5 Vdc output)
- Remote sensing (5 Vdc output) •

PHYSICAL AND ELECTRICAL CHARACTERISTICS

Input Voltage Input Frequency **Operating Temperature Range**

Voltage Isolation

Power Fail Rating

Dimensions

95 to 125 Vac, 205 by 250 by jumper 47 to 420 Hz, single phase 0°C to 50°C, derate current linearly to 70% of rated from 50°C to 70°C Input to case, 500 Vdc Output to case, 200 Vdc DC voltages maintained for 8 ms minimum at low line (95 or 205 Vac and rated load); all outputs Length, 9.5" Width, 6.25" Height, 5.0" Weight, 11.25 lbs



OUTPUTS

	+5 Vdc	+ 12 Vdc	~ 12 Vdc	8 Vac
Rated Current	15 A	2.5 A	1.5 A	0.1 A
Load Regulation	0.1%	0.1%	0.1%	
Line Regulation	0.1%	0.05%	0.05%	
RMS Ripple	2 mV	1 mV	1 mV	
P-to-P Ripple	10 mV	5 mV	5 mV	
Temperature Coefficient (%/ ⁰ C)	0.05	0.05	0.05	

.

PRODUCT ORDERING INFORMATION

Part numbers of the chassis/card cage/power supply/mounting kit options are identified in the following table.

DESCRIPTION	
Micromodule Chassis with 10-card cage, 115 Vac power supply	
Micromodule Chassis with 10-card cage, 230 Vac power supply	
Micromodule Chassis with 5-card cage, 115 Vac power supply	
Micromodule Chassis with 5-card cage, 230 Vac power supply	
Micromodule Power Supply, 95 to 125 Vac, 47 to 420 Hz, single phase	
Micromodule Power Supply, 205 to 250 Vac, 47 to 420 Hz, single phase	
Card Cage, 5 card	
Card Cage, 10 card	
Rack Mounting Kit, Long Chassis	
Rack Mounting Kit, Short Chassis	

١



M68MM01 MONOBOARD MICROCOMPUTER 1

MICROMODULE 1

The M68MM01 Monoboard Microcomputer 1 – Micromodule 1 – is a complete computer-on-a-board that can provide the solution for most processing and control applications. Micromodule 1 contains all of the processing and control power of the M6800 Microprocessing Unit (MPU) plus: 1K of static RAM to provide temporary program (scratch) storage; three Peripheral Interface Adapters (PIAs) to provide programmable input/output parallel data lines for transferring data between Micromodule 1 and the external system; and four sockets for installing up to 4096 bytes of AROM or ROM memory used to store firmware programs. Micromodule 1 also incorporates the necessary two-phase clock generator, the power-on reset circuitry for initialization, address bus decoding for establishing the memory location for each addressable part, the refresh circuit required for use with optional external dynamic memories, and the bus interface and controls needed to satisfy the basic requirements of a microcomputer system.

FEATURES

- Complete microcomputer on a board
- MC6800 Microprocessing Unit (MPU)
- 1 MHz crystal controlled clock
- On-board reset circuitry
- 1K static RAM
- Sockets for four 1K AROM or ROM firmware program memories
- Three MC6820 Peripheral Interface Adapters (PIAs)
- Dynamic memory refresh circuitry
- 36K bytes of unused memory addresses available
- EXORciser and Micromodule Family bus compatible


MEMORY MAP





.

GENERAL DESCRIPTION

The two-phase clock generator consists of an MC6871 crystal controlled clock, operating at a frequency of 1 MHz, that provides a two-phase NMOS clock to the MPU, a single TTL-compatible ϕ 2 clock used for synchronizing data transfers, and a single ungated memory clock and memory ready control for refreshing external dynamic memories. The ϕ 2 TTL clock and the memory clock and memory ready control are available for external use via the control bus. The power-on reset circuitry provides reset control for the MPU and is also available for external use via the control bus.

The 16-bit MPU address bus is decoded on the board and provides addressable controls for RAM $(0000_{16} \text{ to } 03FF_{16})$, the three PIAs $(5800_{16} \text{ to } 580B_{16})$, and ROM $(C000_{16} \text{ to } CFFF_{16})$. Since the addresses are not fully decoded, certain addresses become ambiguous and, therefore, are not available. The address map clearly shows all of the addresses used by Micromodule 1 as well as those addresses that are or are not available due to this ambiguity. As indicated in the memory map, if additional Micromodules are to be used with Micromodule 1, the additional module addresses must be selected to reside within the available memory locations $(2000_{16} \text{ to } 4FFF_{16} \text{ and } 6000_{16} \text{ to } BFFF_{16})$.

Sixty input/output lines are provided by the three PIAs: 24 programmable input/output parallel data lines, 12 buffered parallel data output lines with optional terminations (three 4.7 K ohm.pull-up resistor networks or three 330/220 ohm.pull-up/pulldown resistor networks), 12 buffered parallel data lines with optional TTL-compatible input or output configurations (also including the optional terminations), 6 programmable interrupt input control lines, 3 programmable peripheral control outputs, and 3 programmable interrupt inputs or control outputs. These input/output data and control lines permit data to be transferred in parallel between the microcomputer and the external system.

Micromodule 1 also incorporates features to permit easy modification of the module to operate with external memories in place of the on-board AROM or ROM devices or to change the B section peripheral data lines on the three PIAs from an output configuration to an input configuration.

Micromodule 1 is not only compatible with the Micromodule Family but also with the M6800 EXORciser, a versatile tool providing a system for developing and debugging hardware/software systems and troubleshooting production hardware. Advantage can also be taken of the EXORciser's AROM/ROM programming capability and optional memory and I/O modules.

It is not recommended that Micromodule 1 be used in the EXORciser in place of the CPU module to develop software and firmware programs, since the 1K of static RAM located on Micromodule 1 may be incompatible with the external RAM devices and therefore may cause malfunctions to occur due to the ambiguous operation of the RAM at address locations 0000_{16} to $03FF_{16}$. Micromodule 8, consisting of a monitor/debug ROM and an ACIA module, is available to aid in debugging hardware and software.

Power Requirements Without AROMs/ROMs or other optional circuits installed With AROMs/ROMs and other optional circuits installed Memory Size RAM AROM/ROM

Interface Signals PA0 to PA7, CA1 and CA2 PB0 to PB7, CB1 and CB2

Micromodule Bus Signals Address Bus Data Bus Input Output Control Bus R/W, VMA (VUA) Others Operating Temperature Physical Characteristics Width X Height Board Thickness Connectors (Optional) 86-Pin Connector

> 50-Pin Connector (2) 20-Pin Connector

+5 Vdc ± 5% @ 1.1 A (max) +12 Vdc ± 5% @ 0.0 mA -12 Vdc ± 5% @ 0.5 mA (max) +5 Vdc ± 5% @ 1.1 A (max) +12 Vdc ± 5% @ 260 mA (max) -12 Vdc ± 5% @ 180 mA (max)

1024 8-bit bytes of Random Access Memory Sockets for mounting up to four MCM68708 AROMs or MCM68308 ROMs

TTL-compatible TTL-compatible with user selected interface terminations

Three-state TTL-compatible buffered output

TTL-compatible buffered input Three-state TTL-compatible buffered output

Three-state TTL-compatible buffered output TTL-compatible 0° to 70° C

9.75 in. X 6.000 in. 0.062 in.

Stanford Applied Engineering SAE-43D/1-2 or equivalent 3M Connector 3415-0001 or equivalent 3M Connector 3461-0001 or equivalent

pull-down terminating resistor networks

Specifications are subject to change without notice.

PRODUCT ORDERING INFORMATION

Use the part numbers listed below when ordering the Monoboard Microcomputer 1 Module or one of its optional configurations.

PART NO.	DESCRIPTION
M68MM01	Basic Monoboard Microcomputer 1 Module
M68MM01-1	Basic Monoboard Microcomputer 1 Module with 4 connectors and three 4.7 K ohm
	pull-up terminating resistor networks
M68MM01-2	Basic Monoboard Microcomputer 1 Module
	with 4 connectors and three 330/220 pull-up/



M68MM01A Monoboard Microcomputer 1A

MICROMODULE 1A

The M68MM01A Monoboard Microcomputer 1A – Micromodule 1A – is a complete computer-on-a-board that provides all of the processing and control power required for a microcomputer-based system, including one RS-232C serial input/output interface and two parallel input/output interfaces. Micromodule 1A incorporates an MC6800 MPU (Micro-processing Unit), 1K byte of static RAM for temporary program (scratch) storage, sockets for installing up to four 1K AROM or ROM (or 2K ROM) devices used to store firmware programs, one MC6850 ACIA with RS-232C interface for exchanging serial asynchronous data, and two MC6820 PIAs for exchanging parallel data.

- Complete microcomputer on a board
- MC6800 Microprocessing Unit (MPU)
- One MC6850 Asynchronous Communications Interface Adapter (ACIA) with RS-232C interface
- Two MC6820 Peripheral Interface Adapters (PIAs)
- 1 MHz crystal controlled clock
- 1K byte static Random Access Memory (RAM)
- Sockets for four 1K AROM or ROM (or 2K ROM) firmware program memories
- On-board reset circuitry
- Dynamic memory refresh circuitry
- 59K or 55K bytes of unused addresses available (depending on the type of ROM selected)
- EXORciser and Micromodule Family bus compatible



MEMORY MAP WITHOUT DEBUG MODULE

WITH DEBUG MODULE



GENERAL DESCRIPTION

Micromodule 1A incorporates a two-phase clock generator consisting of a single MC6871 crystal controlled clock, operating at a frequency of 1 MHz, that provides a two-phase NMOS clock to the MPU, a single TTL-compatible ϕ 2 clock used for synchronizing data transfers, and a single ungated memory clock and memory ready control for refreshing external memories. The power-on reset circuitry provides reset control for the MPU and is also available for external use via the control bus.

On-board buffers and controls for address, data, and control bus signals allow Micromodule 1A to be interfaced with other members of the Micromodule Family or with the EXORciser. The 59K or 55K of addresses not allocated for on-board use (the allocation amount depends upon whether 1K AROM/ROM devices or 2K ROM devices are used for program storage) are available for system expansion. These addresses may be used for RAM and/or ROM, input/output expansion, or addressable peripherals.

Since Micromodule 1A only partially decodes the 16-bit MPU address bus to recognize on-board RAM, ROM, PIA, and ACIA addresses, certain blocks of addresses become ambiguous. Other address areas also become unavailable when Micromodule 1A is used in conjunction with the EXORciser's Debug Module. To illustrate the total addressability of Micromodule 1A, a memory map of this module has been included in this data sheet.

The ACIA and its associated RS-232C interface circuit provides an asynchronous serial data port for communicating with RS-232C compatible peripherals. Provision is made for on-board selection of one of four baud rates: 9600, 1200, 300, and 110. Micromodule 8A, a monitor/debug ROM, is available to aid the user in debugging his hardware and software.

The 40 input/output/control lines provided by the two PIAs for parallel interfacing are grouped by function as follows:

32 data lines that may be programmed for use as either inputs or outputs

- 4 interrupt inputs with programmable active transitions
- 4 lines selectable as either interrupt inputs or peripheral control outputs



Power Requirements

With four AROMs

Micromodule Bus Address Bus Control Bus R/W, VMA Other Control Signals Data Bus Input Output I/O (PIA signals) PA0-PA7, CA1 and CA2 PB0-PB7, CB1 and CB2

I/O (ACIA signals) Operating Temperature Physical Characteristics Width Height Board Thickness Connectors 86-Pin Connector

> 50-Pin Connector 20-Pin Connector

> > .

+5 Vdc @ 1.1 A (max) +12 Vdc @ 20 mA (max) -12 Vdc @ 25 mA (max) +5 Vdc @ 1.3 A (max) +12 Vdc @ 260 mA (max) -12 Vdc @ 180 mA (max)

Three-state TTL-compatible buffered output

Three-state TTL-compatible buffered output TTL-compatible

TTL-compatible buffered input Three-state TTL-compatible buffered output

TTL-compatible TTL-compatible with pull-up interface termination RS-232C Compatible 0° to 70° C

9.75 in. 6.000 in. 0.062 in.

Stanford Applied Engineering SAC-43D/1-2 or equivalent 3M type 3415-0001 or equivalent 3M type 3461-0001 or equivalent

Specifications are subject to change without notice.

PRODUCT ORDERING INFORMATION

The following table identifies the options of the Monoboard Microcomputer 1A. For further information, contact your local sales office.

PART NO.	DESCRIPTION
M68MM01A	Basic Monoboard Microcomputer 1A
M68MM01A1	Basic Monoboard Microcomputer 1A with four connectors

MICROSYSTEMS



M68MM01B MICROMODULE

MICROMODULE 1B

The M68MM01B Monoboard Microcomputer—Micromodule 1B—is a complete computeron-a-board. The module incorporates the MC6802 MPU with a crystal clock, one MC6821 PIA providing two parallel I/O ports, one MC6840 triple 16-bit Programmable Timer/Clock, sockets for mounting two 2K EROM devices, and address decoding logic.

- Power-on restart
- Single +5V power supply
- 20 programmable I/O lines (MC6821 PIA)
- Three 16-bit programmable counter/timers (MC6840 PTM)
- Full compatibility with MC6800 software
- 128 bytes read/write static RAM
- Sockets for 4K bytes EROM/ROM program



MEMORY MAP



GENERAL DESCRIPTION

An MC1455 timing device, operated as a monostable multivibrator (one-shot) functions as a restart circuit that generates a low-level RESET signal after power is initially applied to Micromodule 1B. A valid RESET signal (one whose duration is > 8 MPU clock periods) causes the MPU to execute an initialization routine clearing all registers in the PIAs to logic zero (low) so that the PIAs may be configured. The RESET signal also presets the PTM latches and counters to their maximal count-values, disables the counter clocks, clears the status register interrupt flags, and sets the control register internal reset bit which holds all timers in their preset state. Alternatively, an external RESET command may be applied to Micromodule 1B via connector P1.

A buffered 4 MHz crystal oscillator circuit provides the clock input to the MC6802 MPU. A divide-by-four circuit in the MPU generates the required two-phase MPU clock and the 1 MHz phase-two external clock for the rest of the system.

The Micromodule 1B data bus is used to transfer data between the MPU and various on-board devices (EROM/ROM, PIA, and PTM). Data transfers to the on-chip MPU RAM are handled within the chip.

The Micromodule 1B address bus is used to select the memory locations within the Micromodule board. A partially decoded addressing scheme is used to uniquely address each on-board EROM/ROM, PIA, and PTM. The addressing of the on-chip RAM is handled within the chip. The EROM/ROM, PIA, and PTM devices are selected by means of an address decoder circuit. The circuit consists of a pre-patterned PROM and PC board interconnections. The PROM decodes address bits A10 through A15 with one output used to select the PIA and PTM, one output to select EROM1, and one output to select EROM2.



Power Requirements +5 Vdc @ 350 mA +5 Vdc @ 450 mA with EROMs System Clock Word Size Instruction Data 8 bits Memory Addressing 0000-007F RAM **EROMs** (sockets) 1/O-Timers Parallel I/O 16 Bidirectional programmable lines 4 Bidirectional programmable lines or interrupts Interrupts **Timers Input Frequency Timers Operating Modes**

1 MHz ±0.1% 8, 16, or 24 bits

C000-CFFF or F000-FFFF E400-E7FF

Vectored through software 1 MHz internal or asynchronous external gate/trigger inputs Continuous (square wave) Single shot Frequency comparison Pulse/Width comparison

Physical Characteristics Width Height Board Thickness Connectors Microsystem Bus (P1) 86-Pin

9.75 in. 6.00 in. 0.062 in.

Stanford Applied Engineering SAC-43D/1-2 or equivalent

Parallel I/O Port (P4) 50-Pin Programmable Timers (P2) 40-Pin

3M type 3415-0001 or equivalent

3M type 3464-0001 or equivalent

PRODUCT ORDERING INFORMATION

PART NO.

M68MM01B

M68MM01B(D)

DESCRIPTION

Basic Monoboard Microcomputer 1B

Monoboard Microcomputer 1B User's Guide

MICROSYSTEMS



M68MM01B1 MICROMODULE MONOBOARD MICROCOMPUTER 1B1

MICROMODULE 1B1

The M68MM01B1 Monoboard Microcomputer – Micromodule 1B1 – is a complete computer-on-a-board. The module incorporates the MC6802 with crystal clock, one MC6821 Peripheral Interface Adapter providing two parallel I/O ports, an MC6850 ACIA with RS-232C interface port, one MC6840 Triple 16-bit Programmable Timer Clock, sockets for mounting two 2K EROM devices, 384 bytes of RAM, and the bus buffers to interface with the Micromodule bus.

- Complete Microcomputer on a Single Board
- MC6802 Microprocessing Unit with 128 bytes on Chip Static RAM
- On Board Crystal Controlled Clock
- Sockets for up to 4K of Erasable/Programmable ROM
- 256 bytes of Read/Write Static RAM
- Power-on Reset
- 20 Programmable I/O Lines (MC6821 PIA)
- Three 16-bit Binary Programmable Timers (MC6840 PTM)
- Serial I/O Interface with RS-232C Drivers/Receivers and Software Programmable Baud Rate (110, 300, 1200, or 2400)
- Audio Tape Cassette Interface Circuitry
- Dynamic RAM Refresh Logic
- Buffered Address, Control, and Data Bus
- Full Compatibility with MC6800 Software, with Micromodule Family of Parts, and with Motorola EXORciser



MEMORY MAP

		_				-		
FFFF	2K ROM		2K ROM/		AVAILABLE		EXORciser	FFFF
F800	(6846)	OR	EROM	OR	FOR	OR	DEBUG	
	EXTERNAL		2K ROM/		EXTERNAL		MODULE	
F000	MEMORY		EROM		MEMORY			F000
		EFFF	AVAILABL	E FOF	EXTERNAL	EFFF		
		<u>E800</u>				<u>E800</u>		
						1		
			РТМ	= E41	0-E417			
			ACIA	= E40	8, E409]		
		<u>E400</u>	PIA	= E400	=E403	E400		
		<u>E000</u>	RAM	≈ E00	0-EOFF	E000		
			AVAILABL	E FOF	EXTERNAL			
		<u>0000</u>	N	AEMO	RY	<u>D000</u>	•	
			2K ROM		2 K ROM/			
		<u>C800</u>	(6846)	- OF	EROM	<u>C800</u>		
			EXTERNAL	-	2 K ROM/			
		<u>C000</u>	MEMORY	5 5 6 5	I EROM	<u>C000</u>		
		<u>B000</u>	AVAILABL	LE PUP	RY STERNAL	8000		
		AUUU		F FOF	EXTERNAL			
		9400	NUCLEADE	AEMO	RY	94.00		
		2777		////				
						1		
		<u>9100</u>	(0840)		100-9107)	<u>9100</u>		
		<u>9000</u>				<u>9000</u>		
		<u>8000</u>				8000		
		7000				7000		
		<u>6000</u>			BLE	<u>6000</u>		
		<u>5000</u>	E	XTERN	NAL	5000		
		4000		IEMO	7Y	<u>4000</u>		
		3000				3000		
		2000				2000		
		1000				1000		
		0400				0400		
		0080				0080		
		0000	6802 R	AM = 0	000-007F	0000		

GENERAL DESCRIPTION

Monoboard Microcomputer 1B1 provides the user with a stand-alone microcomputer that has all the processing and control power of an MC6802 MPU with its self-contained clock circuit and 128 bytes of static RAM. The module contains sockets for up to 4K of EROM or ROM for programming, a Peripheral Interface Adapter (PIA) for parallel data transfers, and a Programmable Timer Module (PTM) which provides for such tasks as frequency measurements, event counting, interval measuring, square wave generation, gated delay signals, single pulses of controlled duration, pulse width modulation, and timed system interrupts. The module incorporates the necessary crystal clock circuits, the reset timer for power-on initialization, and address bus decoding for establishing the address of each part.

In addition to these features, the module has an additional 256 bytes of static RAM, provisions for off-board dynamic memory refresh, as Asynchronous Communications Interface Adapter (ACIA) with RS-232C interface circuits, and an Audio Tape Cassette interface circuit.

The Micromodule 1B1 address bus is used to select each of the memory locations within a Micromodule system. Micromodule 1B1 uses a partially decoded addressing scheme to uniquely address each on-board EROM/ROM, RAM, PIA, ACIA, and PTM. The address bus interface consists of three-state buffers.

The Micromodule 1B1 data bus is used to perform data transfers between the MPU and various devices (EROM, ROM, RAM, PIA, and ACIA). For greater memory and I/O capacity, additional devices can be added external to the Monoboard.

Monoboard Microcomputer 1B1 is also bus compatible with the M6800 EXORciser. This versatility provides the user with the means to develop and debug both his hardware and software, and to troubleshoot production hardware. Thus, the user can take advantage of the EXORciser's optional debug, memory, and I/O modules.



Power Requirements	+5 Vdc @ 550 mA
	+12 Vdc @ 20 mA
	–12 Vdc @ 25 mA
with EROM's	+5 Vdc @ 650 mA
	+12 Vdc @ 260 mA
	–12 Vdc @ 180 mA
System Clock	1 MHz ± .1%
Word Size	
Instruction	8, 16, or 24 bits
Address	16 bits
Data	8 bits
Memory Addressing	
RAM (128 bytes)	0000-007F
RAM (256 bytes)	E000-E3FF
EROM's (sockets)	C000 to CFFF or F000 to FFFF or AMBIG C000/F000
PIA-ACIA-PTM	E400 to E7FF
Parallel I/O	
16 bidirectional programmable lines	
4 I/O control lines and/or interrupts	
Interrupts	Vectored through software
Timer Input Frequency	1 MHz, internal or asynchronous external gate/trigger inputs
Timer Operating Modes	Continuous (square wave)
	Single shot
	Frequency comparison
	Pulse/width comparison
Physical Characteristics	
Width	9.75 in.
Height	6.00 in.
Board Thickness	0.062 in.
Connectors	
Microsystem bus (P1)	
86 pin	Stanford Applied Engineering SAC-43D/1-2 or equivalent
Programmable Timers (P2)	
40 pin	3M Type 3464-0001 or equivalent
Serial I/O port (P3)	
20 pin	3M Type 3461-0001 or equivalent
Parallel I/O Port (P4)	
50 pin	3M Type 3415-0001 or equivalent

PRODUCT ORDERING

Use the following part numbers when ordering the Monoboard Microcomputer-Micromodule 1B1 and its associated technical manual. For further information, contact your local sales office.

Part No.

M68MM01B1

M68MM01B(D)

Description

Monoboard Microcomputer 1B1 Monoboard Microcomputer 1B Manual



MICROMODULE 2

The M68MM02 CPU (Central Processing Unit) Module – Micromodule 2 – is the prime building block of a totally modular microcomputer system. Micromodule 2 combines all of the processing and control power of an MC6800 Microprocessor with the necessary two-phase clock generator, the reset circuitry for power turn-on initialization, and the bus interface and control circuitry needed to satisfy the basic requirements of a microcomputer system. In addition, Micromodule 2 contains the timing, priority, and refresh controls for three-state and halt (DMA) operations and memory refresh.

- MC6800 Microprocessing Unit (MPU)
- 1 MHz crystal controlled clock
- On-board reset circuitry
- Timing and control for three-state and halt (DMA) operations and memory refresh
- User selectable top of memory address
- EXORciser and Micromodule Family bus compatible



GENERAL DESCRIPTION

Micromodule 2 contains a two-phase clock generator consisting of an MC6871 crystal controlled clock, operating at a frequency of 1 MHz, that provides a two-phase NMOS clock to the MPU, a single TTL-compatible ϕ 2 clock used for synchronizing data transfers, and a single ungated memory clock and memory ready control for use with low speed memories. The ϕ 1 NMOS clock, ϕ 2 TTL clock, and the memory clock and ready control are available for external use by the system via the control bus. The on-board reset circuitry provides power on reset control for the MPU and is also available for external use. Timing and control circuitry synchronizes three-state control and halt with the ϕ 1 clock and synchronizes refresh operations with the memory clock. The timing and control circuitry also provides three-state control for address, data, and control buses.

The CPU Module provides the capability of selecting the top of memory address location. This selection is accomplished in 4K-byte increments by installing on- or off-board jumpers that modify address select bits A12 through A15 (the bits used to address the top of memory locations). An address select socket with component platform provides an easy-to-use method of installing on-board jumper connections if desired. Otherwise, wirewrap pins located on the Micromodule motherboard may be used to install these connections off-board. As delivered, no jumper connections are installed; thus, the top of memory address is FFFF.

Regardless of whether or not the jumper connections have been installed to select the top of memory address location, the CPU Module and other modules within the microcomputer system may be installed in an EXORciser, permitting the system to be debugged using the EXbug Firmware on the EXORciser Debug Module. (The EXbug Firmware requires the use of memory locations F000 through FFFF.) When used in this manner, on-board decoding logic associated with the top of memory addressing circuitry automatically controls the top of memory address selection. When Micromodule 2 is not being used with the Debug Module, this same on-board decoding logic is used to modify the MC6800 MPU's vectoring addresses located at FFF8 through FFFF to the top of memory address location that has been selected (XFF8 through XFFF).

Micromodule 2 is not only compatible with the Micromodule Family, but also with the M6800 EXORciser. This versatile design tool provides a system to develop and debug the hardware/software system and to troubleshoot production hardware. Advantage can also be taken of the EXORciser's AROM/PROM programming capability and optional memory and I/O modules.

Power Requirements Micromodule Bus Signals Address Bus Data Bus Input Output Control Bus R/W, VMA, VUA BA, REF GRANT, and TSC GRANT IRQ, NMI, RESET, HALT REF REQ, and TSC ϕ 1 and ϕ 2 Clocks

Operating Temperature Physical Characteristics Width X Height Board Thickness

Connector

+5 Vdc ± 5% @ 1A

Three-state TTL-compatible buffered output

TTL-compatible buffered input Three-state TTL-compatible buffered output

Three-state TTL-compatible buffered output TTL-compatible buffered output

TTL-compatible buffered inputs with 4.7K ohm pull-up resistors TTL-compatible buffered output with 10 ohms series impedance 0° to 70° C

9.75 in. X 6.000 in. 0.062 in. Stanford Applied Engineering SAE-43D/1-2

Specifications are subject to change without notice.

PRODUCT ORDERING INFORMATION

Use the following part number when ordering the CPU Module - Micromodule 2.

PART NO. M68MM02 DESCRIPTION CPU MODULE





M68MM03 32/32 INPUT/OUTPUT MODULE

MICROMODULE 3

The M68MM03 32/32 Input/Output Module – Micromodule 3 – provides 32 TTL-compatible parallel inputs and 32 TTL-compatible latched and buffered parallel outputs. These 32 inputs and 32 outputs provide the means of transferring four contiguous 8-bit bytes of parallel data between the microcomputer and the external system. Thus, by using the M6800 MPU's (Microprocessing Unit's) index register, all 32 input bits can be read and stored in 20 machine cycles, while only 18 machine cycles are required to load and latch the 32 output bits. Micromodule 3 may be ordered with the TTL-compatible inputs and latched TTL-compatible buffered outputs having no terminating resistors, with 4.7 K ohm pull-up terminating resistors, or with 330/220 ohm pull-up/pull-down terminating resistors.

- 32 bits of parallel input in four contiguous 8-bit bytes
- 32 bits of latched and buffered parallel output in four contiguous 8-bit bytes
- User selectable input/output terminations
- User selectable base memory address
- EXORciser and Micromodule Family bus compatible



GENERAL DESCRIPTION

The base memory address can be selected in 4 byte increments from 8E00 to 8FFC and 9E00 to 9FFC by installing on- or off-board jumper connections that modify address select bits A2 through A8 and A12. This permits a maximum of 256 Micromodule 3's to be used in a Micromodule-based system (providing a maximum of 8192 input and 8192 output bits). An address select socket with component platform provides an easy-to-use method of installing the jumper connections on-board if desired. Otherwise, wirewrap pins located on the Micromodule motherboard may be used to install these connections off-board. As delivered, no jumpers are installed, automatically assigning the module address at 9FFC.

Micromodule 3 is not only bus compatible with the Micromodule Family, but also with the M6800 EXORciser. This versatile design tool provides a system to develop and debug hardware/software systems and to troubleshoot production hardware. Advantage can also be taken of the EXORciser's AROM/PROM programming capability and optional memory modules.



Power Requirements Interface Signals Input Signals

Output Signals

Base Address Selection

Micromodule Bus Signals Address Bus Data Bus Input Output Control Bus Operating Temperature Physical Characteristics Width X Height Board Thickness Connector 86-Pin Bus Connector

> 50-Pin Input/Output Connectors

+5 Vdc ± 5% @ 800 mA (nominal)

TTL-compatible with optional terminations available (4.7 K ohm pull-up or 330/220 ohm pull-up/pull-down) Latched TTL-compatible open collector with optional terminations available (4.7 K ohm pull-up or 330/220 ohm pull-up/pull-down) Addressable in 4 byte increments from 8E00₁₆ to 8FFC₁₆ and 9E00₁₆ to 9FFC₁₆. Delivered modules are preaddressed to 9FFC₁₆.

TTL-compatible buffered input

TTL-compatible buffered input Three-state TTL-compatible buffered output TTL-compatible buffered input 0° to 70° C

9.75 in. X 6.000 in. 0.062 in.

Stanford Applied Engineering SAE-43D/1-2 or equivalent Viking 3VH25/1JN5, 3M 3415-0001, or equivalent

Specifications are subject to change without notice.

PRODUCT ORDERING INFORMATION

Use the part number listed below when ordering the 32/32 I/O Module or one of its optional configurations.

DESCRIPTION
Basic 32/32 Input/Output Module with no terminations
Basic 32/32 Input/Output Module with 4.7 K ohm pull-up termination resistors
Basic 32/32 Input/Output Module with 330/220 ohm pull-up/pull-down termination resistors



M68MM04 8K/16K AROM/ROM MODULE

MICROMODULE 4

The M68MM04 8K/16K AROM/ROM Module – Micromodule 4 – incorporates provisions for installing up to 8K or 16K bytes of AROM or ROM memory used to store firmware programs for a Micromodule-based system. Depending upon the option selected, Micromodule 4 provides either eight or sixteen sockets for mounting MCM68708 AROM devices or MCM68308 ROM devices.

- Sockets for up to sixteen 1K X 8 bit AROM or ROM devices
- User selectable base memory address for each 8K memory block
- EXORciser and Micromodule Family bus compatible



GENERAL DESCRIPTION

The AROM/ROM memory section of this module is organized into two memory blocks, each containing eight sockets. (The 8K version of Micromodule 4 has only one memory block.) The only preparation required to use this module is to install your programmed AROM and/or ROM devices into the appropriate sockets and select the base memory address for each memory block. The base memory address for each memory block. The base memory address for each memory block can be selected over the range of 0000_{16} to $E000_{16}$ in 8K byte increments by installing an on- or off-board jumper connection that modifies address select bits A13 through A15. An address select socket with component platform provides an easy-to-use method of installing on-board jumper connections if desired. Otherwise, wirewrap pins located on the Micromodule motherboard may be used to install these connections off-board. As delivered, the base memory addresses for the memory blocks are assigned A000₁₆ and C000₁₆ (only address A000₁₆ is assigned on the 8K version of this module). When reassigning the base memory address on the 16K version, avoid overlapping the addresses of each memory block.

Micromodule 4 is not only bus compatible with the Micromodule Family, but also with the M6800 EXORciser. This versatile design tool provides a system to develop and debug a hardware/software system and to troubleshoot production hardware. Advantage can also be taken of the EXORciser's AROM/PROM programming capability and optional memory and I/O modules.



Power Requirements	
With 8 AROMs Installed	+5 Vdc ± 5% @ 430 mA
	+12 Vdc ± 5% @ 520 mA (max)
	-12 Vdc ± 5% @ 360 mA (max)
With 16 AROMs Installed	+5 Vdc ± 5% @ 520 mA
	+12 Vdc ± 5% @ 1040 mA (max)
	-12 Vdc ± 5% @ 720 mA (max)
Memory Size	
8K Option	Sockets for mounting up to eight MCM68708
	AROMs or MCM68308 ROMs
16K Option	Sockets for mounting up to sixteen
	MCM68708 AROMs or MCM68308 ROMs
Memory Organization	16K bytes memory capability consisting of
	two 8K byte memory blocks. (The 8K option
	has only one memory block.)
Base Address Selection	Each memory block is jumper addressable in
	8K byte increments from 0000 ₁₆ to E000 ₁₆ .
	Delivered modules are preaddressed to
	$A000_{16}$ (8K and 16K options) and $C000_{16}$
	(16K option only).
Micromodule Bus	
Address Bus	TTL-compatible buffered input
Data Bus (Outputs Only)	Three-state TTL-compatible buffered output
Control Bus	TTL-compatible buffered input
Operating Temperature	0° to 70° C
Physical Characteristics	
Width X Height	9.75 in. X 6.000 in.
Board Thickness	0.062 in.

Stanford Applied Engineering SAE-43D/1-2 or equivalent

Specifications are subject to change without notice.

PRODUCT ORDERING INFORMATION

86-Pin Bus Connector

Use the part numbers listed below when ordering either configuration of the 8K/16K ARGM/ROM Module.

PART NO.

Connector

M68MM04

M68MM04 1

DESCRIPTION

8K/16K AROM/ROM Module with sockets for 8K bytes of memory 8K/16K AROM/ROM Module with sockets for 16K bytes of memory

MICROSYSTEMS

MOTOROLA M68MM05A, B, C MICROMODULE ANALOG 1/0

MICROMODULE 5A, B, C

Micromodules M68MM05A, B, and C provide the user with the capability of Analog Data Acquisition (MM05A and B) and Analog Output (MM05C). The M68MM05A and M68MM05B provide 8 and 16 channels, respectively, of input analog-to-digital conversion while the M68MM05C provides 4 channels of output digital-to-analog conversions.

FEATURES

- Complete data acquisition system on a board (Micromodules 5A and 5B)
- Complete analog output system on a board (Micromodule 5C)
- 8 channel differential analog inputs (Micromodule 5A)
- 16 channel single-ended analog inputs (Micromodule 5B)
- 4 channel differential_analog outputs (Micromodule 5C)
- High accuracy 12-bit resolution
- Full on-board address selection
- On-board dc/dc conversion (requires only +5 Vdc)
- Micromodule and EXORciser bus compatible





M68MM05B

M68MM05C

	M68MM05A	M68MM05B
Analog Input		
Number Channels	8 differential	16 single-ended
Input range (strappable)	± 10 mV to ± 10 V	± 10 mV to ± 10 V
Gain range (resistor programmable)	1 to 1000 V/V	1 to 1000 V/V
Input Overvoltage	± 15 V	± 15 V
Input Impedance	100 Megohms	100 Megohms
Transfer Characteristics		
Resolution	12 bits binary	12 bits binary
Throughput Accuracy		
± 10 V Range	± 0.025% FSR	± 0.025% FSR
± 10 mV Range	± 0.01% FSR	± 0.1% FSR
Temperature Coefficient of Accuracy		
± 10 V Range	± 0.003% FSR/ ⁰ C	± 0.003% FSR/ ⁰ C
± 10 mV Range	± 0.01% FSR/ ⁰ C	± 0.01% FSR/ ⁰ C
CMRR (differential)	74 dB (dc to 2 kHz)	
Conversion Time (MPU is Halted)		
± 10 V Range	33 microseconds	33 microseconds
± 10 mV Range	100 microseconds	100 microseconds
	M68MM05C	
Analog Outputs	4 Channels	
Output Voltage Range (strappable)	± 10 V, ± 5V, ± 2.5 V	, 0 to 10 V, 0 to 5 V
Output Impedance	1 ohm	
Settling Time	Less than 10 microsed	conds
Transfer Characteristics		
Resolution	12 bits binary	
Throughput Accuracy	± 0.0125% FSR	
Temperature Coefficient of Accuracy		
Unipolar	± 0.003% FSR/ ⁰ C	
Bipolar	± 0.0045% FSR/ ⁰ C	
·		
Physical Characteristics		
Height	9 75 in	
Width	6.00 in.	
Board Thickness	0.062 in	
	0.002	
Microsystem bus	Stanford Applied F-	
MICTOSYSTEM DUS	SAC-43D/1-2 or equi	pineering valent
Input/Output ports	3M type 3417 or equ	ivalent

PRODUCT ORDERING INFORMATION

The following table identifies the options of Micromodule 5. For further information, contact your local sales office.

PART NO.	DESCRIPTION
M68MM05A	Micromodule 5A – 8-channel, 12-bit differential input A/D converter module with interconnect cable assembly
M68MM05B	Micromodule 5B – 16-channel, 12-bit single-ended input A/D converter module with interconnect cable assembly
M68MM05C	Micromodule 5C – quad 12 bit D/A converter module with interconnect cable assembly

M68MM05A, B, C MICROMODULE

GENERAL DESCRIPTION

Micromodules 5A, B, and C microcomputer peripheral boards provide two necessary system interface functions: analog data acquisition (Micromodules 5A and 5B) and analog input (Micromodule 5C). Each analog system is completely contained on a single printed circuit board that is treated as a memory input and output. The analog input for each module is provided by a flat ribbon cable connector located at the opposite edge of the board from the system bus connector.

The analog data acquisition modules (Micromodules 5A and 5B) provide an 8-channel differential analog input or 16-channel single-ended analog input, respectively. A modular data acquisition system is used to implement both Micromodules. This modular data acquisition system includes an input multiplexer, a high gain instrumentation amplifier, a sample/hold circuit, and a 12-bit A/D converter. In addition, all of the necessary timing, decoding, and control logic is also included in each module. A dc/dc converter (+5 Vdc to \pm 15 Vdc) is also used to allow the use of the microcomputer's +5 Vdc power supply.

The analog output system (Micromodule 5C) provides four analog output channels. Each analog output is generated by separate on-board 12-bit D/A converters. The inputs to these D/A converters are double buffered so that a complete 12-bit word can be simultaneously loaded into the converter's input registers. A dc/dc converter (+5 Vdc to \pm 15 Vdc) is also used to allow the use of the microcomputer's +5 Vdc power supply.



MICROMODULE 5A, B-ANALOG INPUT

MICROMODULE 5C-ANALOG OUTPUT



MICROSYSTEMS

MOTOROLA MG8MM06 2K STATIC RAM MODULE

MICROMODULE 6

The M68MM06 2K Static RAM Module – Micromodule 6 – provides 2048 bytes of static random access memory for use in a Micromodule-based system.

The memory section of Micromodule 6 is organized into two 1K X 8-bit groups which appear to the system bus as 2048 contiguous address locations. The base address of Micromodule 6 can be assigned in 2K byte increments throughout the range of 0000_{16} to $F800_{16}$. The base memory address can be selected by installing on- or off-board jumper connections that modify address select bits A11 through A15. An address select socket with component platform provides an easy-to-use method of installing on-board jumper connections if desired. Otherwise, wirewrap pins located on the Micromodule motherboard may be used to install these connections off-board. As delivered, the base memory address is assigned 7800_{16} .

Micromodule 6 is not only bus compatible with the Micromodule Family, but also with the M6800 EXORciser. This versatile design tool provides a system to develop and debug the hardware/software system and to troubleshoot production hardware. Advantage can also be taken of the EXORciser's AROM/PROM programming capability and optional I/O modules.

- 2048 bytes of static random access memory
- User selectable base address
- EXORciser and Micromodule Family bus compatible



Power Requirements Memory Size Memory Organization Base Address Selection

Micromodule Bus Address Bus Data Bus Input Output Control Bus Operating Temperature Physical Characteristics Width X Height Board Thickness Connector 86-Pin Bus Connector +5 Vdc ± 5% @ 1.5 A (max) 2048 bytes of static random access memory Two 1K X 8-bit groups Jumper selectable in 2K byte increments from 0000_{16} to F800₁₆. Delivered modules are preaddressed to 7800₁₆.

TTL-compatible buffered input

TTL-compatible buffered input Three-state TTL-compatible buffered output TTL-compatible buffered input 0° to 70° C

9.75 in. X 6.000 in. 0.062 in.

Stanford Applied Engineering SAE-43D/1-2 or equivalent

Specifications subject to change without notice.

PRODUCT ORDERING INFORMATION

Use the part number listed below when ordering the 2K Static RAM Module.

PART NO. M68MM06 DESCRIPTION 2K Static RAM Module





M68MM08, 8A MICROMODULE MICRObug MONITOR/DEBUG

MICROMODULE 8, 8A

Micromodule M68MM08/08A provides the users of Micromodules with a system software and hardware development and debugging capability. Micromodule MM08A is a firmware ROM containing the MICRObug monitor/debug functions, and is intended for use with Monoboard Microcomputer M68MM01A or M68MM01A2, which contains its own serial communications port. Micromodule MM08 consists of the MICRObug ROM and an MEX6850 Asynchronous Communications Interface Adapter (ACIA) module, and is intended for use with Micromodules MM01 or MM02.

FEATURES

- User-interactive program
- Provides 13 user commands as follows:
 - Load formatted tape
 - Open memory locations; display, change contents
 - Print/punch dump
 - Display MPU Register contents
 - Set communications speed
 - Set Breakpoints
 - Remove one Breakpoint
 - Remove all Breakpoints
 - Print all Breakpoints
 - Continue program from current location
 - Go to specified location and begin program execution
 - Execute next instruction only
 - Trace N instructions
- MICRObug source code listing provided
- Co-resident Assembler/Editor available (M68MAE6813)

ORDERING INFORMATION

The following table identifies the options of the MICRObug Monitor/Debug Micromodule. For further information, contact your local sales office.

PART NO.	DESCRIPTION
M68MM08	Consists of the MICRObug ROM and MEX6850 used with M68MM01 and M68MM02
M68MM08A	Consists of MICRObug ROM used with M68MM01A or M68MM01A2

MM08/8A DESIGN REFERENCE

	COMMAND	DESCRIPTION	COMMAND	DESCRIPTION
	L	LOAD FORMATTED TAPE		
	M XXXX	OPEN MEMORY LOCATION XXXX	T XXXX	TRACE XXXX INSTRUCTIONS.
	P	PRINT/PUNCH DUMP.	G XXXX	GO TO LOCATION XXXX AND
	R			BEGIN EXECUTION.
	SX	SET SPEED FOR FIRMWARE	D	DELETE ALL BREAKPOINTS
COMMANDS		S1 = 10 CPS, S3 = 30 CPS	u xxxx	REMOVE BREAKPOINT AT XXXX.
	8	PRINT BREAKPOINTS		
	c	CONTINUE PROGRAM EXECUTION FROM	¥	SET A BREAKPOINT AT AAAA.
	l	EVECUTE NEXT INSTRUCTION ONLY	MICRObug PR	OMPT IS AN ASTERISK
		EXECUTE NEXT INSTRUCTION ONLY.		
	ADDRESS DESCRI	PTION	٦	
	FC44 ENTER	MICRODUG SAME ENTRY AS RESET		
	FC66 ENTER	MICROBUG WITHOUT RESETTING ACIA AND		
	TRAC	ECONSTANTS		
USEFUL	FD26 OUTPUT	ONE ASCII CHARACTER FROM A REGISTER		MICROBUG MEMORY MAP
	FOID INPUT C	DNE ASCII CHARACTER INTO A REGISTER		
MICRObug		TERMINATED BY 04 IN THE DATA STRING	HIC	NDbug MICRObug
ROUTINES	FD96 OUTPU	FOUR HEX CHARACTERS POINTED TO BY THE		FCBD
	INDE	CHEGISTEN FOLLOWED BY A SPACE		
1	INDEX	REGISTER FOLLOWED BY A SPACE		6409
1	FE60 OUTPU	CR LF FOUR NULLS - AND THE CONTENTS OF		ACIA
	THE			
	PEBB OUTPU	THE CONTENTS OF THE STACK		B408
		CAN SET HIS OWN INTERRURT	ור	
	VECTORS R	AN SET HIS OWN INTERNOFT		
INTERRUPT	OF THE FOL	LOWING MEMORY LOCATIONS:		834 F
VECTORS				
1	N	IMI 0386, 0387		
	1	RQ 0380, 0381		0380
				
	THE STARTING	ADDRESS FOR THIS ROUTINE IS IN		
BUNCH/88847	MEMORY LOCA	ATIONS 0382, 0383; THE ENDING		
	AUDHESS IS A	1 0384.0385		
ROUTINE	BE SURE THAT	THE SELECTED BAUD RATE ON MM01A		
	OR THE ACIA N	IODULE MATCHES THE BAUD HATE OF		
				· · · · · · · · · · · · · · · · · · ·
		e · · · · · · · · · · · · · · · · · · ·		l a b'
1	L. L		r	
	i			
	· ·	a a		
	:			الا لريكة (
	``			
	USING MM	38 WITH MM01	USING	MM08 WITH MM02 000300000
	1 SET ACIA MODULE AL A) CUT THE CONDU		A) CUT THE C	ONDUCTOR DETWEEN EIS AND
INSTALLING	B) ADD A JUMPER I	BETWEEN E17 AND E25 0	B) ADD A JUR	PER BETWEEN E17 AND E25
	2 INSERT MICROBUG RC MINUS		2 INSERT MICRO	NUG RON INTO SOCKET U23 ON
MICRObug	3 VERIFY THAT TERMIN NORMAL OPERATION		3 REMOVE ALL J	INPERS FROM SOCKET US. MINDA
	WITH A DEBUG MODE		AVAIL ABLE FOR	SCRATCHPAD
	RAM ON BUDT FOR S	CRATCHPAD		<u>`</u> /
	1			
	10001A/10001A2			
	11 000	1.) [] [] [] []	US	ING MMOBA WITH MMO1A
1	• • · · · · ·			SEAT MICRONUS DOM INTO POCKET
	L L			7
			2. M	CRObug USES LOCATIONS 0380-03FF
		<u></u>		THE IK RAM ON MM01A FOR
	\	H		
			1	



M68MM09E.

CMOS-RAM MODULE

The M68MM09E4 (M68MM09E2) are Micromodules/EXORciser bus compatible and provide 4096 x 8-bit (2048 x 8-bit) of non-volatile random access memory.

The Micromodule 9 includes:

- TTL Voltage compatibility
- 4K x 8 (alt. 2K x 8)-bit of Static CMOS Memory
- On board rechargeable batteries with charging circuitry
- 30 days minimum data retention time
- Switch selectable base location address (4K increments)
- Switch selectable RAM/ROM capacity
- Bus interface drivers
- 32 (16) CMOS 1024 x 1 bit / 18 pin RAM Components

MICROMODULES

CMOS – RAM MODULES

ORDERING INFORMATION

M68MM09E2 2K x 8-bit CMOS-RAM Module

M68MM09E4 4K x 8-bit CMOS-RAM Module



M68MMO9E

Specification		Value
On board memory:	M68MM09E2 M68MM09E4	2048 Bytes 4096 Bytes
Bus:	Address Data Control	TTL Voltage compatible Three-state TTL voltage compatible TTL Voltage compatible
Minimum data retention Battery recharging tim On board batteries MPU Cycle time Power requirement Operating temperature Dimensions (WxHxT) PC board thickness	on time (4K Bytes) e	30 Days with fully bharged battery 24 hours for fully discharged battery Two Cd-Ni 1.2 Volt/0,5 Ah. 1 μs +5 Vdc 350 mA 0 °C to 50 °C 9.75" x 5.75" x 0.71" (248 mm x 146 mm x 18 mm) 0.06" (16 mm)

MOTOROLA Semiconductor Products Inc. __

MICROSYSTEMS

MOTOROLA M68MM11 MICROMODULE RS-232-TO-TTY ADAPTER

MICROMODULE 11

Micromodule M68MM11 provides a translation from the RS-232 serial data output port of Micromodule M68MM01, M68MM01A, or M68MM01B to the 20 mA neutral current loop signals required by an ASR33 Teletypewriter (TTY). The TTY data terminal shall be configured for automatic reader/punch control, full-duplex operation, and 20 mA neutral current loop operation. This Micromodule can also be used to provide these same functions for EXORciser II.

- Translates RS-232 serial data input/output to 20 mA neutral current loop data input/output
- Compatible with Micromodules 1A, 1A2, 1B1, and with EXORciser II
- 48" Micromodule interconnecting cable
- Housed in 7.5" x 4.5 x 1.0" high impact strength plastic case



M68MM11 MICROMODULE



PRODUCT ORDERING INFORMATION

The following table provides ordering information for Micromodule 11. For further information, contact your local sales office.

PART NO. M68MM11 DESCRIPTION

Micromodule 11 – RS-232-to-TTY adapter module


M68MM13A, 13B MICROMODULE DIGITAL OUTPUT (CONTACT CLOSURE)

MICROMODULE 13A, 13B

Micromodule M68MM13A and M68MM13B are digital output (contact closure) microperipheral boards to be used with Motorola M6800 microcomputer systems. The M68MM13A has 16 digital output channels, while the M68MM13B has 32 digital output channels.

Relays are used in both the M68MM13A and 13B to provide high isolation for systemto-microcomputer and channel-to-channel transient protection. The relay contacts are protected from high voltage transients, that are encountered in industrial switching circuits, by the use of varistors across the contacts.

FEATURES

- Completely isolated digital output microperipheral (contact closure) on a board
- High isolation for system-to-microcomputer (600 Vdc) and channel-to-channel (300 Vdc)
- Low output impedance for high current drive
- 16 digital output channels (Micromodule 13A)
- 32 digital output channels (Micromodule 13B)
- On-board inductive load transient protection
- Full on-board address selection
- Micromodule and EXORciser bus compatible



GENERAL DESCRIPTION

Micromodules 13A and 13B microcomputer peripheral boards provide 16 or 32, respectively, digital output channels used to isolate the microcomputer from the system being controlled. Each output is isolated from the microcomputer bus up to 600 Vdc and from channel-to-channel up to 300 Vdc. In addition, since each channel is isolated, the voltage switched by each line is not critical and ground loops are avoided. Varistors are used to protect each reed relay contact by suppressing high voltage transients such as those encountered in inductive circuits.

These modules appear as memory locations to the user. Data written in the data bus controls the status of each output ("1" to close and "0" to open). Any memory write command may be used, with each command controlling the status of eight channels. Because the address block occupied by each module is user selectable, it can be placed anywhere in memory.



SPECIFICATIONS

Number of Channels	16 for M68MM13A
	32 for M68MM13B
Relay Output Specifications:	
Rated Load	10 Watts (max), resistive
	0.5 Amps (max), resistive
	28 Vrms (max), resistive
Transient Protection (MOV)	250 mW continous
	30 Watt-seconds discharge capacity
Operation	10 ⁶ operations (min)
	250 μ s actuate time
	250 μ s de-actuate time
	150 µs bounce time
Isolation	600 Vdc, output-to-microcomputer bus
	300 Vdc, output-to-output
Physical Characteristics	
Width	9.75 in.
Height	6.00 in.
Board Thickness	0.062 in.
Connectors	
Microsystem bus	Stanford Applied Engineering
	SAE-43D/1-2 or equivalent
Output Ports	3M type 3415-0001 or equivalent

PRODUCT ORDERING INFORMATION

The following table provides the ordering information for Micromodules 13A and 13B. For further information, contact your local sales office.

PART NO. M68MM13A

M68MM13B

DESCRIPTION Micromodule 13A – 16 digital outputs (contact closures) micromodule

Micromodule 13B – 32 digital outputs (contact closures) micromodules



M68MM13C, 13D MICROMODULE DIGITAL INPUT (OPTICALLY ISOLATED)

MICROMODULE 13C, 13D

Micromodules M68MM13C and 13D are digital input microperipheral boards designed to be used with Motorola M6800 microcomputer systems. The microperipheral boards are electrically and mechanically compatible with Motorola's Micromodules and EXORciser development system. These micromodules have 24 channels of optically isolated digital input.

Module M68MM13C senses the user-supplied input voltage to determine if the input is read as a data one (greater than 17 V) or as a data zero (less than 4 V). Module M68MM13D provides an on-board isolated dc/dc converter to supply the necessary wetting current to sense user-supplied contact closures as inputs.

These boards appear as memory locations to the user. Data read on the data bus monitors the status of each input. Each Read command monitors the status of eight channels. Address bits A0 and A1 select which set of eight inputs is monitored. The remainder of the address lines are used to select the board itself. Because the address block occupied by each board is user selectable, it can be placed anywhere in memory.

FEATURES

- Completely isolated digital input microperipheral on a board
- High isolation for system-to-microcomputer (600 Vdc) and channel-to-channel (300 Vdc)
- 24 channels of optically isolated voltage inputs (Micromodule 13C)
- 24 channels of optically isolated contact closure inputs (Micromodule 13D) on-board isolated dc/dc converter provides wetting current
- Area provided for user-supplied debounce and ac sense circuitry
- Full on-board address selection
- Micromodule and EXORciser bus compatible



GENERAL DESCRIPTION

Micromodules 13C and 13D provide 24 optically isolated digital input channels for use with Micromodule-based systems or with the EXORciser. Micromodule 13C is designed for use with voltage inputs (wet relay contacts), while Micromodule 13D is designed for dry relay contacts. Micromodule 13D may also be modified by jumper selection to operate with voltage or contact closure inputs in any combination. Inputs to each module are arranged in groups of eight channels. Each input is isolated from the microcomputer bus up to 600 Vdc and from channel-to-channel up to 300 Vdc. In addition, since each channel is isolated, the voltage switched by each line is not critical and ground loops are avoided.

Both Micromodules are addressed like memory. Each input channel is one memory bit and any read command may be used ("0" is open and "1" is closed). Each read command inputs the status of eight channels. Because the address block occupied by each module is user selectable, it can be placed anywhere in memory.



SPECIFICATIONS

Number of Channels	24, Voltage Input for M68MM13C
	24, Contact Closure for M68MM13D
Optically Isolated Input Specificat	tions
Voltage Input	
(Data = One)	Greater than 17 V
(Data = Zero)	Less than 4 V
Maximum Input	168 Vrms (max)
	84 Vdc (max)
Contact Closure Input	On-board, isolated dc/dc Converter supplies wetting current supply (M68MM13D only)
Isolation	600 Vdc, input-to-microcomputer bus 300 Vdc, input-to-input
Physical Characteristics	
Width	9.75 in.
Height	6.00 in.
Board Thickness	0.062 in.
Connectors	
Microsystem bus	Stanford Applied Engineering
	SAC-43D/1-2 or equivalent
Input ports	3M type 3415-0001 or equivalent

PRODUCT ORDERING INFORMATION

The following table provides the ordering information for Micromodules 13C and 13D. For further information, contact your local sales office.

PART NO.	DESCRIPTION
M68MM13C	Micromodule 13C — optically isolated digital input module
	24 voltage input channels
M68MM13D	Micromodule 13D — optically isolated digital input module
	24 contact closure input channels



M68MM15A/15A1 MICROMODULE HIGH-LEVEL A/D MODULE

MICROMODULE 15A,15A1

Micromodules 15A/15A1 are printed circuit board modules with which high-level analog data may be acquired and converted into a digital format for storage, transmission, or computation. This capability is commonly needed in data logging, industrial automatic test equipment, and a wide variety of industrial control applications.

Micromodules 15A/15A1 accept analog input voltages ranging from 500 mV to 10 volts full scale, and converts them with nominal 12-bit resolution into a digital representation. Micromodule 15A provides 16 single-ended or 8 differential input channels while Micromodule 15A1 offers 32 single-ended or 16 differential input channels.

As with any M6800-based I/O devices, Micromodules 15A/15A1 and their registers are treated as memory by the system microprocessor since provision is made on board for decoding the 16 address bus signals. An address selection socket allows the required unique base address to be established for the modules through the use of appropriate jumpers.

Micromodules 15A/15A1 are bus compatible with the total Micromodule Family and all Motorola development systems, including the 2.0 MHz EXORciser II. This universality gives the user his choice of many tools with which to develop and debug his system software and hardware.

FEATURES

- 16 single-ended or pseudo-differential or 8 true-differential analog input channels (MM15A)
- 32 single-ended or pseudo-differential or 16 true-differential analog input channels (MM15A1)
- A/D converter of 12-bit nominal resolution
- Full scale inputs of 0 to +5 Vdc, 0 to +10 Vdc, ±5 Vdc, ±10 Vdc (strap options)
- Software programmable gain amplifier: factors of X1, X2, X4, or X8
- Software section of operating mode: Halt during conversion, Interrupt at end of conversion, software or external trigger start of conversion
- Single +5 Vdc operation, on-board dc-to-dc converter provides ±15 Vdc
- · Address, data and control bus buffers for interface with EXORciser/Micromodules



GENERAL DESCRIPTION

Micromodule 15A/15A1 provides the capability for converting high-level analog signals into a 12-bit representation. The module comprises analog input multiplexers; means (strappable option) for operating with single-ended, pseudo-differential or truedifferential inputs; means (strappable option) for choosing unipolar 5 or 10 volt full scale or choosing bipolar ± 5 or ± 10 volt full scale input levels. A software programmable gain amplifier offering gain factors of X1, X2, X4 or X8; and A/D converter of nominal 12-bit resolution; a 5-volt to ± 15 -volt-dc to dc converter; and TTL compatible buffers for the system address, control, and data busses are also provided.

Use of appropriate jumpers in address select socket U10 establishes address bits A2, A3, A4, A11, A12, A13, A14 and A15 as true or false enable signals in order to set the module's base address. This may be set anywhere in the range 0500 to FD1C, hexadecimal. Sequential memory locations for the module's four addressable registers are assigned automatically when the module's base address is established. The four registers accessible to the user are used for:

- a. Gain/Mux address
- b. Command/Status address
- c. Output data, high byte
- d. Output data, low byte

Wire wrap terminals allow selection of the module's input configuration and input voltage range options. Choice of output code, straight binary or two's complement, is also made using wire wrap terminals.

Once the base address, type of analog input and output code are set for the module, the user may program each register as desired. The GAIN/MUX register provides channel selection and gain. The COMMAND/STATUS register provides the programmer with control of the mode of operation and module status information. The OUTPUT DATA registers store the data from the last conversion of the A/D.

Means of calibrating the programmable gain amplifier, adjusting the A/D converter offset and adjusting the A/D converter gain as well as troubleshooting test points are also provided on Micromodule 15A/15A1.

SPECIFICATIONS

Power Requirements	+5Vdc ±5% @ 1.2 A (max.)
Micromodule Bus Signals	
Address Bus	TTL compatible buffered input
Control Bus	TTL compatible buffered input
Data Bus	
Module Input	TTL compatible buffered input
Module Output	TTL compatible buffered output
Analog Input (P1 and P2)	
Operating (Signal plus common mode voltage)	-10.24 V to + 10.24 V
Maximum, continuous without damage	30 V
Impedance	>100 megohms
Current	1 nA (typical) at 25° C. 80 nA (max.) at 70° C.
Capacitance	10 pF (max.) off channel 600 pF (max.) differential 1200 pF (max.) single-ended
A/D Conversion	
Resolution	12 bits
Relative Accuracy (Linearity)	±0.03% FSR
Quantization Error	±1/2 LSB
3 Sigma Noise	0.01% FSR + 0.5 mV referred to input
Stability	
Tempco of Linearity	<6 PPM FSR/°C
Tempco of Gain	<13 PPM FSR/° C at Gain of 1 <30 PPM FSR/° C at Gains of 2, 4, or 8
Tempco of Offset	<25 PPM FSR/° C
Conversion Time	40 microseconds maximum
Operating Temperature	0° to 70° C
Physical Characteristics	
Width x Height	9.75 in. x 5.75 in.
Board Thickness	0.062 in.
Bus Mating Connector Types	
86-Pin Connector (1)	Stanford Applied Engineering SAC-43D/1-2 or equivalent
50-Pin Connector (2)	Viking 3VH25/1JN5 or equivalent

PRODUCT ORDERING INFORMATION

Use the part numbers below when ordering Micromodule 15A or Micromodule 15A1:

PART NO. DESCRIPTION

M68MM15A High-Level A/D Module 15A is a 16-channel single-ended input or strap selected 8-channel differential input 12-bit analog-to-digital converter.

M68MM15A1 High-Level A/D Module 15A1 is a 32-channel single-ended input or strap selected 16-channel differential input 12-bit analog-todigital converter.





M68MM15CV/15CI MICROMODULE ANALOG OUTPUT MODULE

MICROMODULE 15CV/15CI

Micromodules 15CV/15Cl are printed circuit board modules with which digital information may be converted into voltage or current for interfacing analog equipment. This function is needed to provide the display and control signals required for a wide variety of measurement and control application.

All the M68MM15CV voltage output and the M68MM15CI current output modules accept 12-bit TTL-compatible inputs for conversion and are available in versions offering from one to four channels. The output range–0 to +10 Vdc, \pm 10 Vdc, 0 to +5 Vdc or \pm 5 Vdc–of the voltage modules is selected by jumper. Output range of the current modules is 4 to 20 mAdc.

As with any M6800-based device, Micromodules 15CV/15CI and their registers are treated as memory by the system microprocessor, since provision is made on board for decoding the 16 address bus signals. An address selection socket allows the required unique base address to be established for the module through the use of appropriate jumpers.

Micromodules 15CV/15CI are bus compatible with the total Micromodule Family and all Motorola development systems, including the 2.0 MHz EXORciser II. This universality gives the user his choice of many tools with which to develop and debug his system software and hardware.



FEATURES

- One to four 12-bit Digital-to-Analog-Converter (DAC) channels per module
- Full-scale output voltages: 0 to +10 Vdc, ±10 Vdc, 0 to +5 Vdc and ±5 Vdc, each channel M68MM15CV series (strap option)
- Natural binary or two's complement input code (strap option)
- 4 to 20 mAdc output M68MM15CI series (strap option)
- Strap selectable module base memory address, 0500 to FD3F hexadecimal
- Single +5 Vdc operation, on board dc-to-dc converter provides ±15 Vdc
- Address, data, and control bus buffers for interface with EXORciser/Micromodules

GENERAL DESCRIPTION

The 15C series of Micromodules converts 12-bit digital input data into an equivalent voltage or current for output to analog equipment. Micromodules M68MM15CV1 through M68MM15CV4 provide one to four channels of analog output voltage, respectively. Micromodules M68MM15C11 through M68MM15C14, respectively, provide one to four channels of analog output current or analog output voltage.

Each module contains address bus buffers and address decoding logic for each on board DAC, data bus buffers and latches to hold a 12-bit input word, and the DAC or DACs for converting this information into an equivalent analog output.

The unique base address within the system memory map required for each on board DAC is established by the user through the installation of appropriate jumpers on an address socket on the module. The user's choice of either offset binary or two's complement as the module's input code and his choice of output polarity and range are set via wire-wrap connections between the appropriate pins on the module.

The Analog Output Modules contain provisions for calibrating reference and output voltages and output currents in order to obtain the highest accuracy for a specific application. Calibration is made using standard laboratory test equipment.

SPECIFICATIONS

Power Requirements

Micromodule Bus Address Bus Control Bus Data Bus Module Input Analog Output (voltage) Range Linearity Stability Drift@0V Drift @ Full-Scale Noise (3 sigma with 100 kHz filter) Output Impedance **Output Capacitance Output Current** Slew Rate (no external capacitance) Analog Output (current, MM15CI) Range **Compliance Voltage** ISA Standard Linearity

Stability Offset Full-Scale Noise Slew Rate **Fault Protection** Open Circuit Voltage **Reverse Polarity Overvoltage Transient** 110 Vac RMS **Operating Temperature Physical Characteristics** Width X Height **Board Thickness Bus Mating Connector Types** 86-Pin Connector (1)

50-Pin Connector (2)

+5 Vdc ±5% @ 600 mA plus 220 mA/channel (max) TTL compatible buffered input TTL compatible buffered input TTL compatible buffered input Strap selectable; 0 to +10 V, $\pm 10 V$, $0 \text{ to } +5 \text{ V} \pm 5 \text{ V}$ 0.012% 40 ppm FSR/^oC (max) 50 ppm FSR/OC (max) 1 mV RMS 0.2Ω (max) at dc 750 pF (max) ±5 mA (max) 10 V/microsecond (max) 4 to 20 mAdc 9 V Type 4, non-isolated Class L with internal supply Class U with external supply 0.01% 40 ppm FSR/^oC (max) 55 ppm FSR/OC (max) 1 µA RMS 2 mA/microsecond (min) Loop Supply Voltage No damage for less than - 200 Vdc No damage for less than +200 Vdc No damage for at least 5 minutes 0° to 70°C

9.75 inches \times 5.75 inches 0.062 inches

Stanford Applied Engineering SAC-43,D/1-2 or equivalent Viking 3VH25/1JN5 or equivalent

PRODUCT ORDERING INFORMATION

Use the part numbers below when ordering Micromodule 15CV/15CI.

PART NO.	DESCRIPTION
M68MM15C∨1	High-Level Voltage D/A Module 15CV1 is a single-channel, 12-bit digital-to-analog converter of strap selectable unipolar or bipolar, 5 or 10 Vdc output with zero adjust and full-scale adjust potentiometers.
M68MM15CV2	High-Level Voltage D/A Module 15CV2 is a dual-channel version of Micromodule 15CV1.
M68MM15CV3	High Level Voltage D/A Module 15CV3 is a three-channel version of Micromodule 15CV1.
M68MM15CV4	High-Level Voltage D/A Module 15CV4 is a four-channel version of Micromodule 15CV1.
M68MM15C11	Current D/A Module 15CI1 is a single-channel, 12-bit digital-to-analog converter of strap selectable 4 to 20 mAdc output or unipolar or bipolar 5 or 10 Vdc output with zero adjust and full-scale adjust potentiometers. The module has a 9-volt compliance voltage and the current output will meet ISA type 4 non-isolated current transmitter requirements.
M68MM15CI2	Current D/A Module 15C12 is a dual-channel version of Micromodule 15C11.
M68MM15CI3	Current D/A Module 15CI3 is a three-channel version of Micromodule 15CI1.
M68MM15C14	Current D/A Module 15CI4 is a four-channel version of Micromodule 15CI1.





M68SAC1

POLYVALENT DEVELOPMENT SYSTEM

STAND-ALONE COMPUTER







STAND-ALONE COMPUTER

The M68SAC1 is a complete computer system that fits on a single printed circuit board, thus providing significant benefits in cost and size over multiboard systems.

The crystal controlled clock circuit provides the Stand-Alone Computer with the capability of working with dynamic memories and slow memories. The clock circuit also generates the basic timing signal used by the module's baud rate generator.

By setting jumpers, the user can tailor the module to work in different configurations to economically suit his needs.

- Four 8-bit parallel Input/Output Ports and Control Lines for Peripheral Interfacing
- Two asynchronous Input/Output Ports with one RS232.C/TTL/-TTY Current Loop interface.
- 384 bytes of RAM
- Three MCM68708 or equivalent AROM/ROM Sockets:
- One MCM6830 ROM Socket
- 921.6 KHz on-board crystal controlled clock generator
- No restriction on Interrupt capability
- On board real-time clock capability
- Four jumper selectable vectors addresses.
- Fully buffered Three-State Bus Connector
- Fully compatible with all EXORciser modules

By adding options, the Stand-Alone Computer can be upgraded to an Autonomous Development System.

M68SAC1

MODULE SPECIFICATIONS

.....

Specification		Value				
Memory Size Capability		65, 536 bytes maximum.				
On Board Memory Size		384 bytes of RAM 3 x 1 K-byte MCM68708 compatible AROM/ROM Socket 1 x 1 K-byte MCM6830 compatible ROM socket				
Memory locations available expansion	e for external	44 K-byte: 0000 to 7FFF 9000 to 9FFF B000 to CFFF				
Word Size	Data Address Instruction	8 bits 16 bits 8, 16, or 24 bits				
Instruction Set		72 variable length instructions				
Interrupts		Maskable and non-maskable real-time interrupts; Software interrupt				
Clock Signal		921.6 KHz				
Address Bus Data Bus Control Bus		Three-state TTL voltage compatible Three-state TTL voltage compatible TTL voltage compatible				
MC6820 Peripheral Interface Adapter Lines MC6850 Asynchronous Communication		TTL voltage compatible* TTL voltage compatible*				
Serial Transfer Rate		110, 134.5, 150, 200, 300, 600, 1200, 1800, 2400, 3600, 4800, 7200, 9600 baud				
Terminal interface		RS232.C, TTL or 20 mA Current-Loop				
Power requirements		+ 5 Vdc at 1,5 A + 12 Vdc at 200 mA - 12 Vdc at 200 mA - 5 Vdc on board converter				
Operating temperature		0° to 70 °C				
Dimensions Width Height Thickness PC Board Thickness		248 mm 9.75 in. 165 mm 6.5 in. 13 mm 0.5 in. 1.6 mm 0.062 in.				

*See MC6820 and MC6850 data sheets for specifications on these signals

MOTOROLA Semiconductor Products Inc. __



DISPLAY INTERFACE MODULE

The DIM is a complete alpha-numeric interface to a CRT monitor. M68DIM1-M68DIM2 are 16 lines of 32 characters interfaces and include HF modulator allowing to connect any ordinary TV display (European standards). The M68DIM6 is a 16 lines by 64 characters interface with an horizontal magnifier feature allowing to display 25 to 64 characters per line on the full width of the screen (controlled by an external 10K ohm linear potentiometer) The DIM includes a one page memory, an ASCII character generator and a video signal generator. While the one page memory is automatically accessed by the character generator, it can be normally accessed by a computer for reading and writing as the module emulates a standard 512/1024-byte RAM module beginning at address C000.

- Composite 625 lines positive or negative video signal generator
- One page memory
- Black-on-White or White-on-Black Display capability
- Fully buffered Three-State bus connector (EXORciser, PDS and Micromodules compatible)
- Hardware Top-of-Page pointer
- Jumper selectable base address
- Fully independant display refresh
- 128-character set

Options:

	M68DIM1	M68DIM2	M68DIM6
Page	16 lines of 32	16 lines of 32	16 lines of 25 to
Format	characters	characters	64 characters
Memory capacity	512-byte	512-byte	1024 byte
нғ			
modulator	55.25 MHz (channel E3, VHF)	591.25 MHz (channel E36, UHF)	N.A.

M68DIM.

POLYVALENT DEVELOPMENT SYSTEM DISPLAY INTERFACE MODULES







M68DIM.

Specification	Value
On board memory	512 bytes (X000* to X1FF)/1024 bytes (X000* to X3FF)
Address Bus Data Bus Control Bus	TTL voltage compatible Three-state TTL voltage compatible TTL voltage compatible
Video signal HF signal (M68DIM1 and M68DIM2)	75Ω, 0.5V, composite, 625 lines positive or negative modulation 60Ω, 5 mV, 55.25/591.25 MHz
Page size Character generator	16 lines of 32 characters 96 ASCII characters, 32 Greek characters, 7 x 9 matrix Character-per-character Selectable (8th bit) white-on-black or black-on-white display.
Power Requirements	+5 Vdc at 1.5 A +12 Vdc at 70 mA
Operating temperature	0°C to 55°C
Dimensions Width Height Thickness	248 mm 9.75 in. 165 mm 6.5 in. 27 mm 1.1 in.
PC Thickness	1.6 mm 0.062 in.

Recommended Firmware

M68IOS1 The Input/Output Supervisor provides an efficient means of driving the Display Interface Module. See M68IOS1 Datasheet for detailed description.

MCM6571 CHARACTER GENERATOR PATTERN

N 1	AO	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	,,,,,
A6 . A	~	06 00	04 00	D6 D0	D6 D0	06 00	00 0C	06 00	06 U0	08 00	00 BC	D6 D0	D4 D0	06 00	06 00	08 00	04 00
000	R14																2000 2002 2002 2002 2002 2002 2002 200
001	P 14						220000r 5355760 00001.00 00001.00 00001.00 000000 0000000 0000000 0000000 000000						1.22135 1.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1			2020000 9602000 202000 202000 202000 102000 102000 102000	
010	P14																
011	a.																
100	a.													00,400 00,000000			
101	P																
110 																	
 	н .				•												
	- (ю	O Ŗ	OLA	1 50	em	icol	ndu	icto	or P	roa		ts I	nc.	n the builton



5" DISPLAY MONITOR

The M68MDM1 modular 5 inch display provides versatile performance features, contained on plug-in boards and modules, and placed in a compact chassis that fits right into terminals, which require a small, distinctly readable display.

Solid State: All components (except the picture tube) are completely transistorized.

Signal Inputs: Composite video.

DC Power: The M68MDM1 operates on 12V DC at less than one amp, making it independent of international power considerations. Resolution: Video response to 12 MHz and the excellent geometry and small spot size of the picture tube combine to assure 650-line horizontal resolution for sharp picture detail.

Seviceability: 99% of the module circuitry is contained on two easily removable printed circuit boards for simple, expedient field maintenance.

POLYVALENT DEVELOPMENT SYSTEM

5" DISPLAY MONITOR





Specification	Value		
Picture tube diagonal viewing area deflection angle phosphor	5′′ (127 mm) 13 sq. in. (84 cm ²) 55° P4		
Input signal composite video	0,5V to 2,5V, 75\$2, negative modulation		
Video response	3dB, 10 Hz to 12 MHz		
Resolution center corners Geometric distortion/linearity	650 lines 500 lines less than 2º/o		
High Voltage	9,5 KV at 50 µA beam current, nominal		
Horizontal blanking interval	11 µs required		
Scanning frequency horizontal vertical Power Recurrement	15 720 Hz ± 500 Hz 50 Hz 12 Vdr. at 900 mA		
Operating temperature	0°C to 55°C		
Dimensions height width depth	117 mm 131 mm 234 mm		
Weight	1.6 Kg (Net)		



ACCESSORIES

M68DMC1

Display cabinet for 5" CRT





9" DISPLAY MONITOR

The M68MDM9 modular 9 inch display provides versatile performance features, contained on plug-in boards and modules, and placed in a compact chassis that fits right into terminals, which require a distinctly readable display.

Solid State: All components (except the picture tube) are completely transistorized.

Signal Inputs: Composite video.

DC Power: The M68MDM9 operates on 12V DC at less than one amp, making it independent of international power considerations. Resolution: Video response to 12 MHz and the excellent geometry and small spot size of the picture tube combine to assure 650-line horizontal resolution for sharp picture detail.

Seviceability: 99% of the module circuitry is contained on two easily removable printed circuit boards for simple, expedient field maintenance.



9" DISPLAY MONITOR





ACCESSORIES

M68DMC9

Display cabinet for 9° CRT

SPECIFICATIONS

Specification	Value				
Picture tube					
diagonal	9" (228 mm)				
viewing area	44 sqn 1284 cm ² 1				
deflection angle	90				
phosphor	· · · · · · · · · · · · · · · · · · ·				
Input signal					
composite video	0.5V to 2,5V, 7511 negative endotation				
Video response	3dH 10 Hz to 12 MHz				
Resolution					
center	650 lines				
corners	500 (0.03)				
Geometric distortion linearity	less than 20 o				
High Voltage	9,5 KV at 50 µA beam current, nominal				
Horizontal blanking interval	11 µs required				
Scanning frequency					
horizontal	15 720 Hz 1 500 Hz				
vertical	50 Hz				
Power Requirement	12 Vdc at 000 mA				
Operating temperature	0°C to 55°C				
Dimensions					
height	184 mm				
width	241 mm				
depth	241 mm				
Weight	3 6 Kg (Net)				



MOTOROLA DC Power Supplies Series Regulated Triple Output

- Remote Sensing on +5 V
- Foldback Current Limiting on All Outputs with Automatic Recovery
- Overvoltage Protection on All Outputs
- 50°C Full Load Rating
- (70% of Rated Current at 70°C)
- Convection Cooled
- Excellent Ripple and Regulation Parameters
- One-Year Warranty
- 100% Burn-In
- Open Frame Construction
- Designed with All Metal Hermetically-Sealed Output Transistors
- Aluminum Heat Sink and Chassis
- 50 µ sec Transient Response
- No Voltage Overshoot on Turn-On, Turn-Off or Power Failure
- Integrated Circuit Regulation
- Fully Isolated Independent Outputs for Either Positive or Negative Operation
- Reverse Voltage Diode Protection on All Outputs

These triple output power supplies are designed to provide +5 volts dc at 2, 4, or 6 amps, respectively, for microprocessors and other IC logic, ±9 to ±12 volts dc at 0.3, 0.7, and 1.0 amps, respectively, for memory systems, operational amplifiers, A-to-D converters and other analog systems.

SUBSYSTEMS

PLT800

PLT810

PLT820

Throughout the design cycle particular attention was given to thermal layout, resulting in a unit featuring conservative ratings and inherent reliability. Each supply is capable of providing rated load current on all three outputs simultaneously at 50°C ambient.

Specifications

AC Input (Single Phase)	115 Vac ±10%, fully rated fro	m 47 to 63 Hz, with jumper option	n for 230 Vac ±10% input.				
Device Number	PLT800	PLT810	PLT820				
DC Output (Rated Load)	+5 Vdc ±0.5 Vdc @ 2 A	+5 Vdc ±0.5 Vdc @ 4 A	+5 Vdc ±0.5 Vdc @ 6 A				
	±9 to ±12 Vdc @ 0.3 A	±9 to ±12 Vdc @ 0.7 A	±9 to ±12 Vdc @ 1.0 A				
	±9 to ±12 Vdc @ 0.3 A	±9 to ±12 Vdc @ 0.7 A	±9 to ±12 Vdc @ 1.0 A				
Short-Circuit Current	+5 Volt output -	+5 Volt output —	+5 Volt output -				
	0.6 A max	1.25 A max	1.8 A max				
	±9 to ±12 Volt outputs —	±9 to ±12 Volt outputs -	±9 to ±12 Volt outputs —				
	0.15 A max	0.3 A max	0.4 A max				
Load Regulation	0.1% max (no load to full loa	d) — All outputs					
Line Regulation	±0.1% max (±10% Line Varia	tion) — All outputs					
Output Ripple	1.5 mV RMS max, 5 mV P-P	1.5 mV RMS max, 5 mV P-P max					
Temperature Coefficient	0.025%/°C max	0.025%/°C max					
Overvoltage Protection	Provided on all outputs. The +5 Volt output is set at 6.2 Vdc ±0.4 Vdc.						
-	The ±9 to ±12 Volt outputs an	re set at 13.7 Vdc ±1.1 Vdc.					
Isolation	1500 Vac applied input to out	put, input to chassis, output to ch	assis.				
Remote Sensing (+5 V output only)	Compensation for up to 0.5 Vdc drop in interconnecting leads.						
Transient Response	Output voltage will recover within regulation limits in 50 μ sec max in response to a 50% load step.						
Ambient Temperature	Operating: 0°C to +50°C at	t full rated load, derated linearly to	o 70% at +70°C.				
	Storage: -40°C to +85°C						

DC Power Supplies PLT800, PLT810, PLT820

Model Number	Output Voltage	Output Current (Amps)
PLT800	+5	2 0
	±9 to ±12	03
	±9 to ±12	03
PLT810	+5	4.0
	±9 to ±12	0.7
	±9 to ±12	07
PLT820	+5	6.0
	±9 to ±12	10
	±9 to ±12	10

Outline Drawings



DC Power Supplies PLT800, PLT810, PLT820



MOTOROLA DC Power Supplies Series Regulated Triple Output

SUBSYSTEMS

PLT840 PLT841

- Remote Sensing on +5 V
- Foldback Current Limiting on All
- Outputs with Automatic Recovery
- Overvoltage Protection on All Outputs
 50°C Full Load Rating (with 50 CFM)
- forced air cooling) (70% of Rated Current at 70°C)
- Eight Millisecond Hold Up Time After Line Drop Out (PLT841)
- Fully Isolated Outputs
- Excellent Ripple and Regulation Parameters
- One-Year Warranty
- 100% Burn-In
- Open Frame Construction
- All Metal Hermetically-Sealed Output Transistors
- Aluminum Heat Sink and Chassis
- 50 µ sec Transient Response
- No Voltage Overshoot or Undershoot on Turn-On, Turn-Off or Power Failure
- Integrated Circuit Regulation

These triple output power supplies are designed to provide +5 volts dc at 15 amps for microprocessors and other IC logic, +12 volts and -12 volts at 2.5 amps and 1.5 amps, respectively, for

memory systems, operational amplifiers, A-to-D converters and other analog systems. Throughout the design cycle particular attention was given to thermal layout, resulting in a unit

featuring conservative ratings and inherent reliability.

Specifications

AC Input (Single Phase)	95 to 125 Vac, fully rated	from 47 to 420 Hz, with jumper of	option for 190 to 250 Vac input.
DC Output (Rated Load)	Rated Load with 50 CFM	forced air cooling:	
	+5 Vdc @ 15 Amps	+12 Vdc @ 2.5 Amps	-12 Vdc @ 1.5 Amps
Adjustment Range	+5 Volts ±0.5 Vdc	+12 Volts ±0.5 Vdc	12 Volts ±0.5 Vdc
Load Regulation	0.1% max (no load to full	load) - All outputs	
Line Regulation	For Full Input Voltage Va	riation:	
	+5 Vdc ±0.1% max	•12 Vdc ±0.05% max	12 Vdc ±0.05% max
Output Ripple	2 mV RMS max, 10 mV	P-P max (+5 Volt supply)	
	1 mV RMS max, 5 mV P	-P max (±12 Volt supplies)	
Temperature Coefficient	0.05%/ (Cmax		
Overvoltage Protection	Provided on all outputs.	The +5 Volt output is set at 6.2 Vo	te ±0.4 V de
	The +12 Volt outputs are	set at 13.7 Vdc ±1.1 Vdc.	
Short-Circuit Current	+5 Volt output - 5.0 Am	ps max	
•	·12 Volt output - 0.8 Ar	nps max	
	-12 Volt output - 0.5 An	ips max	
Hold Up Time (PLT841 only)	8.0 ms @ 95 Vac input lin	e and max rated load - All outp	uts loaded simultaneously
Isolation	1500 Vac applied input to	output, input to chassis, output t	o chassis
Remote Sensing (+5 V output only)	Compensation for up to 0	5 Vdc drop in interconnecting lea	ids.
Transient Response	Output voltage will recove	r within regulation limits in 50 µ so	ec max in response to a 50% load step
Ambient Temperature	Operating: 0 C to +50 C a	t full rated load, derated linearly t	6 70% at +70. Conser derating curve
-	Storage: 40 C to -85 C		-

DC Power Supplies PLT840, PLT841



DERATING CURVE

Curve 1 — with 50 CFM Forced Air Cooling Curve 2 — Convection Cooling

Outline Drawings



3-69

4

DC Power Supplies PLT840, PLT841





Inis series of devices is specifically designed to provide reliable solid-state switching of high power ac loads. Units feature a choice of 120 or 240 Vac, 60 Hz line voltage ratings and output current ratings of either 5 or 10 amperes. All devices are optically isolated and utilize zero voltage turn-on and zero current turn-off to minimize line voltage transients. In addition, particular attention has been given to improving input characteristics.

These units are ideally suited for applications requiring interface from digital logic families to ac loads such as solenoids, motors, transformers, lamps, heaters, timers, etc. Typical applications include machine tool control, computer peripherals, process control, traffic control, business machines, heating controls, automatic test equipment and sequential power control circuits.

Electrical Specifications

Input Specifications	i (at -40	°C to +80	°C unless	otherwise	specified)
----------------------	-----------	-----------	-----------	-----------	------------

e specifica/		
Min	Max	Units
3	32	Vdc
-	5.0	mA
-	3.0	Vdc
1.0	-	Vdc
10*	-	Ohms
-	10	pF
50	-	Vdc
1500	-	Vac (RMS)
		60 Hz
d)		
-	5	Amps (RMS)
-	10	Amps (RMS)
-	140	Vac (RMS)
-	280	Vac (RMS)
47	70	Hz
-	5	A peak
-	10	Apeak
300	-	Vpeak
600	-	Vpeak
-	1.6	Vpeak
-	8	mA (RMS)
-	13	mA (RMS)
100	-	V/μs
-	8.3	ms
-	16.6	ms
-	3.0	°C/Watt
	Min 3 - - 1.0 10° - 50 1500 rd) - - 47 - 47 - - - - - - - - - - - - -	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

Solid-State Relays M120D05A, M120D10A, M240D05A, M240D10A



PART NUMBERING DEFINITIONS



Solid-State Relays M120D05A, M120D10A, M240D05A, M240D10A





The MP Series offers the same electrical characteristics in a vertical mount package featuring only a 0.68 square inch footprint.

P120D3 P240D2 P240D3

Electrical Specifications

input opcontoznono			
Parameter	Min	Max	Units
Turn-On Voltage	-	4	Vdc
Turn-Off Voltage	1	-	Vdc
Signal Input Impedance	500 Ohms	Nominal*	
Dielectric Strength (Input to Output)	1500	-	Vac (RMS) 60 Hz
Output Specifications			
Output Current Rating (See Figure 1):			
MP/P120D2, MP/P240D2	-	2	Amps (RMS
MP/P120D3, MP/P240D3	-	3	Amps (RMS
Load Voltage Rating:			
MP/P120D2, MP/P120D3	12	140	Vac (RMS)
MP/P240D2, MP/P240D3	24	280	Vac (RMS)
Frequency Range	25	65	Hz
Peak Surge Current (Single Cycle, 60 Hz):			
MP/P120D2, MP/P240D2	-	20	Amps (Peak)
MP/P120D3, MP/P240D3	-	55	Amps (Peak)
Overvoltage Rating:			
MP/P120D2, MP/P120D3	250	-	Vpeak
MP/P240D2, MP/P240D3	500	-	Vpeak
Contact Voltage Drop (at Rated Current)	-	1.6	Vpeak
Turn-On Time (60 Hz)	-	8.3	ms
Turn-Off Time (60 Hz)	-	8.3	ms
Off-State Leakage Current:			
At 140 Vac (RMS) MP/P120D2, MP/P120D3	-	5	mA (RMS)
At 280 Vac (RMS) MP/P240D2, MP/P240D3		5	mA (RMS)
Operating Temperature	-40	+100	°C

*220-Ohm Limiting Resistor in Series with Opto-Coupler Input.

Solid-State Relays P Series, MP Series

PART NUMBERING DEFINITIONS





Solid-State Relays P Series, MP Series

Dimensions



WIRING DIAGRAM





IAC5

AC INPUT-LOGIC OUTPUT ISOLATION MODULE FOR MICROPROCESSOR INTERFACING

The IAC5 AC Input Module interfaces industrial AC signaling voltages with microprocessor input circuits, while providing high impedance isolation between the two systems. These modules, together with others from the IOM5 family, provide a means of serving all the input-output requirements of a microprocessor or computer-based control system. Card level systems using IOM5 modules will serve the Motorola EXORcisor system and micromodule product line.

Features:

SPECIFICATIONS

- Solid State Reliability
- Compatible with all 5-volt logic families: CMOS, TTL, LS, NMOS and PMOS
- Directly compatible with standard microprocessor input-output requirements
- Meets UL Isolation Requirements
- Compatible Second Source Available
- New Standard Package and Pin-Outs

Rating	Value	Unit
Input Line Voltage	95 - 130	VAC
Input Current at 120 VAC Line Voltage	10	mA Maximum
Isolation Input to Output	1500	VAC (rms)
Allowable Input for No Output	1.5	mA*
Turn On Time Typical	10	ms
Maximum	20	ms
Turn-Off Time Typical	10	ins
, Maximum	20	ms
Output Transistor Breakdown Voltage	30	Volts dc
Output Current	25	mA Maximum
Output Leakage at 30 Vdc, No Input	100	μA
LED Current	10	mA
Output Voltage Drop	04	Volt dc
Logic Supply Voltage	45-60	Volts dc
	- 40 to +80	°c

SUBSYSTEM PRODUCTS

INPUT-OUTPUT MODULE









IDC5

DC INPUT-LOGIC OUTPUT ISOLATION MODULE FOR MICROPROCESSOR INTERFACING

The IDC5 DC Input Module interfaces industrial DC signaling voltages with microprocessor input circuits, while providing high impedance isolation between the two systems. These modules, together with others from the IOM5 family, provide a means of serving all the input-output requirements of a microprocessor or computer-based control system. Card level systems using IOM5 modules will serve the Motorola EXORcisor system and micromodule product line.

Features:

SPECIFICATIONS

- Solid State Reliability
- Compatible with all 5-volt logic families: CMOS, TTL, LS, NMOS and PMOS
- Directly compatible with standard microprocessor input-output requirements
- Meets UL Isolation Requirements
- Compatible Second Source Available
- New Standard Package and Pin-Outs

Rating	Value	Unit
Input Line Voltage	10-32	Volts dc
Input Current	34	mA Maximum
Isolation Input to Output	1500	Volts ac (rms)
Capacitance Input to Output	8	pF Maximum
Allowable Input for No Output	2	mA*
Turn-On Time Typical	2	ms
Maximum	5	ms .
Turn-Off Time Typical	4	ms
Maximum	6	ms
Output Transistors Breakdown Voltage	30	Volts dc
Output Current	25	mA
Output Leakage at 30 Vdc, No Input	100	μA
Output Voltage Drop 25 mA Load	04	Vdc
Logic Supply Voltage	4 5 to 6	Vdc
Logic Supply Current	12	mA Maximum
LED Current	10	mA
Operating Temperature Range	-40 to +80	°c

SUBSYSTEM PRODUCTS

INPUT-OUTPUT MODULE








OAC5

AC LOAD-LOGIC INPUT ISOLATION MODULE FOR MICROPROCESSOR INTERFACING

The OAC5 AC Output Module interfaces industrial 120 VAC loads with microprocessor output circuits, while providing high impedance isolation between the two systems. These modules, together with others from the IOM5 family, provide a means of serving all the input-output requirements of a microprocessor or computer-based control system. Card level systems using IOM5 modules will serve the Motorola EXORcisor system and micromodule product line.

Features:

SPECIFICATIONS

- Solid State Reliability
- Compatible with all 5-volt logic families: CMOS, TTL, LS, NMOS and PMOS
- Directly compatible with standard microprocessor input-output requirements
- Meets UL Isolation Requirements
- Compatible Second Source Available
- New Standard Package and Pin-Outs
- Zero Voltage Switching

Rating	Value	Unit
Line Voltage	12 to 140	VAC
Current Rating	3	Amps*
1-Cycle Surge	55	Amps Peak
Signal Input Resistance	220	\$2
Signal Pick-Up Volts	3	Volts dic
Signal Drop-Out Volts	1	Volt
Peak Repetitive Voltage	400	Volts
Maximum Contact Drop	1.6	Voits
Off State Leakage	5	mA (rms)
Minimum Load Current	20	mA
Isolation Input to Output	1500	Volts (rms)
Capacitance Input to Output	8	pF Maximum
Operating Temperature Range	-40 to +80	°c

*Derate .033 Amp/⁰C from 20⁰C.

SUBSYSTEM PRODUCTS

INPUT-OUTPUT MODULE









ODC5

SUBSYSTEM PRODUCTS INPUT-OUTPUT MODULE

DC LOAD-LOGIC INPUT ISOLATION MODULE FOR MICROPROCESSOR INTERFACING

The ODC5 DC Output Module interfaces industrial DC load voltages with microprocessor input circuits, while providing high impedance isolation between the two systems. These modules, together with others from the IOM5 family, provide a means of serving all the input-output requirements of a microprocessor or computer-based control system. Card level systems using IOM5 modules will serve the Motorola EXORcisor system and micromodule product line.

Features:

- Solid State Reliability
- Compatible with all 5-volt logic families: CMOS, TTL, LS, NMOS and PMOS
- Directly compatible with standard microprocessor input-output requirements
- Meets UL Isolation Requirements
- Compatible Second Source Available
- New Standard Package and Pin-Outs

SPECIFICATIONS

Rating	Value	Unit
Load Voltage Rating	60	Volts dc Maximum
Output Current Rating	3	Amps dc*
Off State Leakage	1	mA Maximum
Isolation Input to Output	1500	VAC (rms)
Signal Pick-Up Voltage	3	Volts
Signal Drop-Out Voltage	1	Volt dc
Signal Input Impedance	220	Ω
1 Second Surge	5	Amps Peak
Turn-On Time	500	μs
Turn-Off Time	2.5	ms
Operating Temperature Range	-40 to +80	°c

*Derate 0.033 Amp/°C from 20°C









User Insta etaliable Ju (2 Pics)

MS16

SUBSYSTEMS PRODUCTS

I/O MOUNTING SYSTEM

The MS16 is a socketed printed circuit board for mounting IAC5, OAC5, IDC5, and ODC5 Input/Output modules. The edge mounted barrier strip accommodates 3/16-inch quick connects or unterminated



SCHEMATIC

DIMENSION DRAWING

