# AR254/D

Performance of type-2, third-order systems. You can do the job with a programmable-calculator in 48 steps, or less.

# Phase-Locked Loop Design Articles

"Analyze, Don't Estimate, Phase-Lock-Loop Performance"

- Optimize Phase-Lock Loops To Meet Your Needs— Or Determine Why You Can't'
- "Suppress Phase-Lock-Loop Sidebands Without Introducing Instability"

"Programmable Calculator Computes PLL Noise, Stability"

 The phase-lock loop's generalized open-loop transfer function, G., H., has a third-order denominator—from which the circuits name is derived.



 An integratoryfilter sfrault can be built with a wideband op anno and RC readback network.

(A) MOTOROLA

# Analyze, don't estimate, phase-lock-loop

performance of type-2, third-order systems. You can do the job with a programmable-calculator in 48 steps, or less.

Phase-lock loops certainly have many uses, especially in frequency synthesizers, but exact mathematical calculation of their transfer functions is difficult. This is particularly true for type-2, third-order systems (Fig. 1), which don't produce steady-state phase errors for step-position or velocity signal inputs. However, a small programmable calculator, the HP-25, easily —and exactly—determines the complete loop transfer function in 48 steps. In addition, the program data reveals the noise reduction you can expect for the loop's voltage-controlled oscillator (VCO), as well as the loop's stability.

Most other design approaches must resort to secondorder loop approximations to simplify calculations; a more exact method manually would take too long.

Unlike a type-1 loop, a type-2 loop has two *true* integrators within the loop—a VCO and an integrator/filter after the phase detector. Replacing the integrator/filter with a passive-RC, low-pass filter results in the more common type-1 response, which doesn't have the phase coherence for step and velocity inputs between the two signal inputs to the phase comparator that the type-2 has.

Moreover, a third-order loop—the order is usually determined by the transfer function of the integrator/filter  $(F_{i,s,})$ —can reduce VCO noise substantially, without increasing reference-frequency sidebands in the output signal. These sidebands hamper simpler loop-circuit performance.

The transfer function of a generalized phase-lock loop can be represented as follows (Fig. 2):

$$\frac{\theta_{is}(s)}{\theta_{is}(s)} = \frac{G_{is}}{1 + G_{is}H_{is}}$$
(1)

where, from Fig. 1

and

$$G_{(s)} = (K_p)(F_{(s)})(K_s/s)$$
 (2)

 $H_s = 1/N.$ 

The phase comparator transfer function is  $K_p$  and N is a digital counter/divider factor.

A typical integrator/filter built around an op amp (Fig. 3) has a transfer function determined by the amplifier-circuit's closed-loop gain,

$$A_{\rm CL} = -\frac{Z_{\rm f}}{Z_{\rm I}}$$

Andrzej B. Przedpelski, Vice President of Development. A.R.F. Products Inc., 2559 75th St., Boulder, CO 80301.



1. A type-2 phase-lock loop has two true integrators—the integrator/filter (F<sub>s</sub>) and the VCO (K<sub>v</sub>). Replacing the integrator/filter with a passive-RC network converts the circuit to a type-1 system.



2. The phase-lock loop's generalized open-loop transfer function,  $G_{(s)},\,H_{(s)}.$  has a third-order denominator—from which the circuit's name is derived.





Reprinted with permission from Electronic Design, May 10, 1978 (Vol. 26, No. 10). Copyright ©1978, Hayden Publishing Co., Inc.

(3)

course, lower overshoot represents higher stability Clearly, the loop's mathematical analysis depend mainly upon calculation of G., H., in Eq. 10.

Display		Key	La Hows.	na un pa		
Line	Code	Entry	Remarks	Registers		
00	1 + 1	ol l	or TVI	R <sub>0</sub>		
01	1573	(g) <b>π</b>		and address		
02	61	×				
03	02	2		R <sub>1</sub> T <sub>1</sub>		
04	61	×				
05	2307	STO7		a nanana		
06	2403	RCL3		R <sub>2</sub> T <sub>2</sub>		
07	61	×		2 2		
08	01	1		a antrodea a		
09	1509	(g)→P		R <sub>3</sub> T <sub>3</sub>		
10	2304	STO4				
11	22	R+		1		
12	2402	RCL2		RA		
13	2407	RCL7		1975-1803		
14	61	X				
15	32	CHS		R <sub>5</sub> K <sub>n</sub> K		
16	01	1		N N		
17	32	CHS		14		
18	15.09	(a)-P		Re		
19	24.04	BCL 4				
20	71	HOL 4				
21	24.05	PCLE	ee-late çiv-sk	R <sub>7</sub>		
22	2405	RCLD		Ised in the		
22	24.01	PCI 1		denparate		
24	2401	NUL I		com ponent		
24	24.07					
20	15.00		en el			
20	1502	(9) *				
20	22.04	ETO A				
20	2304	5104		The cals		
20	02	(1) log		Cable 2. J		
21	00	2	060,26 01 301	1000		
32	61		Guatia	althy state		
32	7/	R/S		an a swork		
34	22	R		shieh com		
35	21	XZV		vershoot		
36	44	^ < y	/ Α	100000000		
37	41	B/S	20	rou to cher		
20	74	BCI 4	the port war	he perfort		
20	14.00	(f)-R		indeitibh		
10	1409	1		hey redui		
40	01	COLUMN VICTOR	in substitution in the			
41	51	+		i high-gail		
42	15 09	(g)=P		ov a bm		
43	1522	(g)1/x				
44	1408	(1) log		C S Deal		
45	02	2	The second			
46	00	0	H. Phaselock 7	Gardner, F		
47	61	X	e/en	the state of the		
48	1300	GIOOO		ets, 100, 81		
49		A COLORADO AND		Stant D. In		

Table 1. Third order type-2 PLL

where  $Z_1 = R_1$  (4)  $Z_f = impedance of feedback network$ 

The transform of the feedback network is  $C + C + \frac{1}{2}$ 

$$Z_{f}(s) = \frac{\frac{s(C_{1}+C_{2})+\overline{R_{2}}}{sC_{1}(sC_{2}+\frac{1}{R_{2}})},$$
(5)

and the integrator/filter transfer function is then

$$F_{(s)} = -\frac{s(C_1 + C_2) + \frac{1}{R_2}}{C_1 R_1 (sC_2 + \frac{1}{R_2})}$$
(6)

Multiply	y Eq. 6 by $R_2/R_2$ , then	
	$\mathbf{F} = -\frac{\mathbf{s}(C_1R_2 + C_2R_2) + 1}{\mathbf{s}(C_1R_2 + C_2R_2) + 1}$	(7)
	$r_{(s)} = \frac{1}{sC_1R_1(sC_2R_2+1)}$	-1802
or	In the open-loop gain function, G	
	$F_{(s)} = -\frac{sT_2+1}{sT_2+1},$	(8)
	$sT_1(sT_3+1)$	
where	$T_1 = R_1 C_1$	
	$T_2 = R_2(C_1 + C_2)$	
	$T_3 = R_2 C_2$	

The open-loop transfer function of Fig. 2 is  $G_{\rm \scriptscriptstyle (s)}H_{\rm \scriptscriptstyle (s)}$  therefore, from Eqs. 2, 3 and 8

$$G_{(s)}H_{(s)} = \frac{s(T_2)(K_vK_p) + K_vK_p}{s^3NT_1T_3 + s^2NT_1}$$
(9)

Note the third-order denominator, from which the circuit's name—third-order-loop—is derived. Note also the deletion of the minus sign: the circuit configuration (a phase inverter) provides the negative feedback. Both  $K_p$  and  $K_y$  are positive.

If you substitute  $j\omega$  for s in Eq. 9, you can get the equation for plotting the magnitude and phase of the circuit's open-loop gain as a function of frequency:

$$G_{(j\omega)}H_{(j\omega)} = -\frac{j\omega(T_2) (K_v K_p) + K_v K_p}{j\omega^3 N T_1 T_3 + \omega^2 N T_1}.$$
 (10)

Step	Instructions	Input Data/ Units	к	eys	131	Output Data/ Units
1	Enter program					
2	Store T <sub>1</sub>	R <sub>1</sub>	ENTER	91		
	in the second second	C1	X	STO	1	
	T2	C1	ENTER	Bent	13LA	Altin
	from Eq. 12 is us	C2	i b+ ob	agnico	111	only th
	he open-long th	R <sub>2</sub>	X	STO	2	Eq. 11
9970	ent bas a stat the	R <sub>2</sub>	ENTER	dest has	O.D	functio
d) ti	ver, note also the	C2	X	STO	3	the loo
i ao	(Kp Kv)/N	Kn	ENTER	sta / 1	1 33	referen
ule	int, N. though, he	K	X	sitt vi	091	mailipit
	is low.	N	notellito	STO	5	ly, the
3	Calculate	F	(f)	PRGM	R/S	GiaHia
eion	response to VCO	8'900	R/S	plotts	10	40
100	raus (requency,	12, 9	R/S	it ban	b(a)	(e/en)
4	Repeat step 3 for	gid a	re has	700.01	3.31	di biai
0.8	frequency, F	frod	i kontata	2931 B	010	at the

# Table 2. Calculated loop response

Frequency	Oper resp	n-loop oonse	Loop response to VCO noise
Hz	dB	10	dB
100	116.01	-179.94	-116.01
1000	76.01	-179.44	-76.01
10,000	36.06	-174.44	-35.92
94,650	0*	-139.85	3.27
100,000	-0.71	-138.58	3.30**
1,000,000	-26.25	-139.59	0.32
10,000,000	-63.21	-174.68	0.01

\*Unity-gain point \*\*Maximum overshoot

A servo-loop damping factor that appears in lowerorder loops is not defined in third-order loops. Instead you determine stability by the phase margin between  $-180^{\circ}$  and the phase at a frequency where the gain is unity in the open-loop gain function,  $G_{j\omega}H_{j\omega}$ . The larger the phase margin, the more stable the system. A phase margin of about 45° produces an adequately damped loop. More than 45° means greater stability and, of course, the system may oscillate when the margin approaches zero.

### Feedback also reduces noise

Not only does feedback determine the system's stability, but it also delineates its noise-output characteristics. When running free, the VCO is considerably more "noisy" than is the circuit's reference crystal oscillator. But the circuit's feedback loop substantially reduces the VCO's output-noise spectrum, especially, at low frequencies. This particular reduction is fortunate, because the VCO's noise output has 1/f characteristics: high-frequency noise tends to fall off without outside help, but the low frequency needs the help.

An approximate expression for the loop's output phase noise is

where 
$$\begin{aligned} \sqrt{\left[\left(\left|e/e_{n}\right|\right)(e_{v})\right]^{2}+\left[(N)(e_{x})\right]^{2},} & (11) \\ e_{x} = crystal-oscillator noise. \\ e_{v} = VCO noise. \end{aligned}$$

 $(e/e_n) =$ loop's response to VCO noise. And the loop's response to the VCO noise is

$$(e/e_n) = \frac{1}{1 + G_{(s)}H_{(s)}}$$
(12)

Although  $G_{ts}H_{(s)}$  determined from Eq. 9 is complex, only the magnitude of  $(e/e_n)$  from Eq. 12 is used in Eq. 11. Note: The greater the open-loop transfer function,  $G_{(s)}H_{(s)}$ , the smaller the  $(e/e_n)$ , and the lower the loop's output noise. However, note also that the reference crystal oscillator's noise contribution is multiplied by the divider constant, N, though, hopefully, the crystal-oscillator noise is low.

In addition, you can get a check on the system's stability by plotting the loop's response to VCO noise  $(e/e_n)$ , obtained from Eq. 12, versus frequency. You'll find that the curve has a high-pass response with a 12-dB/octave slope. For best stability, any overshoot at the cutoff frequency should be less than 6 dB. Of

course, lower overshoot represents higher stability.

Clearly, the loop's mathematical analysis depends mainly upon calculation of  $G_{(j\omega)}H_{(j\omega)}$  in Eq. 10.

### Now comes the program

To make the calculator program simpler, rewrite Eq. 10 as follows:

$$G_{(j\omega)}H_{(j\omega)} = \frac{K_v K_p}{NT_1 \omega^2} \qquad \left[\frac{-j\omega T_2 - 1}{j\omega T_3 + 1}\right]$$
(13)

Table 1 contains the program that solves Eq. 13. It provides both the magnitude and phase angle,  $\underline{/\theta}$ , of the open-loop response,  $G_{(j,v)}H_{(jw)}$ , given  $T_1$ ,  $T_2$ ,  $T_3$ ,  $K_pK_v/N$  and frequency,  $f(\omega=2\pi f)$ . The open-loop response magnitude is given in dB and its phase in degrees. Also, the magnitude of the loop's VCO noise response (Eq. 12) is given in dB. If answers in dB aren't required, however, seven steps can be eliminated.

To see how the program works, consider a 960-MHz transmitter recently proposed for a Navy application. It calls for a phase-lock loop with the following characteristics to generate the 960 MHz:

N	=	64
$R_1$	=	10,000 Ω
$C_1$	=	$4700 \times 10^{-12} \text{ F}$
$R_2$	=	330 Ω
$C_2$	=	$470 \times 10^{-12} \text{ F}$
K <sub>p</sub>	=	0.25 V/rad
K.	=	$3 \times 10^9 (rad/s)/V$

The stable crystal-oscillator reference frequency used is 15 MHz. The frequency divider and phase comparator are built with ECL logic. From the circuit component values and transfer constants we obtain:

m + =0.0 · · · +0 ·	
$T_2 = 1.706 \times 10^{-6} s$	
$T_3 = 1.551 \times 10^{-7} s$	
$K_{\rm p}$ )/N = 11.72 × 10 <sup>6</sup> /s	

The calculator program provided the results in Table 2. Note that the phase margin at unity gain corresponding to 94,650 Hz is 40.15°; thus the loop is fairly stable. Further, the loop's response to VCO noise shows a maximum overshoot of 3.30 dB at 100,000 Hz, which confirms the loop's stability (less than 6-dB overshoot). If the phase margin is too small or you want overdamped loop operation, the program allows you to check the effects of parameter changes and get the performance you want, quickly. However, keep all additional circuit poles above the area of interest, since they reduce phase margin and stability. In addition, don't ignore the effects of stray capacitances. And use a high-gain op amp with a wide frequency response and a VCO with a wide modulation bandwidth. **•••** 

#### Bibliography

(K.,

Dorf, R. C., *Modern Control Systems*, Addison-Wesley Publishing Co., Reading, MA, 1967.

Gardner, F. M., *Phaselock Techniques*, John Wiley & Sons, Inc., NY, 1977.

Stout, D. F., and Kaufman, M., Handbook of Operational Circuit Design, McGraw-Hill Book Co., NY, 1976.

Phase-Locked Loop Data Book, Motorola Semiconductor Products, Inc., Second Edition, August, 1973.

not only slows the response, it also intervases mitput sidebands and reduces the loop's VCO-noise suppression capability. Thus, a phase margin of about 45°

# Optimize phase-lock loops to meet your needs—or determine why you can't

The time constants of a PLL's integrator/filter are the keys to controlling a loop's performance. In the integrator/filter, you can trade off circuit parameters most easily to meet your needs. The other loop components (Fig. 1) have simple, real-valued transfer functions ( $K_v$ ,  $K_p$ , N) that can't be changed as easily. But the integrator/filter's transfer function ( $F_s$ ), detailed in Fig. 1c is the source of the high-order complex function in the following equation for openloop gain:

$$G (j\omega) H (j\omega) = \frac{K_v K_p}{NT_1 \omega^2} \left[ \frac{-j\omega T_2 - 1}{j\omega T_3 + 1} \right] , \qquad (1)$$

where

- $T_1$ ,  $T_2$ ,  $T_3$  = time constants defined in Fig. 1c, seconds
  - $K_p = phase-detector gain constant, volts/radi$ an
  - K<sub>v</sub> = voltage-controlled-oscillator (VCO) sensitivity, radians/second/volt
- N =frequency devisor
- $\omega = (2\pi f)$  frequency, radians

Usually,  $K_{p}$ ,  $K_{v}$  and N are given, but you can choose  $T_1$ ,  $T_2$  and  $T_3$  to give you the loop performance you want. Generally, of course, you want the loop to be stable, to attenuate the reference frequency and to reduce VCO noise. But stability, being an absolute necessity, gets priority. The other two requirements, unfortunately. are inversely dependent and must be traded off against each other.

A damping factor to control stability as in simpler second-order loops can't be readily defined in the third-order loop of Fig. 1. Instead, the phase margin

In ED No. 10, May 10, 1978, p. 120, A. B. Przedpelski advised: "Analyze, don't estimate, phase-lock-loop performance." He showed how to calculate the performance of a given type-2, third-order PLL system with a 48-step program for an HP-25 programmable calculator. This article will show you how to optimize such a PLL to your requirements. But you will discover that you may not be able to get all requirements simultaneously. Compromises may be necessary.

Andrzej B. Przedpelski, Vice President of Development, A.R.F. Products Inc., 2559 75th St., Boulder, CO 80301.







Reprinted with permission from Electronic Design, September 13, 1978 (Vol. 26, No. 19). Copyright ©1978, Hayden Publishing Co., Inc.



2. This open-loop gain/phase plot shows a typical phase displacement from  $-180^{\circ}$ . When the frequency, f<sub>0</sub>, which corresponds to 0-dB gain, is made to align with the maximum phase displacement, calculating T<sub>1</sub>, T<sub>2</sub> and T<sub>3</sub> is simplified.





—the difference between 180° and the phase of the open-loop transfer function, where the gain is one becomes the criterion for stability. Fig. 2 is a typical open-loop response curve showing both amplitude and phase response, and the phase margin.

The asymptotic slope of the amplitude curve is fixed at 40 dB per octave by the loop's integrator/filter and VCO. The phase delay would be constant at  $-180^{\circ}$ , except for the phase lead introduced at middle frequencies by the transfer function F(s). This phase lead provides the phase margin that ensures loop stability.

#### 45°-a good compromise

The phase margin should be between  $30^{\circ}$  and  $70^{\circ}$  for most applications. The larger the phase margin, the more stable the loop. But a large phase margin

pression capability. Thus, a phase margin of about  $45^{\circ}$  is a good compromise between desired stability and the other generally undesired effects.

Ideally, a phase comparator provides an error signal that is proportional to the phase difference between its two inputs, and nothing else. But in practice, some of the reference frequency,  $f_r$ , always leak through the comparator, which frequency modulates the output signal to produce undesirable sideband frequencies. Shifting the open-loop gain-amplitude curve of G (j $\omega$ ) H (j $\omega$ ) Fig. 2 to the left would attenuate  $f_r$  and the sidebands. But such a shift also would weaken the circuit's VCO-noise suppression capability.

A typical VCO noise-reduction plot is shown in Fig. 3. Noise attentuates in the region that lies to the left of the curve and below the 0-dB line (shown crosshatched). The unity-gain frequency,  $f_0$ , defines the noise reduction: It's directly proportional to  $f_0$ . Clearly, then, shifting the G (j $\omega$ ) H (j $\omega$ ) curve to the right by increasing  $f_0$  will also increase the VCO noise-reduction region—which is opposite the requirement for reducing the sidebands. Thus, as so often happens, you must compromise. Locate the point of minimum phase shift (inflection point of the phase response, Fig. 2) exactly at  $f_0$ , the unity-gain value.

### The inflection point is strategic

Locating  $f_0$  at the phase inflection point is strategically valuable, because it will help solve for the value of  $T_1$ . But first you must determine  $T_3$ . Accordingly, from Eq. 1 the phase margin,  $\phi$ , is  $\phi = \tan^{-1}\omega T_2 - \tan^{-1}\omega T_3 + 180^{\circ}$ . (2) Differentiate  $\phi$  with respect to  $\omega$  and set the result equal to zero to locate  $\omega_0$ , and the result is

$$\frac{d\phi}{d\omega} = \frac{T_2}{1 + (\omega T_2)^2} - \frac{T_3}{1 + (\omega T_3)^2} = 0$$
(3)

Solving Eq. 3 then gives you

$$\omega_0 = \frac{1}{\sqrt{T_2 T_3}} \quad . \tag{4}$$

And substituting Eq. 4 into Eq. 2 gives you

$$\tan \phi = \frac{T_2 - T_3}{2 \sqrt{T_2 T_3}} .$$
 (5)

Finally, plug Eq. 4 into Eq. 5 and re-arrange to get  $T_{3} = \frac{\sec \phi - \tan \phi}{\omega_{0}}$ (6)

Then re-arrange Eq. 5 to get

$$T_{2} = \frac{1}{\omega_{0}^{2} T_{3}}$$
(7)

Since you want the gain to be one at the phase-





inflection point, solve for  $T_1$  in Eq. 1 with G  $(j\omega)$  H  $(j\omega) = 1$ ; as a result,

$$T_{1} = \frac{K_{p}K_{v}}{N\omega^{2}} \left[ \frac{-j\omega T_{2} - 1}{j\omega T_{3} + 1} \right]$$
(8)

# The 41 steps

The program in the table solves Eqs. 6, 7 and 8 in 41 steps with an HP-25 programmable calculator. Of course, the program can be adapted to other programmable calculators.

To illustrate the program's procedure, consider a PLL that must produce an output of 16.95 MHz from a 5-kHz reference,  $f_r$ . The phase comparator, VCO and divider transfer functions are as follows:

$$K_p = 0.19 \text{ V/rad}$$
  
 $K_v = 10.6 \times 10^6 \text{ rad/s/V}$   
 $N = 3390$ 

 $\phi = 45^{\circ}$ 

For stability, start with a phase margin of 45° and an  $f_0$  of about 1/50 of  $f_r$ . Thus, with

$$f_o = 5000/50$$
  
= 100 Hz,

some adjustments may be desirable.

calculate T<sub>1</sub>, T<sub>2</sub> and T<sub>3</sub> with the program: You get  $T_1 = 3.63 \times 10^{-3} s$ 

$$T_2 = 3.84 \times 10^{-3} s$$

$$T_3 = 6.59 \times 10^{-4}$$

But with those time constants you would need components with nonstandard values. However, if you select standard capacitors and resistors as follows:

which are close enough for a first try.

### Verifying the results

To verify the results, the open-loop transfer function, G  $(j\omega)$  H  $(j\omega)$ , and noise response,  $e/e_n$ , were calculated with the program provided in the previous

and

Display		Key			
Line	Code	Entry	Remarks	Registers	
00			-	Ro	
01	24 07	RCL 7		U U	
02	14 06	(f) tan			
03	32	CHS		R <sub>1</sub>	
04	24 07	RCL 7			
05	14 05	(f) cos			
06	15 22	(g) 1/×		R <sub>2</sub>	
07	51	+			
08	24 06	RCL 6	1		
09	15 73	(g) π	1 - 1	R <sub>3</sub>	
10	61	×			
11	02	2			
12	61	×	1	R <sub>4</sub>	
13	23 04	STO 4			
14	71	÷		X	
15	23 03	STO 3	3	R5 KpKv	
16	74	R/S		N	
17	24 04	RCL 4	1	/asses	
18	15 02	(g) × <sup>2</sup>	1	R <sub>6</sub> f <sub>o</sub>	
19	61	×		the second second	
20	15 22	(g) 1/×			
21	23 02	STO 2	T2	R <sub>7Ø</sub>	
22	74	R/S			
23	24 04	RCL 4			
24	61	×			
25	01	1			
26	15 09	(g)→P			
27	24 03	RCL 3	0001		
28	24 04	RCL 4			
29	61	×			
30	01	1			
31	15 09	(g)→P	in the esting	the line to	
32	21	x≷y	vent strent	mulhe emps	
33	22	R↓			
34	71	÷			
35	24 04	RCL 4			
36	15 02	(g) × <sup>2</sup>	= 5000/50	1	
37	71	÷	= 100 Hz.	Contraction of	
38	24 05	RCL 5	ST BAR T	r alculate 1	
39	61	×	101 × 53.8 -	17	
40	23 01	STO 1	T <sub>1</sub>	17	
41	13 00	GTO 00	ANE LOOM	1	

Step Instructions		Input Data/ Units		Keys		Output Data/Units
1	Enter program					
2	Store	fo	STO	6		-
		•	STO	7		
		Kn	ENTER			
	a name a parti di	Kv	X	and the second		
	/	N	1	STO	5	-
3	Calculate	4	(f)	PRGM	R/S	Тз
	/	1	R/S			T <sub>2</sub>
	/		R/S			т <sub>1</sub>
3	Recall		RCL	1	-	т <sub>1</sub>
	(if desired)	1	RCL	2		T <sub>2</sub>
	- /	40.00	RCL	3		T <sub>3</sub>
			RCL	4		0



5. **The noise-response calculation** corresponding to Fig. 4 shows that VCO noise is attenuated below about 70 Hz.

curve to the right by increasing  $f_0$ .

If you still aren't satisfied, you can change the phase margin. Reduce the margin and you improve both  $f_r$  and VCO-noise attenuation—but then you lose some stability.

# Bibliography

Dorf, C., Modern Control Systems, Addison-Wesley Publishing Co., Reading, MA, 1967.

Gardner, F.M., *Phaselock Techniques*, John Wiley & Sons, Inc., New York, NY, 1966.

Phase-Locked-Loop Systems Data Book, Motorola Semiconductor Products, Inc., Second Edition, August, 1973.

Przedpelski, A.B., "Analyze, Don't Estimate, Phase-Lock-Loop Performance of Type-2, Third-Order Systems," *Electronic Design*, May, 1978.

Stout, D.F., and Kaufman, M., Handbook of Operational Circuit Design, McGraw-Hill Book Company, New York, NY, 1976.

article and plotted in Figs. 4 and 5. The curves confirm that the design is stable with a maximum phase margin of  $45^{\circ}$  at a frequency where the open-loop gain is about unity. And the VCO noise-reduction curve shows a moderate 3.2-dB overshoot with noise frequencies below about 70 Hz in the attenuation region.

Still, adjustments may be desired. For instance, if you want more reference-frequency  $(f_r)$  attenuation, the G  $(j\omega)$  H  $(j\omega)$  curve can be shifted to the left. Move  $f_0$  one decade (to about 10 Hz) and you'll increase the  $f_r$ attenuation by 40 dB. Or, if noise frequencies above 70 Hz are bothersome, you can shift the G  $(j\omega)$  H  $(j\omega)$ 

# Suppress phase-lock-loop sidebands without introducing instability

# **Phase-lock loops: Part Three**

The first two parts of this series showed how to analyze and then optimize type-2, third-order PLL systems and provided simple calculator programs for an HP-25 to do the otherwise tedious computations.<sup>1,2</sup> This article takes you a step further and shows how to suppress sidebands, especially undesired when the PLL is used in frequency-synthesis systems.

**F** requency synthesis, a major application of the phase-lock loop (PLL), always involves PLL-performance compromise: keeping loop bandwidth as wide as possible to reduce acquisition time and voltage-controlled oscillator noise, and at the same time suppressing reference-frequency sidebands that can pass through wide bandwidths (Fig. 1).

Fortunately, the reference frequency is considerably above the required loop bandwidth in most cases, which alleviates the sideband problem to some extent. But for heavy suppression of undesired sidebands, extra filtering is necessary. However, it must be done carefully so as not to introduce loop instability. Three filtering circuits, none of which reduce bandwidth or VCO-noise attenuation can help solve the problem. In fact, an active LP-filtering technique, the most versatile and efficient of the three, is programmed on an HP-25 to speed the design.

All methods assume that the PLL, a type-2 thirdorder loop,<sup>1</sup> meets all requirements<sup>2</sup> except adequate reference-frequency sideband suppression. The three approaches include RC, active-notch and active-LP filtering. The PPL's phase margin serves as a measure of loop stability, since the damping-factor concept isn't applicable to third-order loops:<sup>2</sup> phase margins between 30° and 45° are minimum criteria for stable operation. And the filter's action in reducing the feedforward gain,  $G(j\omega)$ , at the sideband frequencies is the criterion for the suppression effectiveness.

Since  $H(j\omega)$  is equal to 1/N, a constant, then the open-loop gain,  $G(j\omega)H(j\omega)$  in Eq. 1, can be used as a measure of this sideband-suppression effectiveness:

Andrzej B. Przedpelski, Vice President of Development, A.R.F. Products Inc., 2559 75th St., Boulder, CO 80301.





Table 1. Filter suppression/phase margin tradeoffs

Circuit	Phase margin	Phase margin deteriora- tion	First- sideband reduction	Second- sideband reduction
Original	44°		<u> </u>	_ 08-
RC low-pass RC = 3 x 10 <sup>-4</sup>	32	12°	20 dB	26 dB
Notch filter Q = 10 $\dot{Q} = 1$ $\dot{Q} = 0.1$	44 43 31	0 1 13	00* 00* 00*	0 1.5 16.5
Second- order active d = 0.707 d = 0.1	34 42	10	28 28	40

\*Theoretical-actual value about 40 dB.

$$G(j\omega)H(j\omega) = \frac{K_v K_p}{NT_1\omega^2} \left[ \frac{-j\omega T_2 - 1}{j\omega T_3 + 1} \right] , \qquad (1)$$

 $K_{p}$  = gain constant of the phase detector,  $K_{v}$  = VCO sensitivity,

Reprinted with permission from Electronic Design, September 13, 1979 (Vol. 27, No. 19). Copyright @1979, Hayden Publishing Co., Inc.

Table 2. Inirg-order PLL with two-pole low-pass	filter
---	--------

Di	isplay			
Line	Code	Key Entry	Remarks	Registers
00				Ro wo
01	2400	RCLO		0 0
02	1502	(g) x <sup>2</sup>		
03	2407	RCL /		R1 1
04	1502	(g) x.		
06	2304	STO 4		Ro To
07	2403	RCL3		1.2 .2
08	61	X		
09	2406	RCL6		R <sub>3</sub> T <sub>3</sub>
10	2400	RCLO	LAI SAM	1 YOUGUOAR
12	51	X	The second	RA
13	2407	RCI 7		114
14	61	X	C	Kv Kp
15	2404	RCL4		R5 N
16	2406	RCL6		
1/	2403	RCL 3	50	De od
18	2100	A PCLO	14 VA0.0 931J11	R6 20
20	61	X	801-10	
21	2407	RCL7		R <sub>7</sub> ω
22	1502	(g) x <sup>2</sup>	and and and and	
23	61	X	1	
24	41	CLIC		101
25	15.09			
27	21			2
28	2407	RCL7		0
29	2402	RCL2	1.0 - SD-SR + 61	
30	61	X	Testing Applements in process	And Statistics Statistics
31	32	CHS	<ol> <li>TL T2 and T3 have brain a system and brain oil parts in</li> </ol>	Contents article Street
32	32	CHS	and the second second	
34	1509	(g) → P		ELLIN 20-2
35	22	R I		T that P is
36	51	+	🗠 Phase margin	ression filt
3/	14	R/S	ial integrator/fil	rigino a'goo
38	71	R*		
40	2405	RCL 5		
41	61	X	alexendedret and	Fable L. Fl
42	2401	RCL1	and the second	
43	71		Phase ma	thurself.
44	15.02	RCL/	hargin deb	and and
45	71	(8) x	1000 1000	landataC
47	2400	RCLO		PC low-par
48	1502	(g) x <sup>2</sup>		RC = 33
49	61	X	IG <sub>S</sub> H <sub>S</sub> I	Notch fille

N = counter divide ratio,T<sub>1</sub>, T<sub>2</sub>, T<sub>3</sub> = integrator/filter time constants.

#### Simple but limited

The simplest approach adds in series with the Integrator/Filter an RC low-pass section (Fig. 2a), whose cutoff frequency is larger than the upper end of the loop's bandwidth. For illustration, let the value of RC be  $3 \times 10^{-4}$  s for the frequency-synthesizer example outlined in Fig. 1. (A larger value would reduce sidebands more, but would also decrease the phase margin too much.) With a value of  $3 \times 10^{-4}$  s, the phase margin remains within a "safe"  $30^{\circ}$ -to- $45^{\circ}$ .

Step	Instructions	Input Data/ Units	K	eys		Output Data/ Units
1	Enter program	1000				-
2	Store	ωο	STO	0		
	OTHER DO	T1	STO	1		
		T <sub>2</sub>	STO	2		
		T3	STO	3		
-		Kv	ENTER			
1		Kp	X			
	Part 1 mree	N	•	STO	5	
-		d	ENTER	2	X	and a
1		tere 19	STO	6	10.14	andipart
3	Enter	ω	STO	7		system an HP
4	Calculate	step j	(f)	PRGM	R/S	∠Phase
			R/S			G(s) H(s)
5	Repeat steps 3 and 4 for other values of frequency, <i>w</i>	am a	rbeata,	178 1		DellET

The open-loop transfer function then becomes:

$$G(j\omega)H(j\omega) = \frac{K_v K_p}{NT_1\omega^2} \left[ \frac{-j\omega T_2 - 1}{j\omega(T_3 + T_4) + 1 + \omega^2 T_3 T_4} \right] , (2)$$

where  $T_4$  is the additional RC time constant.

Solving Eq. 1 at frequencies of 5 and 10 kHz shows that the first sideband (at 5 kHz) is reduced a respectable 20 dB and the second sideband (at 10 kHz) even more to 26 dB. But the phase margin also is reduced to a marginal  $32^{\circ}$  (Table 1).

However, an active RC notch filter<sup>3</sup> (Fig. 2) gives much more attenuation at the first sideband (5 kHz) and is more flexible in some applications. Its gain is

$$A(j\omega) = \frac{1}{j\omega \left[\frac{\omega_{o}}{Q(\omega^{2}-\omega_{o}^{2})}\right] + 1}, \qquad (3)$$

where  $\omega_0 =$  the notch frequency  $(2\pi f_0)$ , Q = the circuit Q.

The open-loop transfer function, the product of Eqs. 1 and 3, is

$$G(j\omega)H(j\omega) = \frac{K_{v}K_{p}}{NT_{1}\omega^{2}} \times \left[\frac{-j\omega T_{2}-1}{j\omega \left(T_{3}-\frac{\omega_{o}}{Q(\omega^{2}-\omega_{o}^{2})}\right) + \omega^{2}T_{3}\left(\frac{\omega_{o}}{Q(\omega^{2}-\omega_{o}^{2})}\right)} + 1\right], (4)$$

Although the notch frequency  $\omega_0$  must be fixed at the reference frequency, the value of Q can vary. Theoretically, the reference frequency receives infinite attenuation. Actually, only about 40 dB can be realized, even under ideal conditions. Evaluation of Eq. 4 for Q's of 10, 1 and 0.1 shows that high Q values produce negligible phase-margin deterioration, but



2. Many filter configurations can be used to suppress sidebands. The simplest is a low-pass RC circuit (a). Somewhat more flexible is an active RC notch filter (b).

attenuation of the second harmonic of the reference frequency is small or zero (Table 1). At a Q of 0.1, however, the second harmonic is reduced 16.5 dB, but then the phase margin suffers.

Most versatile, however, is a second-order, active, low-pass filter with variable damping (Fig. 2c). Its gain (with "s" functions of its more familiar form replaced by  $j\omega$ ) is:<sup>3</sup>

$$A(j\omega) = \frac{\omega_n^2}{-\omega^2 + 2dj\omega\omega_n + \omega_n^2} , \qquad (5)$$

where  $\omega_n$  = the filter's natural pole frequency, d = the filter's damping factor.

This time, multiplying Eqs. 1 and 5, the over-all open-loop transfer function becomes

$$G(j\omega)H(j\omega) = \frac{\omega_n^2 K_v K_p}{NT_1 \omega^2} \times \left[ \frac{-j\omega T_2 - 1}{j\omega [2d\omega_n + T_3(\omega_n^2 - \omega)] + [\omega_n^2 - \omega^2 - 2dT_3 \omega_n \omega^2]} \right] (6)$$

If  $\omega_n$  is chosen to be 6283 (2  $\pi \times 1000$ ) at damping factors of 0.707 (Butterworth response) and 0.1 (16dB peak Chebyshev), Eq. 6 gives the same sideband attenuation for both damping factors, but the highripple Chebyshev deteriorates the phase margin least (Table 1 and Fig. 3).

Since both the pole frequency and the damping factor can be varied in Eq. 5, the circuit it represents is most versatile. Therefore, Eq. 6 is programmed for easy solution on an HP-25 (Table 2) in 49 steps. However, for easier stability evaluation, the program solves directly for the phase margin—the difference between 180° and the open-loop transfer-function angle—rather than the phase angle itself.

Clearly, the simple RC circuit is least efficient. It gives the least sideband attenuation and the largest phase-margin deterioration. The notch filter, although theoretically capable of very high attenuation of the first sidebands only with very small phase-margin deterioration, generally requires component tolerBut of all filters, a second-order active low-pass filter (c) is most versatile, since two of its parameters are independently adjustable.



3. A plot of open-loop gain and phase response of the system in Fig. 1 compares sideband suppression at 5 and 10 kHz without an extra filter with that of a simple RC and an active, second-order filter.

ances too critical for other than some special applications. The more complex, active, second-order lowpass filter, however, can be tailored to most applications—illustrating an often observed design phenomenon: the more complex the circuit the better the performance. Of course, then, more complex filter circuits than those used in the examples may offer even better solutions to sideband reduction.

#### References

1. Przedpelski, A.B., "Analyze, Don't Estimate, Phase-lock-loop Performance of Type-2, Third-order Systems," *Electronic Design*, May 10, 1978, p. 120.

2. Przedpelski, A.B., "Optimize Phase-lock Loops to Meet Your Needs," *Electronic Design*, Sept. 13, 1978, p. 134.

3. Stout, D.F., and Kaufman, M., Operational Amplifier Circuit Design, McGraw-Hill, NY, 1976.

Andreaj B. Preudpateki, Vice President of Development A.R.F. Produces, Mc. 2859 X5 St., Boulder, CO 80301 KITLE (CANANO) SVITCH (SCRONDUCS)

Calculate the noise spectral density and short-term frequency stability in a PLL with a programmable calculator, and vary the parameters to trade off the noise/functional performance requirements.

# Programmable calculator computes PLL noise, stability

This article is the fourth by the author on phaselocked loops, starting with "Analyze, Don't Estimate, Phase-Lock-Loop Performance" (May 10, 1978, p. 120); then "Optimize Phase-Lock-Loops to Meet Your Needs" (Sept. 13, 1978, p. 134); followed by "Suppress Phase-Lock-Loop Sidebands without Introducing Instability" (Sept. 13, 1979, p. 142).

The circuit constants of a phase-lock loop can be optimized not only for performance requirements (acquisition time, sideband levels, step response, and stability, among others), but also for noise output and the resulting short-term (or "instantaneous") frequency stability. Because most other frequencygeneration methods lack this versatile performance, and noise and stability control, phase-lock loops (PLLs) are preferable for frequency synthesis. Moreover, a programmable HP-19C (or 21C) calculator with the proper program makes the design tradeoffs between noise effects and functional performance requirements relatively easy to determine.

A properly designed frequency synthesizer derived from a PLL (Fig. 1, top) will offer a high degree of flexibility and long-term frequency stability. In a PLL, the frequency of the stable reference oscillator (say, a quartz-crystal circuit) can be multiplied by a precisely controlled factor over a very wide range. Although the PLL may seem more complicated than the conventional so-called frequency-multiplier circuit (Fig. 1, bottom), in practice, the PLL is more efficient, more compact, and considerably wider in bandwidth. All the advantages increase as the multiplication factor increases.

In most PLL frequency synthesizers, the primary concern is the functional performance—a problem that has been treated extensively.<sup>1</sup> Even the theoretical aspects of phase noise in low-noise signal sources have been extensively covered.<sup>2,3,4</sup> However,

Andrzej B. Przedpelski, Vice President of Development A.R.F. Products, Inc. 2559 75 St., Boulder, CO 80301







2. Short-term frequency stability can be far worse (bottom) than the long-term average of a PLL system (top).

Reprinted with permission from Electronic Design, March 31, 1981 (Vol. 29, No. 7). Copyright @1981, Hayden Publishing Co., Inc.

## PLL noise and stability

specific methods for calculating the noise and shortterm frequency stability and details of the tradeoffs are generally not available, except for some recent work by the National Bureau of Standards on lownoise signal sources.<sup>5,6,7</sup>

Short-term (or "instantaneously" sampled) frequency stability, in the millisecond range, is particularly important for accuracy in position-finding applications, as in LORAN navigation and various radar and sonar Doppler systems. Even though frequency drift over a short time generally is less than the average long-term frequency drift, instantaneously measured samples show much wider variations in the frequency swings caused by phase noise in the signal source (Fig. 2).

The overall phase-noise, or spectral-density output,  $S_{\phi(\omega)0}$ , of a PLL<sup>8</sup> is found by

$$\begin{split} \mathbf{S}_{\phi(\omega)0} &= \mathbf{S}_{\phi(\omega)\text{VCO}} \middle| \begin{array}{c} \frac{1}{1 + \mathbf{G}(\omega)\mathbf{H}(\omega)} \biggr|^{2} + \\ \\ \mathbf{S}_{\phi(\omega)\text{REF}} \middle| \begin{array}{c} \frac{\mathbf{G}(\omega)}{1 + \mathbf{G}(\omega)\mathbf{H}(\omega)} \biggr|^{2}, \end{split}$$

where  $S_{\phi(\omega)VC0}$  is the open-loop spectral density of phase fluctuations in the PLL's voltage-controlled oscillator (VCO) and  $S_{\phi(\omega)REF}$  is the equivalent spectral density of fluctuations in the reference oscillator. These phase fluctuations are measured in rad<sup>2</sup>/Hz, but generally plotted in dBc, which is 10 log<sub>10</sub>  $S_{\phi(\omega)}$ . More commonly, however, vendor-



3. For a fifth-order PLL, four of the time constants are determined by the integrator/filter circuit, and the fifth is determined by the VCO.

supplied phase-noise data, designated  $\mathfrak{L}(\omega)$ , and also measured in dBc, are for single-sideband noise. (The dBc designation is defined as 10 log<sub>10</sub> of the ratio between the output from a spectrum analyzer with a 1-Hz bandwidth and the signal's carrier level.) Accordingly.

 $\mathfrak{L}(\omega) = 10 \, \log_{10}(\frac{1}{2}) \mathrm{S}_{\phi(\omega)} \, (\mathrm{per} \, \mathrm{rad}^2),$  assuming that

$$\mathfrak{L}(-\omega) = \mathfrak{L}(\omega).$$

Therefore, to convert  $\mathfrak{L}(\omega)$  data to "straight"  $S_{\phi(\omega)}$  data, add 3 dB to the  $\mathfrak{L}(\omega)$  data and take the antilog.

An HP-19C program (see "Noise in a 5th-order PLL") calculates this single-sideband noise, where  $G(\omega)H(\omega)$  is the open-loop gain of the PLL.<sup>1</sup> The feedback path,  $H(\omega)$ , is simply 1/N; and  $G(\omega)$  equals

$$\frac{(K_{p}K_{v}/\omega T_{1}) (jwT_{2} + 1)}{j\left[\omega^{2}(\omega^{2} \frac{T_{o}}{A_{o}}T_{v}T_{3}-T_{3}-T_{v})+\frac{1}{A_{o}T_{1}}\right]+\omega(\omega^{2}T_{v}T_{3} - 1)}$$

Optimized for functional performance, the following circuit constants are used for a typical PLL (Fig. 3):

 $\begin{array}{l} A_{\rm o} \doteq 320,000 \\ T_{\rm o} = 7.96 \ \times \ 10^{-4} \ {\rm s} \\ T_{\rm v} = 1.59 \ \times \ 10^{-7} \ {\rm s} \\ T_1 = 2.408 \ \times \ 10^{-6} \ {\rm s} \\ T_2 = 2.491 \ \times \ 10^{-6} \ {\rm s} \\ T_3 = 4.700 \ \times \ 10^{-7} \ {\rm s} \\ K_{\rm p} = 314 \ \times \ 10^6 \ {\rm V/rad} \\ K_{\rm v} = 0.16 \ {\rm rad/V} \\ N \ = 20. \end{array}$ 

The single-sideband phase noise, when calculated by the program for a range of so-called Fourier frequencies (offsets from a carrier,  $f = \omega/2\pi$ ), can be plotted as in Fig. 4 (dotted line). Although this output phase noise can be reduced by varying circuit constants to increase the loop's bandwidth, proceed with caution, because other desirable operating characteristics (such as circuit stability or speed of response) could be compromised. The program, however, offers an easy way to determine how systematic changes in the parameters affect noise.

## Oscillator noise should be low

In addition to the calculated PLL noise, Fig. 4 shows a plot of the SSB-noise characteristics of the circuit's VCO and crystal-reference oscillator. The oscillators are the main source of phase noise in a PLL. The information for plotting their noise can be obtained from the manufacturers of the oscillators, or from measurements made by the user.

Where noise reduction is of prime importance, select oscillators that generate minimum noise and have noise spectral densities that complement each other (as in Fig. 5). The point at which the two curves

### Noise in 5th order PLL

Step	Instructions	Input Data/Units	Keys	Output Data/Units
1 te	Enter program	and tent	Indera	nas noutenty
2	Store	To	STO 0	un Retallini
	alhenterbrogiannit has dithwhin		STO 1 STO 2	
	Store	T <sub>3</sub>	STO 3	
	(a) = 10 hat [a)Sec. (per rad")	Tv	STO 4	
	and the second se	Kp	STO 6	
	lata = (unita	N	STO 7	
	times of at at the last summer at	Ao	STO 8	
	Calculate phase noise	180	STO 9	
	an exer bus sist (w) 1 sur of db 3	10	STO .5	
3	Calculate	f	GSB 0	
	sulates this stople-aldehand nots	Søref	R/S	
	a she oped-like trike that - dego ada a	Søvto	R/S	S¢o
4	Repeat step 3 for	Back path		
	other Fourier frequencies		Citers other	

specific methods for calculating and term frequency stability and are generally not available, work by the National Bureat noise signal sources.<sup>107</sup>

quency stability, in the mility arry important for acture applications, as in LORAN radar and sonar Doppler i frequency drift over a simithan the average iong-tarm ( taneously measured samples ations in the frequency swing ations in the frequency swing

Note: Enter Sorref and Sorvto in dB. Soro answer is in dB.

Step	Key Entry	Key Code	Step	Key Entry	Key Code
001           002           003           004           005           006           007           008           009           010           011           012           013           014           015           016           017           018           019           020           021           022           023           024           025           026           027           028           029           030           031           032           033           034           035           036           037           038           039           040           041           042           043           044           045           046           047           048           049	(g) LBL 0 PRx (g) DEG (g) $\pi$ $\times$ 2 STO 0 (g) $\pi$ $\times$ 2 RCL 0 RCL 8 $\oplus$ $\oplus$ 14 RCL 3 RCL 3 RCL 3 RCL 3 RCL 3 RCL 3 RCL 4 RCL 3 RCL 3 RCL 4 RCL 3 RCL 3 RCL 4 RCL 3 RCL 3 RCL 4 RCL 3 RCL 3 RCL 4 RCL 3 RCL 3 RCL 4 RCL 3 RCL 4 CL 3 RCL 2 RCL 3 RCL 2 RCL 3 RCL 2 RCL 3 RCL 2 RCL 3 RCL 3 RCL 4 RCL 3 RCL 3 RCL 4 RCL	$\begin{array}{c} 25 \ 14 \ 00 \\ 65 \\ 25 \ 24 \\ 25 \ 63 \\ 51 \\ 02 \\ 51 \\ 45 \ .0 \\ 25 \ 53 \\ 55 \ 00 \\ 51 \\ 55 \ 03 \\ 55 \ 04 \\ 51 \\ 55 \ 03 \\ 55 \ 04 \\ 51 \\ 55 \ 03 \\ 55 \ 01 \\ 55 \ 03 \\ 55 \ 01 \\ 22 \\ 25 \ 34 \\ 11 \\ 55 \ 02 \\ 55 \ .0 \\ 51 \\ 22 \\ 25 \ 34 \\ 12 \\ 41 \end{array}$	050 051 052 053 054 055 056 057 058 059 060 061 062 063 064 065 066 067 068 069 070 071 072 073 074 075 076 077 078 076 077 078 079 079 070 080 081 082 083 084 085 086 087 088 089 090 091 092 093 094 095 096 097 098	$\begin{array}{c} \text{RCL 9} \\ \text{RCL 9} \\ \text{TO .1} \\ \text{R + L5} \\ \text{RCL 5} \\ \text{RCL 6} \\ \text{RCL 7} \\ \text{RCL 1} \\ \text{RCL 7} \\ \text{RCL 1} \\ \text{RCL 7} \\ \text{RCL 1} \\ \text{RCL 1} \\ \text{RCL 1} \\ \text{RCL 2} \\ \text{RCL 1} \\ \text{RCL 3} \\ \text{RCL 3} \\ \text{RCL 3} \\ \text{RCL 3} \\ \text{RCL 4} \\ \text{RCL 3} \\ \text{RCL 5} \\ R$	$\begin{array}{c} 55\ 09\\ 31\\ 45\ .1\\ 12\\ 61\\ 55\ 05\\ 51\\ 55\ 06\\ 51\\ 55\ 07\\ 61\\ 55\ 07\\ 61\\ 55\ 07\\ 61\\ 55\ 07\\ 61\\ 55\ 07\\ 61\\ 45\ .2\\ 55\ 01\\ 45\ .2\\ 55\ 01\\ 45\ .2\\ 55\ 01\\ 45\ .4\\ 25\ 53\\ 55\ .5\\ 64\\ 55\ .5\\ 61\\ 25\ 33\\ 25\ 53\\ 64\\ 55\ .5\\ 61\\ 25\ 33\\ 55\ .5\\ 61\\ 25\ 33\\ 55\ .5\\ 61\\ 25\ 31\\ 55\ .5\\ 61\\ 25\ 31\\ 55\ .5\\ 61\\ 25\ 31\\ 55\ .5\\ 61\\ 25\ 31\\ 55\ .5\\ 61\\ 25\ 31\\ 55\ .5\\ 61\\ 25\ 31\\ 55\ .5\\ 61\\ 25\ 31\\ 55\ .5\\ 65\\ 25\ 65\\ 25\ 13\\ \end{array}$

REGISTERS									
° To	<sup>1</sup> T1	<sup>2</sup> T <sub>2</sub>	<sup>3</sup> T3	4 T <sub>V</sub>	<sup>5</sup> Kp	<sup>6</sup> Kvo	7 N	<sup>8</sup> Ao	9 180
SO	S1	S2	S3	S4	.5 10	S6	S7	S8	S9

 For a fills-order FLL, four detarmined by the integrator cross is called the crossover frequency  $(f_c)$ . This frequency is an important parameter for optimizing a PLL's noise characteristics.

In Fig. 5, the VCO noise-distribution plot is divided into three characteristic regions. High-quality oscillators generally exhibit this spectral-density relationship. In region I,  $S_{\phi(f)}$  is typically proportional to  $1/f^3$ , so-called flicker-frequency noise; in region II,  $S_{\phi(f)}$  is proportional to  $1/f^2$ , so-called white-frequency noise; and in region III,  $S_{\phi(c)}$  is constant, socalled white-phase noise. Beyond region III, the bandwidth limitation of the circuit attenuates the



4. A PLL is optimized for performance characteristics, such as stability, response time, and sideband levels; but the noise characteristics generally fall where they may, as exemplified in this plot of a fifth-order PLL.



5. The "optimum" PLL output-noise characteristic is the one that coincides most closely with the PLL's intersecting reference crystal oscillator and VCO-oscillator noise characteristics (heavy lines). A high damping-factor value (such as d = 10) makes the best correspondence with this criterion.

noise to negligible levels.

Region I noise stems from fluctuations in oscillator-circuit frequency-control components; region II, from thermal noise in the oscillator's gain element; and region III, from additive thermal noise from other elements of the circuit (including the gain element).

A plot of the optimum phase-noise characteristic of a PLL would coincide with the lower parts of the two oscillator curves (heavy lines in Fig. 5).

The type-2, second-order PLL circuit in Fig. 6 helps to illustrate how closely this condition can be approached. This circuit can be generalized by relating the integrator's time constants ( $T_1$  and  $T_2$ ) and the VCO's and phase comparator's transfer coefficients ( $K_v$  and  $K_p$ ) with a damping factor (d), and with the reference and VCO crossover frequency ( $f_c = \omega_c/2\pi$ ), as follows:

When these circuit parameters are considered together with the circuit's open-loop gain (note:  $H(\omega) = 1$ ),

$$\mathbf{G}(\omega)\mathbf{H}(\omega) = \frac{\mathbf{K}_{\mathbf{p}}\mathbf{K}_{\mathbf{v}}}{\mathbf{T}_{1}\omega^{2}} (-\mathbf{j}\omega\mathbf{T}_{2}-1),$$

and substituted in the phase-noise equation for  $S_{\phi(\omega)0}$ , the PLL's spectral density becomes

$$S_{\phi(\omega)0} = S_{\phi(\omega)VC0} \left[ \frac{1}{\left(1 - \frac{\omega_{c}^{2}}{4d^{2}\omega^{2}}\right) + \left(\frac{\omega_{c}^{2}}{\omega}\right)} \right] + S_{\phi(\omega)REF} \left[ \frac{\left(\frac{1}{2d}\right)^{2} \left(\frac{\omega_{c}}{\omega}\right)^{2} + \left(\frac{\omega_{c}}{\omega}\right)^{2}}{\left(1 - \frac{\omega_{c}^{2}}{4d^{2}\omega^{2}}\right) + \left(\frac{\omega_{c}}{\omega}\right)^{2}} \right]$$

The "Optimizing PLL Phase Noise" program, with its subroutine 0, solves this equation for any Fourier frequency ( $f = \omega/2\pi$ ). In Fig. 5, solutions are shown for damping-factor values (d) of 0.5, 1.0, and 10.

The largest damping factor (d = 10) causes the noise curve to approach the "optimum" noise characteristic most closely—when it lies completely between the VCO/reference-oscillator lines and as closely as possible to the lower lines. To satisfy this criterion, the curve generally passes through the frequency crossover point previously mentioned. Larger damping values than 10 will provide little further improvement. In fact, a larger damping value would slow response more than it would lower the noise output. Special cases may require low damping

# **Optimizing PLL phase noise**

Step	Instructions	Input Data/Units	Keys	Output Data/Units
1.1	Enter program	element; a	ality os-	ons. High-qu
2	Store	fc d	STO 2 STO 3	spectral-der tweicedly nee
	f the optimum phase-noise chan would coincide with the lower pa	Kp Kv	STO 7 STO 8	iency noise;
3	Calculate phase noise	f Søvco Søref	GSB 0 R/S R/S	Søo
4	Repeat step 3 for other values of Fourier frequency	proacting the integra VCO's and		and revea
5	Calculate time constants		GSB 1	T1 T2
ote: -	-Søvco. Søref and Søo in dB	~~~~~	$\sim$	Sam

Subroutine 0 must be performed before the time constants can be calculated with subroutine 1

Step	Key Entry	Key Code	Step	Key Entry	Key Code
Step           001           002           003           004           005           006           007           008           009           010           011           012           013           014           015           016           017           018           019           020           021           022           023           024           025           026           027           028           029           030           031	Key Entry           (g) LBL 0 PRx           (g) $\pi$ x           2           x           (g) $\pi$ x           (g) $x^2$ STO 4           RCL 3           (g) $x^2$ ÷           4           ÷           STO 6           CH 4           +           STO 5           (g) 1/x           R/S	$\begin{array}{r} \textbf{Key Code} \\ \hline 25 14 00 \\ 65 \\ 25 63 \\ 51 \\ 02 \\ 51 \\ 25 64 \\ 55 02 \\ 25 64 \\ 55 02 \\ 25 63 \\ 51 \\ 02 \\ 51 \\ 45 01 \\ 51 \\ 25 53 \\ 45 04 \\ 55 03 \\ 25 53 \\ 61 \\ 04 \\ 61 \\ 45 06 \\ 22 \\ 01 \\ 41 \\ 25 53 \\ 55 04 \\ 41 \\ 45 05 \\ 25 64 \\ 64 \\ 64 \\ 64 \\ 61 \\ 45 \\ 64 \\ 64 \\ 64 \\ 64 \\ 64 \\ 64 \\ 64$	Step           038           039           040           041           042           043           044           045           046           047           048           049           050           051           052           053           054           055           056           057           058           059           060           061           062           063           064           065           066           067           068	Key Entry (g) x <sup>2</sup> RCL 4 + RCL 5 ÷ R/S 1 0 ÷ (g) 10 <sup>X</sup> x + (f) log 1 0 x PRx (g) SPC (g) RTN (g) LBL 1 RCL 3 (g) x <sup>2</sup> 4 x RCL 1 ÷ RCL 7 x RCL 8 x x	Key Code           25 53           55 04           41           55 05           61           64           01           00           61           25 33           51           41           16 33           01           00           51           25 65           25 65           25 13           25 13           25 53           04           51           55 01           65           55 07           51           55 08           51
031 032 033 034 035 036	R/S 1 0 (g) 10 <sup>X</sup> X PCL 6	64 01 00 61 25 33 51 55 06	068 069 070 071 072 073	X RCL 1 ÷ PRx (g) SPC (g) RTN	51 55 01 61 65 25 65 25 13

frequency is an importan

In Fig. 5, the VCO noise-di into three characteristic p cillators generally exhibit t tionship. In region I. S<sub>en</sub> to I/F, so-cailed flicker-fra II. S<sub>en</sub> is proportional to quency noise; and in region called white-phase noise.

# PLL noise and stability

factors—a value of 1 or even 0.5—to get a faster response or the special noise-distribution shapes that these lower damping factors produce.

After the phase-noise characteristics (based on the  $f_c$  of the oscillators and a selected damping factor) have been calculated, a second part of the optimizing program (subroutine 1) can then be used to calculate the time constants  $T_1$  and  $T_2$  for the given  $K_p$  and  $K_v$  of a type-2 second-order PLL.

Determining a PLL's short-term frequency stability requires integration of the spectral density of the phase fluctuations to obtain the so-called Allan variance (a dimensionless measure of stability, where  $\sigma_y^2$  is  $\Delta f/f$  in a short sample period). Thus

$$\sigma_{y}^{2}(\tau, f_{h}) = \frac{2}{(\tau \nu \pi)^{2}} \int_{0}^{f_{h}} S_{\phi(f)} \sin^{4}(\pi f \tau) df,$$

where  $\tau$  is the sampling time (in seconds),  $\nu$  is the long-term average frequency (in Hz), and  $f_h$  is the bandwidth, or maximum excursion of the offset from the carrier (the maximum Fourier frequency).

Figure 7 (top) shows the relationship between frequency or phase and the frequency spectral-noise densities, along with the resultant short-term frequency stabilities, for several distinct types of phase or frequency noise. A typical complex signal source (such as a PLL) could have a combined short-term frequency stability as in Fig. 7 (bottom). But such noise types generally do not obey simple integerpower curves and, therefore, pose a problem: The Allan equation does not have a closed-form solution for fractional powers, so it cannot be used directly. Nevertheless, very accurate answers can be obtained with Simpson's Rule and a programmable calculator.

Although the Allan equation requires integration over the Fourier frequency range of 0 to  $f_n$ , the lowfrequency limit of 0 Hz cannot be used in a log-log Simpson's Rule integration. Fortunately, frequen-



6. The phase-output noise in this type-2 second-order PLL can be optimized by adjusting the damping factor (d) in relation to the oscillator-noise crossover frequency ( $f_c$ ).



7. The distribution of the different types of frequency and phase noise can be expressed as line segments that represent powers of frequency or time (top), and the overall distribution of a system can be shown by combining appropriate segments (bottom).

cies below  $(2\pi\tau_h)^{-1}$ , where  $\tau_h$  is the longest sampling time, do not contribute appreciably to the value of the Allan variance. The longest sampling time for short-term effects is generally 1 s; therefore, for a measuring-system bandwidth of 1000 Hz, just the Fourier frequencies between about 0.16 and an  $f_h$  of 1000 Hz need be considered. (Since the manufacturer did not supply data below 2 Hz for the reference oscillator and VCO used in Fig. 5; a new oscillator with data to 0.1 Hz was substituted in Fig. 8, top.)

As shown in Fig. 7 (bottom) and Fig. 8 (top), the phase-noise curves can be approximated with straight-line segments. The segments are plotted on semilog paper with  $S_{o(f)}$  measured in dBc on the vertical axis. Therefore, the segments,

$$y = ax^{b}$$

can be established from the end points on their phasenoise curves—where  $S_{\sigma(f_i)}$  and  $S_{\sigma(f_i)}$  correspond to the low-frequency  $(f_1)$  and the high-frequency  $(f_2)$  end points, as follows:

and 
$$b = \frac{S_{\phi(f_1)} - S_{\phi(f_2)}}{10 \ (\log f_1 - \log f_2)}$$

Step	Instructions	Input Data/Units	Keys	Output Data/Units
1	Key in the program		g factor)	
2	Store	b a v T	STO         7           STO         .1           STO         .0           STO         8	
3	Enter and start program	f1 f2 n	ENT ↑ ENT ↑ GSB .3	Y²y
~			m	ample peri

S8

S9

S7

S6

.5

4

.3

V

a



# PLL noise and stability

$$2 = 10 \left( \frac{S_{\phi(f_1)}}{10} - \frac{10 \ b \ \log \ f_1}{10} \right).$$

With coefficients a and b established for each line segment, the contributions of each segment to the overall Allan variance  $\sigma_y^2$  can be calculated with the approximate Allan equation,

$$\tau_{y}^{2}(\tau,f) = \frac{2a}{(\tau\nu\pi)^{2}} \int_{f_{\tau}}^{f_{z}} \int f^{b}\sin^{4}(\pi f\tau)df,$$

by a modified Simpson's Rule program supplied by Hewlett-Packard (HP-19C/29C Applications' Book, 1977). The Simpson's Rule is incorporated into the

C	alculated s	short-ter	m stabil	ity					
Device	Segment I								
Reference oscillator	$f_1 = 0.1$ Hz, $f_2 = 10$ Hz								
	$a = 1.26 \times 10^{-12}$	b = -1.40	State Barry R.	R. Fuller 1					
	T/n 0.001/10	0.01/10	0.1/20	1/100					
	$\sigma y^2$ 1.10 × 10 <sup>-27</sup>	$1.05 \times 10^{-25}$	$4.80 \times 10^{-25}$	$1.76 \times 10^{-26}$					
Voltage- controlled	$f_1 = 0.1$ Hz, $f_2 =$	10 Hz							
oscillator	$a = 5.01 \times 10^{-10}$	b = -3.90							
	T/n 0.001/10	0.01/10	0.1/20	1/100					
	$\sigma y^2 4.49 \times 10^{-27}$	$4.39 \times 10^{-25}$	$1.34 \times 10^{-23}$	$8.10 \times 10^{-23}$					
PLL output	$f_1 = 0.1$ Hz, $f_2 =$	100 Hz							
	$a = 4.64 \times 10^{-12}$	b = -1.83							
	T/n 0.001/10	0.01/20	0.1/100	1/1000					
	$\sigma y^2   2.43 \times 10^{-24}$	$1.46 \times 10^{-23}$	$1.19 \times 10^{-24}$	$8.21 \times 10^{-26}$					
Davice	Segment II								
Reference oscillator	$f_1 = 10$ Hz, $f_2 = 100$ Hz								
	$a = 1.26 \times 10^{-13}$	b = -0.40							
	T/n 0.001/10	0.01/20	0.1/100	1/1000					
	$\sigma y^2   3.27 \times 10^{-23}$	$8.22 \times 10^{-23}$	$7.56 \times 10^{-25}$	$7.56 \times 10^{-27}$					
Voltage- controlled	$f_1 = 10 \text{ Hz}, f_2 = 100 \text{ Hz}$								
oscillator	$a = 0.31 \times 10^{-12}$	D = -2.00	0.1/100	1 /1 000					
	1/10.001/10	0.01/20	0.1/100	1/1000					
	σy <sup>2</sup> 1.59 × 10-24	1.06 × 10-23	1.03 × 10-23	1.27 × 10-27					
PLL output	$f_1 = 100 \text{ Hz}, f_2 = 1000 \text{ Hz}$								
	$a = 2.51 \times 10^{-4}$	0 = -0.70	0.1/1000	1/10.000					
	$\pi v^2 = 1.04 \times 10^{-21}$	$1.00 \times 10^{-23}$	1.01 × 10-25	1/10,000					
Device	0) 1.04 × 10	1.00 × 10		1.01 × 10					
Poforance									
oscillator	$H_1 = 100 \text{ Hz}, T_2 = 1000 \text{ Hz}$ $a = 2.00 \times 10^{-14}, b = 0.00$								
	T/n 0.001/20	0.01/100	0.1/1000	1/10,000					
	$\sigma y^2$ 6.08 × 10 <sup>-20</sup>	5.47 × 10 <sup>-22</sup>	$5.47 \times 10^{-24}$	5.47 × 10 <sup>-26</sup>					
Voltage-	$f_1 = 100 \text{ Hz}, f_2 =$	1000 Hz	L						
oscillator	$a = 6.31 \times 10^{-15}$	b = -0.50							
	T/n 0.001/20	0/01/100	0.1/1000	1/10,000					
	$\sigma y^2 8.88 \times 10^{-22}$	8.27 × 10 <sup>-24</sup>	$8.28 \times 10^{-26}$						
			3 2 30						



8. The phase-noise characteristics of the reference oscillator and the VCO can be expressed with three straight-line segments (I, II, and III); and the PLL output, by two (top). The short-term stability in terms of the Allan variance can then be calculated by keying the required coefficients as determined from the coordinates of these line-segment ends into the calculator (see Table) and plotting the results (bottom).

complete program for an HP-19C calculator—"Allan Variance Calculations." With a, b,  $\nu$ , and  $\tau$  established, the only decision remaining is the number of intervals, n, into which the segments must be divided. The more intervals chosen, the more accurate the calculation, but the longer the calculation takes. A good choice for a minimum n value (which must be an even number) is

# $n \geq 10 [\tau (f_2 - f_1)].$

The calculation time, then, is 0.056 n + 0.15 min.

To illustrate an application of the Allan variance calculations, the (a and b) program coefficients for the straight-line segments making up the VCO, reference oscillator, and overall output noise were determined from Fig. 8 (top). The coefficients are listed in the "Calculated Short-term Stability" table. Sample times of 1, 10, 100, and 1000 ms and end frequencies of 0.1, 10, and 1000 Hz were employed.

With these inputs,  $\sigma_y^2$  was determined with the Allan variance program. The frequency stability,

$$\sigma_{\rm y}(\tau) = \sqrt{\Sigma \sigma_{\rm y}^2(\tau, f_{\rm h})},$$

was calculated, after summing the individual  $\sigma_y^2$  contributions of each segment. A plot of  $\sigma_y$  vs sampling time for the VCO, reference, and output is shown in Fig. 8 (bottom). $\Box$ 

#### Acknowledgments

The author wishes to thank Dr. D. Halford and Dr. Fred L. Walls of the National Bureau of Standards, whose constructive discussions contributed to a more insightful understanding of the problems involved in working with PLL noise and short-term frequency stability.

#### References

I. Przedpelski, A.B., "Phase Lock Loops," R.F. Design, Sept./Oct., 1979, p. 24.

2. Halford, D., et al. "Spectral Density Analysis: Frequency Domain Specification and Measurement of Signal Stability," *Proceedings of the 27th Annual Symposium on Frequency Control*, U.S. Army Electronics Command, Fort Monmouth, NJ, June, 1973, p. 421.

3. Barnes, J.A., et al, "Characterization of Frequency Stability," *IEEE Transactions of Instruments and Measurements*, 1971, p. 105.

4. Lance, A.L., et al., "Phase Noise Characteristics of Frequency Standards," Ninth Annual Precise Time and Time Interval Applications and Planning Meeting, NASA-GSFC, Greenbelt, MD, 1977.

5. Walls, F.L., and Stein, S.R., "A Frequency-Lock System for Improved Quartz Crystal Oscillator Performance," *IEEE Transactions of Instruments and Measurements*, 1978, p. 249.

6. Stein, S.R., et al, "A Systems Approach to High-Performance Oscillators," NBS Technical Note, Boulder, CO.

7. Stein, S.R., and Walls, F.L., "Composite Oscillator Systems for Meeting User Needs for Time and Frequency," *NBS Technical Note*, Boulder, CO.

8. Cutler, L.S., and Searle, C.L., "Some Aspects of the Theory and Measurement of Frequency Fluctuations in Frequency Standards," *Proceedings of the IEEE*. February, 1966, p. 136.



Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and  $\widehat{(k)}$  are registered trademarks of Motorola, Inc.

**OTOROLA** Semiconducteurs S.A.

AVENUE GÉNÉRAL-EISENHOWER - 31023 TOULOUSE CEDEX - FRANCE