MITSUBISHI SEMICONDUCTORS

# M38063M6-XXXFP/GP USER'S MANUA



#### FOREWORD

This user's manual describes the hardware of Mitsubishi's M38063M6-XXXFP/GP CMOS 8-bit microcomputer.

After reading this manual, the user should have a through knowledge of the functions and features of the M38063M6-XXXFP/GP, and should be able to fully utilize the product. The manual starts with specifications and ends with application examples.

For software details, refer to the "MELPS 740 Programming Manual".

## CONTENTS

1.DESC	RIPTION	1-1
1.1 Fund	ction Description	1-3
1.2 M38	06x Expansion	1-4
1.3 Pin	Configuration	1-7
1.4 Pin	Description	1-9
1.5 Fund	ctional Block Diagram <b>1</b>	-10
1.6 Com	parison with the 740 Series1	-12
2.FUNC	TIONAL DESCRIPTION	2-1
2.1 Cent	ral Processing Unit (CPU)	2-2
2.1.1	Register structure	2-2
2.1.2	Accumulator (A)	2-3
2.1.3	Index register X (X), index register Y (Y)	2-3
2.1.4	Stack pointer (S)	2-3
2.1.5	Program counter (PC)	2-5
2.1.6	Processor status register (PS)	2-5
2.2 Acce	ess Area	2-6
2.2.1	Zero page (addresses 000016 to 00FF16)	2-6
2.2.2	Special page (addresses FF0016 to FFFF16)	2-6
2.3 Mem	nory Allocation	2-8
2.3.1	Special function register (SFR)	2-9
2.3.2	RAM2	-10
2.3.3	ROM2	-10
2.4 Proc	essor Mode and Input/Output Pins2	-11
2.4.1	Input/Output pins	-11
2.4.2	Single-chip mode2	-18
2.4.3	Memory expansion mode2	-19
2.4.4	Microprocessor mode	-20
2.4.5	Bus control with memory expansion2	-22
2.5 Inter	rupts2	-23
2.5.1	Interrupt sources2	-24
2.5.2	Interrupt control	-29
2.5.3	Interrupt sequence	-30
2.5.4	Timing after interrupt	-31
2.6 Time	ers	-32
2.6.1	Timer blocks	-32
2.6.2	Timer operation	-35
2.6.3	Timer mode	-36
2.6.4	Pulse output mode	-36
2.6.5	Event counter mode	-36
2.6.6	Pulse width measurement mode	-37
2.0.0		

2.7 Serial I/O1	2-38
2.7.1 Clock synchronous serial I/O1	2-38
2.7.2 Clock asynchronous serial I/O (UART)	2-48
2.7.3 Notes on using serial I/O1 function	2-57
2.8 Serial I/O2	2-58
2.8.1 Serial I/O2 control register (address 001D16)	2-59
2.8.2 Reception	2-60
2.8.3 Transmission	2-62
2.8.4 Notes on external clock selection	2-63
2.9 A-D Converter	2-64
2.9.1 Block description	2-65
2.9.2 Method of use	2-66
2.9.3 Operation	2-66
2.9.4 Equivalent circuit	2-68
2.10 D-A Converter	2-69
2.10.1 Block description	2-69
2.10.2 Method of use	2-70
2.10.3 Operation	2-70
2.11 Reset	2-71
2.11.1 Reset description	2-71
2.11.2 Reset circuit	2-73
2.12 Oscillation Circuit	2-74
2.12.1 Circuit description	2-74
2.12.2 Oscillation control	2-76
3.INTERNAL PROM VERSION	•••••••••••••••••••••••••••••••••••••••
3.1 Function Description	
3.2 Pin Configuration	
3.3 Functional Block Diagram	
3.4 PROM Mode	
3.4.1 PROM mode	
3.4.2 Notes on writing and reading	3-8
3.4.3 Erasure	
3.4.4 Notes on handling	3-8
4.APPLICATIONS	
4.1 Application Circuit Examples	4-2
4 1 1 CD player system	4-2 4-2
4.1.2 VCB system controller	Δ-Δ
	······································

5.ELECTRICAL CHARACTERISTICS	••••5-1
5.1 Electrical Characteristics	5-2
5.1.1 Absolute maximum ratings	5-2
5.1.2 Recommended operating conditions	5-3
5.1.3 Electrical characteristics	5-4
5.1.4 A-D converter characteristics	5-5
5.1.5 D-A converter characteristics	5-5
5.1.6 Timing requirements and switching characteristics	5-6
5.1.7 Test conditions	5-7
5.1.8 Timing diagram	5-8
5.2 Typical Characteristics	5-10
5.2.1 Typical current consumption	5-10
5.2.2 Typical port characteristics	5-11
5.2.3 Typical A-D conversion characteristics	5-12
5.2.4 Typical D-A conversion characteristics	5-13
APPENDIX	••••6-1
Appendix 1 Package Outlines	6-2
Appendix 2 Handling of Unused Pins	6-4
Appendix 3 Notes on Use	6-5
Appendix 4 SFR Memory Map	6-8
Appendix 5 Control Registers	6-9
Appendix 6 Ports	6-17
Appendix 7 Machine Instruction	6-22
Appendix 8 List of Instruction Code	6-32
Appendix 9 Mask ROM Ordering Method	6-33

.

# CHAPTER 1

# DESCRIPTION

The M38063M6-XXXFP/GP is an 8-bit single-chip microcomputer created in a silicon gate CMOS process.

Built into this single-chip microcomputer are:

- · Serial I/O1 function (either clock synchronous or UART method selectable in software)
- Serial I/O2 function (clock synchronous method only)
- · Eight-bit timers
- A-D converter (successive approximation comparison method)
- D-A converter (R-2R network method)

The M38063M6-XXXFP/GP is designed as a dedicated microcomputer for household appliances, office automation (OA) equipment, and audiovisual equipment. The reduced power dissipation of the CMOS process also makes this microcomputer extremely useful for applications utilizing battery power.



Photo of M38063M6-XXXFP/GP Chip

#### **1.1 Function Description**

The functions of the M38063M6-XXXFP/GP are outlined in Table1.1.1. These two types (M38063M6-XXXFP and M38063M6-XXXGP) differ only in the package. In this manual, the two types are distinguished only where there is a functional difference between them. The suffix FP indicates a 0.8mm-lead pitch package and GP indicates a 0.65mm-lead pitch package.

Table 1.1.1 Functio	ns of M38063M6-X2	XXFP/GP
Parameter		Function
Basic instructions		71
Instruction execution	time	0.8µs (shortest instruction, at 5MHz oscillation frequency)
Oscillation frequency		5MHz (max.)
Momory sizo	ROM	24,316 bytes of user area
Welliory Size	RAM	512 bytes
Input/output_ports	P0~P6,P8	8-bit X 8 (CMOS output)
	P7	8-bit X 1 (N-channel open drain output)
Serial I/O1		Clock synchronous or asynchronous
Serial I/O2		Clock synchronous
Timers		8-bit prescaler X 3 and 8-bit timer X 4
A-D converter		8-bit resolution X 8 channels
D-A converter		8-bit resolution X 2 channels
Interrupts		7 external, 8 internal, 1 software
Clock generation circ	cuit	Built-in (connect to external ceramic resonator or quartz
		crystal oscillator)
Supply voltage		4.0 to 5.5V
Power dissipation		20mW (at 5MHz oscillation frequency, typ.)
Input/output	Input/output break	5V
characteristics	-down voltage	
	Output current	10mA
External memory expansion		Possible
Operating temperature range		–20 to 85°C
Device structure		CMOS silicon gate
Package	M38063M6-XXXFP	80-pin plastic molded QFP (0.8mm-lead pitch)
	M38063M6-XXXGP	80-pin plastic molded QFP (0.65mm-lead pitch)

#### 1.2 M3806x Expansion

Mitsubishi plans to expand the M3806x group by producing a wide range of variations.

- The concept behind this expansion is to support:
- (1) Products with the same functions but different memory capacities
- (2) Mask ROM, one-time programmable ROM, and EPROM versions
- (3) A variety of packages

Products with ROM capacities ranging from 12K bytes to 32K bytes and RAM capacities ranging from 384 bytes to 1024 bytes are under development, as shown in Figure 1.2.1. ROM capacity is plotted along the vertical axis and RAM capacity is plotted along the horizontal axis.



Fig. 1.2.1 Memory Expansion Plan

The one-time programmable version of the M38062M3-XXXFP is the M38062E3-XXXFP. The onetime programmable version of the M38062M3-XXXGP is the M38062E3-XXXGP. The EPROM version, which can be erased by ultra-violet light, is the M38062E3FS.

The one-time programmable version of the M38063M6-XXXFP is the M38063E6-XXXFP. The onetime programmable version of the M38063M6-XXXGP is the M38063E6-XXXGP. The EPROM version, which can be erased by ultra-violet light, is the M38063E6FS.

Mitsubishi intends to support mask ROM, one-time programmable ROM, and EPROM versions of all the products with the ROM and RAM capacities that are currently under development as shown in Figure 1.2.1.

(1) One-time programmable version

Non-erasable programs can be written into the internal PROM of this one-time programmable microcomputer. For details of the functions of this version, see Chapter 3, "INTERNAL PROM VERSION".

(2) EPROM version

Erasable programs can be written into the internal EPROM of this EPROM microcomputer. For details of the functions of this version, see Chapter 3, "INTERNAL PROM VERSION".

Type name	ROM	RAM	Package	Remarks
M38062M3-XXXFP	12K bytes	384 bytes	0.8mm-pitch QFP	·
M38062M3-XXXGP	12K bytes	384 bytes	0.65mm-pitch QFP	
M38062E3-XXXFP	12K bytes	384 bytes	0.8mm-pitch QFP	One-time programmable version
M38062E3-XXXGP	12K bytes	384 bytes	0.65mm-pitch QFP	One-time programmable version
M38062E3FP	12K bytes	384 bytes	0.8mm-pitch QFP	One-time programmable version'
M38062E3GP	12K bytes	384 bytes	0.65mm-pitch QFP	One-time programmable version'
M38062E3FS	12K bytes	384 bytes	0.8mm-pitch LCC	EPROM version
M38063M6-XXXFP	24K bytes	512 bytes	0.8mm-pitch QFP	
M38063M6-XXXGP	24K bytes	512 bytes	0.65mm-pitch QFP	
M38063E6-XXXFP	24K bytes	512 bytes	0.8mm-pitch QFP	One-time programmable version
M38063E6-XXXGP	24K bytes	512 bytes	0.65mm-pitch QFP	One-time programmable version
M38063E6FP	24K bytes	512 bytes	0.8mm-pitch QFP	One-time programmable version'
M38063E6GP	24K bytes	512 bytes	0.65mm-pitch QFP	One-time programmable version'
M38063E6FS	24K bytes	512 bytes	0.8mm-pitch LCC	EPROM version

Table 1.2.1 Products Supported as of September 1990

\* : Shipped blank.

## DESCRIPTION

The names of all Mitsubishi's single-chip microcomputers reflect differences in ROM capacity, RAM capacity, memory type, and package. The names of types in the M3806x group are as shown in Figure 1.2.2.





#### 1.3 Pin Configuration

The pin configuration of the M38063M6-XXXFP is shown in Figure 1.3.1 and the pin configuration of the M38063M6-XXXGP is shown in Figure 1.3.2.



Fig. 1.3.1 M38063M6-XXXFP Pin Configuration (Top View)

## DESCRIPTION

## **1.3 Pin Configuration**





#### **1.4 Pin Description**

The pin functions are listed in Table 1.4.1.

Pin	Name	Function
Vcc, Vss	Power supply	Power supply inputs 4.0 to 5.5V to Vcc, and 0V to Vss.
AVss	Analog power	The GND input pin for the A-D converter and the D-A converter. Keep at the
	supply	same potential as Vss.
VREF	A-D/D-A	The reference voltage input pin for the A-D converter and the D-A converter.
	reference	
	voltage input	
CNVss	CNVss	Controls the operating mode of the chip. Normally connected to Vss or Vcc.
RESET	Reset input	To enter the reset state, this pin must be kept "L" for more than 2µs (under
		normal Vcc conditions). If the crystal or ceramic resonator requires more time
		to stabilize, extend this "L" level time as appropriate.
XIN	Clock input	Input and output signals to and from the internal clock generation circuit.
		Connect a ceramic resonator or quartz crystal between the XIN and XOUT pins
Xout	Clock output	to set the oscillation frequency. If an external clock is used, connect the
		clock source to the XIN pin and leave the XOUT pin open.
P00~P07	I/O port P0	An 8-bit CMOS I/O port. An I/O direction register allows each pin to be
		individually programmed as either input or output. In modes other than
		single-chip, P0 is used to output the low-order bits of the address bus.
P10~P17	I/O port P1	An 8-bit CMOS I/O port with the same function as port P0. In modes other
		than single-chip, P1 is used to output the high-order bits of the address bus.
P20~P27	I/O port P2	An 8-bit CMOS I/O port with the same function as port P0. In modes other
		than single-chip, P2 is used as data bus I/O.
P30~P37	I/O port P3	An 8-bit CMOS I/O port with the same functions as port P0. In modes other
		than single-chip, P3 is used as a control bus.
P40~P47	I/O port P4	An 8-bit CMOS I/O port with the same functions as port P0. Can also be
		programmed to be serial I/O1 function pins.
P50~P57	I/O port P5	An 8-bit CMOS I/O port with the same functions as port P0. Can also be
		programmed to be I/O pins for timer X and timer Y, or output pins for the
		D-A converter.
P60~P67	I/O port P6	An 8-bit CMOS I/O port with the same functions as port P0. Can also be
		used as input pins for the A-D converter.
P70~P77	I/O port P7	An 8-bit I/O port with the same functions as port P0, except that the output
		structure is N-channel open drain. Can also be programmed to be serial
		I/O2 function pins.
P80~P87	I/O port P8	An 8-bit CMOS I/O port with the same functions as port P0.

## DESCRIPTION

## **1.5 Functional Block Diagram**

#### 1.5 Functional Block Diagram

A block diagram of the M38063M6-XXXFP is shown in Figure 1.5.1.



Fig. 1.5.1 Functional Block Diagram of M38063M6-XXXFP

## **1.5 Functional Block Diagram**



#### 1.6 Comparison with the 740 Series

#### 1.6 Comparison with the 740 Series

The main differences between the M38000 series (M38063M6-XXXFP/GP) and the 740 series (M50747-XXXSP/FP) are listed in Table 1.6.1.

Table 1.6.1 Main Differences between the N	138000 Series and the 740	Series
Parameter	M38063M6-XXXFP/GP	M50747-XXXSP/FP
Minimum instruction execution time	0.8µs (at 5MHz)	1.0μs (at 8MHz)
Reset vector address	FFFD16, FFFC16	FFFF16, FFFE16
SFR area	000016 to 003F16	00E016 to 00FF16
ROM area reserved for device testing	130 bytes (Note 1)	None
Readout of port direction registers	Disabled (Note 2)	Enabled
Supply voltage	4.0 to 5.5V	4.5 to 5.5V
Operating temperature range	–20 to 85°C	–10 to 70°C
Feedback resistor for clock generation circuit	Built in	None
ONW function (for memory expansion)	Built in	None
RD/WR separation signal generation function	Built in	None
(for memory expansion)		
External memory area	000016 to 000716,	00C016 to 00E716,
(for memory expansion)	and 044016 up	and 014016 up

Table 1.6.1 Main Differences between the M38000 Series and the 740 Series

Note 1: Addresses A00016 to A07F16, FFFE16, and FFFF16

Note 2: The direction registers should not be read. Instructions that read the direction registers before writing, e.g. the read modify write instructions such as the SEB, CLB, and BBC instructions, should not be used.

Note 3: For details of the reset vector addresses, the SFR area, and the ROM area reserved for device testing, see "2.3 Memory Allocation".

Note 4: For details of port direction register readout, the ONW function, the RD/WR separation signal generation function, and the external memory area, see "2.4 Processor Mode and Input/ Output Pins".

The M38000 series uses the same machine language instructions as the 740 series. For software details, refer to the "MELPS 740 Programming Manual".

CHAPTER

2

#### 2.1 Central Processing Unit (CPU)

#### 2.1 Central Processing Unit (CPU)

The central processing unit (CPU) of the M38063M6-XXXFP/GP has the following six registers: • Accumulator (A)

- Index register X (X)
- Index register X (X)
  Index register Y (Y)
- Stack pointer (S)
- Processor status register (PS)
- Program counter (PC)

These registers are described below.

#### 2.1.1 Register structure

Five of these registers (the accumulator (A), index register X (X), index register Y (Y), stack pointer (S), and processor status register (PS)) are 8-bit registers, but the program counter (PC) is a 16-bit register consisting of two 8-bit registers ( $PC_H$  and  $PC_L$ ).

After a hardware reset, bit 2 (the I flag) of the PS is set to "1" and the values of addresses FFFC<sub>16</sub> and FFFD<sub>16</sub> are stored in the PC, but the values of the rest of the PS and the other registers are undefined. Initialization of undefined registers may be necessary for some programs.



Fig. 2.1.1 Register Structure

#### 2.1 Central Processing Unit (CPU)

#### 2.1.2 Accumulator (A)

The accumulator is the main register of the microcomputer. Data operations such as data transfer, input/output, etc., are executed mainly through the accumulator.

#### 2.1.3 Index register X (X), index register Y (Y)

Both index register X and index register. Y are 8-bit registers. In the index addressing modes, the contents of these registers are added to the value of the OPERAND to specify the real address. These addressing modes are useful for referencing subroutine tables and memory tables.

These index registers also have increment, decrement, comparison, and data transfer functions to allow these registers to have some of the functions of the accumulator.

In indirect addressing mode, the value of the OPERAND is added to the contents of register X or register Y and specifies the real address. When the T flag in the processor status register is set to "1", the value contained in index register X becomes the address for the second OPERAND.

#### 2.1.4 Stack pointer (S)

The stack pointer is an 8-bit register used during subroutine calls and interrupts. The stack is used to store the current address data and processor status when branching to subroutines or interrupt routines. The lower eight bits of the stack address are determined by the contents of the stack pointer. The upper eight bits of the stack address are determined by the Stack Page Select Bit, bit 2 of the CPU Mode Register (address 003B16). If the Stack Page Select Bit is "0" (the default value), then the RAM in the zero page (addresses 004016 to 00FF16) is used as the stack area. If the Stack Page Select Bit is "1", then RAM in page 1 (addresses 010016 to 01FF16) is used as the stack area. The base of the stack must be set in software, and the stack grows towards lower addresses from that point.

The operations of pushing register contents onto the stack and popping them from the stack are shown in Fig. 2.1.2.



Table 2.1.1 Structure of CPU Mode Register

#### 2.1 Central Processing Unit (CPU)



## 2.1 Central Processing Unit (CPU)

#### 2.1.5 Program counter (PC)

The program counter is a 16-bit register consisting of two 8-bit sub-registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.

#### 2.1.6 Processor status register (PS)

The processor status register is an 8-bit register consisting of flags which indicate the status of the processor after an arithmetic operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag.

After reset, the I flag is set to "1", but all other flags are undefined. Since the T and D flags directly affect arithmetic operations, they should be initialized in the beginning of a program.

Each bit of the processor status register are explained below.

#### (1) Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It is also changed by shift or rotate instructions. The C flag can be set directly by the set carry (SEC) instruction and cleared by the clear carry (CLC) instruction.

#### (2) Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0". In decimal mode, the Z flag is invalid.

(3) Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction. Interrupts are disabled when the I flag is "1". When an interrupt occurs, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is completed. The I flag can be set by the set interrupt disable (SEI) instruction and cleared by the clear interrupt disable (CLI) instruction.

#### (4) Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic. The D flag can be set by the set decimal mode (SED) instruction and cleared by the clear decimal mode (CLD) instruction.

Since the D flag directly affects calculations, it should always be initialized after a reset. (5) Break flag (B)

The B flag is used to indicate whether the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1". The saved processor status is the only place where the break flag is ever set. (6) Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory, e.g. the results of an operation between two memory locations is stored in the accumulator. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations, i.e. between memory and memory, memory and I/O, and I/O and I/O. In this case, the result of an arithmetic operation performed on data in memory location 1 and memory location 2 is stored in memory location 1. The address of memory location 1 is specified by index register X, and the address of memory location 2 is specified by normal addressing modes. The T flag can be set by the set T flag (SET) instruction and cleared by the clear T flag (CLT) instruction.

Since the T flag directly affects calculations, it should always be initialized after a reset. (7) Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds the range from + 127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag. The V flag can be cleared by the CLV instruction, but there is no set instruction. In decimal mode, the V flag is invalid.

(8) Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative (bit 7 is "1"). When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag. These are no instructions for directly setting or clearing the N flag. In decimal mode, the N flag is invalid.

#### 2.2 Access Area

#### 2.2 Access Area

The program counter of the M38063M6-XXXFP/GP is 16-bits wide and can access 64K bytes of memory area (from address 000016 to FFFF16). Of this 64K-byte memory area, the first 256 bytes are the zero page area and the last 256 bytes are the special page area. These areas can be accessed by two byte commands by using special addressing modes.



Fig. 2.2.1 Access Area

In the M38063M6-XXXFP/GP, all the ROM, RAM, I/O functions, and control registers are located in the same memory map. This means that there is no need for programs to distinguish between memory and I/O operations; the same instructions can both transfer data and operate on data.

#### 2.2.1 Zero page (addresses 000016 to 00FF16)

The 256 bytes from address 000016 to address 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode shown in Figure 2.2.2 can be used to specify memory and register addresses in the zero page area. This dedicated zero page addressing mode enables access to this area with fewer instruction cycles.

#### 2.2.2 Special page (addresses FF0016 to FFFF16)

The 256 bytes from address FF0016 to address FFFF16 are called the special page area.

The special page addressing mode shown in Figure 2.2.2 can be used to specify memory addresses in the special page area. This dedicated special page addressing mode enables access to this area with fewer instruction cycles.

Frequently used subroutines are normally stored in this area.



Fig. 2.2.2 Zero Page and Special Page Addressing Modes

## 2.3 Memory Allocation

#### 2.3 Memory Allocation

The memory allocation of the M38063M6-XXXFP/GP in single-chip mode is shown in Figure 2.3.1.





## 2.3 Memory Allocation

#### 2.3.1 Special function register (SFR)

The Special function register (SFR) area contains the registers relating to functions such as I/O ports, timers, serial I/O, and interrupts. The SFR area is allocated to addresses  $0000_{16}$  to  $003F_{16}$ , as shown in Figure 2.3.2.

000016	Port P0	002016
000 <b>1</b> 16	Port P0 Direction Register	002116
000216	Port P1	002216
000316	Port P1 Direction Register	002316
000416	Port P2	002416
000516	Port P2 Direction Register	002516
000616	Port P3	002616
000716	Port P3 Direction Register	002716
000816	Port P4	002816
000916	Port P4 Direction Register	002916
000A16	Port P5	002A16
000B16	Port P5 Direction Register	002B16
000C16	Port P6	002C16
000D16	Port P6 Direction Register	002D16
000E16	Port P7	002E16
000F16	Port P7 Direction Register	002F16
001016	Port P8	003016
001116	Port P8 Direction Register	003116
001216		003216
001316		003316
001416		003416
001516		003516
001616		003616
001716		003716
001816	Transmit/Receive Buffer	003816
001916	Serial I/O1 Status Register	003916
001A16	Serial I/O1 Control Register	003A16
001B16	UART Control Register	003B16
001C16	Baud Rate Generator	003C16
001D16	Serial I/O2 Control Register	003D16
001E16		003E16
001F16	Serial I/O2 Register	003F16
	L	

02016	Prescaler 12
02 <b>1</b> 16	Timer 1
02216	Timer 2
02316	Timer XY Mode Register
02416	Prescaler X
02516	Timer X
02616	Prescaler Y
02716	Timer Y
02816	
02916	
02A16	
02B16	
02C16	
02D16	
02E16	
02F16	
03016	
<b>031</b> 16	
03216	
03316	
03416	AD/DA Control Register
03516	A-D Conversion Register
03616	D-A1 Conversion Register
03716	D-A2 Conversion Register
03816	
03916	
03A16	Interrupt Edge Selection Register
03B16	CPU Mode Register
03C16	Interrupt Request Register 1
03D16	Interrupt Request Register 2
03E16	Interrupt Control Register 1
03F16	Interrupt Control Register 2

Fig. 2.3.2 Memory Map of Special Function Register (SFR)

#### 2.3 Memory Allocation

#### 2.3.2 RAM

The M38063M6-XXXFP/GP has a 512 X 8-bit static RAM from address 0040<sub>16</sub> to 023F<sub>16</sub>. This internal RAM is used for data storage as well as stack area. When the RAM is used as stack area, the depth of subroutine nesting and the interrupt levels should be kept in mind in order to avoid overwriting the RAM contents.

#### 2.3.3 ROM

The M38063M6-XXXFP/GP has a 24,446 X 8-bit mask programmable ROM from address A000<sub>16</sub> to FFFF<sub>16</sub>. The 128 bytes from address A000<sub>16</sub> to address A07F<sub>16</sub> and addresses FFFE<sub>16</sub> and FFFF<sub>16</sub> are reserved for device testing, leaving 24,316 bytes of user ROM area.

Addresses FFDC<sub>16</sub> and FFFD<sub>16</sub> are allocated as a vector table for storing jump destination addresses used at reset or when an interrupt is generated. A memory map of the vector table is shown in Figure 2.3.3.

FFDC16 FFDD16 FFDE16 FFDF16 FFE016 FFE116	BRK Instruction Interrupt
	A-D Conversion Interrupt
	INT4 Interrupt
FFE216 FFE316	INT3 Interrupt
FFE416 FFE516 FFE616 FFE716 FFE816 FFE916 FFE816 FFEB16 FFEC16 FFED16	INT2 Interrupt
	Serial I/O2 Interrupt
	CNTR1 Interrupt
	CNTRo Interrupt
	Timer 2 Interrupt
-	

FFEE16 FFEF16 FFF016 FFF116	Timer 1 Interrupt
	Timer X Interrupt
FF216 FF <b>3</b> 16	Timer Y Interrupt
FFF416 FFF516 FFF616 FFF716 FFF816 FFF916 FFFA16 FFFB16 FFFC16 FFFD16	Serial I/O1 Transmit Interrupt
	Serial I/O1 Receive Interrupt
	INT1 Interrupt
	INTo Interrupt
	Reset

Fig. 2.3.3 Memory Map of Vector Area

#### 2.4 Processor Mode and Input/Output Pins

#### 2.4 Processor Mode and Input/Output Pins

The level of the signal input to the CNVss pin of the M38063M6-XXXFP/GP can be used to control the chip's processor mode.

Three modes can be selected by changing the values of the processor mode bits (bits 0 and 1 of address  $003B_{16}$ ) when the CNVss pin is connected to Vss.

The microcomputer will automatically be in single-chip mode when reset if the CNVss pin is connected to Vss. With the CNVss pin connected to Vss and the chip in single chip mode, memory expansion mode can be accessed by setting the processor mode bits to (0, 1) and microprocessor mode can be accessed by setting the processor mode bits to (1, 0).

The relationships between the values of the processor mode bits and the selected processor modes are shown in Table 2.4.1.

#### Table 2.4.1 Relationships between Processor Mode Bits and Processor Modes



If the system is reset with the CNVss pin connected to  $V_{cc}$ , the processor mode bits are automatically set to (1, 0), and the system will operate only in microprocessor mode.

#### 2.4.1 Input/Output pins

(1) I/O ports

The M38063M6-XXXFP/GP has 72 programmable input/output pins arranged as ports P0 to P8. Of these ports, the functions of ports P0 to P3 depend on the processor mode, and ports P4 to P7 are double-function ports with program-selectable functions.

The circuits relating to these ports are shown in Figure 2.4.1, and the functions of these ports are listed in Table 2.4.2.

(2) Vss and Vcc pins

The Vss and Vcc pins supply power to the chip.

(3) CNVss pin

The level of signal input to the CNVss pin at reset start enables control of the chip's processor mode.

(4) XIN and XOUT pins

The X<sub>IN</sub> and X<sub>OUT</sub> pins are clock input and output pins. The M38063M6-XXXFP/GP has a builtin clock generation circuit whose oscillation frequency is set by a ceramic resonator or quartz crystal. However, an external clock can also be used by connecting the X<sub>IN</sub> pin to a clock generator and leaving the X<sub>OUT</sub> pin open.

(5)  $\phi$  pin (also functions as P34 pin) In memory expansion mode and microprocessor mode, the  $\phi$  pin outputs the internal system clock (half the oscillation frequency of the resonator crystal connected between X<sub>IN</sub> and X<sub>OUT</sub>). When the STP or WIT instruction is executed, the output of the  $\phi$  pin stops at a "H" level.

#### 2.4 Processor Mode and Input/Output Pins

Port P0	8-bit programmable I/O port	In modes other than single-chip, outputs the low-order
	Input/output format : CMOS	address byte.
Port P1	8-bit programmable I/O port	In modes other than single-chip, outputs the high-order
	Input/output format : CMOS	address byte.
Port P2	8-bit programmable I/O port	In modes other than single-chip, functions as the data bus.
	Input/output format : CMOS	
Port P3	8-bit programmable I/O port	In modes other than single-chip, functions as the control
	Input/output format : CMOS	bus.
Port P4	8-bit programmable I/O port	Not affected by processor mode. P42 to P47 are double-
	Input/output format : CMOS	function pins with program-selectable functions.
Port P5	8-bit programmable I/O port	Not affected by processor mode. P51 to P57 are double-
	Input/output format : CMOS	function pins with program-selectable functions.
Port P6	8-bit programmable I/O port	Not affected by processor mode. All pins are double-
	Input/output format : CMOS	function pins with program-selectable functions.
Port P7	8-bit programmable I/O port	Not affected by processor mode. P7o to P73 are double-
	Input format : CMOS	function pins with program-selectable functions.
	Output format : N-channel	
	open drain	
Port P8	8-bit programmable I/O port	Not affected by processor mode.
	Input/output format : CMOS	

Table 2.4.2 Port Functions

(6) SYNC pin (also functions as P35 pin)

In memory expansion mode and microprocessor mode, the SYNC pin outputs a signal that is "H" for one cycle of  $\phi$  every time an opcode is fetched.

(7) RESET pin

The system is reset if the RESET pin is held "L" for at least  $2\mu$ s before returning to "H". (8) RESETout pin (also functions as P3<sub>3</sub> pin)

When the M38063M6-XXXFP/GP is reset with the CNVss pin connected to Vcc, a "L" level signal is output from the RESETout pin.

(9) RD and WR pins (also function as P37 and P36 pins) A read control signal is output from the RD pin and a write control signal is output from the WR pin. A "L" from the RD pin indicates that the CPU is reading and a "L" from the WR pin indicates that the CPU is writing.

The  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  signals are output only in memory expansion mode and microprocessor mode. (10)  $\overline{\text{ONW}}$  pin (also functions as P3<sub>2</sub> pin)

When the CPU is either reading or writing, an "L" level input to this pin extends the corresponding read or write cycle by one cycle of  $\phi$ . During this extended period, the RD or WR signal remains "L".

## 2.4 Processor Mode and Input/Output Pins



Fig. 2.4.1 Port Circuits (1)

## 2.4 Processor Mode and Input/Output Pins



Fig. 2.4.1 Port Circuits (2)

## Ports P54, P55 **Direction Register** О Data Bus -Data Register Pulse Output Mode Timer Output Counter Input Interrupt Input Port P56 Direction Register О Data Bus -Data Register ħт D-A Converter Output -∾⊙ D-A1 output enable bit Port P57 Direction Register Ο Data Bus Data Register 7 D-A Converter Output -----0` $\sim$ D-A2 output enable bit

2.4 Processor Mode and Input/Output Pins

Fig. 2.4.1 Port Circuits (3)

## 2.4 Processor Mode and Input/Output Pins



## 2.4 Processor Mode and Input/Output Pins


### 2.4 Processor Mode and Input/Output Pins

#### 2.4.2 Single-chip mode

The M38063M6-XXXFP/GP has 72 input/output pins. Of these pins, the 32 pins of ports P0 to P3 are affected by the processor mode.

In single-chip mode, all the ports function as input/output ports. Switch these ports between input and output as shown below.

The registers that determine the input/output direction of the each ports are allocated to the SFR area (addresses 000016 to 003F16) in the zero page. Therefore, the fastest way to write to these registers is to use the zero page addressing mode. Each bit of a direction register corresponds to one pin, as shown below, and values can be written to each individual bit to switch the corresponding pin to either input or output. Bit 7 Bit 0 6 5 4 З 2 1 Port P1 direction register (address 000316) P14 P11 P10 P17 P16 P15 P13 P12 When "0" is written to the bit corresponding to a pin, that pin becomes an input pin; when "1" is written to that bit, that pin becomes an output pin. At reset, all the direction registers are initialized to "0016", setting all of the input/output ports to input. Example : If "6B16" is written to the P0 direction register (address 000116): M38063M6-XXXFP/GP P07 P06 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 P05 0 1 000116 0 1 1 1 0 1 P04 P03 P02 P01 P00 Note that the direction registers should not be read. Do not use the set bit or clear bit commands on the direction registers, and do not try to use the direction registers for logical operations, arithmetic operations, condition judgements, or address calculations.

If data is read from a pin which is set for output, the value of the port latch is read, not the level of the pin itself. Even if an external load pulls down the voltage of an output from "H", or drives it up from "L", the output latch data is still read correctly.

Pins set to input are floating. If a pin which is set to input is written to, only the port latch is written to, and the pin itself remains floating.

### 2.4 Processor Mode and Input/Output Pins

#### 2.4.3 Memory expansion mode

Use memory expansion mode if the internal memory, I/O, or related functions are found to be insufficient.

In this mode, use of the register area relating to ports P0 to P3 is disabled, but all of the other memory and related functions can be used.

Once memory expansion mode has been selected, the functions of ports P0 to P3 change as shown in Table 2.4.3.

Table 2.4.3 Port Functions in Memory Expansion Mode

Port	name	Function						
Port	P0	Outputs low-order 8 bits of address						
Port	P1	Outputs high-order 8 bits of address						
Port	P2	Acts as input/output pins for data D7 ~ Do (including instruction codes)						
Port	P3	P3o and P31 function as output pins (note that the port latch cannot be read)						
		P32 is the ONW input pin						
		P3₃ outputs "H"						
		P3₄ outputs φ						
		P3₅ outputs the SYNC signal						
		P3₀ outputs the WR signal						
		P37 outputs the RD signal						

External memory can add addresses  $0000_{16}$  to  $0007_{16}$  and  $0440_{16}$  to  $9FFF_{16}$ . If an address within the area  $0008_{16}$  to  $043F_{16}$  or  $A000_{16}$  to  $FFFF_{16}$  is read, the internal area is read. If an address within the area  $0008_{16}$  to  $043F_{16}$  or  $A000_{16}$  to  $FFFF_{16}$  is written to, the data is written to both internal and external areas.

### 2.4 Processor Mode and Input/Output Pins

#### 2.4.4 Microprocessor mode

Microprocessor mode is basically the same as memory expansion mode, except that access to the internal ROM area is disabled and the P3<sub>3</sub> pin acts as the RESETout output pin. Since external ROM can be freely added in this mode, it is useful for small production lots and for testing prototypes before mass production begins.

Memory allocations of modes other than single-chip mode are shown in Figure 2.4.2, and the functions of ports P0  $\sim$  P3 in the different processor modes are shown in Figure 2.4.3.



Fig. 2.4.2 Memory Allocations in Non-Single-Chip Modes

### 2.4 Processor Mode and Input/Output Pins



Fig. 2.4.3 The Function of Ports P0~P3 in Each Processor Mode

### 2.4 Processor Mode and Input/Output Pins

#### 2.4.5 Bus control with memory expansion

The M38063M6-XXXFP/GP has a built-in ONW function to ease access to the extra memory and I/O functions that are expanded in memory expansion mode or microprocessor mode.

If a "L" level signal is input to the  $\overline{ONW}$  pin when the CPU is in a read or write state, the corresponding read or write cycle is extended by one cycle of  $\phi$ . During this extended period, the  $\overline{RD}$  or  $\overline{WR}$  signal remains "L". This extension period is valid only when writing to and reading from addresses 000016 to 000716 and 044016 to FFFF16. Only read and write cycles are extended.







Fig. 2.4.5 Example of Circuit Using the ONW Function

#### 2.5 Interrupts

Interrupts are used in the following cases:

- When a process which is more important than the currently executing process routine is requested.
- When a process must be executed at a specific time.

The M38063M6-XXXFP/GP can be interrupted by 16 sources. These interrupts are vectored interrupts with a fixed priority sequence. If two or more interrupts are requested in the same sampling period, the interrupt with the higher priority is accepted. The priority sequence is determined in hardware, but interrupts can be processed in a different order by using the interrupt request bits and interrupt disable flag.

Interrupt sources, interrupt vector addresses, and interrupt priorities are listed in Table 2.5.1.

Driority		Interrupt ved	ctor address	Romarka	
rnonty	interrupt source	High-order byte	Low-order byte		
1	Reset (Note)	FFFD16	FFFC <sub>16</sub>	Non-maskable	
2	INT <sub>0</sub> interrupt	FFFB <sub>16</sub>	FFFA16	External event interrupts	
3	INT <sub>1</sub> interrupt	FFF916	FFF816	(active edge selectable)	
4	Serial I/O1 receive interrupt	FFF716	FFF616	Valid only when serial I/O1	
5	Serial I/O1 transmit interrupt	FFF516	FFF416	function is selected	
6	Timer X interrupt	FFF316	FFF216		
7	Timer Y interrupt	FFF <b>1</b> 16	FFF016		
8	Timer 1 interrupt	FFEF16	FFEE16		
9	Timer 2 interrupt	FFED <sub>16</sub>	FFEC <sub>16</sub>		
10	CNTRo interrupt	FFEB16	FFEA <sub>16</sub>	External event interrupts	
11	CNTR1 interrupt	FFE916	FFE816	(active edge selectable)	
12	Serial I/O2 interrupt	FFE716	FFE616		
13	INT <sub>2</sub> interrupt	FFE516	FFE416	External event interrupts	
14	INT <sub>3</sub> interrupt	FFE316	FFE216	(active edge selectable)	
15	INT₄ interrupt	FFE <b>1</b> 16	FFE016		
16	A-D conversion interrupt	FFDF16	FFDE16		
17	BRK instruction interrupt	FFDD16	FFDC16	Non-maskable software interrupt	

Tabla	251	Interrunt	Vector	Addresses	and	Priorities
rapie	2.3.1	menup	vector	Addresses	anu	Phonues

Note : Reset is included in this table because it functions in the same way as an interrupt.

#### 2.5.1 Interrupt sources

The various interrupt sources are described below.

(1) INT<sub>0</sub>, INT<sub>1</sub>, INT<sub>2</sub>, INT<sub>3</sub>, and INT<sub>4</sub> interrupts

An interrupt request is generated when a level-transition from either "H" to "L" or from "L" to "H" is detected at the INT<sub>0</sub>, INT<sub>1</sub>, INT<sub>2</sub>, INT<sub>3</sub>, or INT<sub>4</sub> pin. The active edge can be selected by the corresponding bit (0, 1, 3, 4, and 5) of the interrupt edge selection register (address  $003A_{16}$ ). The interrupt edge selection register is cleared to " $00_{16}$ " by a reset, so requests for INT<sub>0</sub>, INT<sub>1</sub>, INT<sub>2</sub>, INT<sub>3</sub>, and INT<sub>4</sub> interrupts are generated after a reset when falling edges are detected at the corresponding pins.

The INT<sub>0</sub>, INT<sub>1</sub>, INT<sub>2</sub>, INT<sub>3</sub>, and INT<sub>4</sub> pins also function as the P4<sub>2</sub>, P4<sub>3</sub>, and P5<sub>1</sub> ~ P5<sub>3</sub> pins. No special operation is necessary for selecting INT input pins; the edges at the P4<sub>2</sub>, P4<sub>3</sub>, and P5<sub>1</sub> ~ P5<sub>3</sub> pins are always detected.





(2) Timer 1, timer 2, timer X, and timer Y interrupts

If the contents of timer 1, timer 2, timer X, or timer Y become "0016", an interrupt request is generated when the next count pulse is input to that counter.

(3) CNTR<sub>0</sub> and CNTR<sub>1</sub> interrupts An interrupt request is generated when a level-change from either "H" to "L" or from "L" to "H" of the CNTR<sub>0</sub> or CNTR<sub>1</sub> pin is detected. The active edge can be selected by the corresponding bit (2 and 6) of the timer XY mode register (address 0023<sub>16</sub>). The timer XY mode register is cleared to "00<sub>16</sub>" by reset, so requests for CNTR<sub>0</sub> and CNTR<sub>1</sub> interrupts are generated after a reset when falling edges are detected at the corresponding pins. The CNTR<sub>0</sub> and CNTR<sub>1</sub> pins also function as the P5<sub>4</sub> and P5<sub>5</sub> pins. No special operation is necessary for selecting CNTR input pins; the edges at the P5<sub>4</sub> and P5<sub>5</sub> pins are always detected.

2.5 Interrupts

(4) Serial I/O1 receive interrupt
 When data has all arrived in the receive shift register, and the contents of the shift register are transferred to the receive buffer, an interrupt request is generated.
 Receive interrupts are valid only when the serial I/O1 function is enabled.
 (5) Serial I/O1 transmit interrupt

The timing at which a transmit interrupt request is generated can be selected by the transmit interrupt source select bit (TIC), bit 3 of the serial I/O1 control register (address 001A16). Transmit interrupts are valid only when the serial I/O1 function is enabled. Note that transmit enable status (transmit buffer empty, transmit shift completed) bits are set if the transmit enable bit is set to enable, so an interrupt request is generated without regard to the TIC bit.

Table 2.5.3 Selection of Interrupt Source by TIC

TIC	Interrupt source					
ПŲ						
"0"	An interrupt request is generated when data written to the transmit buffer is transferred to					
	the transmit shift buffer, and the transmit buffer becomes empty					
"1"	An interrupt request is generated when the shift operation of the transmit shift register is					
	completed					

(6) Serial I/O2 interrupt

An interrupt request is generated at the same time that the contents of the serial I/O counter 2 reach "0".

(7) A-D conversion interrupt

An interrupt request is generated at the same time that A-D conversion is completed.

(8) BRK instruction interrupt

The BRK interrupt has the lowest priority of software interrupts; it does not have a corresponding interrupt enable bit and the interrupt disable flag has no effect on it (it is non-maskable).

For further details of the various interrupts, see the sections on the corresponding functions.

### 2.5 Interrupts

Table 2.5.4 Structure of Timer XY Mode Register



### 2.5 Interrupts





### 2.5 Interrupts

Table 2.5.6 Structure of Interrupt Control Registers



### 2.5 Interrupts

#### 2.5.2 Interrupt control



Fig. 2.5.1 Interrupt Control

Each interrupt is controlled by its interrupt request bit, its interrupt enable bit, and the interrupt disable flag, as shown in Figure 2.5.1, except for the software interrupt set by the BRK instruction. The control bits and the control flag are independent. An interrupt is generated when the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

#### (1) Interrupt request bits

The interrupt request bits are located in interrupt request registers 1 and 2 (addresses  $003C_{16}$  and  $003D_{16}$ ).

When an interrupt is generated, the request bit corresponding to that interrupt is set to "1". The interrupt request bit remains set until the time that the interrupt is serviced. They can be cleared in software as well. These bits cannot be set by software.

#### (2) Interrupt enable bits

The interrupt enable bits are located in interrupt control registers 1 and 2 (addresses  $0.03E_{16}$  and  $0.03F_{16}$ ).

These bits control the acceptance of interrupts. When the bit corresponding to an interrupt is "0", the acceptance of that interrupt is disabled; when the bit is "1", the corresponding interrupt is enabled.

(3) Interrupt disable flag (I)

The I flag is allocated to bit 2 of the processor status register. This flag disables all interrupts except the BRK instruction interrupt.

When the interrupt disable flag is set to "1", interrupts are disabled; when it is cleared to "0", interrupts are enabled. Use the SEI instruction to set the interrupt disable flag, and the CLI instruction to clear it.

Once the interrupt service routine has started, the I flag is automatically set and concurrent interrupts are disabled. In order to allow multiple interrupts, this flag must be cleared by the CLI instruction within the interrupt service routine.

#### 2.5.3 Interrupt sequence

When an interrupt is received, the currently executing process is temporarily halted and the appropriate interrupt service routine is executed. Before an interrupt service routine can be executed, a jump destination address must be set in the vector table to correspond to the interrupt. After the interrupt service routine ends, the program flow must allow the previous process to continue.

When the M38063M6-XXXFP/GP accepts an interrupt, it automatically pushes the high-order bits of the program counter, the low-order bits of the program counter, and the contents of the processor status register onto the stack. (A push consists of storing data in the stack address and decrementing the stack pointer.) Interrupt inhibit flag I is set and the program counter is set to the address specified in the vector table. The corresponding interrupt request flag is cleared automatically.

Figure 2.5.2 shows the changes in the stack pointer and program counter when an interrupt is serviced.



Fig. 2.5.2 Stack Pointer and Program Counter Change in Interrupt Sequence

### 2.5 Interrupts

#### 2.5.4 Timing after interrupt

An interrupt service routine starts at the machine cycle following the end of the currently executing instruction.

The timing after an interrupt is accepted and is serviced is shown in Figure 2.5.3, and the time until the interrupt service routine starts is shown in Figure 2.5.4.



Fig. 2.5.3 Timing after Interrupt



Fig. 2.5.4 Execution Time prior to Interrupt Service Routine

#### 2.6 Timers

The M38063M6-XXXFP/GP has four built-in timers: timer X, timer Y, timer 1, and timer 2. A block diagram of these timers is shown in Figure 2.6.1.

#### 2.6.1 Timer blocks

Each timer has an 8-bit timer latch, and each of the prescalers has an 8-bit prescaler latch. Divide ratios can be determined by the contents of a latch. Timer 1 and timer 2 share a prescaler. The timers and prescalers can be written to and read from at any time.

#### (1) Timer X

Timer X can be set to any of the four modes listed below by setting the timer X mode bits (bit 0 and bit 1) of the timer XY mode register (address 002316). If the timer X count stop bit (bit 3) of the timer XY mode register is set to "1", timer X's count stops in all four modes.

• Timer mode

• Pulse output mode

• Event counter mode

• Pulse width measurement mode

(2) Timer Y

Timer Y can be set to any of the four modes listed below by setting the timer Y mode bits (bit 4 and bit 5) of the timer XY mode register. If the timer Y count stop bit (bit 7) of the timer XY mode register is set to "1", timer Y's count stops in all four modes.

Timer mode

· Pulse output mode

· Event counter mode

· Pulse width measurement mode

#### (3) Timer 1, timer 2

Timer 1 and timer 2 can only be used in timer mode.

### 2.6 Timers



Fig. 2.6.1 Block Diagram of Timer X, Timer Y, Timer 1, and Timer 2

### 2.6 Timers

Table 2.6.1 Structure of Timer XY Mode Register



### 2.6 Timers

#### 2.6.2 Timer operation

The timers all count down. When a timer underflows (the count pulse after the timer reaches "0016") the contents of the corresponding timer latch are reloaded into the timer and the interrupt request bit is set. Addresses and initial timer and prescaler values after reset is shown in Table 2.6.2. A value written into a timer or prescaler is written simultaneously into both the latch and the counter. When a value is read from a timer or prescaler, the value in the counter at the time of the read is returned. The divide ratio of a timer or prescaler is given by 1/(n+1), where n is the value of the timer or prescaler (n =  $0 \sim 255$ ).

When the STP instruction is executed, "0116" is written to timer 1 and the timer 1 latch, and "FF16" is written to prescaler 12 and the prescaler 12 latch.

Prescaler		Address	Initial value	Timer	Address	Initial value
Prescaler >	X	002416	FF16	Timer X	002516	FF16
Prescaler \	Y	002616	FF16	Timer Y	002716	FF <sub>16</sub>
Prescaler 1	12	002016	FF16	Timer 1	002116	0116
				Timer 2	002216	FF16

Table 2.6.2 Timer and Prescaler Memory Map and Initial Values after Reset





#### 2.6.3 Timer mode

#### (1) Count source

- The count is based on the oscillation frequency divided by 16.
- (2) Operation

Each time a timer underflows, the corresponding timer interrupt request bit is set to "1", the contents of the timer latch are loaded into the timer, and the count continues.

#### 2.6.4 Pulse output mode

#### (1) Count source

The count is based on the oscillation frequency divided by 16.

(2) Operation

Each time a timer underflows, the output of the  $CNTR_0$  (or  $CNTR_1$ ) pin is inverted, the corresponding timer interrupt request bit is set to "1", the contents of the timer latch are loaded into the timer, and the count continues. In this way, a square wave with a 50% duty ratio is output from the  $CNTR_0$  (or  $CNTR_1$ ) pin.

- (3) Output pins
  - Timer X : CNTRo pin
  - Timer Y : CNTR1 pin
- (4) Initial values of output

Timer	Selection bit	Initial output value
Timer X	CNTR <sub>0</sub> active edge selection bit	0 : Initial value "H"
Timer Y	CNTR <sub>1</sub> active edge selection bit	1 : Initial value "L"

(5) Notes on use

- 1. When using pulse output mode, set the bit corresponding to P54 (CNTRo) or P55 (CNTR1) in the port P5 direction register (bit 4 or bit 5 of address 000B16) to "1" (output status).
- 2. If the bit corresponding to P54 (CNTR0) or P55 (CNTR1) in the port P5 register (bit 4 or bit 5 of address 000A16) is read while pulse output mode is being used, the current output value is read, not the contents of the data register.

#### 2.6.5 Event counter mode

- (1) Count source
  - Timer X : Input from CNTRo pin
  - Timer Y : Input from CNTR1 pin
- (2) Operation

Each time a timer underflows, the corresponding timer interrupt request bit is set to "1", the contents of the timer latch are loaded into the timer, and the count continues.

Timer	Selection bit	Operation			
Timer X	CNTRo active edge selection bit	0 : Count at rising edge of input from CNTRo pin			
		1 : Count at falling edge of input from CNTRo pin			
Timer Y	CNTR1 active edge selection bit	0 : Count at rising edge of input from CNTR1 pin			
		1 : Count at falling edge of input from CNTR1 pin			

(3) Note on use

When using event counter mode, set the bit corresponding to P54 (CNTR<sub>0</sub>) or P5<sub>5</sub> (CNTR<sub>1</sub>) in the port P5 direction register (bit 4 or bit 5 of address 000B<sub>16</sub>) to "0" (input status).

#### 2.6.6 Pulse width measurement mode

#### (1) Count source

- The count is based on the oscillation frequency divided by 16.
- (2) Operation
  - When the CNTR<sub>0</sub> (CNTR<sub>1</sub>) active edge selection bit is "0":

While the input level of the  $CNTR_0$  ( $CNTR_1$ ) pin is "H", the count source is counted. When the input level of the  $CNTR_0$  ( $CNTR_1$ ) pin changes from "H" to "L", the timer stops counting and a  $CNTR_0$  ( $CNTR_1$ ) interrupt request is generated. When the input level of the  $CNTR_0$  ( $CNTR_1$ ) pin returns to "H", the count restarts.

• When the CNTR<sub>0</sub> (CNTR<sub>1</sub>) active edge selection bit is "1":

While the input level of the  $CNTR_0$  ( $CNTR_1$ ) pin is "L", the count source is counted. When the input level of the  $CNTR_0$  ( $CNTR_1$ ) pin changes from "L" to "H", the timer stops counting and a  $CNTR_0$  ( $CNTR_1$ ) interrupt request is generated. When the input level of the  $CNTR_0$  ( $CNTR_1$ ) pin returns to "L", the count restarts.

Each time a timer underflows, the corresponding timer interrupt request bit is set to "1", the contents of the timer latch are loaded into the timer, and the count continues.

#### (3) Measurement pins

• Timer X : CNTRo pin

• Timer Y : CNTR1 pin

(4) Levels of measurement pins

Timer	Selection bit	Pin level
Timer X	CNTR <sub>0</sub> active edge selection bit	0 : "H" level
Timer Y	CNTR <sub>1</sub> active edge selection bit	1 : "L" level

(5) Notes on use

1. When using pulse width measurement mode, set the bit corresponding to P5₄(CNTR₀) or P5₅ (CNTR₁) in the port P5 direction register (bit 4 or bit 5 of address 000B₁₀) to "0" (input status).

2. If the value of the P54 or P55 pin is set as an input pin, it is read normally without regard to the value of the CNTR0 (CNTR1) active edge switch bit.

#### 2.7 Serial I/O1

In the M38063M6-XXXFP/GP, the user can select either clock synchronous or asynchronous (UART) serial I/O for the serial I/O1 function. The two methods are described in sequence below.

#### 2.7.1 Clock synchronous serial I/O1

Select clock synchronous serial I/O mode by setting the serial I/O1 mode select bit of the serial I/O1 control register (bit 6 of address 001A<sub>16</sub>) to "1" (see Table 2.7.1). The clock synchronous serial I/O1 function is outlined below.

Transfer method

Either half duplex or full duplex data transfer can be selected.

Synchronization clock

Either the internal clock or an external clock can be selected by setting the serial I/O1 synchronization clock select bit (bit 1) of the serial I/O1 control register.

Synchronization clock

- Internal clock (when serial I/O1 synchronization clock select bit is "0") The clock is the BRG output divided by four.
- External clock (when serial I/O1 synchronization clock select bit is "1") An external clock input from the ScLK1 pin is selected (max. 1.25MHz).

A block diagram of the clock synchronous serial I/O1 function is shown in Figure 2.7.1, and the individual blocks are described below.



BRG Count Source Select Bit

Fig. 2.7.2 Block Diagram of Baud Rate Generator

SCLK1O

Receive/Transmit Shft Clock

(1) Baud rate generator (BRG) (address 001C<sub>16</sub>) The BRG is a dedicated 8-bit timer used as a baud rate generator for the serial I/O1 function. When the internal clock is selected as the synchronization clock, the shift clock is the BRG output divided by four. A block diagram of the BRG is shown in Figure 2.7.2. Note that the clock input to the BRG can be selected by setting the BRG count source select bit of the serial I/O1 control register.

 Image: selected by setting the serial I/O1 function.

 Image: selected by setting the serial I/O1 control register.

 Image: selected by setting the serial I/O1 control register.

 Image: selected by setting the serial I/O1 control register.

 Image: selected by setting the serial I/O1 control register.

 Image: selected by setting the serial I/O1 control register.

> Serial I/O1 Synchronization Clock Select Bit

BRG

### 2.7 Serial I/O1

(2) Serial I/O1 control register (address 001A16)

The serial I/O1 control register contains bits which control the various serial I/O1 functions. All bits can be read from and written to by software. At reset, this register is cleared to "0016", disabling serial I/O1.

The structure of the serial I/O1 control register is shown in Table 2.7.1.

The serial I/O1 control register determines whether pins P44 to P47 are used as ordinary input/ output ports or as serial I/O1 function pins. The setting of the serial I/O1 status register also affects these pins.

The control functions specified by the serial I/O1 control register are described in Table 2.7.2.

Table 2.7.1 Structure of Serial I/O1 Control Register



Table	2.7.2	Control	Functions	of	Serial	1/01	Control	Register

Bit 1 (serial I/O1 synchroniz	ation clock select bit) and Pin P46*				
0 BRG output divided by 4	Pin P46 can be used as a synchronization clock output pin				
1 External clock input	Pin P46 can be used as an external clock input pin				
Bit 2 (SRDY1 output enable b	it) and Pin P47*				
0 SRDY1 output disabled	Pin P47 can be used as an ordinary input/output pin				
1 SRDY1 output enabled	Pin P47 can be used as the SRDY1 signal output pin				
Bit 4 (transmit enable bit) a	nd Pin P4₅*				
0 Transmit disabled	Pin P45 can be used as an ordinary input/output pin				
1 Transmit enabled	Pin P45 can be used as the serial data output pin				
Bit 4 (transmit enable bit) a	nd the serial I/O1 status register				
0 Transmit disabled	Bits 0 and 2 of serial I/O1 status register are cleared				
1 Transmit enabled	Bits 0 and 2 of serial I/O1 status register are valid				
Bit 5 (receive enable bit) an	ld Pin P4₄*				
0 Receive disabled	Pin P44 can be used as an ordinary input/output pin				
1 Receive enabled	Pin P44 can be used as a serial data input pin				
Bit 5 (receive enable bit) an	d the serial I/O1 status register				
0 Receive disabled	Bits 1, 3, 4, 5, and 6 of serial I/O1 status register are cleared				
1 Receive enabled	Bits 1 and 3 of serial I/O1 status register are valid				
Bit 7 (serial I/O1 enable bit) and the serial I/O1 status register					
0 Serial I/O disabled	Bits 1, 3, 4, 5, and 6 of serial I/O1 status register are cleared				
1 Serial I/O enabled	Bits 1 and 3 of serial I/O1 status register are valid				

\*: The function changes for pins P44 to P47 are valid only when the serial I/O1 enable bit is "1" (enabled).

(3) Serial I/O1 status register (address 001916)

The serial I/O1 status register consists of seven flags which indicate the transmit/receive status of serial I/O1. It is a read-only register.

At reset, the serial I/O1 status register is set to "8016".

Table 2.7.3 Structure of Serial I/O1 Status Register



- Bit 0 : transmit buffer empty flag (TBE) The TBE flag indicates the status of the transmit buffer. It is set to "1" when data written to the transmit buffer is transferred to the transmit shift register, and it is cleared to "0" when data is written into the transmit buffer.
- Bit 1 : receive buffer full flag (RBF) The RBF flag indicates the status of the receive buffer. It is set to "1" when data accumulated in the receive shift register is transferred to the receive buffer, and it is cleared to "0" when data is read out of the receive buffer.
- Bit 2 : transmit shift register shift completion flag (TSC) The TSC flag indicates the operating status of the transmit shift register. It is cleared to "0" when the transmit shift operation starts, and it is set to "1" as soon as the transmit shift operation is completed.
- Bit 3 : overrun error flag (OE) The OE flag is set to "1" if there is still data in the receive buffer when the next character has accumulated in the receive shift register during continuous serial data reception.

(4) Transmit shift register (TSR) and transmit buffer (TB) The transmit shift register and transmit buffer are 8-bit registers
The transmit shift register and transmit buffer is transferred to the transmit shift register and is output from
the transmit shift register. During transmission the transmit huffer is empty so the next character
to be transmitted can be written into the transmit buffer the thing the time.
to be transmitted can be written into the transmit burier during this time.
(5) Receive shift register (RSR) and receive buffer (RB)
The receive shift register and receive buffer are each 8-bit registers.
When data has accumulated in the receive shift register, the data is transferred to the receive
buffer. The receive buffer can be read normally. When data is transferred to the receive buffer,
the receive shift register is empty and it can accept the next character.
Note that in the serial I/O1 function, the receive buffer and the transmit buffer are located at the
same address (address 001816). Reads from that address will read the receiver buffer; writes to
that address will write to the transmit buffer.
(6) Reception method
Catting the period 1/O4 control excitates on above below will emphase the exception status of the

Setting the serial I/O1 control register as shown below will enable the receive status of the M38063M6-XXXFP/GP.

Initialization sequence for serial I/O1 control register—

- 1. Set the serial I/O1 enable bit to enabled ("1").
- 2. Select either internal or external clock with the synchronization clock select bit.
- 3. Set the receive enable bit to enabled ("1").

Note that the following settings are also necessary if receive interrupts are to be used: **1.** Clear the receive interrupt request bit to "0".

2. After step 1, set the receive interrupt enable bit to "1".

In the serial I/O1 function, the  $S_{RDY1}$  signal is output when the receive status is enabled. To enable the output of the  $\overline{S_{RDY1}}$  signal, the following steps should be added to the initialization of the serial I/O1 control register:

- 1. Set the SRDY1 output enable bit to "1".
- 2. Set the transmit enable bit to "1".

Once the receiver initialization is complete, write to the receive/transmit buffer. (For full duplex data transfer, write transmit data; for half duplex data transfer, write dummy data). As soon as this data is written, the  $\overline{S_{RDY1}}$  signal will change from "H" to "L", and will output the receive enabled status.

The  $\overline{S_{RDY1}}$  pin returns to a "H" level at the first falling edge of the synchronization clock.

#### (7) Receiver operation

- 1. Receive data input through the RxD pin is read into the receive shift register one bit at a time, LSB first, at the rising edge of the shift clock.
- 2. When a full character has accumulated in the receive shift register, that character is transferred to the receive buffer.
- 3. The receive buffer full flag and the receive interrupt request bit are set to "1".

The receive buffer full flag is cleared to "0" when data has been read from the receive buffer. The receive interrupt request bit is cleared when the receive interrupt processing sequence starts. Note that the overrun error flag of the serial I/O1 status register will be set to "1" if the receive shift register fills while there is still an unread character in the receive buffer. In this case, the data in the receive shift register is not transferred to the receive buffer, and the character in the receive buffer is held.



Fig. 2.7.3 Serial I/O1 Receiver Operation

### (8) Transmission method

Setting the serial I/O1 control register as shown below puts the M38063M6-XXXFP/GP in transmit enabled status.

- -Initialization sequence for serial I/O1 control register-
- 1. Set the serial I/O1 enable bit to "1".
- 2. Select either internal or external clock with the clock select bit.
- 3. Set the transmit enable bit to "1".

Note that the following settings are also necessary if transmitter interrupts are to be used: 1. Clear the transmit interrupt request bit to "0".

- 2. Set the transmit interrupt enable bit to "1".

Once the above transmitter initialization is complete, write transmit data to the receive/transmit buffer. If the internal clock is selected, a write generates eight shift clocks.

#### (9) Transmitter operation

- 1. If data is written to the transmit buffer, the transmit buffer empty flag is cleared to "0".
- 2. The data written to the transmit buffer is transferred to the transmit shift register.
- 3. The data transferred to the transmit shift register is output from the TxD pin one bit at a time, at the falling edges of the shift clock.
- 4. The data is output from the transmit shift register, starting with the LSB, and is shifted each time one bit is output.
- 5. Once the transmit shift operation starts, the transmit shift register shift completion flag of the serial I/O1 status register is cleared to "0". If the internal clock is selected and data is written to the transmit buffer at this time, the following data will be output at the shift clock cycle immediately following the end of the current data.
- 6. The transmit shift register shift completion flag is set to "1" as soon as the transmit operation is completed.

The transmit buffer empty flag is set at step 2, allowing the next character to be written to the transmit buffer while the current data is being sent.

A transmit interrupt request is generated at step 2 if the transmit interrupt source select bit is set to "0", or at step 6 if the bit is set to "1".





### 2.7 Serial I/O1

- (10) If an overrun error occurs
  - An overrun error occurs if a character has accumulated in the receive shift register while there is still data in the receive buffer.

When an overrun error occurs, the data in the receive shift register is not transferred to the receive buffer, and the character in the receive buffer is held. The data in the receive shift register becomes inaccessible, even if the data in the receive buffer is read out.

When an overrun error occurs, the overrun flag of the serial I/O1 status register should be cleared and then the receiver should be initialized.

Clear the overrun error flag by any of the following actions:

- Set the serial I/O1 enable bit to "0".
- Set the receive enable bit to "0".
- Write dummy data to the serial I/O1 status register.
- (11) Notes on clock selection

Either the internal clock or an external clock can be selected as the synchronization clock of the serial I/O1 function. Note the following points if selecting an external clock when clock synchronization has been selected:

- 1. If the external clock source has a 50% duty cycle, use a clock of 1.25MHz or less.
  - If the duty cycle is different, make sure that the "H" and "L" widths are at least 400ns for  $f(X_{IN}) = 5MHz$ .
- 2. The shift operation of the transmit or receive shift register will continue as long as the synchronization clock is input to the serial I/O1 circuit, so the synchronization clock should only provide eight pulses per character.

If the internal clock is selected, the synchronization clock stops automatically when shifting is complete.

3. If an external clock is selected for data transmission, set the transmit enable bit to "1" and write to the transmit buffer with Sclkt held "H".



Fig. 2.7.5 Timing of Clock Synchronous Serial I/O1 Function

### 2.7 Serial I/O1

(12) Clock synchronous serial I/O1 connection examples Examples of connections for clock synchronous serial I/O1 are shown in Figures 2.7.6, and 2.7.7.



Fig. 2.7.6 Connection for Full Duplex Data Transfer



Fig. 2.7.7 Connection for Single Direction Data Transfer

### 2.7 Serial I/O1

#### 2.7.2 Clock asynchronous serial I/O (UART)

Select clock asynchronous serial I/O mode (UART) by clearing the serial I/O1 mode select bit of the serial I/O1 control register to "0". The clock asynchronous serial I/O function is outlined below. Data format

The following bit configurations can be selected from the UART control register (see Table 2.7.8):

Data format

- · Start bit (ST) : 1 bit
- Data bits (DATA) : 7 or 8 bits · Parity bit (PAR) : None or 1 bit
- Stop bit(s) : 1 bit or 2 bits

 Synchronization clock Either the internal clock or an external clock can be selected by setting the serial I/O1 synchronization clock select bit of the serial I/O1 control register.

Synchronization clock

- Internal clock (when serial I/O1 synchronization clock select bit is "0") The clock is the BRG output divided by 16.
- External clock (when serial I/O1 synchronization clock select bit is "1") An external clock input from the  $S_{CLK1}$  pin is selected (max. 5MHz, when  $f(X_{IN}) = 5MHz$ ).

A block diagram of the clock asynchronous serial I/O1 function is shown in Figure 2.7.8.



Fig. 2.7.8 Block Diagram of Clock Asynchronous Serial I/O Function

The individual blocks of the clock asynchronous serial I/O function are described below. (1) Baud rate generator (BRG) (address  $001C_{16}$ )

The BRG is an 8-bit timer used exclusively for the serial I/O1 function. When the internal clock is selected as the synchronization clock, the shift clock is the BRG output divided by 16. A block diagram of the BRG is shown in Figure 2.7.9.

Up to 312.5kbps can be selected as the baud rate, depending on the value of the BRG count source select bit (bit 0 of the serial I/O1 control register) and the setting of the BRG. The baud rates available when UART is selected are listed in Table 2.7.4.





#### Table 2.7.4 Baud Rate Settings

BRG count source	Setting of BRG	Baud rate (bps)	
		When $f(X_{IN}) = 4.9152MHz$	When $f(X_{IN}) = 5MHz$
f(XIN)/4	255(FF16)	300	305.17578
f(XIN)/4	127(7F16)	600	610.35156
f(XIN)/4	63(3F16)	1200	1220.7031
f(XIN)/4	31(1F16)	2400	2441.4063
f(XıN)/4	15(0F16)	4800	4882.8125
f(XIN)/4	7(0716)	9600	9765.625
f(XIN)/4	3(0316)	19200	19531.25
f(XIN)/4	1(0116)	38400	39062.5
f(XIN)	3(0316)	76800	78125
f(XIN)	1(0116)	153600	156250
f(XIN)	0(0016)	307200	312500

### 2.7 Serial I/O1

(2) Serial I/O1 control register (address 001A16)

The serial I/O1 control register contains bits that control the various serial I/O1 functions. All of this register's bits can be read from and written to from software. At reset, this register is cleared to " $00_{16}$ ", disabling serial I/O1.

The structure of the serial I/O1 control register is shown in Table 2.7.5.

The serial I/O1 control register determines whether pins P44 to P47 are used as ordinary input/ output ports or as serial I/O1 function pins. The bits of the serial I/O1 status register also affect these pins.

The control functions specified by the serial I/O1 control register are described in Table 2.7.6.





Table	2.7.6	Control	Functions	of	Serial	I/O1	Control	Register
-------	-------	---------	-----------	----	--------	------	---------	----------

Bit 1 (serial I/O1 synchronization clock select bit) and Pin P46*							
0 BRG output divided by 16	The P46 pin is an ordinary input/output pin						
1 External clock input	The P46 pin can be used as external clock input pin						
Bit 4 (transmit enable bit) and Pin P45*							
0 Transmit disabled	The P4₅ pin is an ordinary input/output pin						
1 Transmit enabled	The P4s pin can be used as a serial data output pin						
Bit 4 (transmit enable bit) and serial I/O1 status register							
0 Transmit disabled	Bits 0 and 2 of serial I/O1 status register cleared						
1 Transmit enabled	Bits 0 and 2 of serial I/O1 status register valid						
Bit 5 (receive enable bit) and Pin P44*							
0 Receive disabled	The P44 pin is an ordinary input/output pin						
1 Receive enabled	The P44 pin can be used as a serial data input pin						
Bit 5 (receive enable bit) and serial I/O1 status register							
0 Receive disabled	Bits 1, 3, 4, 5, and 6 of serial I/O1 status register cleared						
1 Receive enabled	Bits 1, 3, 4, 5, and 6 of serial I/O1 status register valid						
Bit 7 (serial I/O1 enable bit) and serial I/O1 status register							
0 Serial I/O disabled	Bits 1, 3, 4, 5, and 6 of serial I/O1 status register cleared						
1 Serial I/O enabled	Bits 1, 3, 4, 5, and 6 of serial I/O1 status register valid						

\* : The function changes for pins P44 to P46 are valid only when the serial I/O1 enable bit is "1" (enabled). The P47 pin can be used as an ordinary input/output pin.

(3) Serial I/O1 status register (address 001916)

The serial I/O1 status register consists of seven flags which indicate the transmit/receive status of each of the serial I/O functions. It is a read-only register. At reset, the serial I/O1 status register is set to "8016".





- Bit 0 : transmit buffer empty flag (TBE) The TBE flag indicates the status of the transmit buffer. It is set to "1" when data written to the transmit buffer is transferred to the transmit shift register, and it is cleared to "0" when data is written into the transmit buffer.
- Bit 1: receive buffer full flag (RBF) The RBF flag indicates the status of the receive buffer. It is set to "1" when the character accumulated in the receive shift register is transferred to the receive buffer, and it is cleared to "0" when data is read out of the receive buffer.
- Bit 2: transmit shift register shift completion flag (TSC) The TSC flag indicates the operating status of the transmit shift register. It is cleared to "0" when the transmit shift operation starts, and it is set to "1" as soon as the transmit shift operation is completed.
- Bit 3: overrun error flag (OE) The OE flag is set to "1" if a character has not been read from the receive buffer when the next character has accumulated in the receive shift register.
- Bit 4: parity error flag (PE) The PE flag is set if the parity of receive data differs from the specified parity. The PE flag is valid only when parity checking is enabled.

Bit 5 : framing error flag (FE) The FE flag determines whether the frame synchronization is correct. If the stop bit is not received when it is expected, the FE bit is set to "1". Note that only the first stop bit is checked; following stop bits are ignored.
Bit 6 : summing error flag (SE)

The SE flag is set if there is an error in one or more of the OE, PE, and FE flags. (4) UART control register (address 001B<sub>16</sub>).

The UART control register consists of five control bits which determine the format of data transmitted and received by the clock asynchronous serial I/O function. These low-order 5 bits of the UART control register can be read and written to by programs. At reset, this register is set to "E016".





Table	2.7.9	Relatic	nship b	etween	Conter	nts of	
		UART	Contro	Registe	er and	Data	Format

UARI control register			egister	Sorial data transfor format	
bit 3	bit 2	bit 1	bit 0	Sellar data transfer format	
0	X	0	0	1ST-8DATA-1SP	
0	X	0	1	1ST-7DATA-1SP	
0	X	1	0	1ST-8DATA-1PAR-1SP	
0	X	1	1	1ST-7DATA-1PAR-1SP	
1	X	0	0	1ST-8DATA-2SP	ST
1	X	0	1	1ST-7DATA-2SP	DAT
1	X	1	0	1ST-8DATA-1PAR-2SP	SP
1	X	1	1	1ST-7DATA-1PAR-2SP	PAR

ST : Start bit DATA : Data bits SP : Stop bit(s) PAR : Parity bit


Fig. 2.7.10 Serial Data Transfer Format

(5) Transmit shift register (TSR) and transmit buffer (TB) The transmit shift register and transmit buffer each are 8-bits. When data is written to the transmit buffer, that data is transferred to the transmit shift register and it is output by the transmit shift register. During transmission, the next character to be transmitted can be written into the transmit buffer.

(6) Receive shift register (RSR) and receive buffer (RB)

The receive shift register and receive buffer each are 8-bits.

When a character has accumulated in the receive shift register, it is transferred to the receive buffer. At this time, the next character can be received into the receive shift register.

Note: in the serial I/O 1 function, the receive buffer and the transmit buffer are located at the same address (address 0018<sub>16</sub>). During full duplex data transfer, if that address is read from, receive data is read out; if that address is written to, transmit data is written.

(7) Reception method

Setting the serial I/O1 control register and UART control register as shown below enables the serial I/O1 receiver.

Reception preparation –

- 1. Set the serial I/O1 enable bit to "1".
- 2. Select either internal or external clock with the synchronization clock select bit.
- 3. Set the required data format in the UART control register.

Note that the following settings are necessary if receive interrupts are to be used:

1. Clear the receive interrupt request bit to "0".

2. After step 1, set the receive interrupt enable bit to "1".

Once the above reception preparation is complete, set the receive enable bit of the serial I/O1 control register to enabled. This operation enables the detection of a start bit, and serial data reception starts.

(8) Receiver operation

- Receive data input through the RxD pin is read one bit at a time into the receive shift register.
   After the start bit is detected at the falling edge at the RxD pin (start bit reception), the bit is checked again at the expected center of the start bit. The start bit is valid if the signal level is "L". If the signal level is "H", the system judges that there is noise on the line and waits for another start bit.
- 3. When the specified number of bits of the signal have been received and the first stop bit is detected, the contents of the receive shift register are transferred to the receive buffer. If 7-bit character length is selected, the MSB of the receive data stored in the receive buffer is set to "0".
- 4. At the center of the first stop bit, the receive buffer full flag is set and a receive interrupt request is generated. At the same time, the error status is checked and the error flags are updated.

The receive buffer full flag is cleared to "0" when data is read from the receive buffer. The receive interrupt request bit is cleared when the receive interrupt processing sequence starts.

#### (9) Transmission method

Setting the serial I/O1 control register and UART control register as shown below enables the serial I/O1 transmitter.

Transmission preparation -

- 1. Set the serial I/O1 enable bit to "1".
- 2. Select either internal or external clock with the synchronization clock select bit.
- 3. Set the data format in the UART control register.
- 4. Set the transmit enable bit to "1".

Note that the following settings are necessary if transmit interrupts are to be used:

1. Clear the transmit interrupt request bit to "0".

2. After step 1, set the transmit interrupt enable bit to "1".

Once the above transmitter preparation is complete, write transmit data to the receive/transmit buffer. If the internal clock is selected as the synchronization clock, this write generates the shift clock.

- (10) Transmission operation
  - 1. When data is written to the transmitter buffer, the transmit buffer empty flag is cleared to "0".
  - 2. The data written to the transmit buffer is transferred to the transmit shift register.
  - 3. The data transferred to the transmit shift register is output from the TxD pin one bit at a time, starting with a start bit. The start, parity, and stop bits are generated by the hardware as determined by the UART control register.
  - 4. Once the transfer shift operation starts, the transmit shift register shift completion flag of the serial I/O1 status register is cleared to "0".
  - 5. The transmit shift register shift completion flag of the serial I/O1 status register is set to "1" at the center of the final stop bit.

The transmit buffer empty flag is set at step 2, enabling the writing of the next batch of transmit data to the transmit buffer.

A transmit interrupt request is generated at step 2 if the transmit interrupt source select bit is set to "0", or at step 5 if that bit is set to "1".

(11) Handling if parity, framing, or summing error occurs

If a parity, framing, or summing error occurs, the flag in the serial I/O1 status register corresponding to that error is set. Since these flags are not cleared automatically, they should be cleared by software. Parity, framing, and summing errors can be cleared by clearing the receive enable bit or by writing dummy data to the serial I/O1 status register.

(12) Handling if overrun error occurs
An overrun error occurs if a character is accumulated in the receive shift register while there is still a character in the receive buffer
When an overrun error occurs, the character in the receive buffer is maintained and the character
When an overrun error occurs, the overrun flag of the serial I/O status register should be cleared
and then the receiver should be re-initialized.
Clear the overrun error flag by performing any of the following actions:
Set the serial I/O1 enable bit to "0".
Set the receive enable bit to "0".
<ul> <li>Write dummy data to the serial I/O1 status register.</li> </ul>
(13) Notes on clock selection
Either the internal clock or an external clock can be selected as the synchronization clock of the serial I/O1 function. If an external clock is selected as the synchronization clock, use a clock of
5MHz or less when the duty cycle is 50%. If the duty cycle is different, make sure that the "H"
and "L" widths are at least 100ns.
(14) Notes on using the TxD/P45 pin for N-channel open drain output
Bit 4 of the UART control register (address 00E916) is the P-channel transistor output disable bit
for the TxD/P4 <sub>5</sub> pin. This bit is valid whenever the 1xD/P4 <sub>5</sub> pin is being used as an output pin.
When this bit is "0", ordinary CMOS output is selected; when it is "1", N-channel open drain output
is selected.
Note that when the IxD/P4 <sub>5</sub> pin is being used for N-channel open drain output, the voltage applied

to it must not exceed Vcc + 0.3V.



Fig. 2.7.11 Timing of Clock Asynchronous Serial I/O Function

#### 2.7.3 Notes on using serial I/O1 function

(1) Resetting the serial I/O1 control register Before resetting the serial I/O1 control register, set the transmit and receive enable bits to disabled (if they were enabled) and reset the transmit and receive circuits. If the serial I/O1 control register is reset without resetting the circuits in this way, the new setting may not operate correctly.

(2) Transmit interrupt requests when the transmit enable bit is set

If the transmit enable bit is set to "1", the transmit buffer empty flag and the transmit shift register shift completion flag are also set to "1". An interrupt request is generated and the transmit interrupt request bit is set, regardless of the timing selected for the generation of transmit interrupts.

To use transmit interrupts, first set the transmit enable bit, then clear the transmit interrupt request bit and set the transmit interrupt enable bit to enabled.

(3) To disable transmission after one byte of data has been transmitted

The transmit shift register shift completion (TSC) flag is used by the serial I/O1 function to signal the completion of data transmission. The TSC flag is cleared to "0" while data is being transmitted, and it is set to "1" when the data transmission is completed. If transmission is disabled after confirming that the TSC flag has been set, transmission can be forced to end after one byte of data is transmitted.

If the TSC flag is checked immediately after the serial I/O1 function has been enabled, transmission can be disabled before it has begun. Make sure that the TSC flag is referenced after transmission has started.

(4) Using the TxD/P4s pin for N-channel open drain output

Bit 4 of the UART control register (address  $00E9_{16}$ ) is the P-channel transistor output disable bit for the TxD/P4<sub>5</sub> pin. This bit is valid whenever the TxD/P4<sub>5</sub> pin is being used as an output pin. When this bit is "0", ordinary CMOS output is selected; when it is "1", N-channel open drain output is selected.

Note that when the TxD/P45 pin is being used for N-channel open drain output, the voltage applied to it must not exceed Vcc + 0.3V.

For details of how to use the serial I/O1 function; see Appendix 3, "Notes on Use".

#### 2.8 Serial I/O2

The serial I/O2 function of the M38063M6-XXXFP/GP uses the clock synchronous method. • Transfer method

- Half duplex data transfer is available.
- · Synchronization clock
  - Select either the internal clock or an external clock by setting the synchronization clock select bit of the serial I/O2 control register.
    - Synchronization clock
      - Internal clock (when serial I/O2 synchronization clock select bit is "1")
      - f(XIN) divided by 8, 16, 32, 64, 128, or 256 can be selected.
      - External clock (when serial I/O2 synchronization clock select bit is "0") An external clock input from the Sclk2 pin is selected (max. 1MHz).
- A block diagram of the clock synchronous serial I/O2 function is shown in Figure 2.8.1.



Fig. 2.8.1 Block Diagram of Clock Synchronous Serial I/O2 Function

#### 2.8.1 Serial I/O2 control register (address 001D16)

The serial I/O2 control register controls the various serial I/O2 functions. All of this register's bits can be read from and written to by software. At reset, this register is cleared to "0016". The structure of the serial I/O2 control register is shown in Table 2.8.1.

The serial I/O2 control register determines whether pins  $P7_1$  to  $P7_3$  are used as ordinary input/output ports or as serial I/O2 function pins. This register also determines the transfer direction and transfer clock for serial data.





#### 2.8.2 Reception

(1) Reception method

Setting the serial I/O2 control register as shown below enables the M38063M6-XXXFP/GP serial I/O2 receiver.

-Initialization sequence for serial I/O2 control register-

- 1. Select either internal or external clock using the synchronization clock select bit.
- 2. If using the internal clock, select the divide ratio with the internal synchronization clock select bits.
- 3. Set the serial I/O2 port select bit to "1".

4. Select the transfer direction with the transfer direction select bit.

Note that the following settings are also necessary if serial I/O2 interrupts are to be used: 5. Clear the serial I/O2 interrupt request bit to "0".

6. After step 5, set the serial I/O2 interrupt enable bit to "1".

The  $\overline{S_{RDY2}}$  signal outputs the receive enabled status of the serial I/O2 function. To enable the output of the  $\overline{S_{RDY2}}$  signal, add the following step after step 3 when initializing the serial I/O2 control register:

• Set the SRDY2 output enable bit to "1".

Once the above reception preparation is complete, write dummy data to the serial I/O2 register. During the write cycle, the  $\overline{S_{RDY2}}$  pin's level is "H"; when the write cycle ends, the  $\overline{S_{RDY2}}$  pin falls to "L", outputing the receive enabled status.

The SRDY2 pin returns to "H" level at the first falling edge of the synchronization clock.

#### 2.8 Serial I/O2

(2) Reception operation

- 1. During a write cycle to the serial I/O2 register, the serial I/O counter 2 is set to "7" and the transfer clock goes "H".
- 2. After the write cycle ends, receive data is input from the S<sub>IN</sub> pin one bit at a time, at the rising edge of the transfer clock.
- 3. The input data is read one bit at a time into the serial I/O2 register. Each time new data is read in, the contents of the serial I/O2 register are shifted one bit.
- 4. An interrupt request is generated after eight counts of the transfer clock. If the internal clock is selected as the transfer clock, the transfer clock stops at "H".

Whether the data is read from the LSB or the MSB (step 3) can be selected by the transfer direction select bit of the serial I/O2 control register.

The interrupt request bit is cleared when the interrupt processing sequence starts.



Fig. 2.8.2 Serial I/O2 Reception Operation

#### 2.8.3 Transmission

(1) Transmission method

Setting the serial I/O2 control register as shown below puts the serial I/O2 function in transmit enabled status.

-Initialization sequence for serial I/O2 control register-

- 1. Select either internal or external clock with the synchronization clock select bit.
- 2. If using the internal clock, select the divide ratio with the internal synchronization clock select bits.
- 3. Set the serial I/O2 port select bit to "1".
- 4. Select the transfer direction with the transfer direction select bit.

Note that the following settings are also necessary if serial I/O2 interrupts are to be used: 5. Clear the serial I/O2 interrupt request bit to "0".

6. After step 5, set the serial I/O2 interrupt enable bit to "1".

Once the above transmission preparation is complete, write transmit data to the serial I/O2 register. If the internal clock is selected as the synchronization clock, this write generates eight shift clocks.

(2) Transmission operation

- 1. During a write cycle to the serial I/O2 register, the serial I/O counter 2 is set to "7" and the transfer clock goes "H".
- 2. After the write cycle ends, transmit data is output from the Sour pin one bit at a time, at the falling edge of the transfer clock.
- 3. Data is read one bit at a time from the serial I/O2 register, starting at either the LSB or the MSB. The contents of the serial I/O2 register are shifted each time new data is read out.
- 4. An interrupt request is generated after eight counts of the transfer clock. If the internal clock is selected as the transfer clock, the transfer clock stops at "H".

Whether the read from the serial I/O2 register in step 3 starts at the LSB or the MSB can be selected by the transfer direction select bit of the serial I/O2 control register. The interrupt request bit is cleared when the interrupt processing sequence starts.



Fig. 2.8.3 Serial I/O2 Transmission Operation

#### 2.8.4 Notes on external clock selection

Either the internal clock or an external clock can be selected as the synchronization clock of the serial I/O2 function. If an external clock is selected, note the following points:

(1) Use a clock of 1.25MHz or less for the clock source, with a 50% duty cycle.

- If the duty cycle is different, make sure that the "H" and "L" widths are at least 400ns (for  $f(X_{IN}) = 5MHz$ ).
- (2) The shift operation continues so long as the synchronization clock is input to the serial I/O2 circuit. Only eight pulses should be input for each character.
  - If the internal clock is selected, the synchronization clock stops automatically.



Fig. 2.8.4 Timing of Serial I/O2 Function (With LSB-First Selected)



Fig. 2.8.5 Connection for Serial I/O2 Function

#### 2.9 A-D Converter

The A-D converter built into the M38063M6-XXXFP/GP has the following characteristics:

: 8 bits

- Analog input pins (also used as port P6) : 8 channels
- Conversion method
- Resolution
- Absolute accuracy
- Conversion speed

:  $\pm$  1 LSB (Typ.) : 20µs (at f(X<sub>IN</sub>) = 5MHz)

: Successive comparison approximation

A block diagram of the A-D converter is shown in Figure 2.9.1.



Fig. 2.9.1 Block Diagram of A-D Converter

#### 2.9.1 Block description

The blocks of the A-D converter are described below.

(1) A-D conversion register

The A-D conversion register is a read-only register that contains the result of an A-D conversion. Do not read the contents of this register during A-D conversion.

(2) AD/DA control register

Select bits for the analog input pins are allocated to the low-order three bits of the AD/DA control register. In the M38063M6-XXXFP/GP, these analog input select bits can be used to select an analog input pin. Note that the analog input pins also act as port P6, so they can also be used as ordinary input ports.

Bit 3 of the AD/DA control register is the A-D conversion completion bit—A-D conversion starts when "0" is written to this bit.

At reset, all the bits of the AD/DA control register (except bit 3) are cleared to "0". Bit 3 is set to "1".



Table 2.9.1 Structure of AD/DA Control Register

(3) Comparison voltage generator

The comparison voltage generator divides the voltage between AVss and V\_{\text{REF}} by 256, and outputs the divided voltage.

(4) Channel selector

The channel selector selects one of the ports  $P6_0/AN_0$  to  $P6_7/AN_7$ , and inputs its voltage to the comparator.

(5) Comparator and control circuit

The comparator and control circuit compare an analog input voltage with the comparison voltage then store the result in the A-D conversion register. When A-D conversion is complete, the control circuit sets the A-D conversion completion bit and the A-D conversion interrupt request bit (bit 6 of address 003D<sub>16</sub>) to "1".

Note that the comparator is linked to a capacitor, so set  $f(X{\scriptscriptstyle IN})$  to at least 500kHz during A-D conversion.

#### 2.9 A-D Converter

#### 2.9.2 Method of use

The A-D conversion method is described below.

- (1) If using A-D interrupts, clear the A-D interrupt request bit (bit 6 of address 003D<sub>16</sub>) to "0", then set the A-D interrupt enable bit (bit 6 of address 003F<sub>16</sub>) to "1" and clear the interrupt disable flag to "0".
- (2) Select an analog input pin by setting the analog input pin select bits of the AD/DA control register.
- (3) Clear the A-D conversion completion bit to "0". This write operation starts the A-D conversion. Remember not to read the A-D conversion register during the A-D conversion.
- (4) Verify the completion of the conversion from the status of the A-D conversion completion bit if this bit is "1", conversion is complete.
- (5) Read the A-D conversion register to obtain the conversion result.

#### 2.9.3 Operation

A-D conversion starts when "0" is written to the A-D conversion completion bit. Operations within the M38063M6-XXXFP/GP during the A-D conversion are described below.

- (1) When A-D conversion starts, the A-D conversion register is cleared to "0016".
- (2) Next, the most significant bit of the A-D conversion register is set to "1", and the comparison voltage Vref is input to the comparator. At this point, the analog input voltage V<sub>IN</sub> is compared with Vref.
- (3) If the result of the comparison is  $Vref < V_{IN}$ , the most significant bit of the A-D conversion register remains at "1" as set. If  $Vref > V_{IN}$ , the most significant bit is cleared to "0".

The A-D converter repeats the above steps down to the least significant bit of the A-D conversion register, to convert the analog value into a digital value. The A-D conversion ends 50 clock cycles ( $20\mu$ s, when f(X<sub>IN</sub>) = 5MHz) after it starts, and the conversion result is stored in the A-D conversion register. An A-D interrupt request is generated at the same time that the A-D conversion ends, and the A-D interrupt request bit is set to "1".

Relationship between Vref and VREF When n = 0: Vref = 0 When n = 1 to 255 : Vref = VREF/256 × (n - 0.5) n : Value in the A-D conversion register (decimal notation)

#### 2.9 A-D Converter



Fig. 2.9.2 Changes in A-D Conversion Register during A-D Conversion

#### 2.9 A-D Converter

#### 2.9.4 Equivalent circuit

An equivalent connection circuit of the A-D converter is shown in Figure 2.9.3, and a timing chart of A-D conversion is shown in Figure 2.9.4.







#### Fig. 2.9.4 Timing of A-D Conversion

#### 2.10 D-A Converter

The D-A converter built into the M38063M6-XXXFP/GP has the following characteristics:

- Analog output pins : 2 channels
- Conversion method : R-2R network
- Resolution : 8 bits
- A block diagram of the D-A converter is shown in Figure 2.10.1.



Fig. 2.10.1 Block Diagram of D-A Converter

#### 2.10.1 Block description

The blocks of the D-A converter are described below.

(1) D-A conversion register

When a digital value is set in this register, the digital value is converted into an analog voltage. (2) AD/DA control register

D-A output enable bits are allocated to bits 6 and 7 of the AD/DA control register. Set one of these bits to "1" to enable D-A output from the corresponding channel. At reset, these bits are cleared to "0", disabling D-A output.





#### 2.10.2 Method of use

Set the M38063M6-XXXFP/GP as follows when using D-A conversion:

(1) Set the pin to be used for D-A output to input status by setting the direction register of the pin to "0". (The DA<sub>1</sub> and DA<sub>2</sub> pins can also be used as ports P5<sub>6</sub> and P5<sub>7</sub>.)

(2) Set the D-A output enable bit of the AD/DA control register to enabled.

When the above setting is complete, write a value to the D-A conversion register. An analog voltage equivalent to the written value will be output from the DA1 or DA2 pin.

#### 2.10.3 Operation

The D-A converter divides the voltage between  $V_{REF}$  and AVss, and outputs an analog voltage equivalent to the digital value written into one of the D-A conversion registers. The conversion result is output from the DA pin whose D-A output enable bit is set to "1" in the AD/DA control register. The D-A1 conversion register corresponds to the DA<sub>1</sub> pin, and the D-A2 conversion register corresponds to the DA<sub>2</sub> pin.

The relationship between analog voltage and digital value is shown below.

-Relationship between analog voltage and digital value V = VREF X n/256 (n = 0 to 255) V : Output voltage VREF : Reference voltage n : Value in D-A conversion register (decimal notation)

At reset, both of the D-A1 and D-A2 conversion registers are reset to " $00_{16}$ ", so the voltages output from the DA<sub>1</sub> and DA<sub>2</sub> pins after a reset are at the same potential as AVss.

An equivalent connection circuit of the D-A converter is shown in Figure 2.10.2. The D-A1 and D-A2 conversion registers have the same structure. Note that a resistance ladder output is connected directly to each of the DA pins, so an external buffer amplifier must be used.



#### 2.11 Reset

#### 2.11.1 Reset description

The M38063M6-XXXFP/GP is reset if the RESET pin is held at a "L" level for  $2\mu$ s after the oscillator has stabilized, while the supply voltage is 4.0 to 5.5V. When the RESET pin returns to a "H" level, the reset status is released in the sequence shown in Figure 2.11.1.

After the reset is released, the M38063M6-XXXFP/GP starts executing the current program at the address contained in addresses FFFD<sub>16</sub> and FFFC<sub>16</sub>. The high-order byte of the address is contained in address FFFD<sub>16</sub> and the low-order byte of the address is contained in address FFFC<sub>16</sub>.

The internal status of the microcomputer after a reset is shown in Figure 2.11.2. The contents of all bits, registers, and RAM not specified in this figure are undefined after a reset, so they must be initialized in software.



Fig. 2.11.1 Internal Processing Sequence after Reset

#### 2.11 Reset

· · ·	Address	Register contents
Port P0 direction register	000116	0016
Port P1 direction register	000316	0016
Port P2 direction register	000516	0016
Port P3 direction register	000716	0016
Port P4 direction register	000916	0016
Port P5 direction register	000B16	0016
Port P6 direction register	000D16	0016
Port P7 direction register	000F16	0016
Port P8 direction register	001116	0016
Serial I/O1 status register	001916	1 0 0 0 0 0 0 0
Serial I/O1 control register	001A16	0016
UART control register	001B16	1 1 1 0 0 0 0 0
Serial I/O2 control register	001D16	0 0 0 0 0 0 0 0
Prescaler 12	002016	FF16
Timer 1	002116	0116
Timer 2	002216	FF16
Timer XY mode register	002316	0016
Prescaler X	002416	FF16
Timer X	002516	FF16
Prescaler Y	002616	FF16
Timer Y	002716	FF16
AD/DA control register	003416	0 0 0 0 1 0 0 0
D-A1 conversion register	003616	0016
D-A2 conversion register	003716	0016
Interrupt edge selection register	003A16	0016
CPU mode register	003B16	0 0 0 0 0 * 0
Interrupt control register1	003E16	0016
Interrupt control register2	003F16	0016
Processor status register	(PS)	
Program counter	(РСн)	Contents of address FFFD16
	(PCi)	Contents of address FFFC16
★ = CM1. The initial value	of CM1 depend	s on the level of the CNVss pin

Fig. 2.11.2 Internal Status of Microcomputer after Reset Release

#### 2.11.2 Reset circuit

Design the reset circuit in such a way that the reset input voltage falls below 0.8V when the power supply voltage rises above 4.0V, as shown in Figure 2.11.3. Make sure that reset is released after oscillation has time to stabilize.



Fig. 2.11.3 Power-on Reset Condition





#### 2.12 Oscillation Circuit

#### 2.12.1 Circuit description

The M38063M6-XXXFP/GP has a built-in oscillation circuit which generates the clock signals. This built-in oscillation circuit consists of an oscillation gate which acts as an amplifier and an oscillation control pre-amplifier block which controls the oscillation.

A block diagram of the M38063M6-XXXFP/GP's oscillation circuit is shown in Figure 2.12.1. The frequency input to the clock input pin XIN is normally divided by two to give the internal clock φ. Connect either a ceramic resonator or a guartz crystal to the outside of this circuit.



Fig. 2.12.1 Block Diagram of Clock Generation Circuit

#### 2.12 Oscillation Circuit

(1) Oscillation circuit using ceramic resonator or quartz crystal

Examples of circuits using a ceramic resonator or quartz crystal are shown in Figures 2.12.2, and 2.12.3. As shown in these figures, an oscillation circuit can be formed by connecting a resonator between XIN and XOUT. Set the capacitors (CIN, COUT, etc.) in accordance with the resonator manufacturer's recommended values.







(2) External clock input circuit

An external clock signal can also be applied to the M38063M6-XXXFP/GP. An example of the circuit to be used in this case is shown in Figure 2.12.4. Leave the Xout pin open.



Fig. 2.12.4 External Clock Input Circuit

#### 2.12.2 Oscillation control

In the M38063M6-XXXFP/GP, oscillation can be stopped and restarted as required.

(1) Stop mode

If the STP instruction is executed, oscillation stops with the internal clock  $\phi$  at "H" (stop mode). The functions operating in stop mode are listed in Table 2.12.1.

In stop mode, the contents of all registers except timer 1 and prescaler 12 are held. This function ensures that operations can restart with exactly the same status. Placing the chip in stop mode greatly reduces power dissipation.

The internal operation after the STP instruction is executed is as follows:

- **1.** Oscillation stops with the internal clock  $\phi$  at "H".
- 2. Timer 1 is set to "0116" and prescaler 12 is set to "FF16".

Timers	Timer X and timer Y can be used, but only in event counter mode (timer
	X and timer Y interrupts can be used)
Serial I/O	The BRG is stopped, but the serial I/O functions can operate in external
	clock mode (transmit and receive interrupts can be used)
A-D converter	Stopped (A-D conversion interrupts cannot be used)
D-A converter	Analog output voltage is held
External pin interrupts	Enabled

#### Table 2.12.1 Functions Operating in Stop Mode

To restart oscillation (recover from stop mode), either cause a reset or an interrupt. If an interrupt is used for restart, prescaler 12 and timer 1 start operating. After timer 1 overflows, the internal clock  $\phi$  starts. This provides the time necessary for oscillation to stabilize, if a ceramic resonator or quartz crystal is used.

Make the following preparation immediately before executing the STP instruction:

- 1. Disable the timer 1 interrupt. (Set the timer 1 interrupt enable bit to "0").
- 2. Enable the interrupt to be used for wake-up (set the corresponding interrupt enable bit to "1" and the interrupt disable flag to "0").

(2) Wait mode

If the WIT instruction is executed, the internal clock  $\phi$  stops at "H", but the oscillator itself does not stop (wait mode). The functions operating in wait mode are listed in Table 2.12.2. Recovery from wait mode is done in the same way as recovery after the STP instruction. However, since there is no need to provide time to enable the oscillation to stabilize, operation can start immediately.

Timers	Operating (timer 1, timer 2, timer X, and timer Y interrupts can be used)
Serial I/O	Operating (transmit and receive interrupts can be used)
A-D converter	Stopped (A-D conversion interrupts cannot be used)
D-A converter	Analog output voltage is held
External pin interrupts	Enabled

Table 2.12.2 Functions Operating in Wait Mode



#### **3.1 Function Description**

#### 3.1 Function Description

In addition to the mask ROM versions of the M38063M6-XXXFP/GP, there are internal programmable ROM versions which are microcomputers with built-in programmable ROM. The EPROM version has an internal EPROM that can be written to and can also be erased. The one-time programmable microcomputer contains an internal PROM which can be written to but can not be erased. The functions of the internal EPROM and one-time programmable versions are exactly the same, apart from the erasability of the ROM. Both are referred to as internal PROM versions in this manual. The internal PROM versions have functions similar to those of the mask ROM versions, but they also have a PROM mode that enables writing to internal PROM.

The various types of internal PROM versions are listed in Table 3.1.1, and their functions are listed in Table 3.1.2.

Type name	PROM	RAM	Package	Remarks
M38063E6-XXXFP	24K bytes	512 bytes	0.8mm-pitch QFP	
M38063E6-XXXGP	24K bytes	512 bytes	0.65mm-pitch QFP	
M38063E6FP	24K bytes	512 bytes	0.8mm-pitch QFP	shipped blank
M38063E6GP	24K bytes	512 bytes	0.65mm-pitch QFP	shipped blank
M38063E6FS	24K bytes	512 bytes	0.8mm-pitch LCC	EPROM version

#### Table 3.1.1 Internal PROM Version Types

Table 3.1.2 Functions of Internal PROM Version

Parameter		Function	
Basic instructions		71	
Instruction execution time		0.8µs (shortest instruction, at 5HMz oscillation	
		frequency)	
Oscillation frequer	псу	5MHz (max.)	
Memory size	PROM	24,316 bytes of user area	
	RAM	512 bytes	
Input/output ports	P0~P6,P8	8-bit × 8 (CMOS output)	
	P7	8-bit $\times$ 1 (N-channel open drain output)	
Serial I/O1		Clock synchronous or asynchronous	
Serial I/O2		Clock synchronous	
Timers		8-bit prescaler $\times$ 3 and 8-bit timer $\times$ 4	
A-D converter		8-bit resolution $\times$ 8 channels	
D-A converter		8-bit resolution $\times$ 2 channels	
Interrupts		7 external, 8 internal, 1 software	
Clock generation circuit		Built-in (connect to external ceramic resonator or	
		quartz crystal oscillator)	
Supply voltage		4.0 to 5.5V	
Power dissipation		20mW (at 5MHz oscillation frequency, typ.)	
Input/output	Input/output breakdown voltage	5 V	
characteristics	Output current	10mA	
External memory expansion		Possible	
Operating temperature range		-20 to 85°C	
Device structure		CMOS silicon gate	

#### 3.2 Pin Configuration

#### 3.2 Pin Configuration

The pin configuration of the 0.8mm-pitch type is shown in Figure 3.2.1 and that of the 0.65mm-pitch type is shown in Figure 3.2.2.

Internal PROM version is pin compatible with mask ROM version.



Fig. 3.2.1 0.8mm-pitch Type Pin Configuration (Top View)

#### 3.2 Pin Configuration



Fig. 3.2.2 0.65mm-pitch Type Pin Configuration (Top View)

#### 3.3 Functional Block Diagram

#### 3.3 Functional Block Diagram

A block diagram of M38063E6-XXXFP is shown in Figure 3.3.1.



Fig. 3.3.1 Functional Block Diagram of Internal PROM Version

#### 3.3 Functional Block Diagram



#### 3.4 PROM Mode

#### 3.4.1 PROM mode

The internal PROM versions of the M38063M6-XXXFP/GP have a PROM mode in addition to the ordinary operating mode.

The PROM mode is used to write to and read from internal PROM. In PROM mode, a write adapter can be used with a general-purpose PROM writer to write to or read from the internal PROM as if it were a M5M27C256K. Write adapters are listed in Table 3.4.1.

#### Table 3.4.1 Write Adapters

Microcomputer type name	Name of write adapter
M38063E6FP	PCA4738F-80
M38063E6GP	PCA4738G-80
M38063E6FS	PCA4738L-80

#### 3.4.2 Notes on writing and reading

- (1) Use a programming voltage of 12.5V.
- (2) During writing and reading with write adapter PCA4738F-80, PCA4738G-80, or PCA4738L-80, set switches SW1, SW2, and SW3 to "off".
- (3) Addresses A080<sub>16</sub> to FFFD<sub>16</sub> of internal PROM correspond to addresses 2080<sub>16</sub> to 7FFD<sub>16</sub> on a PROM writer. Addresses 0000<sub>16</sub> to 207F<sub>16</sub>, 7FFE<sub>16</sub>, and 7FFF<sub>16</sub> on a PROM writer cannot be written to or read from correctly, so limit the PROM writer area to the range from 2080<sub>16</sub> to 7FFD<sub>16</sub>.

Note that addresses A00016 to FFFF16 (addresses 200016 to 7FFF16 on a PROM writer) can be written to and read from correctly, except in the internal EPROM versions.

#### 3.4.3 Erasure

Only the internal EPROM version has an erasure window on the top surface of the package. To erase the EPROM, shine an ultraviolet light source of wavelength 2537Å onto the window for a minimum dose of 15W·s/cm<sup>2</sup>.

#### 3.4.4 Notes on handling

- (1) Sunlight and fluorescent light include wavelengths which will erase an EPROM. Unless the internal EPROM version is being erased, cover the transparent glass window with a light-proof seal.
- (2) Mitsubishi provides light-proof seals designed to cover the transparent glass window of the internal EPROM version. Make sure that the seal does not touch the pins of the microcomputer.
- (3) Before erasing the EPROM version, clean the transparent glass window. Oil from fingers and glue may hinder the transmission of ultraviolet light and adversely affect erasure.
- (4) Insure that excessive voltages are not used when writing.
   Pay particular attention when turning on the power source.
- (5) Mitsubishi does not test or screen any writing to PROM in the M38063E6-XXXFP/ GP after it has left the factory. To improve reliability after writing, we recommend that the M38063E6-XXXFP/GP is written to and tested in the sequence shown in Figure 3.4.1.





# APPLICATIONS

#### 4.1 Application Circuit Examples

#### 4.1 Application Circuit Examples

Since the M38063M6-XXXFP/GP has 72 I/O ports, it can be used alone to construct a system that would conventionally need two microcomputers. Its two built-in serial I/O functions enable its use as master microcomputer in a system which makes use of a number of microcomputers, and its large memory capacity (24K bytes of ROM and 512 bytes of RAM) enables its use in a wide range of applications. Some of these applications are described below.

#### 4.1.1 CD player system

An example of a CD player system which uses the M38063M6-XXXFP is shown in Figure 4.1.1. This system also uses a CD LSI kit produced by Mitsubishi, with the M38063M6-XXXFP controlling the CD LSIs and the display functions. Display is on a 7×5 dot, 16-digit dot matrix fluorescent panel (FLD), using the M66004SP/FP as a driver. The M38063M6-XXXFP is used in memory expansion mode, connected to 256K bits of SRAM which store disk information and programs. The built-in A-D converter of the M38063M6-XXXFP is used to provide level search for disk playback—the results of A-D conversion determine the recording (playback) level. An electronic voltage controlled amplifier is controlled by the D-A converter. By storing Table-of-Contents data in the internal RAM, a wide variety of functions such as high-speed access and disk editing can be implemented.



APPLICATIONS

4.1 Application Circuit Examples

4-3

with Fig. serial communications 4.1.2 മ servo IC Front-loading motor Driver Example P77~P74 P20, P21 12 PAL/NTSC, Jumper input 4-head/3-head, reel rotation, etc. TxD, SCLK1 오 2 Serial INT<sub>1</sub> Driver P41, P40 Drum motor VCR **7**5 INT<sub>2</sub> Start. P12, P13 Servo Sensor input end. Capstan motor P23 IC Driver record-prevention tab, **CNTR**<sub>0</sub> System CAP FG dew sensor, AC INT3 M38063M6-XXXFF DRUM FF P50 AN<sub>6</sub> Mechanical position switch Front loading Controller P24, P25 (resistance ladder D-A) **7**2 AN<sub>7</sub> Special playback drum Tape loading compensation SIN2, SOUT2, SCLK2 13 D-A1 Timer Serial Special playback microcontroller capstan compensation (D-4) P14 P26, P27, P00 System Counter stop Special playback capstan compensation AN2, AN3 **7**2 D-A2 Envelope P15 Drive voltage RF SW Mode signals P01~P07, P16, P17 **7**9 PB Delay recording<sup>2</sup> P10, P11 Signal-related Signals to STILL/SLOW circuits mechanical FF/REW 12 P86, P87 EE SW components CUE/REV P37, P36, P35 REC 13 SYNC SP/LP/EP(3) FWD/BCK P22 Head selection P80~P85 -Reserved ports 6 XIN Xout *╈* 赤

# APPLICATIONS

4 Application Circuit Examples

# An example of a VCR system controller which uses the M38063M6-XXXFP The M38063M6-XXXFP has two built-in serial I/O channels—in this system. 4.1 N VCR system controller

with a timer microcontroller

and the other is

system, used for

, one channel is used for

serial communications

4-4



### **ELECTRICAL CHARACTERISTICS**
### 5.1 Electrical Characteristics

#### 5.1 Electrical Characteristics

#### 5.1.1 Absolute maximum ratings

Absolute Maximum Ratings

Symbol	Parameter		Conditions	Ratings	Unit
Vcc	Supply voltage			-0.3~7.0	V
	Input voltage	P00~P07,P10~P17,P20~P27,	All voltages		
Vi		P30~P37,P40~P47,P50~P57,	measured	-0.3~Vcc+0.3	V
		P60~P67,P70~P77,P80~P87,VREF	with		
V	Input voltage	RESET, XIN	reference	-0.3~Vcc+0.3	V
V	Input voltage	CNVss	to the Vss	-0.3~13	V
	Output voltage	P00~P07,P10~P17,P20~P27,	pin, output	·	
Vo		P30~P37,P40~P47,P50~P57,	transistors	-0.3~Vcc+0.3	V
		P60~P67,P70~P77,P80~P87,XOUT	isolated.		
Pd	Power dissipation		Ta=25°C	500	mW
Topr	Operating temperature			-20~85	°C
Tstg	Storage temperature			-40~125	°C

### 5.1 Electrical Characteristics

#### 5.1.2 Recommended operating conditions

Recommended Operating Conditions (Vcc = 4.0 to 5.5V, Ta = -20 to  $85^{\circ}C$ , unless otherwise noted)

Symbol	Parameter		Limits			Unit
,			Min.	Тур.	Max.	0
Vcc	Power supply voltage		4.0	5.0	5.5	V
Vss	Power supply voltage			0		V
VREF	Analog reference voltage		2.0		Vcc	V
	(when A-D converter is used)					
	Analog reference voltage		4.0		Vcc	V
	(when D-A converter is used)					
AVss	Analog power supply voltage	¥.		0		V
VIA	Analog input voltage	AN <sub>0</sub> ~AN <sub>7</sub>	AVss		Vcc	V
Vін	"H" input voltage	P00~P07,P10~P17,P20~P27,	0.8Vcc		Vcc	V
		P30~P37,P40~P47,P50~P57,				
		P60~P67,P70~P77,P80~P87				
ViH	"H" input voltage	RESET, XIN, CNVss	0.8Vcc		Vcc	V
VIL	"L" input voltage	P00~P07,P10~P17,P20~P27,	0		0.2Vcc	V
		P30~P37,P40~P47,P50~P57,				
		P60~P67,P70~P77,P80~P87				
VIL	"L" input voltage	RESET	0		0.2Vcc	V
VIL	"L" input voltage	Xin	0		0.16Vcc	V
VIL	"L" input voltage	CNVss	0		0.2Vcc	V
∑lон₁(peak)	"H" peak output total current	P00~P07,P10~P17,P20~P27,			-80	mA
		P30~P37,P80~P87				
∑lон₂(peak)	"H" peak output total current	P40~P47,P50~P57,P60~P67			-80	mA
ΣloL1(peak)	"L" peak output total current	P00~P07,P10~P17,P20~P27,			80	mA
		P30~P37,P80~P87				
∑loL₂(peak)	"L" peak output total current	P40~P47,P50~P57,P60~P67,			80	mΑ
		P70~P77				
∑lон1(avg)	"H" average output total current	P00~P07,P10~P17,P20~P27,			-40	mA
		P30~P37,P80~P87 (Note 1)				
∑lон₂(avg)	"H" average output total current	P40~P47,P50~P57,P60~P67			-40	mA
		(Note 1)				
∑loL1(avg)	"L" average output total current	P00~P07,P10~P17,P20~P27,			40	mA
		P30~P37,P80~P87 (Note 1)				
∑lol₂(avg)	"L" average output total current	P40~P47,P50~P57,P60~P67,			40	mA
		P70~P77 (Note 1)				
Іон(peak)	"H" peak output current	P0o~P07,P1o~P17,P2o~P27,			-10	mA
		P30~P37,P40~P47,P50~P57,				
		P60~P67,P70~P77,P80~P87				
lol(peak)	"L" peak output current	P00~P07,P10~P17,P20~P27,			10	mA
		P30~P37,P40~P47,P50~P57,				
		P60~P67,P70~P77,P80~P87				
loн(avg)	"H" average output current	P00~P07,P10~P17,P20~P27,			-5	mΑ
		P30~P37,P40~P47,P50~P57,				
		P60~P67,P70~P77,P80~P87				
		(Note 1)				
lol(avg)	"L" average output current	P00~P07,P10~P17,P20~P27,			5	mΑ
,		P30~P37,P40~P47,P50~P57.				
		P60~P67,P70~P77,P80~P87		1		
		(Note 1)				
f(XIN)	Internal clock oscillation frequence	су —			5	MHz

Note 1 : The average output currents are average values measured over 100ms.

### **5.1 Electrical Characteristics**

#### 5.1.3 Electrical characteristics

Electrical Characteristics (Vcc = 4.0 to 5.5V, Vss = 0V, Ta = -20 to  $85^{\circ}$ C, unless otherwise noted)

Symbol	Parameter			Test co	onditions	Limits			Unit
				-		Min.	Typ.	Max.	
Voн	"H" output voltage	P00~P07,P10~F	P17,P20~P27,	Іон=-10	mA	Vcc-2.0			V
		P30~P37,P40~F	P47,P50~P57,						
		P60~P67,P80~I	P87 (Note 2)						
Vol	"L" output voltage	P00~P07,P10~F	P17,P20~P27,	lot=10n	۱A			2.0	V
		P30~P37,P40~F	P47,P50~P57,						
		P60~P67,P70~F	P77,P80~P87						
VT+-VT-	Hysteresis	CNTRo, CNTR	,INTo~INT4	-			0.4		V
VT+-VT-	Hysteresis	RxD,Sclk					0.5		V
VT+-VT-	Hysteresis	RESET					0.5		V
Ін	"H" input current	P00~P07,P10~F	P17,P20~P27,	Vi=Vcc				5.0	μA
		P30~P37,P40~F	P47,P50~P57,						
		P60~P67,P70~F	P77,P80~P87				•		
Ін	"H" input current	RESET, CNVss	3	VI=Vcc				5.0	μA
Ін	"H" input current	XIN		VI=Vcc			4		μA
lι	"L" input current	P00~P07,P10~f	P17,P20~P27,	Vi=Vss				-5.0	μA
		P30~P37,P40~F	<sup>•</sup> 47,P50~P57,						
		P60~P67,P70~F	⊃77,P80~P87						
		RESET, CNVss	3						
lı.	"L" input current	XIN		V=Vss			-4		μA
Vram	RAM retention voltage			Clock i	S	2.0		5.5	V
				stopped	t				
lcc	Power supply current	(Note 3)	f(XIN)=5MHz				4	8	mA
			f(XIN)=5MHz	(wait n	node)		1		mA
			With all		Ta=25°C		0.1	1	μA
			oscillation s	stopped	T- 0500			10	
			(stop mode	)	1a=85°C			10	

Note 2 : P4₅ is measured when the P4₅/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B₁6) is "0".

Note 3 : Not including the current flowing through the VREF pin. The A-D converter has completed conversion. Output transistors isolated.

### **5.1 Electrical Characteristics**

#### 5.1.4 A-D converter characteristics

A-D Converter Characteristics (Vcc = 4.0 to 5.5V, Vss = AVss = 0V, VREF = 2.0V to Vcc, Ta= -20 to 85°C,  $f(X_{IN}) = 5MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limit			Unit
•			Min.	Тур.	Max.	
	Resolution				8	Bits
-	Absolute accuracy (disregarding quantization error)			±1	±2.5	LSB
tCONV	Conversion time				50	$tc(\phi)$
RLADDER	Ladder resistor			35		kΩ
IVREF	Reference power supply input current	(Note 4)	50	150	200	μA
li(ad)	A-D port input current			0.5		μA

Note 4 : When D-A conversion registers (addresses 003616 and 003716) are at "0016".

#### 5.1.5 D-A converter characteristics

D-A Converter Characteristics (Vcc = 4.0 to 5.5V, Vss = AVss = 0V, VREF = 4.0V to Vcc, Ta= -20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
-			Min.	Typ.	Max.	
_	Resolution				8	Bits
-	Absolute accuracy				1.0	%
tsu	Setting time				3	μs
Ro	Output resistor		1	2.5	4	kΩ
IVREF	Reference power supply input current	(Note 5)			3.2	mA

Note 5 : Using one D-A converter, with the value in the D-A conversion register of the other D-A converter being "0016", and not including the ladder resistor of A-D converter.

### **5.1 Electrical Characteristics**

#### 5.1.6 Timing requirements and switching characteristics

Timing Requirements

(Vcc = 4.0 to 5.5V, Vss = 0V, Ta = -20 to  $85^{\circ}$ C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Тур.	Max.	
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	External clock input cycle time	200			ns
twh(Xin)	External clock input "H" pulse width	50			ns
twl(Xin)	External clock input "L" pulse width	50			ns
tc(CNTR)	CNTRo, CNTR1 input cycle time	200			ns
twh(CNTR)	CNTRo, CNTR1, INTo to INT4 input "H" pulse width	80			ns
twL(CNTR)	CNTRo, CNTR1, INTo to INT4 input "L" pulse width	80			ns
tc(Sclk1)	Serial clock input 1 cycle time	800			ns
tc(Sclk2)	Serial clock input 2 cycle time	1000			ns
twh(Sclki)	Serial clock input 1 "H" pulse width (Note 6)	370			ns
twh(Sclk2)	Serial clock input 2 "H" pulse width	400			ns
twl(Sclk1)	Serial clock input 1 "L" pulse width (Note 6)	370			ns
twl(Sclk2)	Serial clock input 2 "L" pulse width	400			ns
tsu(RxD-Sclk1)	Serial input 1 setup time	220			ns
tsu(SIN2-SCLK2)	Serial input 2 setup time	200			ns
th(Sclk1-RxD)	Serial input 1 hold time	100			ns
th(Sclk2-Sin2)	Serial input 2 hold time	200			ns

Note 6 : When  $f(X_{IN}) = 5MHz$  and bit 6 of address  $001A_{16}$  is "1". The minimum time is quarter of the value when  $f(X_{IN}) = 5MHz$  and bit 6 of address  $001A_{16}$  is "0".

Switching Characteristics

(Vcc = 4.0 to 5.5V, Vss = 0V, Ta = -20 to  $85^{\circ}$ C, unless otherwise noted)

Symbol	Parameter	Limits	Limits		
		Min.	Тур.	Max.	
twh(Sclk1)	Serial clock output 1 "H" pulse width	tc(Sclk1)/2-30			ns
twl(Sclk1)	Serial clock output 1 "L" pulse width	tc(Sclk1)/2-30			ns
twh(Sclk2)	Serial clock output 2 "H" pulse width	tc(Sclk2)/2-160			ns
twl(Sclk2)	Serial clock output 2 "L" pulse width	tC(Sclk2)/2-160			ns
td(Sclk1-TxD)	Serial output delay time (Note 7) 1		140	ns	
td(Sclk2-Sout2)	Serial output delay time			0.2tc	
tv(Sclk1-TxD)	Serial output hold time (Note 7)	-30			ns
tv(Sclk2-Sout2)	Serial output hold time	0			
tr	Total CMOS pin rise time (Note 8)		10	30	ns
tf	Total CMOS pin fall time (Note 8)		10	30	ns

Note 7 : When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is at "0".

Note 8 : Xout pin excluded.

### **5.1 Electrical Characteristics**

Memory Expansion Mode and Microprocessor Mode Timing Requirements (Vcc = 4.0 to 5.5V, Vss = 0V, Ta = -20 to  $85^{\circ}$ C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Тур.	Max.	
$tsu(\overline{ONW}-\phi)$	ONW input setup time	-20			ns
$th(\phi - ONW)$	ONW input hold time	-20			ns
tsu(DB- $\phi$ )	Data bus setup time	60			ns
th( $\phi$ -DB)	Data bus hold time	0			ns

Memory Expansion Mode and Microprocessor mode Switching Characteristics (Vcc = 4.0 to 5.5V, Vss = 0V, Ta = -20 to  $85^{\circ}$ C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
-		Min.	Тур.	Max.	
$\overline{\operatorname{tc}}(\phi)$	$\phi$ clock cycle time		2×tc(X <sub>IN</sub> )		ns
twн( <i>ф</i> )	$\phi$ clock "H" pulse width	tc(Xin)-10			ns
tw∟(φ)	$\phi$ clock "L" pulse width	tc(XIN)-10			ns
td(φ -AH)	AD <sub>15</sub> to AD <sub>8</sub> delay time		20	40	ns
tv(φ -AH)	AD <sub>15</sub> to AD <sub>8</sub> valid time	6	10		ns
$td(\phi - AL)$	AD7 to AD0 delay time		25	45	ns
$\overline{tv(\phi -AL)}$	AD7 to AD0 valid time	6	10		ns
$td(\phi - SYNC)$	SYNC delay time		20		ns
$tv(\phi -SYNC)$	SYNC valid time		10		ns
$td(\phi - \overline{WR})$	RD and WR delay time		10	20	ns
$tv(\phi - \overline{WR})$	RD and WR valid time	3	5	10	ns
td(φ -DB)	Data bus delay time		20	70	ns
tv(φ -DB)	Data bus valid time	15			ns
td(RESET-RESETout)	RESETout output delay time (Note 9)			200	ns
$tv(\phi - \overline{RESET})$	RESETout output valid time (Note 9,10)	0		200	ns

Note 9 : This is valid only in microprocessor mode.

Note 10 : The  $\overrightarrow{RESET_{OUT}}$  output goes "H" with the rise of the  $\phi$  clock, between 1 cycle and 19 cycles after the  $\overrightarrow{RESET}$  input goes "H".

#### 5.1.7 Test conditions





### 5.1 Electrical Characteristics

5.1.8 Timing diagram

(1) Timing diagram



### **5.1 Electrical Characteristics**

(2) Memory expansion mode, microprocessor mode



<sup>(3)</sup> Microprocessor mode



### 5.2 Typical Characteristics

### 5.2 Typical Characteristics

5.2.1 Typical current consumption

The typical current consumption of the M38063M6-XXXFP/GP is as shown in Figure 5.2.1.



#### Fig. 5.2.1 Typical Current Consumption

### 5.2 Typical Characteristics

#### 5.2.2 Typical port characteristics

Typical port characteristics of the M38063M6-XXXFP/GP are shown in Figures 5.2.2 and 5.2.3





VOL (V)

0.00

0.000

5.000

### 5.2 Typical Characteristics

#### 5.2.3 Typical A-D conversion characteristics

Typical A-D conversion characteristics of the M38063M6-XXXFP/GP are shown in Figure 5.2.4. The line in the lower part of the graph shows the absolute accuracy error. This indicates the deviation from the ideal value at the point that the A-D output changes. For example, the change in the A-D output from 0016 to 0116 should ideally occur at the point that  $AN_1 = 10mV$ , but since it changes at 0mV, the error is: 10 - 0 = 10mV.

The line in the upper part of the graph shows the step width of the input voltage at any given A-D output value. For example, the measured step width of the input voltage is 22mV when the A-D code is  $0D_{16}$ , and the non-linearity error is 22 - 20 = 2mV (0.3 LSB).



### 5.2 Typical Characteristics

#### 5.2.4 Typical D-A conversion characteristics

Typical D-A conversion characteristics of the M38063M6-XXXFP/GP are shown in Figure 5.2.5. The line in the lower part of the graph shows absolute accuracy error. This indicates the difference

between the ideal analog output and the measured output value.

The line in the upper part of the graph shows the step width of the output analog value for a onebit change in the value input to the D-A converter.



#### Appendix 1 Package Outlines





### Appendix 2 Handling of Unused Pins

#### Appendix 2 Handling of Unused Pins

Table 1 Example of Handling of Unused Pins (in single-chip mode)

Pin or port	Handling
Ports P0 to P8	Set to input mode, and use a pull-down resistor
VREF	Use a pull-down resistor
Xout pin	Leave open

Table 2 Example of Handling of Unused Pins (in memory expansion or microprocessor mode)

Pin or port	Handling
Port P30, P31, P4 to P8	Set to input mode, and use a pull-down resistor
VREF	Use a pull-down resistor
Xout pin	Leave open
ONW pin	Use a pull-up resistor
RESETout pin	Leave open
SYNC pin	Leave open
φ pin	Leave open
RD and WR pins	Leave open
AD₀ to AD₁₅ pins	Leave open



Fig. 1 Example of Handling of Unused Pins in the M38063M6-XXXFP/GP

#### Appendix 3 Notes on Use

Keep the following points in mind during programming:

1. Processor status register

effect on calculations.

(1) Initialization of processor status register The contents of the processor status register (PS) after a reset are undefined, except for the I flag which is "1". Therefore, flags which affect program execution must be initialized after a reset.
In particular, it is essential to initialize the T and D flags because they have an important



(2) How to reference the processor status register

To reference the contents of the processor status register (PS), execute the PHP instruction once then read out the contents of (S + 1). If necessary, execute the PLP instruction as well to return the PS to its original, saved status.



#### 2. Interrupts

The contents of the interrupt request bits can be changed by software, but the values will not change immediately after the overwriting instruction is executed. Therefore, note the following point:

(1) To execute a BBC or BBS instruction After changing the value of the interrupt request bits, execute at least one instruction before executing a BBC or BBS instruction.



- 3. Decimal calculations
- (1) Execution of decimal calculations
- To calculate in decimal notation, set the decimal mode flag (D) to "1" with the SED instruction, then execute the ADC or SBC instruction. After executing the ADC er SBC instruction, execute another instruction before executing a SEC, CLC, or CLD instruction.
- (2) Note on flags in decimal mode

When decimal mode is selected (D flag = 1), the values of three of the flags in the status register (the N, V, and Z flags) are invalid after the ADC or SBC instruction is executed. The carry flag (C) is set to "1" if a carry is generated as a result of the calculation, or it is cleared to "0" if a borrow is generated. It can be used as a flag to determine whether the calculation has generated a carry or a borrow, but the C flag must be initialized before the calculation.



- 4. Timers
- (1) Timer division

If a value N (between 0 and 255) is written to a timer latch, a division ratio of 1/(N + 1) is obtained.

- 5. Clock synchronous serial I/O1
- (1) SRDY1 output

In clock synchronous serial I/O1 mode, if the receiver is using an external clock and it is to output the  $\overline{S_{RDY1}}$  signal, set the transmit enable bit, the receive enable bit, and the  $\overline{S_{RDY1}}$  output enable bit to "1".

If the receiver is not to output the SRDY1 signal, or if it is using the internal clock, there is no need to set the transmit enable bit.

- (2) Initial setting of serial I/O1 interrupts To enable serial I/O1 interrupts, set the system in the following sequence:
  - 1. Use the CLB instruction to clear the interrupt enable bits to "0" (disabled).
  - 2. Prepare for serial I/O1 transfer.
  - 3. After at least one instruction, use the CLB instruction to clear the interrupt request bits to "0".
  - 4. Set the interrupt enable bits to "1" (enabled).



6. A-D conversion

The comparator has capacitors in its construction, and charge will be lost if the clock frequency is too low. Therefore, make sure that  $f(X_{IN})$  is at least 500kHz when using A-D conversion. (If the  $\overline{ONW}$  pin is to "L", the A-D conversion will take twice as long to match the bus cycle. In this case  $f(X_{IN})$  must be at least 1MHz.)

Do not execute the STP or WIT instruction during A-D conversion.

7. Multiplication and division instructions The MUL and DIV instructions do not affect the T and D flags.

8. JMP instruction

When using the JMP instruction (in indirect addressing mode), do not specify the last address on a page as an indirect address.

#### 9. Ports

(1) Note on using the P4s pin for N-channel open drain output

The output format of the P4s pin can be selected by the P-channel output disable bit of the UART control register. When this bit is "0", ordinary CMOS output is selected; when it is "1", N-channel open drain output is selected.

Note that the voltage applied to this pin must not exceed Vcc + 0.3V, even if N-channel open drain output is selected.

#### (2) Port direction registers

The contents of the port direction registers should not be read. Do not use the following instructions to determine the contents of these registers:

• A memory operation instruction (e.g., LDA) when the T flag is "1".

- An addressing mode that treats the value of a port direction register as a modified value.
- A bit test instruction (e.g., BBC or BBS).
- A bit manipulation instruction (e.g., CLB or SEB).

• An instruction that performs a read-modify-write on a port direction register (e.g., ROR).

Use instructions such as the LDM and STA instructions to set the port direction registers.

10. Read-only and write-only registers

Read-only and write-only registers are listed in Table 3.

Read/write	Register name
Read-only register	Serial I/O1 status register, Serial I/O1 Receive Buffer, Interrupt request register 1,
	interrupt request register 2 (Note 1)
Write-only register	Port direction registers (Note 2)

Note 1 : The bits of the interrupt request registers can only be cleared (1 to 0).

Note 2 : For further details, see the previous section, 9. "Ports".

Appendix 4 SFR Memory Map

000016	Port P0	002016	Prescaler 12
000116	Port P0 Direction Register	002116	Timer 1
000216	Port P1	002216	Timer 2
000316	Port P1 Direction Register	002316	Timer XY Mode Register
000416 🕇	Port P2	002416	Prescaler X
000516	Port P2 Direction Register	002516	Timer X
000616 🕇	Port P3	002616	Prescaler Y
000716	Port P3 Direction Register	002716	Timer Y
000816	Port P4	002816	
000916	Port P4 Direction Register	002916	
000A16 🗖	Port P5	002 <b>A</b> 16	
000B16 🕇	Port P5 Direction Register	002B16	
000C16	Port P6	002C16	
000D16 🗖	Port P6 Direction Register	002D16	
000E16	Port P7	002E16	
000F16 🕇	Port P7 Direction Register	002F16	
001016	Port P8	003016	
001116	Port P8 Direction Register	003116	
001216 🕇		003216	
001316		003316	
001416 🗖		003416	AD/DA Control Register
001516		003516	A-D Conversion Register
001616 🕇		003616	D-A1 Conversion Register
001716		003716	D-A2 Conversion Register
001816 🕇	Transmit/Receive Buffer	003816	
001916 🕇	Serial I/O1 Status Register	003916	
001A16 🕇	Serial I/O1 Control Register	003A16	Interrupt Edge Selection Register
001B16 🕇	UART Control Register	003B16	CPU Mode Register
001C16 🕇	Baud Rate Generator	003C16	Interrupt Request Register 1
001D16 🕇	Serial I/O2 Control Register	003D16	Interrupt Request Register 2
001E16		003E16	Interrupt Control Register 1
001F16 🕇	Serial I/O2 Register	003F16	Interrupt Control Register 2

Fig. 2 SFR Memory Map

#### Appendix 5 Control Registers

Table 4 Serial I/O1 Status Register



Table 5 Serial I/O1 Control Register



Table 6 UART Control Register



Table 7 Serial I/O2 Control Register



### **Appendix 5 Control Registers**

Table 8 Timer XY Mode Register



### Appendix 5 Control Registers





Table 10 Interrupt Edge Selection Register











### Appendix 6 Ports



Fig. 3 Port Circuits (1)



Fig. 4 Port Circuits (2)



Fig. 5 Port Circuits (3)



Fig. 6 Port Circuits (4)



### Appendix 7 Machine Instruction

### MACHINE INSTRUCTIONS

									1	١ddr	essi	ing r	nod	е						
Symbol	Function	Details		м	5		IMN	٨		Α		E	ят.	A		ZP		В	IT.Z	P
			n	++		n	++	np	n	++	ΛP	, 	++	ΛP	n	#	np		++	
400	When T-0	Adde the correct accumulator and momony con	-		-	60	2	2			-			-	65	2	2	Ľ.		++
(Note 1)		tents The results are entered into the accumu-				09	2	2							05	3	^			
(Note 5)		lator																		
	When T=1	Adds the contents of the memory in the address in-												ļ						I
	$M(X) \leftarrow M(X) + M + C$	dicated by index register X, the contents of the																		
		memory specified by the addressing mode and the												1						г., Г
		carry. The results are entered into the memory at the																		
		address indicated by index register X.																		
					L															
AND	When T=0	"AND's" the accumulator and memory contents.				29	2	2							25	3	2			I
(Note 1)	A←A∧M	The results are entered into the accumulator.																		
		"AND's" the contents of the memory of the address			1				j											r
	when $i=1$	indicated by index register X and the contents of the																		
		suits are entered into the memory at the address in												ļ						
		dicated by index register X																		I
										İ										
ASL	7 0	Shifts the contents of accumulator or contents of			1	1			0A	2	1				06	5	2			
	C ← ←0	memory one bit to the left. The low order bit of																Í		
l .		the accumulator or memory is cleared and the												1	-					1
		high order bit is shifted into the carry flag.																		i
								-												
BBC	Ab or Mb=0?	Branches when the contents of the bit specified										13	4	2				17 1.	5	3
(Note 4)		In the accumulator or memory is 0.										21						21		
BBS	Ab or Mb=1?	Branches when the contents of the bit specified			-	-	-					03						07		
(Note 4)	5 5	in the accumulator or memory is "1".					1					2i	4	2				2i	5	3
BCC	C=0?	Branches when the contents of carry flag is "0".																		
(Note 4)							1													
BCS	C=1?	Branches when the contents of carry flag is "1".																		
(Note 4)																				
BEQ	Z=1?	Branches when the contents of zero flag is "1".																		
BIT	ΔΛΜ	"AND's" the contents of accumulator and mem-			-										24	3	2			-
		ory. The results are not entered anywhere.													24		2			
ļ		-,,				1		ļ												
вмі	N=1?	Branches when the contents of negative flag is																		
(Note 4)		"1".																		
BNE	Z=0?	Branches when the contents of zero flag is "0".					1		ļ			ļ		1						
(Note 4)			ļ																	
BPL	N=0?	Branches when the contents of negative flag is																		Ĺ
(Note 4)	50 50 / " ·		-			-			-											
вна	PC←PC±onset	Jumps to address specified by adding offset to																		
BRK	B+-1	Executes a software interrupt	00	7	1	1	+		1		-	+			-		+			
	M(S)←PC <sub>H</sub>		1	Ľ	·															
	s⊷s−1										1				1					1
	M(S)←PCL							1												
	S←S—1		1											1						
	M(S)←PS							1	1											
	S←S−1	· · · · · · · · · · · · · · · · · · ·				1														
	PCL←ADL					1		1												
1	PC <sub>H</sub> ←AD <sub>H</sub>		1	1		1	1		1			1	1		1		1			

## Appendix 7 Machine Instruction

	Ad										dres	sing	g ma	ode															1	Proc	esso	or st	atus	reg	iste	r				
:	ZP,X ZP,Y ABS					S	ABS,X			ABS,Y		Y,	IND		)	zı	P,11	۱D	П	٧D,	х	1	ND	Y,		REI	_		SP		7	6	5	4	3	2	1	0		
0P	n	#	0P	n	#.	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	Ν	v	Т	в	D	1	z	С
75	4	2				6D	4	3	7D	5	3	79	5	3							61	6	2	71	6	2							N	V	•	•		•	Z	С
35	4	2				2D	4	3	3D	5	3	39	5	3							21	6	2	31	6	2							N	•		•	•	•	Z	•
16	6	2				0E	6	3	1E	7	3																						N	•	•	•	•	•	Z	С
																																	•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	•
																											90	2	2				•	•	•	•	•	•	•	•
																											в0	2	2				•	•	•	•	•	•	•	•
																											F0	2	2				•	•	•	•	•	•	•	•
						2C	4	3																									M7	M <sub>6</sub>	•	•	•	•	Z	•
																											30	2	2				•	•	•	•	•	•	•	·
																											D0	2	2				•	•	•	•	•	•	•	•
																											10	2	2				•	•	·	•	•	•	•	•
																											80	4	2				•	•	•	•	•	•	•	•
																																	•	•	•	1	•	1	•	•
	n an tha an tha an	· · · · · · · · · · · · · · · · · · ·							A	ddr	essi	ing r	nod	e																										
-----------------	--	--	----	-----	---	----	----	---	----	-----	------	-------	-----	---	----	----	---	----	-----	---																				
Symbol	Function	Details	1	IMF	>		MN	1		Α		E	ЫT,	A		ZΡ		в	T,Z	P																				
			0P	n	#	0P	n	#	0P	n	#	ÓР	n	#	0P	n	#	0P	n	#																				
BVC (Note 4)	V=0?	Branches when the contents of overflow flag is "0."																																						
BVS (Note 4)	V=1?	Branches when the contents of overflow flag is "1"																																						
CLB	A <sub>b</sub> or M <sub>b</sub> ←0	Clears the contents of the bit specified in the										1B	2	1				1F	5	2																				
CLC	C+-0	Clears the contents of the carry flag to "0."	18	2	1							21		-				21																						
CLD	D←0	Clears the contents of decimal mode flag to "0."	D8	2	1																																			
CLI	0→1	Clears the contents of interrupt disable flag to "0."	58	2	1																																			
CLT	T⊷0	Clears the contents of index X mode flag to "0."	12	2	1																																			
CLV	V⊷0	Clears the contents overflow flag to "0."	В8	2	1																																			
CMP (Note 3)	When T=0 A-M	Compares the contents of accumulator and memory.				C9	2	2							C5	3	2																							
	When T=1	Compares the contents of the memory speci-																																						
	м(х) — м	fied by the addressing mode with the contents																																						
		of the address moleated by moex register X.																																						
сом	M←M	Forms a one's complement of the contents of memory, and stores it into memory.													44	5	2																							
СРХ	х-м	Compares the contents of index register X and memory.				E0	2	2							E4	3	2																							
CPY	<b>Ү</b> —М	Compares the contents of index register Y and memory.				C0	2	2							C4	3	2																							
DEC	A←A—1 or M←M—1	Decrements the contents of the accumulator or memory by 1.							1A	2	1				C6	5	2																							
DEX	<b>X</b> ← <b>X</b> −1	Decrements the contents of index register X by 1.	CA	2	1																																			
DEY	Y⊷Y—1	Decrements the contents of index register Y by 1.	88	2	1																																			
DIV	$A \leftarrow (M(zz+X+1)),$	Divides the 16-bit data that is the contents of																																						
	M(zz+X))/A	M ( $zz+x+1$ ) for high byte and the contents of																																						
	M (S) ← 1's comple-	M(zz + x) for low byte by the accumulator.																																						
	S←S− 1	1's complement of the remainder on the stack.																																						
		" <b>— — — — — —</b>				40						-	-			-																								
(Note 1)	wnen I≕u A←A <del>V</del> M	and memory. The results are stored in the				49	2	2	1			(			45	3	2																							
		accumulator.																																						
	When T=1	"Exclusive-ORs" the contents of the memory																																						
	м(х)⊷м(х)₩	specified by the addressing mode and the con-																																						
		tents of the memory at the address indicated by																																						
		memory at the address indicated by index reg-																																						
		ister X.																																						
INC	A⊷A+1 or M←M+1	Increments the contents of accumulator or memory by 1.							3A	2	1				E6	5	2																							
INX	x←x+1	Increments the contents of index register X by 1.	E8	2	1																																			
INY	Y⊷Y+1	Increments the contents of index register Y by 1.	C8	2	1																																			

														Ad	dres	ssing	g ma	ode															1	Proc	ess	or st	atus	reg	jiste	r
2	ZP,)	<	2	ZP,`	Y		AB	S	A	BS	,х	A	BS	Y,		INC	)	z	P,IN	ID	П	٩D,	х	П	ND,	Y	1	REI	-		SP		7	6	5	4	3	2	1	0
0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	N	v	т	в	D	I	z	С
																											50	2	2				•	•	•	•	•	•	•	•
																											70	2	2				•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	•
$\vdash$													-																				•	•	•	•	•	•	•	0
-																																	•	•	•	•	U	•	•	
																																	•	•	•	•	•	0	•	
														-													-							0	•	•				
D5	4	2		-		СD	4	3	DD	5	3	D9	5	3							C1	6	2	D1	6	2							N	•	•	•	•	•	7	C
		-						5			5		5									Ū	2		Ū						-			-					L	0
																																	N	•	•	•	•	•	z	•
						EC	4	3																									N	•	•	•	•	•	z	С
						cc	4	3																									N	•	•	•	•	•	z	С
D6	6	2				CE	6	3	DE	7	3																						N	•	•	•	•	•	z	•
																																	N	•	•	•	•	•	z	•
																																	N	•	•	•	•	•	z	•
E2	16	2																															•	•	•	•	•	•	•	•
55	4	2				4D	4	3	5D	5	3	59	5	3							41	6	2	51	6	2							N	•	•	•	•	•	Z	•
F6	6	2				EE	6	3	FE	7	3																						N	•	•	•	•	•	z	•
																																	N	•	•	•	•	•	z	•
																																	N	•	•	•	•	•	z	•

							-		ļ	Addr	essi	ing i	nod	e						
Symbol	Function	Details		IMF	>		IMN	N		Α		E	ЗΙТ,	A		ZΡ		в	IT,Z	Р
			0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#
JMP	If addressing mode is ABS $PC_L \leftarrow AD_L$ $PC_H \leftarrow AD_H$ If addressing mode is IND $PC_L \leftarrow M (AD_H, AD_L)$ $PC_H \leftarrow M (AD_H, AD_L+1)$ If addressing mode is ZP, IND $PC_L \leftarrow M (00, AD_L)$ $PC_H \leftarrow M (00, AD_L+1)$	Jumps to the specified address.																		
JSR	$\begin{split} &M(S) \leftarrow PC_H \\ &S \leftarrow S - 1 \\ &M(S) \leftarrow PC_L \\ &S \leftarrow S - 1 \\ &After \text{ executing the above,} \\ &\text{if addressing mode is ABS,} \\ &PC_L \leftarrow AD_L \\ &PC_H \leftarrow AD_H \\ &\text{if addressing mode is SP,} \\ &PC_L \leftarrow AD_L \\ &PC_H \leftarrow FF \\ &\text{if addressing mode is ZP, IND,} \\ &PC_L \leftarrow M(00, AD_L) \\ &PC_H \leftarrow M(00, AD_L + 1) \end{split}$	After storing contents of program counter in stack, and jumps to the specified address.																		
LDA (Note 2)	When T=0 A←M When T=1 M(X)←M	Load accumulator with contents of memory. Load memory indicated by index register X with contents of memory specified by the addres- sing mode.				A9	2	2							A5	3	2			
LDM	M←nn	Load memory with immediate value.													зC	4	3			_
LDX	Х⊷м	Load index register X with contents of memory.				A2	2	2							A6	3	2			
LDY	Y←M	Load index register Y with contents of memory.				A0	2	2							A4	3	2			
LSR	$\begin{array}{c} 7 & 0 \\ 0 \rightarrow \boxed{} \rightarrow C \end{array}$	Shift the contents of accumulator or memory to the right by one bit. The low order bit of accumulator or memory is stored in carry, 7th bit is cleared.							4A	2	1				46	5	2			
MUL	M(S)·A←A×M(zz+X) S←S−1	Multiplies the accumulator with the contents of memory specified by the zero page X addressing mode and stores the high byte of the result on the stack and the low byte in the accumulator.																		
NOP	PC←PC+1	No operation.	EA	2	1															
ORA (Note 1)	When T=0 A←AVM When T=1 M(X)←M(X)VM	"Logical OR's" the contents of memory and accumulator. The result is stored in the accu- mulator. "Logical OR's" the contents of memory indi- cated by index register X and contents of mem- ory specified by the addressing mode. The re- sult is stored in the memory specified by index register X.				09	2	2							05	3	2			

														Ad	dres	sing	g ma	ode															I	Proc	ess	orst	atus	reg	jiste	r
Z	ZP,>	¢	Z	۲P,`	Y		AB	s	A	BS	x	A	BS	Y,		INC	)	zı	P,IN	1D	1	٩D,	x	1	ND,	Y		REI	-		SP		7	6	5	4	3	2	1	0
0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	ОР	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	N	v	т	в	D	ł	z	с
						4C	3	3							6C	5	3	В2	4	2													•	•	•	•	•	•	•	
						20	6	3										02	7	2										22	5	2	•	•	•	•	•	•	•	•
B5	4	2				AD	4	3	BC	5	3	В9	5	3							A1	6	2	B1	6	2							N	•	•	•	•	•	z	•
																																	•	•	•	•	•	•	•	•
			B6	4	2	AE	4	3				BE	5	3																			N	•	•	•	•	•	z	•
В4	4	2				AC	4	3	вс	5	3																						N	•	•	•	•	•	z	•
56	6	2				4E	6	3	5E	7	3																						0	•	•	•	•	•	Z	С
62	15	2																															•	•	•	•	•	•	•	•
										_																							•	•	•	•	•	•	•	•
15	4	2				UD	4	3	םו	5	3	19	5	3								6	2		b	2							N	•	•		•		Z	•

									ļ	Addr	essi	ing ı	mod	e						
Symbol	Function	Details		MF	>		мΝ	1		Α		E	ЗIT,	A		ZΡ		в	T,Z	P
			0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#
РНА	M(S)←A S←S−1	Saves the contents of the accumulator in memory at the address indicated by the stack pointer and de- crements the contents of stack pointer by 1.	48	3	1															
РНР	M(S)←PS S←S−1	Saves the contents of the processor status reg- ister in memory at the address indicated by the stack pointer and decrements the contents of the stack pointer by 1.	08	3	1															
PLA	S←S+1 A←M(S)	Increments the contents of the stack pointer by 1 and restores the accumulator from the memory at the address indicated by the stack pointer.	68	4	1															
PLP	S←S+1 PS←M(S)	Increments the contents of stack pointer by 1 and restores the processor status register from the memory at the address indicated by the stack pointer.	28	4	1															
ROL	7 0 ←←C←	Shifts the contents of the memory or accumula- tor to the left by one bit. The high order bit is shifted into the carry flag and the carry flag is shifted into the low order bit.							2A	2	1				26	5	2			
ROR		Shifts the contents of the memory or accumula- tor to the right by one bit. The low order bit is shifted into the carry flag and the carry flag is shifted into the high order bit.							6A	2	1				66	5	2			
RRF		Rotates the contents of memory to the right by 4 bits.													82	8	2			
RTI	$\begin{split} & S \leftarrow S + 1 \\ & PS \leftarrow M(S) \\ & S \leftarrow S + 1 \\ & PC_L \leftarrow M(S) \\ & S \leftarrow S + 1 \\ & PC_H \leftarrow M(S) \end{split}$	Returns from an interrupt routine to the main routine.	40	6	1															
RTS	$S \leftarrow S+1$ $PC_{L} \leftarrow M(S)$ $S \leftarrow S+1$ $PC_{H} \leftarrow M(S)$	Returns from a subroutine to the main routine.	60	6	1															
SBC (Note 1) (Note 5)	When T=0 $A \leftarrow A - M - \overline{C}$ When T=1 $M(X) \leftarrow M(X) - M - \overline{C}$	Subtracts the contents of memory and comple- ment of carry flag from the contents of accumula- tor. The results are stored into the accumulator. Subtracts contents of complement of carry flag and contents of the memory indicated by the addressing mode from the memory at the address indicated by index register X. The re- sults are stored into the memory of the address indicated by index register X.				E9	2	2							E5	3	2			
SEB	A <sub>b</sub> or M <sub>b</sub> ←1	Sets the specified bit in the accumulator or memory to "1."										0₿ 2i	2	1				0F 2i	5	2
SEC SED	C←1 D←1	Sets the contents of the carry flag to "1." Sets the contents of the decimal mode flag to "1."	38 F8	2	1															
SEI	I←1	Sets the contents of the interrupt disable flag to "1."	78	2	1															
SET	<b>T</b> ←1	Sets the contents of the index X mode flag to "1."	32	2	1															

														Ad	dres	sing	g ma	ode															I	Proc	ess	or st	tatus	s reç	jiste	r
	ZP,>	ĸ	:	ZP,`	1		AB	5	A	BS	,х	A	BS	Y,		INC	)	ZI	P,IN	D	11	٧D,	х	П	ND,	Y		REI	_		SP		7	6	5	4	3	2	1	0
0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	N	v	т	в	D	I	z	С
																																	•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	•
																																	N	•	•	•	•	•	Z	•
36	6	2				2E	6	3	3E	7	3																						N	•	•	•	•	•	Z	C
76	6	2				6E	6	3	7E	7	3																						N	•	•	•	•	•	z	С
																																	•	. •	•	•	•	•	•	•
																																		(Va	lue	sav	ed ii	n sta	ack)	
																																	•	•	•	•	•	•	•	•
F5	4	2				ED	4	3	FD	5	3	F9	5	3							E1	6	2	F1	6	2							N	V	•	•	•	•	Z	С
																																		•	•	•	•		•	
																																	•	•	•	•	•	•	•	1
																																	<b>.</b>	•	•	<b>.</b>		-	•	•
																																	•	•	•	•	•	1	•	•
																																	•	•	1	•	•	•	•	•

## Appendix 7 Machine Instruction

									,	٨ddr	ess	ing r	mod	е						
Symbol	Function	Details		IMF	5	ļ	IMN	N		Α		E	зіт,	A		ZΡ		в	T,Z	P
			0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#
STA	M←A	Stores the contents of accumulator in memory.													85	4	2			
STP		Stops the oscillator.	42	2	1															
STX	M←X	Stores the contents of index register X in memory.													86	4	2			
STY	M←Y	Stores the contents of index register Y in memory.													84	4	2			
ΤΑΧ	X←A	Transfers the contents of the accumulator to in- dex register X.	AA	2	1															
TAY	Y←A	Transfers the contents of the accumulator to in- dex register Y.	A8	2	1															
тѕт	M=0?	Tests whether the contents of memory are "0" or not.													64	3	2			
тѕх	X←S	Transfers the contents of the stack pointer to in- dex register X.	BA	2	1															
ТХА	A←X	Transfers the contents of index register X to the accumulator.	8A	2	1															
тхѕ	S←X	Transfers the contents of index register X to the stack pointer.	9A	2	1															
TYA	A←Y	Transfers the contents of index register Y to the accumulator.	98	2	1															
WIT		Stops the internal clock.	C2	2	1															

 Note 1
 The number of cycles "n" is increased by 3 when T is 1.

 2
 The number of cycles "n" is increased by 2 when T is 1.

 3
 The number of cycles "n" is increased by 1 when T is 1.

 4
 The number of cycles "n" is increased by 2 when T is 1.

 5
 N, V, and Z flags are invalid in decimal operation mode.

														Ad	dres	ssing	g ma	de																Proc	ess	or st	atus	reg	jiste	r
Z	ZP,)	(		ZP,	Y		AB	s	A	BS	5,X	A	BS	Y,		INC	)	z	P,IN	١D	н	٩D,	х	П	ND,	Y,		REI	_		SP		7	6	5	4	3	2	1	0
0P	n	#	0P	n	#	0P	n	#	0F	'n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	Ν	v	т	в	D	1	z	С
95	5	2				8D	5	3	90	6	3	99	6	3							81	7	2	91	7	2							•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	•
			96	5	2	8E	5	3																									•	•	•	•	•	•	•	•
94	5	2				8C	5	3																									•	•	•	•	•	•	•	•
																																	N	•	•	•	•	•	Z	•
																																	N	•	•	•	•	•	Z	•
																																	Ν	•	•	•	•	•	Z	•
																																	N	•	•	•	•	•	Z	•
																																	Ν	•	•	•	•	•	Z	•
																																	•	•	•	•	•	•	•	•
																																	N	•	•	•	•	•	Z	•
																																	•	•	•	•	•	•	•	•

Symbol	Contents	Symbol	Contents
IMP	Implied addressing mode	+	Addition
IMM	Immediate addressing mode		Subtraction
Α	Accumulator or Accumulator addressing mode	Λ	Logical OR
		v	Logical AND
BIT, A	Accumulator bit relative addressing mode	₩	Logical exclusive OR
			Negation
ZP	Zero page addressing mode	←	Shows direction of data flow
BIT, ZP	Zero page bit relative addressing mode	х	Index register X
		Y	Index register Y
ZP, X	Zero page X addressing mode	S	Stack pointer
ZP, Y	Zero page Y addressing mode	PC	Program counter
ABS	Absolute addressing mode	PS	Processor status register
ABS, X	Absolute X addressing mode	PC <sub>H</sub>	8 high-order bits of program counter
ABS, Y	Absolute Y addressing mode	PCL	8 low-order bits of program counter
IND	Indirect absolute addressing mode	AD <sub>H</sub>	8 high-order bits of address
		ADL	8 low-order bits of address
ZP, IND	Zero page indirect absolute addressing mode	FF	FF in Hexadecimal notation
		nn	Immediate value
IND, X	Indirect X addressing mode	м	Memory specified by address designation of any
IND, Y	Indirect Y addressing mode		addressing mode
REL	Relative addressing mode	M (X)	Memory of address indicated by contents of index
SP	Special page addressing mode		register X
С	Carry flag	M (S)	Memory of address indicated by contents of stack
Z	Zero flag		pointer
1	Interrupt disable flag	$M(AD_{H}, AD_{L})$	Contents of memory at address indicated by AD <sub>H</sub> and
D	Decimal mode flag		$AD_L,$ in $AD_H$ is 8 high-order bits and $AD_L$ is 8 low-
В	Break flag		order bits.
T j	X-modified arithmetic mode flag	M(00, AD <sub>L</sub> )	Contents of address indicated by zero page ADL
v	Overflow flag	Ab	1 bit of accumulator
N	Negative flag	Mb	1 bit of memory
		OP	Opcode
		n	Number of cycles
		#	Number of bytes

Appendix 8 List of Instruction Code

							_										
	3~D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D4 ~D7	adecimal notation	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Ε	F
0000	0	BRK	ORA IND,X	JSR ZP,IND	<b>BBS</b> 0,A		ORA ZP	ASL ZP	BBS 0,ZP	PHP	ORA IMM	ASL A	SEB 0,A	_	ORA ABS	ASL ABS	SEB 0,ZP
0001	1	BPL	ORA IND,Y	CLT	<b>BBC</b> 0,A		ORA ZP,X	<b>ASL</b> ZP,X	<b>BBC</b> 0,ZP	CLC	ORA ABS,Y	DEC A	<b>CLB</b> 0,A		ORA ABS,X	ASL ABS,X	<b>CLB</b> 0,ZP
0010	2	JSR ABS	<b>AND</b> IND,X	JSR SP	BBS 1,A	BIT ZP	AND ZP	ROL ZP	BBS 1,ZP	PLP	AND IMM	ROL A	SEB 1,A	BIT ABS	AND ABS	ROL ABS	SEB 1,ZP
0011	3	BMI	<b>AND</b> IND,Y	SET	BBC 1,A		AND ZP,X	ROL ZP,X	<b>BBC</b> 1,ZP	SEC	AND ABS,Y		CLB 1,A	LDM ZP	AND ABS,X	ROL ABS,X	<b>CLB</b> 1,ZP
0100	4	RTI	EOR IND,X	STP	<b>BBS</b> 2,A	COM ZP	EOR ZP	LSR ZP	BBS 2,ZP	PHA	EOR IMM	LSR A	<b>SEB</b> 2,A	JMP ABS	EOR ABS	LSR ABS	SEB 2,ZP
0101	5	BVC	EOR IND,Y		<b>BBC</b> 2,A		EOR ZP,X	LSR ZP,X	<b>BBC</b> 2,ZP	CLI	EOR ABS,Y		<b>CLB</b> 2,A		EOR ABS,X	LSR ABS,X	<b>CLB</b> 2,ZP
0110	6	RTS	ADC IND,X	MUL ZP,X	88 <b>S</b> 3,A	TST ZP	ADC ZP	ROR ZP	<b>BBS</b> 3,ZP	PLA	ADC IMM	ROR A	SEB 3,A	JMP IND	ADC ABS	ROR ABS	SEB 3,ZP
0111	7	BVS	ADC IND,Y		<b>ВВС</b> 3,А		ADC ZP,X	ROR ZP,X	<b>BBC</b> 3,ZP	SEI	ADC ABS,Y	—	CLB 3,A		ADC ABS,X	ROR ABS,X	CLB 3,ZP
1000	8	BRA	STA IND,X	RRF ZP	BBS 4,A	STY ZP	STA ZP	STX ZP	BBS 4,ZP	DEY		ТХА	SEB 4,A	STY ABS	STA ABS	STX ABS	SEB 4,ZP
1001	9	всс	STA IND,Y		BBC 4,A	STY ZP,X	STA ZP,X	STX ZP,X	BBC 4,ZP	ΤΥΑ	STA ABS,Y	TXS	CLB 4,A		STA ABS,X		CLB 4,ZP
1010	Α	LDY IMM	<b>LDA</b> IND,X	LDX IMM	<b>BBS</b> 5,A	LDY ZP	LDA ZP	LDX ZP	BBS 5,ZP	TAY	LDA IMM	ТАХ	<b>SEB</b> 5,A	LDY ABS	LDA ABS	LDX ABS	SEB 5,ZP
1011	В	BCS	LDA IND,Y	JMP ZP,IND	<b>BBC</b> 5,A	<b>LDY</b> ZP,X	LDA ZP,X	LDX ZP,Y	BBC 5,ZP	CLV	LDA ABS,Y	TSX	<b>CLB</b> 5,A	LDY ABS,X	LDA ABS,X	LDX ABS,Y	CLB 5,ZP
1100	С	CPY IMM	CMP IND,X	WIT	<b>BBS</b> 6,A	CPY ZP	CMP ZP	DEC ZP	BBS 6,ZP	INY	CMP IMM	DEX	<b>SEB</b> 6,A	CPY ABS	CMP ABS	DEC ABS	SEB 6,ZP
1101	D	BNE	CMP IND,Y		<b>BBC</b> 6,A		CMP ZP,X	DEC ZP,X	BBC 6,ZP	CLD	CMP ABS,Y		CLB 6,A		CMP ABS,X	DEC ABS,X	<b>CLB</b> 6,ZP
1110	E	CPX IMM	SBC IND,X	DIV ZP,X	BBS 7,A	CPX ZP	SBC ZP	INC ZP	BBS 7,ZP	INX	SBC IMM	NOP	SEB 7,A	CPX ABS	SBC ABS	INC ABS	SEB 7,ZP
1111	F	BEQ	SBC		BBC	—	SBC 7P.X	INC 7P.X	BBC	SED	SBC ABS.Y		CLB 7.A		SBC ABS.X	INC ABS.X	CLB

Appendix 8 List of Instruction Code

Appendix 9 Mask ROM Ordering Method

Please send the following data for a mask order. (1) Mask ROM order confirmation form

- (2) Mark specification form
- (3) Three copies of the ROM data....three EPROMs

GZZ-SH03-26A < 9YA0 >

### SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38063M6-XXXFP/GP MITSUBISHI ELECTRIC

Mask ROM number



Note : Please fill in all items marked \*.

		Company		TEL			Submitted by	Supervisor
*	Customer	name		(	)	uance iature		
		Date issued	Date :			lssu sigr		

%1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name

□ M38063M6-XXXFP □ M38063M6-XXXGP

Checksum code for entire EPROM



(hexadecimal notation)

EPROM type (indicate the type used)



(1) Set the data in the unused area (the shaded area of the diagram) to " $FF_{16}$ ".

(2) The ASCII codes of the product name 'M38063M6-' must be entered in addresses 0000<sub>16</sub> to 0008<sub>16</sub>. The ASCII codes and addresses are listed to the right in hexadecimal notation. In the address space of the microcomputer, the internal ROM area is from address  $A080_{16}$  to FFFD<sub>16</sub>. The reset vector is stored in addresses FFFC<sub>16</sub> and FFFD<sub>16</sub>.

Address		Address	
0000 <sub>16</sub>	$'M' = 4 D_{16}$	0008 <sub>16</sub>	$'-' = 2 D_{16}$
0001 <sub>16</sub>	$3' = 3 3_{16}$	000916	F F <sub>16</sub>
0002 <sub>16</sub>	'8' = 3 8 <sub>16</sub>	000A <sub>16</sub>	F F <sub>16</sub>
0003 <sub>16</sub>	'0' = 3 0 <sub>16</sub>	000B <sub>16</sub>	F F <sub>16</sub>
0004 <sub>16</sub>	'6' = 3 6 <sub>16</sub>	000C <sub>16</sub>	F F <sub>16</sub>
0005 <sub>16</sub>	'3' = 3 3 <sub>16</sub>	000D <sub>16</sub>	F F <sub>16</sub>
0006 <sub>16</sub>	$'M' = 4 D_{16}$	000E <sub>16</sub>	F F <sub>16</sub>
0007 <sub>16</sub>	$6' = 36_{16}$	000F <sub>16</sub>	F F <sub>16</sub>

GZZ-SH03-26A (9YA0)

### SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38063M6-XXXFP/GP MITSUBISHI ELECTRIC

Mask ROM number

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
The pseudo-command	*=\\$8000	*=△\$0000
	.BYTE△ 'M38063M6—'	.BYTE△ 'M38063M6—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

% 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38063M6-XXXFP, 80P6S for M38063M6-XXXGP) and attach it to the mask ROM confirmation form.

### % 3. Delivery standard

- Choose the format of the specifications for the product to be delivered.
- (1) Specifications for each ROM
  - **ROM** code list unnecessary (standard).
  - ROM code list necessary.

Note that each format has the same scope of guarantee. Therefore, the standard format is recommended.

### % 4. Usage conditions

- Please answer the following questions about usage for use in our product inspection :
- (1) How will you use the X<sub>IN</sub>-X<sub>OUT</sub> oscillator?

Ceramic resonator	Quartz crystal			
External clock input	□ Other (	)		
At what frequency?	$f(X_{IN}) =$	MHz		
In which operation mode will you use your microcomputer?				

- (2) In which operation mode will you use your microcomputer?
  - □ Single-chip mode □ Memory expansion mode
    - □ Microprocessor mode
- %5. Comments

### 80P6N (80-PIN QFP) MARK SPECIFICATION FORM

Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name



- Note1 : The mark field should be written right aligned.
  - 2: The fonts and size of characters are standard Mitsubishi type.
- C. Special Mark Required



- --- Customer's parts number
  - Note : The fonts and size of characters are standard Mitsubishi type.
  - Mitsubishi IC catalog name
    - Note3 : Customer's parts number can be up to 14 characters :

Only  $0 \sim 9$ ,  $A \sim Z$ , +, -,  $\checkmark$ , (, ), &,  $\mathbb{C}$ ,  $\cdot$  (period), and, (commas) are usable.

- 4: If the Mitsubishi logo ★ is not required, check the box below.
  - ★Mitsubishi logo is not required
- Note1 : If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.
  - 2 : If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.
    - For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

The standard Mitsubishi font is used for all characters except for a logo.

### 80P6S (80-PIN QFP) MARK SPECIFICATION FORM

Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).



Note1 : If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

> 2: If the customer's trade mark logo must be used in the special mark, check the box below.
> Please submit a clean original of the logo.
> For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

> > Special logo required

The standard Mitsubishi font is used for all characters except for a logo.

C. Special Mark Required



### CONTACT ADDRESSES FOR FURTHER INFORMATION

#### JAPAN =

Semiconductor Marketing Division Mitsubishi Electric Corporation 2-3, Marunouchi 2-chome Chiyoda-ku, Tokyo 100, Japan Telex: 24532 MELCO J Telephone: (03) 3218-3473 (03) 3218-3499 Facsimile: (03) 3214-5570

### Overseas Marketing Manager

Kita-Itami Works 4-1, Mizuhara, Itami-shi, Hyogo-ken 664, Japan Telex: 526408 KMELCO J Telephone: (0727) 82-5131 Facsimile: (0727) 72-2329

#### HONG KONG =

Mitsubishi Electric (H.K.) Ltd. 41st fl., Manulife Tower, 169, Electric Road, North Point, Hong Kong Telex: 60800 MELCO HX Telephone: 510-0555 Facsimile: 510-9830, 510-9822, 510-9803

#### SINGAPORE =

MELCO SALES SINGAPORE PTE. LTD. 230 Upper Bukit Timah Road # 03-01/15 Hock Soon Industrial Complex Singapore 2158 Telex: RS 20845 MELCO Telephone: 4695255 Facsimile: 4695347

#### TAIWAN

MELCO-TAIWAN CO., Ltd. 1st fl., Chung-Ling Bldg., 363, Sec. 2, Fu-Hsing S Road, Taipei R.O.C. Telephone: (02) 735-3030 Facsimile: (02) 735-6771 Telex: 25433 CHURYO "MELCO-TAIWAN".

#### U.S.A. = NORTHWEST

Mitsubishi Electronics America, Inc. 1050 East Arques Avenue Sunnyvale, CA 94086 Telephone: (408) 730-5900 Facsimile: (408) 730-4972

#### SAN DIEGO

Mitsubishi Electronics America, Inc. 16980 Via Tazon, Suite 220 San Diego, CA 92128 Telephone: (619) 451-9618 Facsimile: (619) 592-0242

#### DENVER

Mitsubishi Electronics America, Inc. 4600 South Ulster Street Metropoint Building, 7th Floor Denver, CO 80237 Telephone: (303) 740-6775 Facsimile: (303) 694-0613

#### SOUTHWEST

Mitsubishi Electronics America, Inc. 991 Knox Street Torrance, CA 90502 Telephone: (213) 515-3993 Facsimile: (213) 217-5781

#### SOUTH CENTRAL

Mitsubishi Electronics America, Inc. 1501 Luna Road, Suite 124 Carrollton, TX 75006 Telephone: (214) 484-1919 Facsimile: (214) 243-0207

#### NORTHERN

Mitsubishi Electronics America, Inc. 15612 Highway 7 #243 Minnetonka, MN 55345 Telephone: (612) 938-7779 Facsimile: (612) 938-5125

### NORTH CENTRAL

Mitsubishi Electronics America, Inc. 800 N. Bierman Circle Mt. Prospect, IL 60056 Telephone: (312) 298-9223 Facsimile: (312) 298-0567

#### NORTHEAST

Mitsubishi Electronics America, Inc. 200 Unicorn Park Drive Woburn, MA 01801 Telephone: (617) 932-5700 Facsimile: (617) 938-1075

### MID-ATLANTIC

Mitsubishi Electronics America, Inc. 800 Cottontail Lane Somerset, NJ 08873 Telephone: (201) 469-8833 Facsimile: (201) 469-1909

#### SOUTH ATLANTIC

Mitsubishi Electronics America, Inc. 2500 Gateway Center Blvd., Suite 300 Morrisville. NC 27560 Telephone: (404) 368-4850 Facsimile: (404) 662-5208

#### SOUTHEAST

Mitsubishi Electronics America, Inc. Town Executive Center 6100 Glades Road #210 Boca Raton, FL 33433 Telephone: (407) 487-7747 Facsimile: (407) 487-2046

#### CANADA

Mitsubishi Electronics America, Inc. 6185 Ordan Drive, Unit #110 Mississauga, Ontario, Canada L5T 2E1 Telephone: (416) 670-8711 Facsimile: (416) 670-8715

Mitsubishi Electronics America, Inc. 300 March Road, Suite 302 Kanata, Ontario, Canada K2K 2E2 Telephone: (416) 670-8711 Facsimile: (416) 670-8715

#### WEST GERMANY

Mitsubishi Electric Europe GmbH Headquarters: Gothear Str. 8 4030 Ratingen 1, West Germany Telex: 8585070 MED D Telephone: (02102) 4860 Facsimile: (02102) 486-115

Munich Office: Arabellastraße 31

8000 München 81, West Germany Telex: 5214820 Telephone: (089) 919006-09 Facsimile: (089) 9101399

#### FRANCE =

Mitsubishi Electric Europe GmbH 55, Avenue de Colmar 92563 Rueil Malmaison Cedex Telex: 632326 Telephone: 47087871 Facsimile: 47513622

#### ITALY =

Mitsubishi Electric Europe GmbH Centro Direzionale Colleoni Palazzo Cassiopea 1 20041 Agrate Brianza I-Milano Telephone: (039) 636011 Facsimile: (039) 6360120

### SWEDEN

Mitsubishi Electric Europe GmbH Lastbilsvägen 6B 5-19149 Sollentuna, Sweden Telex: 10877 (meab S) Telephone: (08) 960468 Facsimile: (08) 966877

#### U.K. =

Mitsubishi Electric (U.K.) Ltd. Travellers Lane Hatfield Herts AL10 8×B, England, U.K. Telephone: (0044) 7072 78100 Facsimile: (0044) 7072 78692

#### AUSTRALIA ==

Mitsubishi Electric Australia Pty. Ltd. 348 Victoria Road Rydalmere Nsw 2116, Australia Private Bag No.2 Rydalmere Nsw 2116 Telex: MESYDAA 126614 Telephone: (02) 684-7200 Facsimile: (02) 638-7072

### MITSUBISHI SEMICONDUCTORS M38063M6-XXXFP/GP USER'S MANUAL

September First Edition 1991

Editioned by

Committee of editing of Mitsubishi Semiconductor USER'S MANUAL

Published by

Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

©1991 MITSUBISHI ELECTRIC CORPORATION

# MITSUBISHI SEMICONDUCTORS M38063M6-XXXFP/GP



HEAD OFFICE. MITSUBISHI DENKI BLDG , MARUNOUCHI, TOKYO 100. TELEX. J24532 CABLE: MELCO TOKYO

These products or technologies are subject to Japanese and/or COCOM strategic restrictions, and diversion contrary thereto is prohibited.

H-E0513-A KI-9109 Printed in Japan (ROD) © 1991 MITSUBISHI ELECTRIC CORPORATION New publication, effective Sep. 1991. Specifications subject to change without notice.