MITSUBISHI SEMICONDUCTORS

# M37702 Group M37703 Group USER'S MANUAL



Preface

# **Preface**

This manual describes the hardware of the Mitsubishi CNOS 16-bit microcomputer M37702 group. After reading this manual, the user should be able to fully utilize the functions of the microcomputers of M37702 group and M37703 group.

For details concerning the softwares for the M37702 group and M37703 group, refer to the MELPS 7700 SOFTWARE MANUAL. For details concerning the development support tools (assembler, option boards), refer to the respective operation manuals.

# **Table of contents**

| CHAPTER 1. DESCRIPTION  |    |
|---|----|
| 1.1 M37702 group  |    |
| 1.2 Performance overview                                      |    |
| <sup>*</sup> 1.3 Pin configuration                            |    |
| 1.4 Pin description   |    |
| 1.5 Block diagram   | 8  |
| CHAPTER 2. FUNCTIONAL DESCRIPTION                             |    |
| 2.1 Central processing unit (CPU)                             | 10 |
| 2.1.1 Accumulator (Acc)                                       |    |
| 2.1.2 Index register X (X)                                    |    |
| 2.1.3 Index register Y  |    |
| 2.1.4 Stack pointer (S)                                       |    |
| 2.1.5 Program counter (PC)                                    | 13 |
| 2.1.6 Program bank register (PG)                              |    |
| 2.1.7 Data bank register (DT)                                 |    |
| 2.1.8 Direct page register (DPR)                              |    |
| 2.1.9 Processor status register (PS)                          |    |
| 2.2 Internal bus interface                                    |    |
| 2.2.1 Internal bus interface overview                         |    |
| 2.2.2 Bus interface unit functions                            |    |
| 2.2.3 Bus interface unit operations                           |    |
| 2.2.4 Data read/write operations                              |    |
| 2.3 Addressable memory space                                  |    |
| 2.3.1 Banks   |    |
| 2.3.2 Direct page   |    |
| 2.4 Memory allocation   |    |
| 2.4.1 Internal memory and peripheral device memory allocation | 23 |
| 2.4.2 Processor modes   |    |
| 2.4.3 External memory area bus control                        | 29 |
| 2.5 Input/Output pins   | 31 |
| 2.5.1 Programmable I/O ports                                  |    |
| 2.5.2 Pin functions   |    |
| 2.5.3 Single-chip mode pin functions                          |    |
| 2.5.4 Memory expansion and microprocessor mode pin functions  | 40 |
| 2.6 Interrupts  |    |
| 2.6.1 Interrupt functions                                     | 45 |
| 2.6.2 Sources of interrupts                                   |    |
| 2.6.3 Interrupt control                                       |    |
| 2.6.4 Interrupt priority level                                |    |
| 2.6.5 Interrupt priority level detection circuit              | 53 |
| 2.6.6 Interrupt priority level detection time                 |    |
| 2.6.7 Interrupt processing sequence                           |    |
| 2.6.8 Returning from an interrupt service routine             | 60 |
| 2.6.9 Multiple interrupts                                     | 60 |
| 2.6.10 Interrupt response time and interrupt delay time       | 61 |

| 2.7 Timer A  | 64  |
|--|-----|
| 2.7.1 Timer A description  |     |
| 2.7.2 Block description  |     |
| 2.7.3 Timer mode   |     |
| 2.7.4 Event counter mode   |     |
| 2.7.5 One-shot pulse mode  |     |
| 2.7.6 Pulse width modulation (PWM) mode                            |     |
| 2.8 Timer B  |     |
| 2.8.1 Timer B description  |     |
| 2.8.2 Block diagram  |     |
| 2.8.3 Timer mode   |     |
| 2.8.4 Event counter mode   |     |
| 2.8.5 Pulse period/pulse width measurement mode                    |     |
|  |     |
| 2.9 Serial I/O   |     |
| 2.9.1 Serial I/O description                                       |     |
| 2.9.2 Block description  |     |
| 2.9.3 Clock synchronous serial I/O                                 |     |
| 2.9.4 Clock asynchronous serial I/O (UART)                         |     |
| 2.9.5 Sleep mode   |     |
| 2.10 A-D converter   |     |
| 2.10.1 A-D converter overview                                      |     |
| 2.10.2 Block description   |     |
| 2.10.3 Successive approximation conversion                         |     |
| 2.10.4 A-D conversion mode   |     |
| 2.11 Watchdog timer  | 158 |
| 2.11.1 Operation description                                       |     |
| 2.12 Hold function   |     |
| 2.13 Ready function  |     |
|  |     |
| CHAPTER 3. RESET   |     |
| 3.1 Reset  | 164 |
| 3.1.1 Reset operation  | 164 |
| 3.1.2 Internal status at reset                                     | 165 |
| 3.1.3 Bus state during reset in microprocessor mode                |     |
| 3.2 Reset circuit  |     |
| 3.3 Software reset   |     |
|  |     |
| CHAPTER 4. OSCILLATING CIRCUIT                                     |     |
| 4.1 Oscillating circuit  |     |
| 4.1.1 Circuit using a ceramic resonator or a crystal resonator     |     |
| 4.1.2 External clock input circuit                                 |     |
| 4.2 Clock generator  |     |
| · · · · · · · · · · · · · · · · · · ·                              |     |
| CHAPTER 5. ELECTRICAL CHARACTERISTICS                              |     |
| 5.1 Electrical characteristics                                     |     |
| 5.1.1 Absolute maximum ratings                                     |     |
| 5.1.2 Recommended operating conditions                             |     |
| 5.1.3 Electrical characteristics and A-D converter characteristics |     |
| 5.1.4 Timing requirements  |     |
|  |     |
|  |     |
| 5.1.5 Switching characteristics                                    |     |
|  |     |

| CHAPTER 6. STANDARD CHARACTERISTICS   |                    |
|---|--------------------|
| 6.1 Standard characteristics  |                    |
| 6.1.1 Standard port characteristics   |                    |
| 6.1.2 lcc-f(XIN) standard characteristics                                       |                    |
| 6.1.3 A-D converter standard characteristics                                    |                    |
| CHAPTER 7. APPLICATION  |                    |
| 7.1 Memory expansion  |                    |
| 7.1.1 Memory expansion model  |                    |
| 7.1.2 Memory access time calculation  |                    |
| 7.1.3 Memory expansion precautions  |                    |
| 7.1.4 Connection to devices that request long access time                       |                    |
| 7.1.5 Memory expansion example  |                    |
| 7.2 I/O expansion   |                    |
| 7.2.1 I/O expansion model   |                    |
| 7.2.2 I/O expansion examples  |                    |
| 7.3 Program examples  |                    |
| 7.3.1 Hardware definition   |                    |
| 7.3.2 Initialization examples   |                    |
| 7.3.3 Timer modes setting examples  |                    |
| 7.3.4 Serial I/O modes setting examples   |                    |
| 7.3.5 A-D conversion modes setting examples                                     |                    |
| 7.3.6 Interrupt processing examples   |                    |
| 7.3.7 Watchdog timer setting examples   |                    |
| 7.3.8 Software timer setting examples   |                    |
| 7.3.9 Interrupt vector table setting example                                    |                    |
| 7.4 M37702 group execution performance  |                    |
| 7.4.1 Comparing the execution speed of M37702 and M37700.                       |                    |
| 7.4.2 Software one-wait (20MHz) and software+hardware wait (25MHz) execution sp | eed comparison 252 |
| CHAPTER 8. PROM VERSION   |                    |
| 8.1 Product expansion   |                    |
| 8.2 M37702E2-XXXFP  |                    |
| 8.2.1 Description   |                    |
| 8.2.2 Functional description  |                    |
| 8.2.3 Fast programming algorithm  |                    |

 9.1 Product expansion
 266

 9.1.1 M37703M2-XXXSP characterictics
 266

 9.2 M37703M2-XXXSP
 267

 9.2.1 Description
 267

 9.2.2 Performance overview
 268

 9.2.3 Differences between M37703M2-XXXSP and M37702M2-XXXFP
 269

 9.2.4 Functional description
 270

CHAPTER 9. M37703 GROUP

#### iii

## Table of contents

.

| APPENDIX  |  |
|---|--|
| Appendix 1. M37702 group memory map                 |  |
| Appendix 2. SFR area memory map                     |  |
| Appendix 3. Control registers                       |  |
| Appendix 4. Stop, wait, one-wait, Ready, Hold state |  |
| Appendix 5. Package outlines                        |  |
| Appendix 6. Setting of unused pins                  |  |
| Appendix 7. ROM ordering method                     |  |
| Appendix 8. IC sockets                              |  |
| Appendix 9. M66800SP/FP                             |  |
| Appendix 10. Instruction code table                 |  |
| Appendix 11. Machine instructions                   |  |

¢

| For using this manual  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|
| This manual defines following items.   |  |  |  |  |  |  |  |
| <ul> <li>•f(XIN)</li> <li>f(XIN) means oscillating clock frequency.</li> <li>•Internal clock φ</li> <li>Internal clock φ means operating clock of this microcomputer. It is obtained by dividing the input clock to XIN pin by 2 ( = f(XIN)/2).</li> <li>•Clock φ1</li> <li>Clock φ1 means the internal clock φ output from P42 pin.</li> <li>•Bit attribute</li> <li>Bit attributes are described in the figure of register structure.</li> <li>The following abbreviations are used to indicate the attributes.</li> </ul> |  |  |  |  |  |  |  |
| b7 b6 b5 b4 b3 b2 b1 b0  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| R/W : Possible to read and write   |  |  |  |  |  |  |  |
| W : Possible only to write   |  |  |  |  |  |  |  |
| R : Possible only to read  |  |  |  |  |  |  |  |
| Nothing allocated, undefined at reading  |  |  |  |  |  |  |  |
| •Overflow and Underflow of timers<br>Overflow of the timer means that the counter content reaches FFFF16 $\rightarrow$ reload value "n".<br>Underflow of the timer means that the counter content reaches 000016 $\rightarrow$ reload value "n".<br>"n" : Value set in reload register   |  |  |  |  |  |  |  |

•

•

# CHAPTER 1 DESCRIPTION

- 1.1 M37702 group
- 1.2 Performance overview
- 1.3 Pin configuration
- 1.4 Pin description
- 1.5 Block diagram

The M37702M2-XXXFP is a 16-bit single-chip microcomputer designed with high-performance CMOS silicon gate technology. It is housed in an 80-pin plastic molded flat package.

This single-chip microcomputer has a large 16M bytes address space, three instruction queue buffers, and two data buffers for high-speed instruction execution. The CPU is a 16-bit parallel processor that can also be switched to perform 8-bit parallel processing. This microcomputer is suitable for office, business, and industrial equipment controllers that require high-speed processing of large amounts of data.




Photo of M37702M2-XXXFP Chip

#### 1.1 M37702 group

The M37702 group consists of chips shown in Table 1.1.1 with the M37702M2-XXXFP as the base chip. These chips are all pin compatible and provide a variety of memory characteristics, memory size, and operating clock frequencies to enable the user to select the chip best suited for his system. Hereafter, the M37702 group microcomputers will be referred to simply as the M37702 unless there is a specific difference by version.

#### Table 1.1.1 M37702 group

|                | ROM                 | RAM     | Clock     | · · · · · · · · · · · · · · · · · · ·      |
|----------------|---------------------|---------|-----------|--|
| Type name      | size                | size    | frequency | Remarks                                    |
| ·              | (bytes)             | (bytes) | (MHz)     |  |
| M37702M2-XXXFP |                     |         | 8         |  |
| M37702M2AXXXFP | 16K (Mask ROM)      |         | 16        | High-speed version of M37702M2-XXXFP       |
| M37702M2BXXXFP |                     |         | 25        | Super high-speed version of M37702M2-XXXFP |
| M37702S1FP     |                     |         | 8         | External ROM version of M37702M2-XXXFP     |
| M37702S1AFP    |                     |         | 16        | External ROM version of M37702M2AXXXFP     |
| M37702S1BFP    |                     | 540     | 25        | External ROM version of M37702M2BXXXFP     |
| M37702E2-XXXFP |                     | 512     | 8         | One time PROM version of M37702M2-XXXFP    |
| M37702E2AXXXFP | 16K (One time PROM) |         | 16        | One time PROM version of M37702M2AXXXFP    |
| M37702E2BXXXFP |                     |         | 25        | One time PROM version of M37702M2BXXXFP    |
| M37702E2FS     |                     |         | 8         | EPROM version of M37702M2-XXXFP            |
| M37702E2AFS    | 16K (EPROM)         |         | 16        | EPROM version of M37702M2AXXXFP            |
| M37702E2BFS    |                     |         | 25        | EPROM version of M37702M2BXXXFP            |
| M37702M4-XXXFP |                     |         | 8         | Memory expansion version of M37702M2-XXXFP |
| M37702M4AXXXFP | 32K (Mask ROM)      |         | 16        | Memory expansion version of M37702M2AXXXFP |
| M37702M4BXXXFP |                     |         | 25        | Memory expansion version of M37702M2BXXXFP |
| M37702S4FP     |                     |         | 8         | External ROM version of M37702M4-XXXFP     |
| M37702S4AFP    | ]                   |         | 16        | External ROM version of M37702M4AXXXFP     |
| M37702S4BFP    |                     | 2048    | 25        | External ROM version of M37702M4BXXXFP     |
| M37702E4-XXXFP |                     | 2048    | 8         | One time PROM version of M37702M4-XXXFP    |
| M37702E4AXXXFP | 32K (One time PROM) |         | 16        | One time PROM version of M37702M4AXXXFP    |
| M37702E4BXXXFP |                     |         | 25        | One time PROM version of M37702M4BXXXFP    |
| M37702E4FS     |                     |         | 8         | EPROM version of M37702M4-XXXFP            |
| M37702E4AFS    | 32K (EPROM)         |         | 16        | EPROM version of M37702M4AXXXFP            |
| M37702E4BFS    | 1_ <u></u>          |         | 25        | EPROM version of M37702M4BXXXFP            |

#### **1.2 Performance overview**

#### **1.2 Performance overview**


Table 1.2.1 shows the performance overview of the M37702M2-XXXFP/ M37702M2AXXXFP/ M37702M2BXXXFP.


|--|

| Paramete                     | ers                     | Functions   |  |  |  |  |  |
|------------------------------|-------------------------|---|--|--|--|--|--|
| Number of basic instructions |                         | 103   |  |  |  |  |  |
| Instruction execution time   | M37702M2-XXXFP          | 500ns (the fastest instruction at 8MHz frequency)   |  |  |  |  |  |
|                              | M37702M2AXXXFP          | 250ns (the fastest instruction at 16MHz frequency)  |  |  |  |  |  |
|                              | M37702M2BXXXFP          | 160ns (the fastest instruction at 25MHz frequency)  |  |  |  |  |  |
| Clock frequency              | M37702M2-XXXFP          | 8MHz (maximum)                                      |  |  |  |  |  |
|                              | M37702M2AXXXFP          | 16MHz (maximum)                                     |  |  |  |  |  |
|                              | M37702M2BXXXFP          | 25MHz (maximum)                                     |  |  |  |  |  |
| Memory size                  | ROM                     | 16384 bytes   |  |  |  |  |  |
|                              | RAM                     | 512 bytes   |  |  |  |  |  |
| Input/Output ports           | Ports P0-P2, P4-P8      | 8 bits $\times$ 8                                   |  |  |  |  |  |
|                              | Port P3                 | 4 bits $\times$ 1                                   |  |  |  |  |  |
| Multi-function timers        | TA0, TA1, TA2, TA3, TA4 | 16 bits $\times$ 5                                  |  |  |  |  |  |
|                              | TB0, TB1, TB2           | 16 bits × 3   |  |  |  |  |  |
| Serial I/O                   |                         | (UART or clock synchronous serial I/O) $\times$ 2   |  |  |  |  |  |
| A-D converter                |                         | 8 bits $\times$ 1 (8 channels)                      |  |  |  |  |  |
| Watchdog timer               |                         | 12 bits × 1   |  |  |  |  |  |
| Interrupts                   |                         | 3 external, 16 internal (priority levels 0 to 7 can |  |  |  |  |  |
|                              |                         | be set for each interrupt with software)            |  |  |  |  |  |
| Clock generating circuit     |                         | Built-in (externally connected to a ceramic         |  |  |  |  |  |
|                              |                         | resonator or quartz crystal oscillator)             |  |  |  |  |  |
| Supply voltage               |                         | 5V±10%  |  |  |  |  |  |
| Power dissipation            |                         | 30mW (at external 8MHz frequency)                   |  |  |  |  |  |
| Input/Output characteristics | Input/Output voltage    | 5V  |  |  |  |  |  |
|                              | Output current          | 5mA   |  |  |  |  |  |
| Memory expansion             |                         | Maximum 16M bytes                                   |  |  |  |  |  |
| Operating temperature range  | 9                       | –20 to 85°C   |  |  |  |  |  |
| Device structure             |                         | CMOS high-performance silicon gate process          |  |  |  |  |  |
| Package                      |                         | 80-pin plastic molded QFP                           |  |  |  |  |  |

#### 1.3 Pin configuration

Figure 1.3.1 shows the M37702M2-XXXFP pin configuration.





**1.4 Pin description** Table 1.4.1 shows the pin description.

#### Table 1.4.1 Pin description (1)

| Pin        | Name                      | Input/Output | Functions  |
|------------|---------------------------|--------------|--|
| Vcc, Vss   | Power supply              |              | Supply 5V±10% to Vcc and 0V to Vss.  |
| CNVss      | CNVss input               | Input        | This pin controls the processor mode. Connect to Vss for<br>single-chip mode. It must be connected to Vcc for exter-<br>nal ROM types.   |
| RESET      | Reset input               | Input        | The microcomputer is reset when this pin is set to "L' level.  |
| Xin        | Clock input               | Input        | These are the I/O pins of the internal clock generating<br>circuit. Connect a ceramic or quartz crystal resonator  |
| Хоит       | Clock output              | Output       | between XIN and XOUT. When an external clock is used,<br>the clock source should be connected to the XIN pin and<br>the XOUT pin should be left open.  |
| Ē          | Enable output             | Output       | Data or instruction read and data write are performed<br>when output from this pin is "L" level.   |
| BYTE       | Bus width selection input | Input        | When in memory expansion mode or microprocesson<br>mode, this pin determines whether the external data bus<br>is 8-bit width or 16-bit width. The width is 16 bits when the<br>signal level is "L" and 8 bits when the signal level is "H".  |
| AVcc, AVss | Analog supply input       |              | Power supply for the A-D converter. Externally connect<br>AVcc to Vcc and AVss to Vss.   |
| VREF       | Reference voltage input   | Input        | This is a reference voltage input pin for the A-D con-<br>verter.  |
| P00–P07    | I/O port P0               | 1/0          | This port is a CMOS I/O port. An I/O direction register is<br>available so that each pin can be programmed for input<br>or output. Address (A <sub>0</sub> –A <sub>7</sub> ) is output in memory expan-<br>sion mode or microprocessor mode.   |
| P10-P17    | I/O port P1               | I/O          | This port is an 8-bit I/O port with the same function as P0.<br>When the BYTE pin is set to "H" level in memory expan-<br>sion mode or microprocessor mode, address (A <sub>8</sub> -A <sub>15</sub> ) is<br>output. In case the BYTE pin is set to "L" level, an address<br>(A <sub>8</sub> -A <sub>15</sub> ) is output when $\overline{E}$ pin level is "H", and high-order<br>data (D <sub>8</sub> -D <sub>15</sub> ) is input or output when $\overline{E}$ pin level is "L". |
| P20-P27    | I/O port P2               | I/O          | This port is an 8-bit I/O port with the same function as P0<br>In memory expansion mode or microprocessor mode, ar<br>address (A <sub>16</sub> –A <sub>23</sub> ) is output when $\overline{E}$ pin level is "H", and<br>low-order data (D <sub>0</sub> –D <sub>7</sub> ) is input or output when $\overline{E}$ pin leve<br>is "L".   |
| P3₀–P3₃    | I/O port P3               | I/O          | This port is a 4-bit I/O port with the same function as P0<br>In memory expansion mode or microprocessor mode<br>P3o-P33 output R/W, BHE, ALE, and HLDA signals re-<br>spectively.   |
| P40–P47    | I/O port P4               | I/O          | This port is an 8-bit I/O port with the same function as P0<br>In memory expansion mode or microprocessor mode<br>P4 <sub>0</sub> and P4 <sub>1</sub> become HOLD and RDY input pin respec-<br>tively. P4 <sub>2</sub> can be programmed for a $\phi_1$ output pin.<br>In microprocessor mode, P4 <sub>2</sub> always outputs the clock $\phi_1$   |


,

Table 1.4.1 Pin description (2)

| Pin     | Name        | Input/Output | Functions  |
|---------|-------------|--------------|--|
| P50-P57 | I/O port P5 | I/O          | This port is an 8-bit I/O port with the same function as P0. These pins can be programmed as I/O pins for timers A0–A3.  |
| P60–P67 | I/O port P6 | 1/0          | This port is an 8-bit I/O port with the same function as P0. These pins can be programmed as I/O pins for timer A4, external interrupt input pins for INTo-INT2, and input pins for timers B0-B2.  |
| P70–P77 | I/O port P7 | 1/0          | This port is an 8-bit I/O port with the same function as P0. These pins can be programmed as analog input pins AN <sub>0</sub> -AN <sub>7</sub> . P7 <sub>7</sub> also functions as the AD <sub>TRG</sub> pin for an A-D conversion trigger. |
| P80-P87 | I/O port P8 | 1/0          | This port is an 8-bit I/O port with the same function as P0. These pins can be programmed as CTS/RTS, CLK, RxD, TxD pins for UART0 and UART1.  |

#### 1.5 Block diagram

Figure 1.5.1 shows the M37702M2-XXXFP block diagram



# CHAPTER 2 FUNCTIONAL DESCRIPTION

- 2.1 Central processing unit (CPU)
- 2.2 Internal bus interface
- 2.3 Addressable memory space
- 2.4 Memory allocation
- 2.5 Input/Output pins
- 2.6 Interrupts
- 2.7 Timer A
- 2.8 Timer B
- 2.9 Serial I/O
- 2.10 A-D converter
- 2.11 Watchdog timer
- 2.12 Hold function
- 2.13 Ready function

#### 2.1 Central processing unit (CPU)

The MELPS 7700 CPU has ten registers as shown in Figure 2.1.1. Each of these registers is described below.

#### 2.1.1 Accumulator (Acc)

Accumulators A and B are available and each can be used as 8-bit or 16-bit register as necessary.

#### (1) Accumulator A (A)

Accumulator A is the main register of the microcomputer. Data operations such as calculations, data transfer, and input/output are executed mainly through accumulator A. It consists of 16 bits and the low-order 8 bits can be used separately. The data length flag (m) determines whether the register is used as a 16-bit register or as an 8-bit register. It is used as a 16-bit register when flag m is "0" and as an 8-bit register when flag m is "1". Flag m is a part of the processor status register (PS) which is described later. When an 8-bit register is selected, the low-order 8 bits of the accumulator A are used and the contents of the high-order 8 bits are unchanged.

#### (2) Accumulator B (B)

Accumulator B has the same functions as accumulator A. The MELPS 7700 instructions can use accumulator B instead of accumulator A, but the use of accumulator B requires more instruction bytes and execution cycles than accumulator A. Accumulator B is also controlled by the data length flag m.

#### 2.1.2 Index register X (X)

Index register X consists of 16 bits and the lower 8 bits can be used separately. The index register length flag (x) determines whether the register is used as a 16-bit register or as an 8-bit register. It is used as a 16-bit register when flag x is "0" and as an 8-bit register when flag x is "1". Flag x is a part of the processor status register (PS) which is described later. When an 8-bit register is selected, the low-order 8 bits of the index register X are used and the contents of the high-order 8 bits are unchanged.

In index addressing mode, register X is used as the index register and the contents of this address is added to obtain the real address.

Also, when executing a block transfer instruction MVP or MVN, the contents of the index register X indicate the low-order 16 bits of the source data address. The third byte of the MVP or MVN is the high-order 8 bits of the source data address.

#### 2.1.3 Index register Y

Index register Y is a 16-bit register with the same function as index register X. As with index register X, the index register length flag (x) determines whether this register is used as a 16-bit register or as an 8-bit register. Also, when executing a block transfer instruction **MVP** or **MVN**, the content of index register Y indicates the low-order 16 bits of the destination data address. The second byte of the **MVP** or **MVN** is the high-order 8 bits of the destination data address.

## FUNCTIONAL DESCRIPTION

#### 2.1 Central processing unit




Fig. 2.1.1 CPU registers structure

#### 2.1.4 Stack pointer (S)

Stack pointer S is a 16-bit register. It is used during a subroutine call or interrupt. It is also used during addressing modes using the stack. The contents of the stack pointer S indicates the address (stack area) for storing registers during subroutine calls and interrupts. The bank 0 must be designated for the stack area (reffer to section " 2.3 Addressable memory space"). Normally, the stack area is reserved in internal RAM.

When an interrupt is accepted, the contents of the program bank register PG is stored at the address indicated by the content of the stack pointer S, and the content of the stack pointer S is decremented by 1. Then the contents of the program counter PC and the processor status register PS are stored with the high-order bytes followed by the low-order bytes (PCH, PCL, PSH, PSL). The contents of the stack pointer S after accepting an interrupt is equal to the content before the interrupt decremented by 5. Figure 2.1.2 shows the stored registers when an interrupt is accepted.

When returning to the original routine after processing the interrupt, the registers stored in the stack area are restored to the original registers in the reverse sequence and the content of the stack pointer is returned to the status before the interrupt. The same operation is performed during a subroutine call, but the content of the processor status register PS is not stored (the content of the program bank register PG may not be stored either depending on the addressing mode).

The user is responsible for storing registers other than those described above during interrupts or subroutine calls. In addition, the stack pointer S must be initialized at the beginning of the program because its content is undefined at reset. Normally, the stack pointer is initialized with the highest address of the internal RAM. The contents of the stack area changes when subroutines are nested or when multiple interrupts are accepted. Therefore, make sure necessary data in the internal RAM are not destroyed when nesting subroutines.





Fig. 2.1.2 Stored registers when an interrupt is accepted

#### 2.1.5 Program counter (PC)

Program counter PC is a 16-bit counter that indicates the low-order 16 bits of the next program memory address to be executed. The content of the high-order program counter(PCH) becomes "FF16", and the low-order program counter(PCL) becomes "FE16" at reset. The content of the program counter PC becomes the content of the reset vector address(address FFFE16, FFF16) after removing reset state. Figure 2.1.3 shows the program counter PC and the program bank register.



#### Fig. 2.1.3 Program counter and program bank register

#### 2.1.6 Program bank register (PG)

Program bank register PG is an 8-bit register that indicates the high-order 8 bits (bank) of the next program memory address to be executed. When a carry occurs after incrementing the content of the program counter PC, the content of the program bank register PG is incremented by 1. Also, when a carry or borrow occurs after adding or subtracting the content of the program counter PC, the content of the program bank register PG is incremented by 1. Also, when a carry or borrow occurs after adding or subtracting the content of the program counter PC, the content of the program bank register PG is incremented or decremented by 1 so that programs can be written without considering bank boundaries, usually.

In single-chip mode, set the value "0016" because only address between 000016 and FFFF16 can be accessed.

This register is cleared to "0016" at reset.

#### 2.1.7 Data bank register (DT)

Data bank register DT is an 8-bit register. With some addressing modes using the data bank registerDT, the content of this register is used as the high-order 8 bits of a 24-bit address. In single-chip mode, set the value " $00_{16}$ " because only address between  $000_{16}$  and FFFF<sub>16</sub> can be accessed.

Use the LDT instruction to set the value in this register. This register is cleared to "0016" at reset.

\*Refer to "MEPS 7700 SOFTWARE MANUAL" for the addressing modes.

#### 2.1.8 Direct page register (DPR)

Direct page register DPR is a 16-bit register. The content of this register indicates whether the direct page area is allocated in bank 0 or spans across bank 0 and 1. This area can be accessed with two bytes by using the direct page addressing mode.

The content of the DPR is the base address (lowermost address) of the direct page area which extends 256 bytes above this address. The DPR can contain a value from 0000<sub>16</sub> to FFFF<sub>16</sub>. If it contains a value equal to or greater than "FF01<sub>16</sub>", the direct page area spans across banks 0 and 1. If the low-order 8 bits of the DPR is "00<sub>16</sub>", the number of cycles required to generate an address is minimized. Therefore, the low-order 8 bits of the DPR should normally be set to "00<sub>16</sub>".

This register is cleared to "000016" at reset. Figure 2.1.4 shows the setting example of the direct page with the direct page register(DPR).




Fig. 2.1.4 Setting example of direct page with direct page register (DPR)

#### 2.1 Central processing unit

#### 2.1.9 Processor status register (PS)

Processor status register is an 11-bit register. It consists of flags to indicate the result of operation and CPU interrupt levels. The flags C, Z, V, and N are tested by branch instructions.

Figure 2.1.5 shows the register structure of the processor status register.

The details of the processor status register bits are described below.

| b15 | b14 | b13 | b12 | b11 | b10 | b9  | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-----|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|
| 0   | 0   | 0   | 0   | 0   |     | IPL |    | N  | V  | m  | x  | D  | 1  | Z  | С  |

Note : Bits 11 to 15 always are "0" when the contents of the processor status register are read.

#### Fig. 2.1.5 Processor status register structure

#### (1) Carry flag (C)

The carry flag is assigned to bit 0 of the processor status register. It contains the carry or borrow bit from the arithmetic and logic unit (ALU) after an arithmetic operation. This flag is also affected by shift and rotate instructions. This flag can be set with the SEC or SEP instruction and cleared with the CLC or CLP instruction.

#### (2) Zero flag (Z)

The zero flag is assigned to bit 1 of the processor status register. It is set to "1" if the result of an arithmetic operation or data transfer is zero, and cleared to "0" if otherwise. This flag can be set with the SEP instruction and cleared with the CLP instruction directly.

Note : The content of this flag has no meaning during decimal mode addition (ADC instruction).

#### (3) Interrupt disable flag (I)

The interrupt disable flag is assigned to bit 2 of the processor status register. It disables all maskable interrupts (interrupts other than watchdog timer, **BRK** instruction, and zero divide). Interrupts are disabled when this flag is "1". When an interrupt is accepted, it is set to "1" automatically to prevent multiple interrupts. This flag can be set with the **SEI** or **SEP** instruction and cleared with the **CLI** or **CLP** instruction. This flag is set to "1" at reset.

#### (4) Decimal mode flag (D)

The decimal mode flag is assigned to bit 3 of the processor status register. It determines whether addition and subtraction are performed in binary or decimal. Binary arithmetic is performed when this flag is "0". If it is "1", decimal arithmetic is performed with each word treated as two or four digit decimal (determined by the data length flag m). Decimal adjust is performed automatically. Decimal operation is possible only with the ADC and SBC instructions. This flag can be set with the SEP instruction and cleared with the CLP instruction. This flag is cleared to "0" at reset.

#### (5) Index register length flag (x)

The index register length flag is assigned to bit 4 of the processor status register. It determines whether the index register X or index register Y is used as a 16-bit register or an 8-bit register. The register is used as a 16-bit register when flag x is "0" and as an 8-bit register when it is "1". This flag can be set with the **SEP** instruction and cleared with the **CLP** instruction. This flag is cleared to "0" at reset.

#### (6) Data length flag (m)

The data length flag is assigned to bit 5 of the program status register. It determines whether to treat data as 16-bit or as 8-bit. A data is treated as 16-bit when flag m is "0" and as 8-bit when it is "1". This flag can be set with the SEM or SEP instruction and cleared with the CLM or CLP instruction. This flag is cleared to "0" at reset.

#### (7) Overflow flag (V)

The overflow flag is assigned to bit 6 of the processor status register. It is used when adding or subtracting a word as signed binary. In case the data length flag m is "0", the overflow flag is set to "1" when the result of addition or subtraction is outside the range between -32768 and +32767, and cleared to "0" in all other cases. In case the data length flag m is "1", the overflow flag is set to "1" when the result of addition or subtraction is outside the range between -128 and +127, and cleared to "0" in all other cases. The overflow flag can also be set and cleared directly with the SEP, CLV, and CLP instructions.

Note : This flag has no meaning in decimal mode.

#### (8) Negative flag (N)

The negative flag is assigned to bit 7 of the processor status register. It is set when the result of arithmetic operation or data transfer is negative (Data bit 15 is 1 when data length flag m is "0", or data bit 7 is 1 when data length flag m is "1".). It is cleared in all other cases. It can also be set with the **SEP** instruction and cleared with the **CLP** instruction. **Note** : This flag has no meaning in decimal mode.

#### (9) Processor interrupt priority level (IPL)

The processor interrupt priority level (IPL) is assigned to bits 8, 9, and 10 of the processor status register. These three bits determine the priority level of processor interrupts from level 0 to level 7. Interrupt is enabled when the interrupt priority level of the requested interrupt (set with the interrupt control register) is higher than the processor interrupt priority. When an interrupt is accepted, the IPL is stored in the stack and the processor interrupt priority is replaced by the interrupt priority of the accepted interrupt. This simplifies control of multiple interrupts.

There are no instructions to directly set or clear the IPL. It can be changed by placing the new IPL on the stack and updating the processor status register with the **PUL** or **PLP** instruction. The content of the IPL is cleared to "000" at reset.

#### 2.2 Internal bus interface

#### 2.2.1 Internal bus interface overview

A bus interface unit (BIU) is provided between the CPU and the internal bus. Transfer of data between the CPU and memory or I/O device is always performed through the BIU. When the CPU reads data from memory or I/O device, it sends the address to be read to the BIU. The BIU reads the data from the specified address and the CPU receives the data from the BIU. Similarly, the CPU sends the address to be written to the BIU when writing data. Thus the BIU controls the transfer of data between the CPU and bus.

Figure 2.2.1 shows the block diagram of the bus interface unit.




Fig. 2.2.1 Internal bus interface block

#### 2.2.2 Bus interface unit functions

The M37702 group uses the clock  $\phi$  (=f(XIN)/2) as the clock. The CPU also uses clock  $\phi$  as the clock. However, since the CPU clock may be extended due to CPU wait under certain conditions, it is referred to as  $\phi_{CPU}$  to distinguish it from clock  $\phi$ .

The M37702 group internal bus (address bus and data bus) operates at timing  $\overline{E}$  which is slower than clock  $\phi$ . The operating clock of the CPU is different from the bus cycle because timing  $\overline{E}$  is normally  $f(X_{N})/4$ . Therefore, the BIU is provided between the CPU and bus to synchronize the transfer of data to and from memory and I/O device. The BIU enables the CPU to transfer data to and from memory through the bus without decreasing the instruction execution speed.


The BIU consists of four registers as shown in Figure 2.2.2. Table 2.2.1 shows the functions of each register and buffer.

| Name                     | Function  |
|--------------------------|---|
| Program address register | Indicates the address of the program.   |
| Instruction queue buffer | A three-byte buffer for temporarily holding instruction prefetched from memory. |
| Data address register    | Indicates the address to be read from or to be written to memory or I/O.        |
| Data buffer              | A two-byte buffer for temporarily holding data read from memory or I/O device   |
|                          | by the BIU or data written to memory or I/O device by the CPU.                  |

Table 2.2.1 Functions of BIU registers and buffers

## FUNCTIONAL DESCRIPTION

#### 2.2 Internal bus interface



#### Fig. 2.2.2 Bus interface unit registers

The BIU performs the following operations.

## 1.Prefetches an instruction code from the program memory (area where the program is stored) and stores it in the instruction queue buffer.

Normally, a program is executed sequentially in ascending order of address. Therefore, if the next instruction code is prefetched in the instruction queue buffer, the CPU can execute instructions simply by obtaining the instruction code from the instruction queue buffer. This will eliminate the time needed by the CPU to access the memory.

When the CPU is not using the bus (for example when performing register to register operation), the BIU reads an instruction code from the program memory (area where the program is stored) and stores it in the instruction queue buffer. Data up to three bytes can be prefetched because the instruction queue buffer is three bytes long. Refer to Section "2.2.4 Data read/write operations" for more information concerning instruction code prefetch.

# 2.Reads data at the specified address into the BIU when the CPU requests data in memory and transfers it to the CPU.

When executing instructions that processes data in memory or I/O device, the CPU must access the address assigned to the memory or I/O device and read the data. Because the operating clock of the CPU and bus are different, the CPU reads the data through the data buffer of the BIU.

#### 3.Writes the data obtained from the CPU to the specified address in memory.

When writing data to a specific address, the CPU sends the address and data to the BIU. And after that, the CPU continues to execute the next instruction extracting from the instruction queue buffer, because actual writing to memory or I/O device is performed by the BIU.

# 4.Controls read of word data from odd number address and outputs the control signals required to access external memory in byte unit.

The transfer of data between the CPU and BIU is always performed through a 24-bit address bus and 16-bit data bus. This is also true between the BIU and internal memory or I/O device. The wait bit and BYTE pin (external bus width selection input pin) determine the data width only when an external memory is accessed.

#### 2.2.3 Bus interface unit operations

Figure 2.2.3 shows the operating waveforms of the bus interface unit in memory expansion mode or microprocessor mode. The M37702 group BIU always operates at one of the waveforms shown in Figure 2.2.3.

The meaning of signals ALE and  $\overline{E}$  in Figure 2.2.3 are as follows:

• ALE (Address Latch Enable)

Signal used to latch only address signals from multiplexed signals containing data and address.

θĒ

Signal set to "L" level when the bus interface unit reads instruction code or data from memory or when it writes data to memory. Table 2.2.2 shows the bus status according to  $\overline{E}$  and  $R/\overline{W}$  signals.

| Table 2.2.2 Bus | status according | to $\overline{E}$ and $R/\overline{W}$ |
|-----------------|------------------|--|
|                 | Status according |  |

| E | R/W | Bus Status |
|---|-----|------------|
| H | Н   | Not used   |
| Н | L   | Not used   |
| L | Н   | Read       |
| L | L   | Write      |

#### (1) Basic operation

Waveform (a) is the bus interface operating waveform under the following conditions:

- When a one byte internal/external memory is accessed.
- When two bytes in internal memory are accessed together (starting on an even address).
- When two bytes in external memory are accessed together (starting on an even address when the BYTE pin is at "L" level).
- When the instruction code is obtained from memory into the instruction queue buffer.

Waveform (b) is the bus interface operating waveform when accessing in byte unit under the following conditions:

- When two bytes in internal/external memory are accessed together (starting on an odd address).
- When two bytes in external memory are accessed together with the BYTE pin at "H" level.

Waveforms (a) and (b) are the basic operating waveforms of the BIU. Waveform (a) or (b) is always used when accessing the internal memory. However, signals other than  $\overline{E}$  cannot be observed in single-chip mode because the port P3 is used as a programmable I/O port.

#### (2) Effect of the wait bit

When accessing the external memory area, the BIU operating waveform changes according to the wait bit.


With the M37702 group, the external memory access time can be 1.5 times as long (the "L" level width of  $\overline{E}$  signal becomes twice) by clearing the wait bit (bit 2) to "0" in the processor mode register (address 005E<sub>16</sub>). This enables external expansion of slow memories and peripheral LSIs. **Note** : Internal memory access is not affected by the wait bit.

Figure 2.2.3 (c) to (f) show the effect of the wait bit on waveforms (a) and (b). Waveform (c) is the waveform when an external memory area is accessed under the conditions for waveform (a) with the wait bit cleared to "0".

Waveforms (d) to (f) are the waveforms when an external memory area is accessed under the conditions for waveform (b) with the wait bit cleared to "0". The entire waveform is affected by the wait bit for waveform (d) and the first half or the last half is affected respectively for waveforms (e) and (f).

## FUNCTIONAL DESCRIPTION

#### 2.2 Internal bus interface



#### 2.2.4 Data read/write operations

#### (1) Instruction code read

The CPU reads instructions codes from the instruction queue buffer of the BIU and executes them. The CPU notifies the BIU that an instruction code is needed during the instruction code<sup>\*</sup> fetch cycle. At this point, the operation depends on whether the instruction queue buffer contains an instruction code or not. If there is an instruction code in the instruction queue buffer, it is passed to the CPU. If there is no instruction code in the instruction queue buffer, or if the amount of data in the instruction queue buffer is less than the necessary instruction code, the BIU halts the CPU until a sufficient amount of instruction codes is stored in the instruction queue buffer.

Even when there is no request for instruction code from the CPU, if the instruction queue buffer is empty or if there is only one instruction code and the bus is available at the next cycle (the CPU does not use the bus at the next cycle), the BIU reads instruction codes from memory and stores them in the instruction queue buffer (instruction prefetch). During instruction prefetch, if the first address accessed when reading an instruction code from memory is even, then the data at the next odd number address is also read and stored in the instruction queue buffer. If the first accessed address is only one byte is read and stored in the instruction queue buffer. However, if the instruction code is read from external memory with the BYTE pin at "H" level (external bus width 8-bit) in memory expansion or microprocessor mode, only one byte is read regardless of the accessed address.

Instruction code read is performed with operation (a) or (c) shown in Figure 2.2.3. When a branch or a jump or subroutine call instruction or an interrupt is executed, the content of the instruction queue buffer is cleared and a new instruction code is read from the new address.

#### (2) Data read/write

The CPU reads and writes data from/to the BIU data buffer. The CPU issues a request to BIU when it attempts to read or write data. At this point, if the BIU is using the bus or if there is a higher priority request, the CPU is made to wait until the BIU becomes ready. When the bus is available for data read or write, the BIU operates at one of the waveforms (a) to (f) shown in Figure 2.2.3.

O Data read

When the CPU requests data from the BIU, it waits until the data becomes complete data in the data buffer. The BIU sends the address received from the CPU on the address bus, reads the content of memory when  $\bar{E}$  signal is "L" level, and stores it in the data buffer.

#### O Data write

The CPU sends address (address at which the data is written) and data to BIU.

The address is written in the BIU data address register and the data is written in the data buffer. The actual writing in memory is performed by BIU and the CPU can proceed to the next step without waiting for the BIU to complete writing data in memory. The BIU sends the address received from the CPU to the address bus, sends the contents of the data buffer to the data bus, and writes it in memory when  $\bar{E}$  signal is "L" level.

#### 2.3 Addressable memory space

The M37702 group allocates all ROM, RAM, I/O, and various control registers in the same memory space. Therefore, data transfer and operation can be performed with the same instruction without distinguishing memory and I/O area.

The M37702 group program counter (PC) consists of 16 bits. It is used together with an 8-bit program bank register (PG) to directly access a 16M-byte address space from 016 to FFFFF16.

#### 2.3.1 Banks

The M37702 group address space is divided into 64K-byte blocks called banks. The M37702 group can access 256 banks from bank 0 to bank 255 (FF<sub>16</sub>) in memory expansion or microprocessor mode.


The high-order 8 bits of the 24-bit address indicate the bank and the content of the program bank register (PG) or the data bank register (DT) indicates the bank to be used.

If the program counter overflows at a bank boundary, the content of the program bank register is incremented by 1. If a borrow occurs in the program counter register, the content of the program bank register is decremented by 1. Therefore, programs can be written without considering the bank boundaries, usually. The banks can be accessed efficiently by using an addressing mode that uses the data bank register.

Bank 0 (address 016 to FFFF16) contains the internal ROM, internal RAM, and internal I/O control registers. **Note** : In single-chip mode, only bank 0 can be accessed.

#### 2.3.2 Direct page

By using the direct page register (DPR), bank 0 or a 256-byte space spanning across bank 0 and bank 1 can be accessed with fewer instruction cycles by using direct page addressing mode. This area is referred to as the direct page and is normally used for frequently accessed information. The direct page area can be specified by setting the lowermost address of the required area in the direct page register (see section "2.1.8 Direct page register").




#### 2.4 Memory allocation

Figure 2.4.1 shows the memory map in single-chip mode. The allocated memory and I/O are described below.

### 2.4.1 Internal memory and peripheral device memory allocation

#### (1) SFR (Special Function Register) area

Address 000016 to 007F16 of bank 0 are the SFR (Special Function Register) area. This area contains the control registers of internal peripheral devices, I/O ports, timers, and so on. Internal peripheral devices can be accessed through these registers. Figure 2.4.2 shows the memory map of the SFR area.



## FUNCTIONAL DESCRIPTION

#### 2.4 Memory allocation

#### Address (Hexadecimal notation)

|                  | adecimal notation)                         |
|------------------|--|
| 000000           |  |
| 000001           |  |
| 000002           | Port P0 register                           |
| 000002           | Port P1 register                           |
| 000003           | Port P0 direction register                 |
| 000004           |  |
|                  | Port P1 direction register                 |
| 000006           | Port P2 register                           |
| 000007           | Port P3 register                           |
| 000008           | Port P2 direction register                 |
| 000009           | Port P3 direction register                 |
| 00000A           | Port P4 register                           |
| 00000B           | Port P5 register                           |
| 00000C           | Port P4 direction register                 |
| 00000D           | Port P5 direction register                 |
| 00000E           | Port P6 register                           |
| 00000F           | Port P7 register                           |
| 000010           | Port P6 direction register                 |
| 000011           | Port P7 direction register                 |
| 000012           |  |
|                  | Port P8 register                           |
| 000013           | David DO dive sile a ve sileter            |
| 000014           | Port P8 direction register                 |
| 000015           |  |
| 000016           |  |
| 000017           |  |
| 000018           |  |
| 000019           |  |
| 00001A           |  |
| 00001B           |  |
| 00001C           |  |
| 00001D           |  |
| 00001E           | A-D control register                       |
|                  |  |
| 00001F           | A-D sweep pin selection register           |
| 000020           | A-D register 0                             |
| 000021           |  |
| 000022           | A-D register 1                             |
| 000023           |  |
| 000024           | A-D register 2                             |
| 000025           |  |
| 000026           | A-D register 3                             |
| 000027           | ¥  |
| 000028           | A-D register 4                             |
| 000029           |  |
| 000023<br>00002A | A-D register 5                             |
|                  | A-D legislei 5                             |
| 00002B           | A D register C                             |
| 00002C           | A-D register 6                             |
| 00002D           |  |
| 00002E           | A-D register 7                             |
| 00002F           |  |
| 000030           | UART 0 transmit/receive mode register      |
| 000031           | UART 0 baud rate generator                 |
| 000032           |  |
| 000033           | UART 0 transmission buffer register        |
| 000034           | UART 0 transmit/receive control register 0 |
| 000035           |  |
|                  | UART 0 transmit/receive control register 1 |
| 000036           | UART 0 receive buffer register             |
| 000037           |  |
| 000038           | UART 1 transmit/receive mode register      |
| 000039           | UART 1 baud rate generator                 |
| 00003A           | UART 1 transmission buffer register        |
| 00003B           |  |
| 00003C           | UART 1 transmit/receive control register 0 |
| 00003D           | UART 1 transmit/receive control register 1 |
|                  |  |
| 00003E           | LIADT 1 reasing huffer reading             |
| 00003E<br>00003F | UART 1 receive buffer register             |

| Address (Hey             | adecimal notation)  |
|--------------------------|---|
| 000040                   | Count start flag  |
| 000041                   |   |
| 000042                   | One-shot start flag   |
| 000043                   |   |
| 000044                   | Up-down flag  |
| 000045                   |   |
| 000046                   | Timer A0 register   |
| 000047                   |   |
| 000048<br>000049         | Timer A1 register   |
| 00004 <b>A</b><br>00004B | Timer A2 register   |
| 00004C<br>00004D         | Timer A3 register   |
| 00004E<br>00004F         | Timer A4 register   |
| 000050                   | Timer B0 register   |
| 000052                   | Timer B1 register   |
| 000053<br>000054         | Timer B2 register   |
| 000055<br>000056         | Timer A0 mode register  |
| 000057                   | Timer A1 mode register  |
| 000018                   | Timer A2 mode register  |
| 000059                   | Timer A3 mode register  |
| 00005A                   | Timer A4 mode register  |
| 00005B                   | Timer B0 mode register  |
| 00005C                   | Timer B1 mode register  |
| 00005D                   | Timer B2 mode register  |
| 00005E                   | Processor mode register   |
| 00005F                   |   |
| 000060                   | Watchdog timer  |
| 000061                   | Watchdog timer frequency selection flag   |
| 000062                   |   |
| 000063                   |   |
| 000064                   |   |
| 000065                   |   |
| 000066                   |   |
| 000067                   |   |
| 000068                   |   |
| 000069                   |   |
| 00006A                   |   |
| 00006B                   |   |
| 00006C                   |   |
| 00006D                   |   |
| 00006E<br>00006F         |   |
| 00006                    | A-D conversion interrupt control register   |
| 000070                   | A-D conversion interrupt control register<br>UART 0 transmission interrupt control register |
| 000071                   | UART 0 receive interrupt control register   |
| 000070                   |   |
| 000073                   | UART 1 transmission interrupt control register  |
| 000075                   | Timer A0 interrupt control register   |
| 000076                   | Timer A1 interrupt control register   |
| 000077                   | Timer A2 interrupt control register   |
| 000078                   | Timer A3 interrupt control register   |
| 000079                   | Timer A4 interrupt control register   |
| 00007A                   | Timer B0 interrupt control register   |
| 00007B                   | Timer B1 interrupt control register   |
| 00007C                   | Timer B2 interrupt control register   |
| 00007D                   | INTo interrupt control register   |
| 00007E                   | INT <sub>1</sub> interrupt control register   |
| 00007F                   | INT2 interrupt control register   |
|                          |   |

Fig. 2.4.2 SFR area memory map

Each bit in the register can be either read only, write only, or read/write bit. Refer to each block description for the register function in the SFR area, and to section "3.1.2 Internal status at reset" for the status of the SFR at reset.

#### (2) RAM

The M37702M2-XXXFP, M37702M2AXXXFP and M37702M2BXXXFP have a 512-byte static RAM at address 008016 to 027F16 in bank 0 (Note). In addition to storing data, the internal RAM area is used as stack area during subroutine calls and interrupts. Therefore, be careful of subroutine nesting levels and multiple interrupt levels so that important data is not destroyed.

**Note 1 :** Refer to "Appendix 1. M37702 group memory map" for other types.

#### (3) ROM

The M37702M2-XXXFP, M37702M2AXXXFP and M37702M2BXXXFP have a 16K-byte mask ROM at address C00016 to FFFF16 in bank 0 (Note). Address FFD616 to FFFF16 are allocated to the interrupt vector table containing branch destinations (address of interrupt handling routines) when reset or interrupt occurs. This area must be allocated to ROM in microprocessor mode and external ROM version which prohibit internal ROM.

Note 2: Refer to "Appendix 1. M37702 group memory map" for other types.

#### 2.4.2 Processor modes

The M37702 group can operate in single-chip mode, memory expansion mode, and microprocessor mode. The functions of some pins, memory allocation, and address space depend on the processor mode. The processor mode can be selected internally or externally as described below.

Externally changing the processor mode


The processor mode after reset start can be selected with the input level to the CNVss pin during reset start. Table 2.4.1 shows the relationship between the processor mode and the input level to the CNVss pin.

| Table 2.4.1 Relationship | between the | processor mode a | nd CNVss | pin input level |
|--------------------------|-------------|------------------|----------|-----------------|
|--------------------------|-------------|------------------|----------|-----------------|

| CNVss Pin      | Processor mode  |
|----------------|---|
| Vss level (0V) | Starts in single-chip mode after reset.                                     |
|                | One of the three modes can be selected by changing the processor mode bits. |
| Vcc level (5V) | Starts in microprocessor mode after reset.                                  |
|                | The other mode must not be selected by changing the processor mode bits.    |

Internally changing the processor mode

After reset start with the CNVss pin set to Vss level, the processor mode can be changed internally from program by changing the processor mode bits in the processor mode register (bits 1 and 0 at address 5E16). Figure 2.4.4 shows the structure of the processor mode register. In case of changing the processor mode internally, the actual function of each pin changes when the bus cycle E used to write to the processor mode register returns to "H" level.



#### (1) Single-chip mode

This mode is selected when starting after reset with the CNVss pin set to Vss level. In this mode, the address bus and data bus are not output externally and all ports function as programmable I/O pins (internal peripheral device I/O pins when internal peripheral devices are used). Also note that in single-chip mode, a zero value must be stored in the data bank register and program bank register because only bank 0 can be accessed. Furthermore, in this mode, the wait bit, which is described later, is ignored and internal memory and I/O are always accessed at no wait.

| R/W 0 R/W R/W V   | Image: Non-Structure       Processor mode register (address 5E16)         Processor mode bits       00 : Single-chip mode         00 : Single-chip mode       01 : Memory expansion mode         10 : Microprocessor mode       11 : This can not available. |
|---|--|
|   | Wait bit<br>0 : Wait during external access<br>1 : No wait   |
|   | Software reset bit<br>1 : Software reset activated by writing "1"  |
|   | Interrupt priority detection time selection bits<br>00 : 7 cycles at internal clock $\phi$<br>01 : 4 cycles at internal clock $\phi$<br>10 : 2 cycles at internal clock $\phi$<br>11 : This can not available.   |
|   | Fix this bit to "0".   |
|   | <ul> <li>Clock φ1 output selection bit</li> <li>0 : φ1 output disabled</li> <li>(Port P42 functions as normal I/O port.)</li> <li>1 : φ1 output enabled</li> <li>(Port P42 functions as only φ1 output pin.)</li> </ul>                                      |
| Note : Bit 3 is a write-on<br>This register is clo<br>. 2.4.4 Processor mode re | y bit.<br>ared to "0016" at reset.   |

#### (2) Memory expansion mode

This mode is selected when the processor mode bits are set to "01" after reset start with the CNVss pin set to Vss level.

This mode is used when just using internal memory and I/O is not sufficient. In this mode, the memory and peripherals can be expanded to any area within a 16M-byte addressable memory space.

When the memory expansion mode is selected, ports P0 to P2 become the address bus and data bus and port P3 and part of P4 become the control signal I/O pins. In this case, the port register area associated with ports P0 to P3 and part of P4 become unusable and lose their normal I/O pin functions, but other memory and peripherals can be used. Refer to section "2.5 Input/Output pins" for more details concerning the functions of ports P0 to P4 when the memory expansion mode is selected. If an area overlapping the internal memory area is read when the external memory is extended, only the data in the internal memory is read into the CPU and the data in the external memory is not read into the CPU. However, if data is written in this area, it is written both in the internal memory and external memory.

Furthermore, the accessing of external memory in this mode is affected by the level of the BYTE pin and wait bit described in the next section.

#### (3) Microprocessor mode

This mode is selected when the processor mode bits are set to "10" after reset start with the CNVss pin set to Vss level. Also, this mode is selected when starting from reset with the CNVss pin set to Vcc level.

The function of this mode is the same as the memory expansion mode except that access to internal ROM is disabled and port P4<sub>2</sub> always outputs the clock  $\phi_1$  regardless of the content of the clock  $\phi_1$  output selection bit. This mode is suitable for small volume production or prototype models before full scale production because external ROM can be installed easily.

Figure 2.4.5 shows the memory map in each processor mode. Refer to section "2.5 Input/Output pins" for the change in port functions.

# 2.4 Memory allocation




Fig. 2.4.5 Memory map in each processor mode (for M37702M2-XXXFP)

#### 2.4.3 External memory area bus control

The BYTE pin and the wait bit are provided to simplify access to external memory area in memory expansion mode and microprocessor mode. The BYTE pin and the wait bit are valid only when accessing external memory area and have no effect when accessing internal memory or internal peripherals. Therefore, the BYTE pin and the wait bit are ignored in single-chip mode.

#### (1) BYTE pin (external bus width selection pin)

When accessing the external memory in memory expansion mode or microprocessor mode, the input level to the BYTE pin is used to select whether 8-bit data bus or 16-bit data bus (refer to section "2.5.4.(2) Data bus").

The external bus width becomes 8-bit when the BYTE pin is at "H" level. In this case, data read/write to the external area is always performed in 8-bit (1-byte) unit and the port P2 pins become the data ( $D_0$  to  $D_7$ ) I/O pins. The use of 8-bit peripheral ICs is simplified by setting the bus width for external area to 8-bit.

The external bus width becomes 16-bit when the BYTE pin is at "L" level. In this case, data read/write to the external area is always performed in 16-bit (1 word) unit and the port P2 pins become the data I/O pins for the low-order byte (even address data:  $D_0$  to  $D_7$ ) of a 16-bit data and the port P1 pins become the data I/O pins for the high-order byte (odd address data:  $D_8$  to  $D_{15}$ ) of a 16-bit data.

The data width is always 16-bit when accessing the internal memory area regardless of the BYTE pin level.


#### (2) Wait bit

The wait bit (bit 2 at address 5E<sub>16</sub>) is used to attach slower memory when expanding external memory or I/O in memory expansion mode or microprocessor mode. When the wait bit is "0", a wait for external area access is enabled (one-wait mode) and bus operation is performed at the speed of 2/3 of the bus cycle (bus cycle=f(XiN)/4) during no wait. When the wait bit is "1", bus operation becomes no wait mode and bus cycle is f(XiN)/4.

The wait bit is cleared to "0" at reset and the system starts in one-wait mode. Internal memory access is always performed at no wait because this bit is ignored.

Figure 2.4.6 shows the effect of the wait bit for external access.

# 2.4 Memory allocation



#### 2.5 Input/Output pins

The M37702 group has 68 programmable I/O pins (ports P0 to P8). These ports also function as I/O ports for internal peripheral devices. There are pins that function depend on the processor mode or not.

### 2.5.1 Programmable I/O ports

Each of the programmable I/O ports (ports P0 to P8) has a direction register and a port register. The direction register is used to select the input/output mode by one bit. The direction registers and the data registers are allocated in the SFR area of bank 0. Input level is read from the pin selecting input mode by reading the port register. The data written to the port register is output from the pin selecting output mode. Figure 2.5.1 shows the memory allocation of the direction registers and the port registers.

| Address |                            |
|---------|----------------------------|
| 216     | Port P0                    |
| 316     | Port P1                    |
| 416     | Port P0 direction register |
| 516     | Port P1 direction register |
| 616     | Port P2                    |
| 716     | Port P3                    |
| 816.    | Port P2 direction register |
| 916     | Port P3 direction register |
| A16     | Port P4                    |
| B16     | Port P5                    |
| C16     | Port P4 direction register |
| D16     | Port P5 direction register |
| E16     | Port P6                    |
| F16     | Port P7                    |
| 1016    | Port P6 direction register |
| 1116    | Port P7 direction register |
| 1216    | Port P8                    |
| 1316    |                            |
| 1416    | Port P8 direction register |
| ſ       |                            |
|         |                            |

Fig. 2.5.1 Memory allocation of direction registers and port registers

## (1) Direction register

Each bit of the direction register corresponds to a pin. Figure 2.5.2 shows the structure of the direction register. The port is set to input mode (input pin) when the corresponding bit is "0", and to output mode (output pin) when the corresponding bit is "1".

The direction registers are cleared to "0016" at reset. Therefore, I/O ports are set to input mode. If I/O port are not used as output pins, set the corresponding direction register bit to "0" for input mode.

|     | 1      |       |     |     |     |     |     |     |        |        |        |                                    |
|-----|--------|-------|-----|-----|-----|-----|-----|-----|--------|--------|--------|------------------------------------|
|     |        |       |     |     |     |     |     | P   | ort di | ectior | n sele | ection bits                        |
|     |        |       |     |     |     |     |     | 0   | : Inpi | ut mo  | de (th | e corresponding pin is an input pi |
|     |        |       |     |     |     |     |     | 1   | · Out  | put m  | ode (  | (the corresponding pin is an outpu |
|     |        |       |     |     |     |     |     |     |        | put    |        |                                    |
|     |        |       |     |     |     |     |     |     |        |        |        |                                    |
| Bit |        |       |     | b7  | b6  | b5  | b4  | b3  | b2     | b1     | b0     | 7                                  |
| Co  | rrespo | nding | pin | Pi7 | Pi6 | Pi5 | Pi4 | Різ | Pi2    | Pi1    | Pio    |                                    |
|     |        |       |     |     |     |     |     |     |        |        |        |                                    |


Fig. 2.5.2 Relationship between the port direction register and pins

#### (2) Port register

The port register is used to transfer data with external devices through the I/O ports. Figure 2.5.3 shows the relationship between the port register and the pins.

To output data from a port set to output mode, the data must be written to the corresponding bits of the port register. This data is written in the port latch and is output from the port set to output mode. If a port programmed for output is read, the status of the output pin is not read but the content of the port latch is read. Therefore, the previously output value can be read correctly even if the output "H" voltage drops or "L" voltage rises due to external load.

A pin programmed for input is floated and the value input to the pin can be read by reading the corresponding bit of the port register. If a value is written to a pin programmed for input, it is written in the port latch and the pin remains floating.



bits of port FS direction register is fixed to 0 at real

Fig. 2.5.3 Relationship between the port register and pins

#### 2.5.2 Pin functions


Figure 2.5.4 shows the port peripheral circuits. The functions of some pins depend on the processor mode while others are not affected. This section describes those pins that are not affected by the processor mode. The next section describes the pin functions according to the processor mode.

#### (1) Effect of processor mode on pin functions

The function of some pins depends on the processor mode. Table 2.5.1 shows the pin functions according to processor mode. Table 2.5.2 shows the pin functions of ports P0 to P4 according to processor mode. The function of port P1 also depends on the input level of the BYTE pin (external bus width selection pin). The details of the following pins are described in the next section.

|         | and the second se |  |                                     |  |
|---------|---|--|-------------------------------------|--|
| Mode    | Single-chip mode  | Memory expansion mode a                          |                                     |  |
| Pin     | Chigie chip mode  | External 16-bit bus (BYTE="L")                   | External 8-bit bus (BYTE="H")       |  |
| Port P0 | Programmable I/O port   | Address bus (Ao to A7)                           |                                     |  |
| Port P1 | Programmable I/O port   | Address bus (A <sup>8</sup> to A <sup>15</sup> ) | Address bus (A8 to A15)             |  |
|         |   | /Data bus (D8 to D15)                            |                                     |  |
| Port P2 | Programmable I/O port   | Address bus (A16 to A2                           | 23)/Data bus (Do to D7)             |  |
| Port P3 | Programmable I/O port   | P30R/W output pin                                |                                     |  |
|         |   | P31BHE output pin                                |                                     |  |
|         |   | P32ALE output pin                                |                                     |  |
|         |   | P33HLDA output pin                               |                                     |  |
| Port P4 | Programmable I/O port   | P40HOLD input pin                                |                                     |  |
|         | Note : P42 pin can be   | P41RDY input pin                                 |                                     |  |
|         | programmed for  | P43 to P47Same as single-chip                    | mode                                |  |
|         | <i>φ</i> ₁ output pin.  | P42Programmable I/O port/c                       | lock $\phi_1$ output pin (in memory |  |
|         |   | expansion mode)                                  |                                     |  |
|         |   | Clock $\phi_1$ output pin (in micr               | oprocessor mode)                    |  |
| BYTE    | Ignored   | External bus width selection pin                 |                                     |  |

#### Table 2.5.1 Pin functions according to processor mode



#### Fig. 2.5.4 Port peripheral circuits (1)

# 2.5 Input/Output pins





Fig. 2.5.4 Port peripheral circuit (2)

# 2.5 Input/Output pins



#### Table 2.5.2 Functions of ports P0 to P4 according to processor mode

### (2) Functions of pins unaffected by processor mode

Table 2.5.3 shows the functions of pins unaffected by processor mode. The functions of these pins are the same in all modes.

### Table 2.5.3 Functions of pins unaffected by processor mode

| Pin        | Function  |  |  |  |  |
|------------|---|--|--|--|--|
| Port P5    | 8-bit programmable I/O pin. (Also used as timer I/O pin.)   |  |  |  |  |
| Port P6    | 8-bit programmable I/O pin. (Also used as timer I/O and external interrupt input pin.)                  |  |  |  |  |
| Port P7    | 8-bit programmable I/O pin. (Also used as analog input pin.)  |  |  |  |  |
| Port P8    | 8-bit programmable I/O pin. (Also used as serial I/O pin.)  |  |  |  |  |
| Vcc, Vss   | Supply voltage pins. 5V±10% is applied to Vcc and Vss is connected to GND.                              |  |  |  |  |
| CNVss      | This pin controls the processor mode. The processor mode is selected by changing the                    |  |  |  |  |
|            | input voltage level to this pin (except change after reset start). Refer to section "2.4.2              |  |  |  |  |
|            | Processor modes" for detail information concerning the processor mode. In single-chip mode,             |  |  |  |  |
|            | this pin must be set to the same level as Vss.  |  |  |  |  |
| AVcc, AVss | A-D conversion circuit supply voltage pins. Connect AVcc to Vcc and AVss to Vss.                        |  |  |  |  |
| VREF       | Reference voltage input pin for the A-D converter. Analog input voltage from Vss level to               |  |  |  |  |
|            | the level of this pin can be converted. Apply any voltage up to Vcc level to this pin.                  |  |  |  |  |
| XIN, XOUT  | Clock I/O pin for the internal oscillator circuit. The M37702 group is equipped with an                 |  |  |  |  |
|            | internal clock generator and the oscillating frequency is set by connecting a ceramic resonator         |  |  |  |  |
|            | or quartz crystal oscillator between XIN and XOUT. When an external clock is used, the clock            |  |  |  |  |
|            | source should be connected to the X <sub>IN</sub> pin and the X <sub>OUT</sub> pin should be left open. |  |  |  |  |
|            | The maximum clock input frequency is 8MHz for M37702M2-XXXFP, 16MHz for                                 |  |  |  |  |
|            | M37702M2AXXXFP, and 25MHz for M37702M2BXXXFP.   |  |  |  |  |
| RESET      | Reset input pin. Set this pin to "L" level to enter the reset state. Then when this pin is              |  |  |  |  |
|            | returned to "H" level, the reset state is removed and program loading starts from the address           |  |  |  |  |
|            | set in the reset vector. Refer to "Chapter 3. Reset" for the contents of registers immediately          |  |  |  |  |
|            | after returning from reset state.   |  |  |  |  |
| Ē          | Internal bus cycle E is output.   |  |  |  |  |

Ports P5 to P8 have the programmable I/O port function as well as special functions such as I/O pins for external interrupt, timer, A-D converter, and serial I/O. When these multiple function ports are used as special function output pins, they are automatically set to output mode, but when they are used as special function input pins, the port direction register must be set to input mode. The methods for selecting special functions are described under each function.

All ports function as programmable I/O port immediately after returning from reset state.

### 2.5.3 Single-chip mode pin functions

In single-chip mode, 68 ports can be used as programmable I/O pins (using multiple function pins as I/O ports).


Figure 2.5.5 shows the pin connection diagram in single-chip mode.

Table 2.5.4 shows the pin functions depending on processor mode (ports P0 to P4, BYTE pin) in singlechip mode. Refer to section "2.5.1 Programmable I/O ports" for the programmable I/O port functions. Refer to table 2.5.3 for the functions of other pins.

Table 2.5.4 Functions of ports P0 to P4 and BYTE pin in single-chip mode

| Pin     | Functions                   | Pin     | Functions                          |
|---------|-----------------------------|---------|------------------------------------|
| Port P0 | 8-bit programmable I/O port | Port P3 | 4-bit programmable I/O port        |
| Port P1 | 8-bit programmable I/O port | Port P4 | 8-bit programmable I/O port (Note) |
| Port P2 | 8-bit programmable I/O port | BYTE    | Ignored in single-chip mode        |

**Note :** Port P4<sub>2</sub> also functions as the clock  $\phi_1$  output pin by program.



# 2.5 Input/Output pins

Port P4<sub>2</sub> can be programmed for the clock  $\phi_1$  output pin by setting the processor mode register. The clock  $\phi_1$  output starts at the rising edge of bus cycle  $\overline{E}$  that was changed to "L" level to write "1" to the clock  $\phi_1$  output selection bit in the processor mode register (bit 7 of address 5E<sub>16</sub>).




Fig. 2.5.6 Clock  $\phi_1$  output start timing

#### 2.5.4 Memory expansion and microprocessor mode pin functions

The only difference between the memory expansion mode and microprocessor mode is the port P42 function.

- In microprocessor mode......P4<sub>2</sub> always functions as the clock  $\phi_1$  output pin (the clock  $\phi_1$  output pin selection bit is ignored).

The function of each pin except for port P42 is identical in memory expansion mode and microprocessor mode.

In memory expansion mode, there are 38 I/O ports (ports P4<sub>2</sub> to P4<sub>7</sub> and P5 to P8). In microprocessor mode, there are 37 I/O ports (ports P4<sub>3</sub> to P4<sub>7</sub>, and P5 to P8). The internal address bus and data bus can be used externally in microprocessor mode.

Figure 2.5.7 shows the pin connection diagram in memory expansion and microprocessor mode.

Table 2.5.5 shows the pin functions depending on processor mode (ports P0 to P4 and BYTE pin) in memory expansion mode and microprocessor mode.

Refer to Table 2.5.3 for the functions of other pins.

#### Table 2.5.5 Pin functions in memory expansion and microprocessor mode

| Pin     | Functions                             | Pin  | Functions                                 |
|---------|---------------------------------------|------|---|
| Port P0 | Address bus                           | P40  | HOLD signal input pin (Note 2)            |
| Port P1 | Address bus/data bus (Note1)          | P41  | RDY signal input pin (Note 2)             |
| Port P2 | Address bus/data bus                  | P42  | Clock $\phi_1$ output pin (Note 3)        |
| Port P3 | External memory control signal output | BYTE | External bus width selection signal input |

Note 1 : This may be address bus only depending on the input level of the BYTE pin.

Note 2 : In memory expansion mode and microprocessor mode, the direction register bits of ports P4<sub>0</sub> and P4<sub>1</sub> must be set to input mode.

**Note 3**: In memory expansion mode, port P4<sub>2</sub> functions as the clock  $\phi_1$  output pin by program.

# 2.5 Input/Output pins




Fig. 2.5.7 Memory expansion and microprocessor mode pin connection diagram


The functions of each pin in memory expansion mode and microprocessor mode are described below.

#### (1) Address bus (ports P0, P1, and P2)

Ports P0, P1, and P2 become address signal output pins and lose their programmable I/O port functions.

The M37702 group allows direct access to 16M-byte memory space from address 00000016 to FFFFF16. Therefore, 24 address signals are output externally in memory expansion mode and microprocessor mode which allow memory and I/O to be expanded externally.

Port P1 and P2 also function as data I/O pins as the same time.



#### Fig. 2.5.8 Address bus

#### (2) Data bus


In addition to address signal (high-order and middle address bus) output function, ports P1 and P2 also function as data I/O pins. The level of the BYTE pin can be used to select between 8-bit or 16-bit data bus width.

#### When the BYTE pin is at "L" level (16-bit external bus width)

When the BYTE pin is at "L" level, the external bus width is 16 bits and even address data and odd address data are output simultaneously. Ports P1 and P2 are used as address bus and data bus, and multiplexed (address signal and data signal) signals are output from these ports.

Port P1 performs time division multiplexing of address (A<sub>15</sub> to A<sub>6</sub>) output and data input/output in odd address (high-order byte of 16-bit data). Middle address is output while  $\overline{E}$  signal is at "H" level, and data input/output in odd address is performed while  $\overline{E}$  signal is at "L" level.

Similarly, port P2 performs time division multiplexing of address (A<sub>23</sub> to A<sub>16</sub>) output and data input/ output in even address (low-order byte of 16-bit data). High-order address is output while  $\overline{E}$  signal is at "H" level, and data input/output in even address is performed while  $\overline{E}$  signal is at "L" level.



#### Fig. 2.5.9 Data bus (when BYTE pin="L" level)

# 2.5 Input/Output pins




Fig. 2.5.10 Bus timing when external bus width is 16 bits

When the BYTE pin is at "H" level (8-bit external bus width) When the BYTE pin is at "H" level, the external bus width becomes 8 bits, and port P2 performs

time division multiplexing of address (A<sub>23</sub> to A<sub>16</sub>) output and data I/O. Address is output while  $\overline{E}$  signal is at "H" level, and 8-bit data is input/output when  $\overline{E}$  signal is at

"L" level.




Fig. 2.5.11 Data bus (when BYTE pin= "H" level)




Fig. 2.5.12 Bus timing when external bus width is 8 bits

## (3) Port P42

Port P4<sub>2</sub> has a different function between memory expansion and microprocessor mode. In memory expantion mode, port P4<sub>2</sub> functions as the clock  $\phi_1$  output pin by setting the clock  $\phi_1$  output selection bit in the processor mode register to "1", and as programmable I/O port by setting the clock  $\phi_1$  output selection bit to "0". In microprocessor mode, port P4<sub>2</sub> always functions as the clock  $\phi_1$  output pin regardless of the clock  $\phi_1$  output selection bit.

#### (4) R/W output pin

A read/write signal indicating the data bus direction is output. The data bus is read when the level of this pin is at "H", and data is written to data bus when it is at "L". This signal is used for external memory input/output requests.

#### (5) BHE output pin

A byte high enable signal is output. This pin is at "L" level when an odd number address is accessed. This signal is used to expand the 8-bit memory and I/O when the external bus is used at 16-bit width. Refer to section "Chapter 7. Application" for memory and I/O expantion method.

#### (6) ALE signal output pin

This signal is used to obtain only address signal from the multiplexed signals of ports P1 and P2. A latch is opened externally when the ALE signal is at "H" level to obtain the address data and the latched content is held while the ALE signal is at "L" level.

### (7) HOLD input pin

This pin is used to input the hold request signal. The microcomputer becomes Hold state while this pin is at "L" level.

Refer to section "2.12 Hold function" for details.

### (8) HLDA signal output pin

This pin is used to externally output the hold acknowledge signal. The hold acknowledge signal indicates that "L" level is input to the HOLD pin and the microcomputer is in Hold state. An "L" level is output from this pin while the microcomputer is in Hold state.

#### (9) RDY signal input pin

This pin is used to input the ready signal. The bus cycle  $\overline{E}$  can be stopped (Ready state) when "L" level is input to this pin. The port and bus status at inputing "L" level to the  $\overline{RDY}$  pin is maintained while in Ready state. The  $\overline{RDY}$  signal is used when slow memory is externally connected. Refer to section "2.13 Ready function" for details.

#### (10) E output pin

This pin is used to output the enable signal. Data input/output is performed when the output of this pin is at "L" level. This signal controls the time division multiplexing of address information and data.

### (11) BYTE pin

This pin is used to input the byte enable signal. The input level to this pin determines whether the external memory is used with 16-bit data width or 8-bit. When the BYTE pin input level is at "L", the data width is 16 bits, and ports P1 and P2 become the data I/O pins (data bus). When the BYTE pin input level is at "H", the data width is 8 bits and port P2 becomes the data I/O pin (data bus). However, the data width is always 16 bits regardless of the BYTE pin level when accessing an internal memory.

## (12) CNVss pin

This pin controls the microprocessor operating mode. Memory expansion or microprocessor mode is selected by changing the processor mode bit in the processor mode register after reset start with setting this pin to the same level as the  $V_{SS}$  pin.

The microprocessor mode can also be selected by reset start with setting this pin to the same level as the Vcc pin. This pin must be set to Vcc level for external ROM version models such as the M37702S1FP (refer to section "2.4.2 Processor modes").

### 2.6 Interrupts

The suspension of the current operation in order to perform another operation due to a certain event is referred to as an "interrupt". Interrupt is used when there is a request to execute a higher priority routine or when an operation must be performed at a certain timing.

#### 2.6.1 Interrupt functions

The M37702 group has 19 different sources of interrupts. When an interrupt is generated, a branch is made to the address (branch address) corresponding to the source. The branch address must be stored in the interrupt vector table. The interrupt vector table is allocated at address FFD616 to FFFF16 in bank 0. When writing programs, branch must be made to the address in the interrupt vector table corresponding to each interrupt (interrupt vector address). The branch address is the start address of the interrupt handling routines (interrupt service routine). Figure 2.6.1 shows the interrupt mechanism.




Fig. 2.6.1 Interrupt mechanism


When an interrupt is accepted, the contents of the following registers before the interrupt are stored to the stack area in the order  $\textcircled{0} \rightarrow \textcircled{2} \rightarrow \textcircled{3}$ .

- ① Program bank register (PG)
- ② Program counter (PCL, PCH)
- ③ Processor status register (PSL, PSH)

The procedure for storing these registers depends on whether the content of the stack pointer S is even or odd. When the content of the stack pointer S is even, the content of the program counter PC and processor status register PS are stored in 16-bit unit. When the content of the stack pointer S is odd, they are stored in 8-bit unit. Figure 2.6.2 shows the status of the stack area when an interrupt is accepted.

When interrupt processing completes, the control must be returned to the original routine to resume processing. Therefore, the **RTI** instruction is used to return to the original routine and the above registers stored to the stack area are restored in the order of  $\Im \rightarrow \oslash \rightarrow \odot$  to resume operation.

Only the above registers ① to ③ are stored automatically when an interrupt is accepted. The user is responsible for storing other necessary registers.





## 2.6.2 Sources of interrupts

Table 2.6.1 shows the sources of interrupts and the corresponding vector address. Store the start address of the interrupt service routine at the vector address shown in this table.

|                    | Vector a             | address   |   |
|--------------------|----------------------|-----------|---|
| Interrupt source   | High-order           | Low-order | Remarks   |
|                    | address              | address   |   |
| Reset (Note 1)     | 00FFFF16             | 00FFFE16  | Non-maskable  |
| Zero divide        | 00FFFD16             | 00FFFC16  | Non-maskable software interrupt                               |
| BRK instruction    | 00FFFB16             | 00FFFA16  | Non-maskable software interrupt                               |
| DBC (Note 2)       | 00FFF916             | 00FFF816  | Not used normally   |
| Watchdog timer     | 00FFF716             | 00FFF616  | Non-maskable interrupt  |
| IN To              | 00FFF516             | 00FFF416  | External interrupt due to INTo pin input signal               |
| INT <sub>1</sub>   | 00FFF316             | 00FFF216  | External interrupt due to INT1 pin input signal               |
| INT <sub>2</sub>   | 00FFF116             | 00FFF016  | External interrupt due to INT2 pin input signal               |
| Timer A0           | 00FFEF16             | 00FFEE16  | Timer A0 internal interrupt                                   |
| Timer A1           | 00FFED <sub>16</sub> | 00FFEC16  | Timer A1 internal interrupt                                   |
| Timer A2           | 00FFEB16             | 00FFEA16  | Timer A2 internal interrupt                                   |
| Timer A3           | 00FFE916             | 00FFE816  | Timer A3 internal interrupt                                   |
| Timer A4           | 00FFE716             | 00FFE616  | Timer A4 internal interrupt                                   |
| Timer B0           | 00FFE516             | 00FFE416  | Timer B0 internal interrupt                                   |
| Timer B1           | 00FFE316             | 00FFE216  | Timer B1 internal interrupt                                   |
| Timer B2           | 00FFE116             | 00FFE016  | Timer B2 internal interrupt                                   |
| UART0 receive      | 00FFDF16             | 00FFDE16  | Valid only when the UART0 function is selected.               |
| UART0 transmission | 00FFDD16             | 00FFDC16  |   |
| UART1 receive      | 00FFDB16             | 00FFDA16  | Valid only when the UART1 function is selected.               |
| UART1 transmission | 00FFD916             | 00FFD816  |   |
| A-D conversion     | 00FFD716             | 00FFD616  | Internal interrupt that occurs when A-D conversion completes. |

# Table 2.6.1 Interrupt sources and vector address

Note 1 : Reset is included in this table.

Note 2 : The DBC interrupt is a debug control interrupt and is not normally used.

Each interrupt source is described below.

#### (1) Internal interrupt

Table 2.6.2 shows the sources of internal interrupt.

#### Table 2.6.2 Internal interrupt sources

| Interrupt          | Interrupt source   |
|--------------------|--|
| Zero divide        | Occurs when 0 is specified as the divisor for a DIV instruction.                     |
|                    | (See "MELPS 7700 Software Manual")   |
| BRK instruction    | Occurs when a BRK instruction is executed. (See "MELPS 7700 Software Manual")        |
| Watchdog timer     | Occurs when the topmost bit of the 12-bit watchdog timer becomes "0".                |
|                    | (See section "2.12 Watchdog timer")  |
| Timer Ai           | Occurs when timer Ai (i=0 to 4) underflows or overflows. (See section "2.7 Timer A") |
| Timer Bi           | Occurs when timer Bi (i=0 to 2) underflows or overflows. (See section "2.8 Timer B") |
| UARTi receive      | Occurs during UARTi (i=0,1) receive. (See section "2.9 Serial I/O")                  |
| UARTi transmission | Occurs during UARTi (i=0,1) transmit. (See section "2.9 Serial I/O")                 |
| A-D conversion     | Occurs when A-D conversion completes. (See section "2.11 A-D Converter")             |

#### (2) External interrupt (INTo to INT2 interrupts)

There are three external interrupts ( $\overline{INT_0}$  to  $\overline{INT_2}$ ). These interrupts are generated by input level or input edge to pins  $\overline{INT_0}$  to  $\overline{INT_2}$ . The interrupt sources can be selected by using bits 4 and 5 of the  $\overline{INT_1}$  (i=0 to 2) interrupt control register shown in Figure 2.6.4. Table 2.6.3 shows the sources of  $\overline{INT_1}$  interrupts. Pins  $\overline{INT_0}$  to  $\overline{INT_2}$  are shared with ports P6<sub>2</sub> to P6<sub>4</sub>. Therefore, the corresponding bit in the port P6 direction register must be cleared to "0" in order to use these pins as external interrupt input pins. If the  $\overline{INT_1}$  interrupts are not used, the  $\overline{INT_1}$  interrupt priority (see next section) should be set to 0 because the  $\overline{INT_1}$  interrupts always monitor the status of ports P6<sub>2</sub> to P6<sub>4</sub> to raise interrupt requests.

The input signal to the  $\overline{INT_i}$  pins must have pulse width greater than 250ns at "H" level or "L" level regardless of the source oscillating frequency  $f(X_{IN})$ .

| b5 | b4 | Interrupt source                                 |
|----|----|--|
| 0  | 0  | Falling edge of the signal input to the INTI pin |
| 0  | 1  | Rising edge of the signal input to the INTi pin  |
| 1  | 0  | When the INT pin level becomes "H"               |
| 1  | 1  | When the INT pin level becomes "L"               |

#### Table 2.6.3 INT Interrupt sources

#### 2.6.3 Interrupt control

The enabling and disabling of interrupts are controlled by the interrupt request bit, interrupt priority level, processor interrupt priority (IPL), and interrupt disable flag (I) (excluding some software interrupts). The interrupt disable flag and the processor interrupt priority level are assigned to the processor status register (PS). The interrupt request bit and the interrupt priority level are assigned to the interrupt control register of the respective interrupt. Figure 2.6.3 shows the memory map of the interrupt control register and Figure 2.6.4 shows the structure. However, there is no interrupt control register for non-maskable interrupts such as zero divide interrupt, BRK instruction interrupt, and watchdog timer interrupt.

- Non-maskable interrupt: An interrupt that causes branch to the interrupt service routine regardless of the interrupt control flags.
- Maskable interrupt: An interrupt that can be disabled with the interrupt control flags.

| Address                       |   |
|-------------------------------|---|
| 70 16                         | A-D conversion interrupt control register     |
| <b>71</b> 16                  | UART0 transmission interrupt control register |
| 72 16                         | UART0 receive interrupt control register      |
| 73 16                         | UART1 transmission interrupt control register |
| 74 16                         | UART1 receive interrupt control register      |
| 75 16                         | Timer A0 interrupt control register           |
| 76 16                         | Timer A1 interrupt control register           |
| 77 16                         | Timer A2 interrupt control register           |
| <b>78</b> 16                  | Timer A3 interrupt control register           |
| <b>79</b> 16                  | Timer A4 interrupt control register           |
| 7A 16                         | Timer B0 interrupt control register           |
| 7B16                          | Timer B1 interrupt control register           |
| 7C16                          | Timer B2 interrupt control register           |
| 7D16                          | INTo interrupt control register               |
| 7E16                          | INT1 interrupt control register               |
| 7F16                          | INT2 interrupt control register               |
|                               |   |
| . 2.6.3 Interrupt control reg | ister memory map                              |

## 2.6 Interrupts




Fig. 2.6.4 Interrupt control register structure

The interrupt control bits are described below.

#### (1) Interrupt disable flag (I flag)

The interrupt disable flag (I flag) is assigned to the processor status register bit 2. This flag can be used to disable all maskable interrupts. All maskable interrupts are disabled when the I flag is set to "1" and enabled when it is cleared to "0". This flag is set to "1" at reset and must be cleared to "0" if interrupts are to be enabled.

### (2) Interrupt request bit

When an interrupt request occurs, the interrupt request bit which is bit 3 of the corresponding interrupt control register is set to "1". The interrupt request bit remains set until the interrupt is accepted, and is cleared to "0" when the interrupt is accepted. This flag is used to indicate that an interrupt request has occurred. This bit can also be set or cleared by program.

The INTi interrupt request bit has a function different from the above description when used in level sense mode.

#### **@INT**i interrupt request bit

When the  $\overline{INT_i}$  interrupt is used in level sense mode (level sense/edge sense selection bit set to "1"), the  $\overline{INT_i}$  interrupt request bit becomes a status bit indicating the status of the  $\overline{INT_i}$  input pin (ports P6<sub>2</sub> to P6<sub>4</sub>).

Therefore, the  $\overline{INT_i}$  interrupt request bit is set to "1" when the  $\overline{INT_i}$  input pin level is "H", and to "0" when it is "L" regardless of whether an interrupt request occurs or is accepted.

### (3) Interrupt priority level and processor interrupt priority level (IPL)

An interrupt priority level between 0 and 7 can be assigned to each interrupt by using the interrupt priority level selection bits which are assigned to bits 0 to 2 of each interrupt control register. When an interrupt request occurs, this priority level is compared with the processor interrupt priority level in the processor status register.

#### Interrupt priority level > Processor interrupt priority level (IPL)

An interrupt is enabled when the above condition is satisfied. Therefore, an interrupt can be disabled by setting its priority level to 0.

The interrupt disable flag, interrupt request bit, interrupt priority level, and IPL are independent of each other and do not affect each other. An interrupt is generated only when all of these bits are properly set. These bits can be used to control interrupt priorities in a variety of ways by program.

Table 2.6.4 shows the setting of interrupt priority levels and Table 2.6.5 shows the interrupt enable levels corresponding to IPL setting.

| Interru | Interrupt control register |    | Interrupt priority level     | Priority |
|---------|----------------------------|----|------------------------------|----------|
| b2      | b1                         | b0 |                              | 1 Horny  |
| 0       | 0                          | 0  | Level 0 (Interrupt disabled) |          |
| 0       | 0                          | 1  | Level 1                      | Low      |
| 0       | 1                          | 0  | Level 2                      | 1        |
| 0       | 1                          | 1  | Level 3                      |          |
| 1       | 0                          | 0  | Level 4                      |          |
| 1       | 0                          | 1  | Level 5                      |          |
| 1       | 1                          | 0  | Level 6                      | ₩        |
| 1       | 1                          | 1  | Level 7                      | High     |

#### Table 2.6.4 Setting of interrupt priority level

#### Table 2.6.5 Interrupt enable levels corresponding to IPL setting

| IPL <sub>2</sub> | IPL1 | IPL <sub>0</sub> | Enabled interrupt priority level     |
|------------------|------|------------------|--------------------------------------|
| 0                | 0    | 0                | Enable level 1 and above interrupts. |
| 0                | 0    | 1                | Enable level 2 and above interrupts. |
| 0                | 1    | 0                | Enable level 3 and above interrupts. |
| 0                | 1    | 1                | Enable level 4 and above interrupts. |
| 1                | 0    | 0                | Enable level 5 and above interrupts. |
| 1                | 0    | 1                | Enable level 6 and above interrupts. |
| 1                | 1    | 0                | Enable level 7 interrupts.           |
| 1                | 1    | 1                | Disable all maskable interrupts.     |

IPLo: Processor status register bit 8

IPL1: Processor status register bit 9

IPL<sub>2</sub>: Processor status register bit 10

## 2.6.4 Interrupt priority level

All interrupts have an assigned priority level. When more than one interrupt request occurs during the same sampling interval (interval in which interrupt requests are checked) while all interrupts are enabled, the one with the highest priority is accepted.

The priority level of all of the 19 sources except for software interrupts (zero divide and **BRK** instruction interrupt) and watchdog timer interrupt can be set by program using the interrupt priority level selection bits in the interrupt control register. Reset (highest priority) and watchdog timer interrupt priorities are set by the hardware. Figure 2.6.5 shows the hardware controlled interrupt priorities.




Fig. 2.6.5 Hardware controlled interrupt priorities

## 2.6.5 Interrupt priority level detection circuit

The M37702 group is equipped with an interrupt priority level detection circuit to select the highest priority when more than one interrupt request occurs during the same sampling interval. Figure 2.6.6 shows the interrupt priority level detection circuit.

# 2.6 Interrupts





Fig. 2.6.6 Interrupt priority level detection circuit

## 2.6 Interrupts



 $\overline{INT_0} < \overline{INT_1} < \overline{INT_2} < Timer A0 < Timer A1 < Timer A2 < Timer A3 < Timer A4 < Timer B0 < Timer B1 < Timer B2 < UART0 receive < UART0 transmission < UART1 receive < UART1 transmission < A-D conversion$ 

#### Fig. 2.6.7 Interrupt priority level detection model

The priority level of the requested interrupt (Y in Figure 2.6.7) (initial priority level is 0) is compared with the priority of the upstream interrupt (X in Figure 2.6.7) in the order shown in Figure 2.6.6 and the higher level interrupt is sent downstream for comparison with next interrupt (Z in Figure 2.6.7). Unrequested interrupts are not compared and upstream interrupt is passed unchanged to downstream. If the priority levels are equal, the upstream interrupt is selected. Therefore, the following relation exists if the software set priority levels are the same.

 $\overline{INT_0}$  <  $\overline{INT_1}$  <  $\overline{INT_2}$  < Timer A0 < Timer A1 < Timer A2 < Timer A3 < Timer A4 < Timer B0 < Timer B1 < Timer B2 < UART0 receive < UART0 transmission < UART1 receive < UART1 transmission < A-D conversion

When there are multiple interrupts during the same sampling interval, the interrupt with the highest priority is selected as the result of this comparison. Then, that interrupt is enabled and its interrupt service routine is executed if its interrupt priority level is higher than the processor interrupt priority level (IPL) and the interrupt disable flag is "0".

The detection of interrupt priority level is synchronized with the sampling pulse generated during the operation code fetch cycle. While the interrupt level is being checked, the interrupt request bit and the interrupt priority level are latched so that they do not change. They are sampled at the first half of the operation code fetch cycle and latched from the second half to the end of the level detection. Note that while the priority is being checked, no sampling pulse is generated even when it is the operation code fetch cycle. (See Figure 2.6.8.)

## 2.6.6 Interrupt priority level detection time

With the M37702 group, the time which it takes for the interrupt priority level detection circuit to determine the level of an interrupt can be set by program. Figure 2.6.8 shows the interrupt priority level detection time. The detection time can be set to 7, 4, or 2 cycles according to the content of the interrupt priority level detection time selection bits (bits 4, and 5 at address  $5E_{16}$ ) in the processor mode register. The interrupt priority level detection time selection bits are cleared to "00" at reset.

| (1) Interrupt priority detection time selection bits |          |              |              |        |         |       |        |   |  |
|--|----------|--------------|--------------|--------|---------|-------|--------|---|--|
| b7   | b6       | b5           | b4           | b3     | b2      | b1    | b0     |   |  |
| R/W  | R/W      | R/W          | R/W          | w      | R/W     | R/W   | R/W    | Processor mode register (address 5E16)  |  |
|  |          |              |              |        |         |       |        | — Processor mode bits<br>— Wait bit<br>— Software reset bit   |  |
|  |          |              |              |        |         |       |        | Interrupt priority detection time selection bits<br>$00: 7$ cycles at internal clock $\phi$ ( (a) in (2) )<br>$01: 4$ cycles at internal clock $\phi$ ( (b) in (2) )<br>$10: 2$ cycles at internal clock $\phi$ ( (c) in (2) )<br>11: This can not available.<br><b>Note :</b> 1 cycle= $\phi$ = f(XIN)/2<br>Fix this bit to "0". |  |
| L  |          |              |              |        |         |       |        | — Clock $\phi_1$ output selection bit   |  |
| (2) Priori   | ity lev  | el de        | tectior      | n time |         |       |        |   |  |
| Inte   | rnal clo | ock ø        | $\Box$       |        |         |       |        |   |  |
| Operation co   | ode fetc | h cycle      | <b></b>      |        |         |       |        |   |  |
| Sar  | npling   | pulse        | Г-¬ (Note 1) |        |         |       |        |   |  |
|  | (a) 7    | cycles       |              |        |         |       |        |   |  |
| Priority<br>level<br>detection                       | (b) 4    | (b) 4 cycles |              |        |         |       |        |   |  |
| time   | (c) 2    | cycles       |              |        | <u></u> |       |        | · · ·   |  |
| Note 1   | : Pu     | lse ex       | ists if      | 2 cyc  | cles is | selec | ted fo | r priority level detection time.  |  |



#### 2.6.7 Interrupt processing sequence

The sequence of events from the receiving of interrupt by the main routine to the start of the interrupt routine is referred to as the interrupt processing sequence.

When an interrupt is accepted, interrupt processing starts from the next cycle of the interrupted instruction. Figure 2.6.9 shows the interrupt processing sequence.

After execution of an interrupted instruction completes, an INTACK (Interrupt Acknowledge) sequence is executed and control is passed to the beginning of the interrupt service routine. The INTACK sequence operates as follows.

① The content of the program bank register (PG) just before the INTACK sequence is stored to stack.


② The content of the program counter (PC) just before the INTACK sequence is stored to stack.


The content of the processor status register (PS) just before the INTACK sequence is stored to stack.
 The interrupt disable flag is set to "1".

- ⑤ The interrupt request bit of the accepted interrupt is cleared to "0".
- © The priority level of the accepted interrupt is set in IPL.
- ⑦ The content of the program bank register (PG) is set to "0016" and the interrupt vector address is loaded in the program counter (PC).

The INTACK sequence requires a minimum 13 cycles (1 cycle= $\phi$ =f(X<sub>IN</sub>)/2). Figure 2.6.10 shows the INTACK sequence timing.

The interrupt service routine is started after completing the INTACK sequence.





# Fig. 2.6.10 INTACK sequence timing

#### (1) Change in IPL when an interrupt is generated

When an interrupt is accepted, the IPL in the processor status register is replaced by the priority level of the accepted interrupt.

If the interrupt is a reset, watchdog timer, or software interrupt, the value shown in Table 2.6.6 is set in the IPL. This operation is meaningful when multiple interrupts are used (refer to section "2.6.9 Multiple interrupts").

#### Table 2.6.6 Change in IPL when an interrupt is generated


| Interrupt source | Change in processor interrupt level      |
|------------------|--|
| Reset            | 0 (0002)                                 |
| Watchdog timer   | 7 (1112)                                 |
| Zero divide      | No change                                |
| BRK instruction  | No change                                |
| Other interrupts | Priority level of the accepted interrupt |

## (2) Storing registers

The register storing operation performed during INTACK sequence depends on whether the content of the stack pointer S at the time of accepting interrupt is even or odd.

When the content of the stack pointer S is even, the 16-bit contents of the program counter PC and processor status register PS are stored simultaneously at each other. When the content of the stack pointer S is odd, they are stored in 8-bit unit. Figure 2.6.11 shows the register storing operations. In the INTACK sequence, only the contents of the program bank register PG, program counter PC, and the stack pointer S are stored to stack area. Other registers must be stored at the beginning of the interrupt service routine as necessary.

The M37702 group provides a PSH instruction which stores all registers except for the stack pointer with a single instruction.



#### Fig. 2.6.11 Register storing operation

## 2.6.8 Returning from an interrupt service routine

An RTI instruction is used at the end of the interrupt service routine to return to the interrupted routine and continue processing. The RTI instruction restores the contents of the program bank register PG, the program counter PC, and the processor status register PS stored before entering the interrupt service routine to their original registers.

The registers stored within the interrupt service routine must be restored with the **PUL** instruction before executing the **RTI** instruction. The status of other interrupt request bits are retained after branching to the interrupt service routine. Therefore, if these interrupts are to be disabled after returning, these request bits must be cleared to "0" before executing the **RTI** instruction.

#### 2.6.9 Multiple interrupts

The interrupt disable flag I is set to "1" in order to disable further interrupts and the interrupt request bit of the accepted interrupt is cleared to "0" when a branch is made to an interrupt service routine.

However, if there are multiple interrupts, the interrupt request bit of the interrupt that was rejected by the priority detection circuit remains set to "1".

The IPL (processor interrupt priority level) in the processor status register changes to the priority of the accepted interrupt. Therefore, if the interrupt disable flag I is cleared to "0" in the interrupt handling routine for the accepted interrupt, interrupts with priority higher than the current interrupt can be accepted as long as IPL is unchanged. This is referred to as multiple interrupts.

Figure 2.6.12 shows the multiple interrupt mechanism.




Fig. 2.6.12 Multiple interrupt


## 2.6.10 Interrupt response time and interrupt delay time

When an interrupt request occurs, the priority must be checked and the INTACK sequence must be executed before interrupt service routine can start. The interval between the interrupt request and the start of the interrupt service routine is referred to as the interrupt response time. This is shown in Figure 2.6.13. Interrupt priority detection is performed at the beginning of each instruction and during the INTACK sequence. This is performed in parallel with the instruction execution. Therefore, the interrupt response time is the sum of ① through ③ as follows (in Figure 2.6.13):

- ① The interval from the time of the interrupt request until the instruction being executed completes.
- The interval from the start of the next instruction (start of interrupt priority detection) until the end of the instruction being executed at the end of priority detection.
- ③ Time required to execute the INTACK sequence (13 cycles minimum, 15 cycles maximum).

If registers are stored at the beginning of the interrupt service routine, the time required for this operation (context switching time) must also be added. The sum of the interrupt response time and the context switching time is the interrupt delay time (see Figure 2.6.13). This is the time required for the interrupt processing program to start after an interrupt request occurs. The interrupt delay time is expressed by the following equation.

Interrupt delay time=(time required to execute instruction 1) + (time required to execute instruction 2) -  $0.5\phi$  + (INTACK sequence interval) + (context switching time)



#### [Precautions when using interrupts]

1. When the INTi interrupt is used in level sense mode, the INTi interrupt request bit functions as a status bit which indicates whether the INTi pin level is valid or invalid. It is set to "1" while valid and to "0" while invalid. After an interrupt is accepted, the interrupt request bit remains set to "1" while valid level is supplied to the INTi pin.

The interrupt request is not retained when changing from valid level to invalid level if no interrupt is generated during valid level. Figure 2.6.14 shows the INTi interrupt during level sense mode.

If the level of the  $\overline{INT_i}$  pin is valid (did not change from valid level to invalid level) when returning to the original routine after processing an interrupt, another interrupt is generated as shown in Figure 2.6.15.




Fig. 2.6.14 INTi Interrupt during level sense mode




Fig. 2.6.15 Repeating INTi interrupt (level sense)

# 2.6 Interrupts

2. To change the INTi interrupt from level sense to edge sense, set the INTi interrupt control register in the sequence shown in Figure 2.6.16.

3. To change the INTi interrupt phase, set the INTi interrupt control register in the sequence shown in Fig. 2.6.17.




Fig. 2.6.16 Level/Edge sense switching flow




Fig. 2.6.17 Phase switching flow

## 2.7 Timer A

Timer A consists of five 16-bit timers (timers A0 to A4). External output is the main function of these timers. Timers A0 to A4 operate independently and each can operate in one of four different modes.

#### 2.7.1 Timer A description

Timer Ai (i=0 to 4) has four operating modes as described below. These timers have identical functions except the two-phase pulse signal processing function in event counter mode. The timer I/O pins are shared with ports P5<sub>0</sub> to P5<sub>7</sub>, P6<sub>0</sub>, and P6<sub>1</sub>.

#### •Timer mode

This mode counts the selected internal clock. The counter is decremented by 1 each time a count source (selected clock) is input and a timer Ai interrupt request occurs when the content of the counter reaches  $0000_{16} \rightarrow$  reload value "n" (hereafter referred to as underflow). Gate function (control count operation with the input level to the TAin pin) and pulse output function (output from the TAiout pin, a signal that changes phase each time the counter underflows) are available and can be selected by program.

#### •Event counter mode

This mode counts the external clock input to the TAiN pin. The counter can be incremented (add 1 to the content of the counter with each clock input) or decremented (subtract 1 from the content of the counter with each clock input) by program or with an external signal. In case used as an increment counter, a timer Ai interrupt request occurs when the counter reaches  $FFFF_{16} \rightarrow$  reload value "n" (hereafter referred to as overflow). In case used as a decrement counter, a timer Ai interrupt request occurs when the pulse output function (output from the TAiouT pin, a signal that changes phase each time the counter underflows or overflows) can be selected by program. Timers A2, A3, and A4 also have two-phase pulse signal processing function which controls the counter increment/decrement by a two-phase signal with the phases shifted by 90 degrees.

#### •One-shot pulse mode

In this mode, the timer is driven by an internal or external trigger and "H" level is output from the TAiour pin for an arbitrary interval.

#### •Pulse width modulation (PWM) mode

In this mode, an arbitrary pulse width signal is output repeatedly from the TAiour pin. PWM output is started by an internal or external trigger.

## 2.7.2 Block description

Figure 2.7.1 shows the block diagram of timer Ai. It is followed by the description of timer Ai related registers.




Fig. 2.7.1 Timer Ai block diagram

## (1) Counter and reload register (timer Ai register)

Timer Ai counter and reload register consist of 16 bits. The counter counts the selected count source and its content is decremented by 1 each time a count source is input. In event counter mode, it can also function as an increment counter and the counter is incremented by 1 each time a count source is input. The reload register is used to store the initial value of the counter. The content of the reload register is reloaded into the counter when the counter underflows (or when it overflows in case used as an increment counter in event counter mode).

The content of the counter changes each time a count source is input, but the content of the reload register remains unchanged.

Values are stored in the counter and reload registers by writing to the timer Ai register.

Table 2.7.1 shows the memory allocation of timer Ai register.

The value written in timer Ai register when the timer is not operating is stored in the counter

| Table 2.7.1 | Timer | Ai | register | memory | allocation |
|-------------|-------|----|----------|--------|------------|
|             |       |    |          |        |            |

|                   | High-order byte          |                          |
|-------------------|--------------------------|--------------------------|
| Timer A0 register | Address 47 <sub>16</sub> | Address 4616             |
| Timer A1 register | Address 49 <sub>16</sub> | Address 4816             |
| Timer A2 register | Address 4B <sub>16</sub> | Address 4A <sub>16</sub> |
| Timer A3 register | Address 4D <sub>16</sub> | Address 4C <sub>16</sub> |
| Timer A4 register | Address 4F <sub>16</sub> | Address 4E <sub>16</sub> |

and reload register. The value written in timer Ai register when the timer is operating is stored only in the reload register. In this case, the updated value is transferred to the counter during next reload. If the timer Ai register is read, the result depends on the operating mode. Table 2.7.2 shows results of timer Ai register read and write.

The value of the timer Ai register is undefined at reset. Therefore, the counter and the reload register must be initialized when first using timer Ai.


# Table 2.7.2 Timer Ai register read and write

| Mode                        | Read                       | Write   |  |  |  |
|-----------------------------|----------------------------|---|--|--|--|
| Timer mode                  | Deed times accenting wells | <timer operating=""><br/>Write to reload register</timer> |  |  |  |
| Event counter mode          | Read timer counting value  |   |  |  |  |
| One-shot pulse mode         |                            | <timer halted=""></timer>                                 |  |  |  |
| Pulse width modulation mode | Read undefined value       | Write to reload register and counter                      |  |  |  |

# (2) Count start flag

The count start flag (address 4016) separately controls starting/stopping of each timer. Each bit corresponds to one of the timers.

A count source is input to the counter when this flag is set to "1" and disabled when it is set to "0". Figure 2.7.2 shows the structure of the count start flag.




# Fig. 2.7.2 Count start flag register structure

#### (3) One-shot start flag

The one-shot start flag (address 42<sub>16</sub>) generates a software trigger used in one-shot pulse mode. When a corresponding one-shot start flag to each timer is set to "1" in case software trigger is selected, a software trigger starting one-shot pulse output is generated. Refer to section "2.7.5 One-shot pulse mode" for more information.


Figure 2.7.3 shows the structure of the one-shot start flag.





#### (4) Up-down flag

The up-down flag (address 44<sub>16</sub>) is a register consisting of up-down flags and two-phase pulse signal processing selection bits used in event counter mode. Figure 2.7.4 shows the structure of the up-down flag register followed by a description of each bit.



#### Fig. 2.7.4 Up-down flag register structure

#### •Timer Ai up-down flags (bits 0 to 4)

These flags are valid in event counter mode when the count up-down flag is selected as the increment/ decrement trigger. The counter of the corresponding timer is decremented when this flag is "0" and incremented when it is "1".

#### •Two-phase signal processing selection bits (bits 5 to 7)

In event counter mode, these bits select the two-phase pulse signal processing function which controls the counter using two-phase pulse with their phases shifted by 90 degrees. This bit can be an only written to. The corresponding timer operates with the two-phase pulse signal processing when this bit is set to "1". This bit must be set to "0" when the two-phase pulse signal processing function is not used and in modes other than event counter mode. It is cleared to "0" at reset.

Use LDM and STA instructions to write to this bit. Do not use SEB and CLB instructions.

## (5) Timer Ai mode register

The timer Ai mode register (address 5616 to 5A16) consists of operating mode selection bits, count source selection bits, and timer function selection bits.

Figure 2.7.5 shows the structure of the timer Ai mode register. The operating mode selection bits and count source selection bits are described below. The functions of bits 2 to 5 depend on the operating mode and are described under the description of each operating mode.

# FUNCTIONAL DESCRIPTION

2.7 Timer A

| b7   | b6   | b5    | b4    | b3  | b2      | b1     | b0      | Timer A0 mode register (address 5616)   |
|------|------|-------|-------|-----|---------|--------|---------|---|
| R/W  | R/W  | R/W   | R/W   | R/W | R/W     | R/W    | R/W     | Timer A1 mode register (address 5716)<br>Timer A2 mode register (address 5816)<br>Timer A3 mode register (address 5916)   |
|      |      |       |       |     |         |        |         | Timer A3 mode register (address 5916)<br>Timer A4 mode register (address 5A16)<br>— Operating mode selection bits<br>00 : Timer mode<br>01 : Event counter mode<br>10 : One-shot pulse mode<br>11 : Pulse width modulation (PWM) mode<br>— These bits' functions depend on operating mod                |
| Note | This | rogia | or is |     | d to "" | 0.010" | at rese | <ul> <li>Count source selection bits</li> <li>00 : Clock oscillating frequency divided by 2 (f2)</li> <li>01 : Clock oscillating frequency divided by 16 (f16)</li> <li>10 : Clock oscillating frequency divided by 64 (f64)</li> <li>11 : Clock oscillating frequency divided by 512 (f512)</li> </ul> |

Fig. 2.7.5 Timer Ai mode register structure

#### •Operating mode selection bits (bits 0 and 1)

The operating mode selection bits are used to select the timer operating mode. Table 2.7.3 shows the relationship between the operating mode selection bits and the timer operating modes.

# Table 2.7.3 Relationship between operating mode selec-

|    |    | tion bits and operating mode      |  |  |  |  |  |  |
|----|----|-----------------------------------|--|--|--|--|--|--|
| b1 | b0 | Operating mode                    |  |  |  |  |  |  |
| 0  | 0  | Timer mode                        |  |  |  |  |  |  |
| 0  | 1  | Event counter mode                |  |  |  |  |  |  |
| 1  | 0  | One-shot pulse mode               |  |  |  |  |  |  |
| 1  | 1  | Pulse width modulation (PWM) mode |  |  |  |  |  |  |

### •Count source selection bits (bits 6 and 7)

The count source selection bits are used to select the count source. Table 2.7.4 shows the relationship between the count source selection bits and the timer count sources. These bits are ignored in event counter mode.

#### Table 2.7.4 Relationship between count source selection bits and count sources

| b7 | b6 |   | Input clock to the counter |              |              |  |
|----|----|---|----------------------------|--------------|--------------|--|
| 07 | 00 | Timer count source                                | f(XIN)=8MHz                | f(XIN)=16MHz | f(XIN)=25MHz |  |
| 0  | 0  | Clock oscillating frequency divided by 2 (f2)     | 4MHz                       | 8MHz         | 12.5MHz      |  |
| 0  | 1  | Clock oscillating frequency divided by 16 (f16)   | 500kHz                     | 1MHz         | 1.5625MHz    |  |
| 1  | 0  | Clock oscillating frequency divided by 64 (f64)   | 125kHz                     | 250kHz       | 390.625kHz   |  |
| 1  | 1  | Clock oscillating frequency divided by 512 (f512) | 15625Hz                    | 31250Hz      | 48.8281kHz   |  |

## (6) Timer Ai interrupt control register

The timer Ai interrupt control register (address 75<sup>16</sup> to 79<sup>16</sup>) consists of interrupt priority level selection bits and interrupt request bit. Figure 2.7.6 shows the structure of the timer Ai interrupt control register. The function of each bit is described below. Refer to section "2.6 Interrupts" for more information.

|   | 93 b2 b1 b0<br>/W R/W R/W R/W | Timer A3 interrupt control register (address 7816)         Timer A4 interrupt control register (address 7916)         Interrupt priority selection bits         000 : Level 0 (disable interrupt)         001 : Level 1       Low         010 : Level 2         011 : Level 3         100 : Level 4         Priority         101 : Level 5 |
|---|-------------------------------|--|
|   |                               | 110 : Level 6  |
|   |                               | <ul> <li>Interrupt request bit</li> <li>0 : No interrupt request</li> <li>1 : Interrupt request</li> </ul>   |
| Note: Bits 4 to 7 are undef<br>Bits 0 to 3 are cleare | ÷                             |  |

#### Fig. 2.7.6 Timer Ai interrupt control register structure

#### Interrupt priority level selection bits (bits 0 to 2)

These bits are used to select the interrupt priority level. They should be set to a level between 1 and 7 when using a timer Ai interrupt. When there is an interrupt request, this level is compared with the processor interrupt priority level (IPL) in the processor status register (PS) and an interrupt is allowed only when this level is greater than IPL(interrupt disable flag I must be "0"). Set these bits to "000" to disable only timer Ai interrupt.

#### Interrupt request bit (bit 3)

This bit is set to "1" when a timer Ai interrupt request occurs. The interrupt request bit set to "1" is cleared to "0" when the interrupt request is accepted. This bit can be set or cleared by program.

## (7) Ports P5 and P6 direction registers

The input/output pins of timers A0 to A3 are shared with port P5 and the input/output pins of timer A4 are shared with port P6. When using these ports as timer input pins, the corresponding bit in the direction register must be set to "0" (input mode). When using these ports as timer output pins, these ports function as timer output pins regardless of the content of the direction register.

Figure 2.7.7 shows the relationship between port P5 direction register (address 0D<sub>16</sub>) and port P6 direction register (address 10<sub>16</sub>) with timer pins.




Fig. 2.7.7 Relationship between port P5 and P6 direction registers with timer pins

# 2.7.3 Timer mode [timer Ai mode register bits 1, 0 = "00"]

The timer mode is selected by setting the timer Ai mode register bits 1 and 0 to "00". When this mode is selected, bit 5 of the timer Ai mode register must be set to "0".

Figure 2.7.8 shows the structure of the timer Ai mode register in timer mode.

In timer mode, the selected internal clock is decremented and an interrupt request occurs each time the counter underflows (the content of the counter reaches  $0000_{16} \rightarrow$  reload value "n"). The timer dividing ratio is expressed as follows:

# Timer dividing ratio=1/(n+1)

n: Value set in counter (value between 000016 and FFFF16)

The following functions can be selected with the timer Ai mode register.

# Gate function

Controls count with the input signal to the TAin pin.

# •Pulse output function

Outputs from the TAiout pin, a signal that changes phase each time the counter underflows.

# (1) Timer mode operation

First, select the operating mode, pulse output function, gate function, and count source with the timer Ai mode register. Next, write a value "n" ("n" =  $0000_{16}$  to FFFF<sub>16</sub>) in the timer Ai register to specify the timer dividing ratio. At the same time, the value "n" is stored in the counter and the reload register.

When the count start flag is set to "1" (count enabled), the selected count source is input to the counter and starts the count operation.

Figure 2.7.9 shows the setting example of the timer mode related registers.

The content of the counter is decremented by 1 each time the count source is input. When the counter underflows, the content of the reload register is loaded into the counter and the interrupt request bit is set to "1".

Count operation continues in this manner. The interrupt request occurs and the interrupt request bit is set to "1" each time the counter underflows. Therefore, an interrupt request occurs at every "n+1" count of the count source. Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information. The interrupt request bit remains "1" set until the interrupt is accepted or it is cleared by program.




Fig. 2.7.9 Setting example of the timer mode related registers

The content of the counter can be read at any time by reading the content of the timer Ai register, but the content of the reload register can not be read. In order to change the timer dividing ratio while the timer is operating, a 16-bit update value must be written simultaneously in the timer Ai register. This value is stored in the reload register, and loaded into the counter next time the counter underflows after writing to timer Ai register.

Figure 2.7.10 shows the timer mode operation diagram (without pulse output or gate function).

# FUNCTIONAL DESCRIPTION

# 2.7 Timer A




Fig. 2.7.8 Timer Ai mode register structure in timer mode

# FUNCTIONAL DESCRIPTION

2.7 Timer A




Fig. 2.7.10 Timer mode operation diagram (without pulse output or gate function)

#### [Selection Function]

Program selectable gate function and pulse output function are described below. These functions can be used together.

#### Gate function

The gate function is selected by setting the gate function selection bits of the timer Ai mode register to "10" or "11". The gate function controls the starting and stopping of the timer count by the level of the signal input to the TAi<sub>N</sub> pin. Table 2.7.5 shows the relationship between the gate function selection bits and the count effective level.

When using the gate function, the corresponding port direction register to the TAi<sub>IN</sub> pin must be set to "0" for input mode.

| Table 275   | Relationshin | hotwoon | aten | function | solaction | hit and | effective level |
|-------------|--------------|---------|------|----------|-----------|---------|-----------------|
| Table 2.7.5 | neiationsnip | Detween | yale | runction | Selection | Dit anu | enecuve level   |

|   | Gate fu<br>selection |    | Effective level                                    |
|---|----------------------|----|--|
| - | b4                   | b3 |  |
|   | 1                    | 0  | Count while the input level to the TAin pin is "L" |
|   | 1                    | 1  | Count while the input level to the TAin pin is "H" |

When the gate function is selected, counting is performed when count source is input to the counter while the TAi<sub>IN</sub> pin is at effective level and the count start flag is "1". No count source is input and the count stops while the input level is not effective. The content of the counter is preserved when the TAi<sub>IN</sub> pin input level changes from effective to non-effective. Therefore, counting can resume when the input level returns to an effective level.

The pulse width of the TAin pin input signal during count interval and count halt interval must be at least 2 cycles of the selected count source.

Figure 2.7.11 shows the timer operation example when the gate function is selected.




Fig. 2.7.11 Timer operation example when the gate function is selected

### •Pulse output function

The pulse output function is selected by setting the pulse output function selection bit to "1". When the pulse output function is selected, a signal that changes phase each time the counter underflows is output from the TAiouT pin. The TAiouT pin is shared with ports P5 and P6. When the pulse output function is selected, the corresponding port is forced to output mode and functions as the TAiouT pin regardless of the content of the port direction register. It can be used as a programmable I/O port once the pulse output function selection bit is set to "0".

"L" level is output from the TAiout pin while the count start flag is "0" and count disabled. Therefore, the initial level of the output pulse is always "L".

Figure 2.7.12 shows the timer operation example when the pulse output function is selected.




Fig. 2.7.12 Timer operation example when the pulse output function is selected

# [Precautions when using the timer mode]

1. The value of the counter while operating can be read at any timing by reading the timer Ai register. However, if it is read at the reload timing shown in Figure 2.7.13, "FFFF16" is returned instead of the reload value. The reload value is returned if it is read after the timer Ai register is set and before the count source is input and count started.




Fig. 2.7.13 Reading the timer Ai register

## 2.7.4 Event counter mode [timer Ai mode register bits 1, 0 = "01"]

The event counter mode is selected by setting the timer Ai mode register bit 1 to "0" and bit 0 to "1". When this mode is selected, bit 5 of the timer Ai mode register must be set to "0". Figure 2.7.14 shows the structure of the timer Ai mode register in event counter mode.

In event counter mode, the external clock input to the TAi<sub>IN</sub> pin is counted. The counter can be either an increment counter or a decrement counter according to the up-down flag or the input level to the TAiour pin. Figure 2.7.15 shows the structure of the up-down flag register.

In increment counter, an interrupt request occurs when the counter overflows (the content of the counter reaches  $FFFF_{16} \rightarrow$  reload value "n"). In decrement counter, an interrupt request occurs when the counter underflows (the content of the counter reaches  $0000_{16} \rightarrow$  reload value "n"). The timer dividing ratio is expressed as follows:

#### Increment counter Timer dividing ratio=1/(n+1)

## ●Decrement counter Timer dividing ratio=1/(FFFF<sub>16</sub>-n+1)

n: Value set in counter (value between 000016 and FFFF16)

In addition, in this mode, the pulse output function and two-phase pulse signal processing function can be selected by program. Two-phase pulse signal output processing function is available only with timers A2, A3, and A4.


#### •Pulse output function

A pulse that changes phase is output from the TAiout pin each time the counter underflows (decrement counter) or overflows (increment counter).

#### •Two-phase pulse signal processing function (timers A2 to A4)

Whether to increment or decrement the counter is selected by using two signals with phase shifted 90 degrees.

# FUNCTIONAL DESCRIPTION



## Fig. 2.7.14 Timer Ai mode register structure in event counter mode

| b7 b6 b5 b4 b3 b2 b1 b0   |   |
|---|---|
| W         W         R/W         R/W | Up-down flag (address 4416)   |
|   | Timer A0 up-down flag<br>Timer A1 up-down flag<br>Timer A2 up-down flag<br>Timer A3 up-down flag<br>Timer A4 up-down flag<br>0 : Decrement count<br>1 : Increment count   |
| 1   | Timer A2 two-phase signal processing selection bit<br>Timer A3 two-phase signal processing selection bit<br>Timer A4 two-phase signal processing selection bit<br>0 : Two-phase pulse signal processing disable<br>1 : Two-phase pulse signal processing enable |

Fig. 2.7.15 Up-down flag register structure

#### (1) Event counter mode operation

First, select the operating mode, count polarity, pulse output function, and up-down switching factor with the timer Ai mode register. Next, write a value "n" ("n" =  $0000_{16}$  to FFFF<sub>16</sub>) in the timer Ai register to specify the timer dividing ratio. At the same time, the value "n" is stored in the counter and the reload register. Also set the port direction register bit corresponding to the TAi<sub>N</sub> pin to "0" (input mode). When the count start flag is set to "1" (count enabled), the external clock input to the TAi<sub>N</sub> pin is input to the counter. The counter operates at the falling edge (when the count polarity selection bit is "0") or rising edge (when the count polarity selection bit is "1") of the input clock.

Whether to increment or decrement the counter can be selected with the up-down flag or the level of the input signal to the TAiout pin. The content of the up-down flag is used if the up-down switching factor selection bit is "0", and the level of the input signal to the TAiout pin is used if it is "1". Figure 2.7.16 shows the setting example of the event counter mode related registers.

•When using the content of the up-down flag The counter is decremented when the corresponding bit to the up-down flag is set to "0", and incremented when it is set to "1".

•When using the input signal to TAiour pin The counter is decremented when the input level to the TAiour pin is "L", and incremented when it is "H". The TAiour pin is shared with port pins. Therefore, the direction register of the corresponding port pin must be set to "0" (input mode) when the input level of the TAiour pin is used to control increment/decrement.

The pulse output function described later cannot be used when the input level to the TAiout pin is used to control increment/decrement.




Fig. 2.7.16 Setting example of the event counter mode related registers

The count direction can be changed while counting. The count direction changes when the next effective edge of the count source is input after the content of the up-down flag changes if the up-down flag is used for up-down switching factor, and after the input level to the TAiouT pin changes if the input signal to the TAiouT pin is used for up-down switching factor.

Count operation continues and the counter underflows (decrement count) or overflows (increment count) at which time an interrupt request occurs and an interrupt request bit is set to "1". Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information. The interrupt request bit remains "1" set until the interrupt is accepted or it is cleared by program.

The content of the counter can be read at any time by reading the content of timer Ai register, but the content of the reload register cannot be read. In order to change the timer dividing ratio while the timer is operating, a 16-bit update value must be written simultaneously in the timer Ai register. This value is stored in the reload register, and loaded into the counter next time the counter underflows after writing to timer Ai register.

Figure 2.7.17 shows the event counter mode operation diagram (without pulse output or two-phase pulse signal processing function).




Fig. 2.7.17 Event counter mode operation diagram (when up-down switching factor selection bit is "0")

## [Selection Function]

Pulse output function and two-phase pulse signal processing function can be selected by program. However, only timers A2, A3, and A4 can use the two-phase pulse signal processing function. The pulse output function and the two-phase pulse signal processing function both use the TAiour pin. Therefore, only one of these functions can be used at any one time.

## •Pulse output function

Pulse output function is selected when the pulse output function selection bit is set to "1". When this function is selected, a signal that changes phase each time the content of the counter underflows (decrement count) or overflows (increment count) is output from the TAiout pin.

The TAiout pin is shared with ports P5 and P6. When the pulse output function is selected, the corresponding port is forced to output mode and functions as the TAiout pin regardless of the content of the port direction register. It can be used as a programmable I/O port once the pulse output function selection bit is set to "0".

"L" level is output from the TAiout pin while the count start flag is "0" and count disabled. Therefore, the initial level of the output pulse is always "L".

## Two-phase pulse signal processing function

Two-phase pulse signal processing function is selected for timers A2 to A4 when the two-phase signal processing function selection bit is set to "1". When this function is selected, set the pulse output function selection bit to "0", the count polarity selection bit to "0", and the up-down selection bit to "1". Figure 2.7.18 shows the timer Aj mode register (j=2 to 4) when two-phase pulse signal processing function is selected.

The TAjout pin is used in input mode and the corresponding port direction register bit must be set to "0".

| _ | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |                                   |
|---|----|----|----|----|----|----|----|----|-----------------------------------|
|   | ×  | ×  | 0  | 1  | 0  | 0  | 0  | 1  | Timer Aj mode register (j=2 to 4) |
| L |    |    |    |    |    |    | 1  | I  | — May be "0" or "1"               |

Fig. 2.7.18 Timer Aj mode register (j=2 to 4) when two-phase pulse signal processing function is selected

A timer with two-phase pulse signal processing function selected controls the counter by a two-phase pulse with phase shifted by 90 degrees. There are two types of two-phase pulse signal processing operation; one for timers A2 and A3 and another for timer A4 (quadruple processing).

## <Timers A2 and A3>

The counter is incremented when the rising edge is input to the TAk<sub>IN</sub> (k=2, 3) pin and decremented when the falling edge is input to the TAk<sub>IN</sub> pin after the level of the TAk<sub>OUT</sub> pin changes from "L" to "H". (See Figure 2.7.19)

#### <Timer A4>

The counter is incremented at every rising and falling edge of the TA4out and the TA4iN pins when a phase related pulse with the rising edge input to the TA4iN pin is input after the level of the TA4out pin changes from "L" to "H".

The counter is decremented at every rising and falling edge of the TA4out and the TA4iN pins when a phase related pulse with the falling edge input to the TA4out pin is input after the level of the TA4iN pin changes from "H" to "L". (See Fig. 2.7.20)




Fig. 2.7.19 Timers A2 and A3 two-phase pulse signal processing operation




Fig. 2.7.20 Timer A4 two-phase pulse signal processing operation (quadruple processing)

# FUNCTIONAL DESCRIPTION

## [Precautions when using event counter mode]

 The value of the counter while operating can be read at any timing by reading the timer Ai register. However, if it is read at the reload timing shown in Figure 2.7.21, "FFFF16" is returned at underflow and "000016" is returned at overflow instead of the reload value. The reload value is returned if it is read after the timer Ai register is set and before the count source is input and count started.




Fig. 2.7.21 Reading the timer Ai register

- 2. All of the following functions uses the TAiour pin. Only one of these functions can be selected for each timer at any one time.
  - Count control using input signal to TAiout pin
  - •Pulse output function
  - •Two-phase pulse signal processing function (timers A2 to A4)
- 3. The phase difference of the two-phase pulse used for two-phase pulse processing function (input clocks to TAiout and TAin pins) must be the characteristics shown in Figure 2.7.22.




Fig. 2.7.22 The characteristics of the two-phase pulse signal

## 2.7.5 One-shot pulse mode [timer Ai mode register bits 1, 0 = "10"]

The one-shot pulse mode is selected by setting the timer Ai mode register bit 1 to "1" and bit 0 to "0". When this mode is selected, the timer Ai mode register bit 5 must be set to "0" and bit 2 must be set to "1". Figure 2.7.23 shows the structure of the timer Ai mode register in one-shot pulse mode.

In one-shot pulse mode, "H" level is output for an arbitrary interval from the TAiouT pin after a trigger. The trigger can be either an internal trigger generated by writing "1" into the one-shot start flag shown in Figure 2.7.24 or an external trigger generated by the effective edge of the input signal to the TAiN pin. Counting starts with a trigger and at the same time, "H" level is output from the TAioUT pin. The content of the counter is decremented by 1 each time a count source is input. When the content of the counter reaches "000116"  $\rightarrow$  reload value "n", the output level from the TAioUT pin changes to "L" and counting stops. At this point, an interrupt request is occurs.

The width of the output pulse ("H" level width) can be expressed as follows:


#### Output pulse width = n/fi [s]


fi: Selected count source frequency

n: Value set in counter

(000016 to FFFF16 during count halted) (000116 to FFFF16 during count operating)

# FUNCTIONAL DESCRIPTION








Fig. 2.7.24 One-shot start flag register structure

## (1) One-shot pulse mode operation

First select the operating mode, trigger occurrence factor, and count source with the timer Ai mode register. The TAiour pin starts to output "L" level when one-shot pulse mode is selected with the operating mode selection bits. Next, write a value "n" ("n"= 000016 to FFFF16) in the timer Ai register to set the output pulse width. At this point, "n" is stored in the counter and the reload register. Count is enabled when the count start flag is set to "1", and then count starts when a trigger occurs. If bit 4 of the timer Ai mode register is "0", an internal trigger is generated by setting the corresponding bit to each timer in the one-shot start flag to "1". If bit 4 is "1" and bit 3 is "0", a trigger is generated at the falling edge of the TAiN pin input signal and if bit 4 is "1" and bit 3 is "1", a trigger is generated at the rising edge of the TAIN pin input signal. When using an external trigger, the corresponding port direction register bit to the TAIN pin must be set to "0" (input mode).

Figure 2.7.25 shows the setting example of the one-shot pulse mode related registers.




Fig. 2.7.25 Setting example of the one-shot pulse mode related registers

When triggered, counting starts and "H" level is output from the TAiout pin. (However, if the timer Ai register contains " $0000_{16}$ ", the TAiout pin level remains at "L" and counting does not start.) The counter is decremented by 1 each time a count source is input. When the content of the counter reaches  $0001_{16} \rightarrow$  "n", the TAiout pin level changes to "L" and counting stops. The "H" level width of the output pulse from the TAiout pin is (count source cycle) x n.

An interrupt request occurs and the interrupt request bit is set to "1" when the TAiout pin level changes from "H" to "L". Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information. The interrupt request bit remains "1" set until the interrupt is accepted or it is cleared by program.

If a value is written in the timer Ai register while the counter is operating ("H" level is output from the TAiout pin), this value is only set in the reload register. It is loaded into the counter at the next reload timing. Values other than 000016 can be written while the counter is operating.

If the value of timer Ai register is read, the result is undefined.

Figure 2.7.26 shows the one-shot pulse mode operation diagram (when external trigger is selected).




Fig. 2.7.26 One-shot pulse mode operation (when external trigger is selected)

The counter stops after completing one cycle of output, and repeats the same operation when the next trigger occurs. When the count start flag is "0" (count disabled), "L" level is output from the TAiout pin. Therefore, an arbitrary pulse width can be generated by setting a value in the timer Ai register before setting the count start flag to "1".

If another trigger is generated while counting, the content of the reload register is transferred to the counter and decrement continues from that value. In this case, the TAiout pin level becomes "L" at n+1 count after the trigger. The content of the reload register is transferred to the counter only when a trigger occurs while counting. At least one cycle of the timer count source should elapse before retriggering.

#### [Precautions when using one-shot pulse mode]

- 1. If the count start flag is set to "0" while counting, counting stops and the output level of the TAiouτ pin becomes "L". At the same time an interrupt request occurs and the interrupt request bit is set to "1".
- 2. Values between 000116 and FFFF16 can be written in the timer Ai register while the counter is operating ("H" level is output from the TAiout pin).
- 3. When external trigger is selected, there may be a time lag between the time the effective edge is input to TA<sub>IIN</sub> pin and the time the trigger is generated. This is because the input signal to the TA<sub>IIN</sub> pin is not synchronized with the internal operating clock.
- 4. When the operating mode is switched from timer mode or event counter mode to one-shot pulse mode, the interrupt request bit in timer Ai interrupt control register is set to "1". Clear the interrupt request bit to "0" after switching modes when using timer Ai interrupt or the interrupt request bit in one-shot pulse mode.

## 2.7.6 Pulse width modulation (PWM) mode [timer Ai mode register bits 1, 0 = "11"]

Pulse width modulation mode (hereafter referred to as PWM) is selected and timer Ai functions as a pulse width modulator when timer Ai mode register bits 1, 0 are set to "11". When this mode is selected, bit 2 of the timer Ai mode register must be set to "1". Figure 2.7.27 shows the structure of the timer Ai mode register in PWM mode.

In PWM mode, an arbitrary pulse width signal is output continuously from the TAiour pin. A 16-bit PWM mode or an 8-bit PWM mode can be selected by program.

#### @16-bit PWM mode

The counter functions as a 16-bit pulse width modulator.

#### ●8-bit PWM mode


The reload register and the counter are both divided into 8-bit halves. The high-order 8 bits of the counter function as a pulse width modulator and the low-order 8 bits function as a prescaler.

The trigger is either an internal trigger generated when the count start flag shown in Figure 2.7.28 is set to "1" or an external trigger generated when the effective edge signal is input to the TAin pin with the count start flag set to "1". When a trigger occurs, the pulse width modulator starts and pulses are output from the TAiour pin.

An interrupt request occurs and the interrupt request bit is set to "1" each time the level of the output pulse changes from "H" to "L",.

When the pulse width modulator starts operation with a trigger, the next trigger is not accepted (pulses are output continuously).


| b7  | b6  | b5  | b4  | b3  | b2  | b1  | b0  |   |
|-----|-----|-----|-----|-----|-----|-----|-----|---|
| R/W | Count start flag (address 4016)   |
|     |     |     |     |     |     |     |     | <ul> <li>Timer A0 count start flag</li> <li>Timer A1 count start flag</li> <li>Timer A2 count start flag</li> <li>Timer A3 count start flag</li> <li>Timer A4 count start flag</li> <li>In case of selecting an internal trigger, the internal</li> </ul> |
|     |     |     |     |     |     |     |     | trigger is generated when this flag is set to "1".  |
|     |     | L   |     |     |     |     |     | <ul> <li>Timer B0 count start flag</li> </ul>   |
|     | L   |     |     |     |     |     |     | Timer B1 count start flag   |
|     |     |     |     |     |     |     |     | Timer B2 count start flag   |



# FUNCTIONAL DESCRIPTION

# 2.7 Timer A

| b7 b6 | b5 | b4 | b3 | b2<br>1 | b1 | b0 | Timer Ai mode register (in PWM mode)  |
|-------|----|----|----|---------|----|----|---|
|       |    |    |    |         |    |    | <ul> <li>Operating mode selection bits <ol> <li>PWM mode</li> </ol> </li> <li>Fix this bit to "1".</li> </ul> <li>Trigger selection bits <ol> <li>V: Writing operation to the one-shot start flag <ol> <li>TAIN pin functions as normal I/O port)</li> </ol> </li> <li>10 : Falling edge of the input signal to TAIN pin <ol> <li>Rising edge of the input signal to TAIN pin <ol> <li>Rising edge of the input signal to TAIN pin </li></ol> </li> <li>16/8-bit PWM mode selection bit</li> </ol></li></ol></li> |
|       |    |    |    |         |    |    | 0 : 16-bit PWM mode<br>1 : 8-bit PWM mode   |
| L     |    |    |    |         |    |    | <ul> <li>Count source selection bits</li> <li>00 : Clock oscillating frequency divided by 2 (f2)</li> <li>01 : Clock oscillating frequency divided by 16 (f16)</li> <li>10 : Clock oscillating frequency divided by 64 (f64)</li> <li>11 : Clock oscillating frequency divided by 512 (f512)</li> </ul>   |



#### (1) PWM mode operation

First, select the operating mode, trigger occurrence factor, 16/8-bit PWM mode, and count source with the timer Ai mode register. The TAiouT pin outputs "L" level when PWM mode is selected with the operating mode selection bits. Next, write an arbitrary value "n" in the timer Ai register to set the output pulse width. At this point, "n" is set in the counter and the reload register. Then when a trigger is generated, the pulse width modulator starts and pulses are output from the TAiouT pin. When the timer Ai mode register bit 4 is "0", an internal trigger occurs each time the corresponding bit to each timer in the count start flag is set to "1". If bit 4 is "1" and bit 3 is "0", the trigger occurs at the falling edge of the input signal to the TAiN pin. If bit 4 is "1" and bit 3 is "1", the trigger occurs at the rising edge of the input signal. When using an external trigger, set the corresponding port direction register to the TAiN pin to "0" (input mode).

A pulse width modulator continuously outputs pulses when it starts operation. An interrupt request occurs and the interrupt request bit is set to "1" each time the level of the output signal changes from "H" to "L". Interrupts must be enabled before they can be use. See "2.6 Interrupts" for more information. The interrupt request bit remains "1" set until an interrupt request is accepted or it is cleared by program.

If a value is written in the timer Ai register while the counter is operating, the value is set only in the reload register. It is loaded in the counter next time the level of the output pulse changes from "L" to "H".

If the value of the timer Ai register is read, the result is undefined.

The 16-bit PWM mode and 8-bit PWM mode operations are described below.

## [16-bit PWM mode]

16-bit PWM mode is selected when the 16/8-bit PWM mode selection bit is set to "0". In this mode, the cycle and width of the output pulse from the TAiour pin can be expressed as follows:

```
Output pulse cycle = (1/f_i) \times (2^{16}-1) [s]
Output pulse "H" width = (1/f_i) \times n [s]
```

fi: Frequency of selected count source [Hz]

n: Value set in counter

(value between 000016 and FFFE16)

Figure 2.7.29 shows an example of an output waveform in 16-bit PWM mode. An interrupt request occurs and the interrupt request bit is set to "1" each time the level of the output pulse signal changes from "H" to "L".

The "H" width of the output pulse can be changed while the pulse width modulator is operating (outputting the pulse signal) by writing a value in the timer Ai register. This value is written in the reload register and loaded into the counter next time the level of the output pulse changes from "L" to "H". Therefore, the pulse width changes from the pulse following the pulse being output when the value was written.




Fig. 2.7.29 16-bit PWM mode output waveform example

#### [8-bit PWM mode]

8-bit PWM mode is selected when the 16/8-bit PWM mode selection bit is set to "1". In this mode, the reload register and the counter are divided into 8-bit halves. The high-order 8 bits of the counter function as an 8-bit pulse width modulator and the low-order 8 bits function as a prescaler.

The prescalar counts the clock selected with the count source selection bit. The prescalar is decremented and an underflow signal is generated when its content reaches  $00_{16} \rightarrow \text{mm}^{\text{m}}$  ("m" = value set in low-order 8 bits of the reload register). The content of the reload register is loaded into the prescalar and counting continues. The pulse width modulator (high-order 8 bits of the counter) counts the underflow signal generated by the prescalar. The cycle and width of the pulse output from the TAiout pin can be expressed as follows:

Output pulse cycle =  $(1/f_i) \times (m+1) \times (2^8-1)$  [s] Output pulse "H" width =  $(1/f_i) \times (m+1) \times n$  [s]

- f: Frequency of selected count source [Hz]
- n: Value in the high-order 8 bits of the counter (Value between 0016 and FE16)
- m: Value in the low-order 8 bits of the counter (Value between 0016 and FF16)

# 2.7 Timer A

Figure 2.7.30 shows an output waveform example in 8-bit PWM mode. In 8-bit PWM mode, pulse output starts at the set pulse cycle after "L" level with the width equal to the "H" level of the set pulse is output. The "H" width of the output pulse can be changed while the pulse width modulator is operating (outputting the pulse signal) by writing a value in the timer Ai register. This value is written in the reload register and loaded into the counter next time the level of the output pulse changes from "L" to "H". Therefore, the pulse width changes from the pulse following the pulse being output when the value was written.




Fig. 2.7.30 8-bit PWM mode output waveform example

#### [Precautions when using PWM mode]

1. When the operating mode is switched from timer mode or event counter mode to PWM mode, the interrupt request bit in timer Ai interrupt control register is set to "1". Clear the interrupt request bit to "0" after switching modes when using timer Ai interrupt or the interrupt request bit in PWM mode.

#### 2.8 Timer B

Timer B consists of three 16-bit timers (timers B0 to B2). Timers B0 to B2 operate independently and each can operate in one of three different modes.

#### 2.8.1 Timer B description

Timer Bi (i= 0 to 2) has three operating modes as described below. These timers have identical functions. The input pins (TBin) of these timers are shared with ports  $P6_5$  to  $6_7$ .

#### •Timer mode

This mode counts the selected internal clock. The counter is decremented by 1 each time a count source (selected clock) is input and a timer Bi interrupt request occurs when the content of the counter reaches  $0000_{16} \rightarrow$  reload value "n" (hereafter referred to as underflow).

#### •Event counter mode

This mode counts the external clock input to the TBi<sub>N</sub> pin. The counter is decremented by 1 each time a clock is input and a Timer Bi interrupt request occurs when the counter underflows.

#### •Pulse period/pulse width measurement mode

In this mode, the period or the pulse width of the input signal to the TBin pin is measured.

#### 2.8.2 Block description

Figure 2.8.1 shows the block diagram of timer Bi. It is followed by the description of the timer Bi related registers.




Fig. 2.8.1 Timer Bi block diagram

# (1) Counter and reload register (timer Bi register)

Timer Bi counter and reload register consist of 16 bits. The counter counts the selected count source. In timer mode and event counter mode, the content of the counter is decremented by 1 each time a count source is input. The reload register is used to store the initial value of the counter. The content of the counter changes each time a count source is input to the counter, but the content of the reload register remains unchanged. The content of the reload register is reloaded into the counter when the counter underflows. A value is set in the counter and the reload register by writing a value in the timer Bi register.

In pulse period/pulse width measurement mode, the content of the counter is incremented by 1 each time a count source is input to the counter. The result of measuring the pulse signal is transferred to the reload register. Table 2.8.1 shows the memory allocation of the timer Bi register.

| Table 2.8.1 | Timer | Bi | register | memory | allocation |
|-------------|-------|----|----------|--------|------------|
|             |       |    |          |        |            |

| Timer Bi register | High-order byte | Low-order byte |
|-------------------|-----------------|----------------|
| Timer B0 register | Address 5116    | Address 5016   |
| Timer B1 register |                 | Address 5216   |
| Timer B2 register | Address 5516    | Address 5416   |


In timer mode and event counter mode, the value written in the timer Bi register while the timer is not operating is stored in the counter and the reload register. The value written in the timer Bi register while the timer is operating is stored only in the reload register. In this case, the updated value is transferred to the counter during the next reload. When the timer Bi register is read, the counting value is read. When the timer Bi register is read, the pulse width measurement mode, the pulse width or the pulse period measurement result is read.

The value of the timer Bi register is undefined at reset. Therefore, the counter and the reload register must first be initialized when using timer Bi in timer or event counter mode.

## (2) Count start flag

The count start flag (address 4016) separately controls starting/stopping of each timer. Each bit corresponds to one of the timers.

A count source is input to the counter when this flag is "1", and disabled when it is set to "0". Figure 2.8.2 shows the structure of the count start flag.






# (3) Timer Bi mode register

The timer Bi mode register (address 5B<sub>16</sub> to 5D<sub>16</sub>) consists of operating mode selection bits, overflow flag, and count source selection bits.

Figure 2.8.3 shows the structure of the timer Bi mode register. The operating mode selection bits, overflow flag, and count source selection bits are described below. The function of bits 2 and 3 depend on the operating mode and are described under the description of each operating mode.



## Fig. 2.8.3 Timer Bi mode register structure

•Operating mode selection bits (bits 0 and 1)

The operating mode selection bits are used to select the timer operating mode. Table 2.8.2 shows the relationship between the operating mode selection bits and the timer operating modes.

### Table 2.8.2 Relationship between operating mode selection bits and operating modes

| b1 | b0 | Operating mode                            |  |  |  |  |  |
|----|----|---|--|--|--|--|--|
| 0  | 0  | Timer mode                                |  |  |  |  |  |
| 0  | 1  | Event counter mode                        |  |  |  |  |  |
| 1  | 0  | Pulse period/pulse width measurement mode |  |  |  |  |  |

•Timer Bi overflow flag (bit 5)

The timer Bi overflow flag is set to "1" when the counter underflows in timer mode or event counter mode. In pulse period/pulse width measurement mode, it is set to "1" when the content of the counter reaches  $FFFF_{16} \rightarrow 0000_{16}$ .

This bit is set to "1" at reset and cleared to "0" when a value is written in the timer Bi mode register.

•Count source selection bits (bits 6 and 7)


The count source selection bits are used to select the count source. Table 2.8.3 shows the relationship between the count source selection bits and the timer count source. These bits are ignored in event counter mode.

#### Table 2.8.3 Relationship between count source selection bits and count sources

| b7 | hG | Timer count source                                | Input clock to the counter |              |              |  |
|----|----|---|----------------------------|--------------|--------------|--|
| 07 | 00 |   | f(Xin)=8MHz                | f(XIN)=16MHz | f(Xin)=25MHz |  |
| 0  | 0  | Clock oscillating frequency divided by 2 (f2)     | 4MHz                       | 8MHz         | 12.5MHz      |  |
| 0  | 1  | Clock oscillating frequency divided by 16 (f16)   | 500kHz                     | 1MHz         | 1.5625MHz    |  |
| 1  | 0  | Clock oscillating frequency divided by 64 (f64)   | 125kHz                     | 250kHz       | 390.625kHz   |  |
| 1  | 1  | Clock oscillating frequency divided by 512 (f512) | 15625Hz                    | 31250Hz      | 48.8281kHz   |  |

## (4) Timer Bi interrupt control register

The timer Bi interrupt control register (address 7A<sub>16</sub> to 7C<sub>16</sub>) consists of interrupt priority level selection bits and interrupt request bit. Figure 2.8.4 shows the structure of the timer Bi interrupt control register. The function of each bit is described below. Refer to section "2.6 Interrupts" for more information.



## Fig. 2.8.4 Timer Bi interrupt control register structure

#### Interrupt priority level selection bits (bits 0 to 2)

These bits are used to select the interrupt priority level. They should be set to a level between 1 and 7 when using timer Bi interrupt. When there is an interrupt request, this level is compared with the processor interrupt priority level (IPL) in the processor status register (PS) and an interrupt is allowed only when this level is greater than IPL (interrupt disable flag I must be "0"). Set these bits to "000" (level 0) to disable only timer Bi interrupt.

#### Interrupt request bit (bit 3)

This bit is set to "1" when a timer Bi interrupt request occurs. The interrupt request bit set to "1" is cleared to "0" when the interrupt request is accepted. This bit can be set or cleared by program.

# (5) Port P6 direction register

pins.

Timers B0 to B2 input pins are shared with port P6. When using these ports as timer input pins, the corresponding bit in the direction register must be set to "0" (input mode). Figure 2.8.5 shows the relationship between the port P6 direction register (address 10<sub>16</sub>) and the timer

b7 b6 b5 b3 b2 b1 b0 b4 R/W R/W R/W R/W R/W R/W R/W R/W Port P6 direction register (address 1016) - TA4OUT pin TA4IN pin INTo pin INT1 pin INT<sub>2</sub> pin TB0IN pin TB1IN pin TB2IN pin Note: This register is cleared to "0016" at reset. Fig. 2.8.5 Relationship between port P6 direction register and timer pins

## 2.8.3 Timer mode [timer Bi mode register bits 1, 0 = "00"]

Timer mode is selected by setting the timer Bi mode register bits 1 and 0 to "00". Figure 2.8.6 shows the structure of the timer Bi mode register in timer mode.

In timer mode, the selected internal clock is decremented and an interrupt request occurs each time the counter underflows (the content of the counter reaches  $0000_{16} \rightarrow$  reload value "n"). The timer dividing ratio is expressed as follows:

Timer dividing ratio = 1/(n+1)

n: Value set in counter (value between 000016 and FFFF16)




Fig. 2.8.6 Timer Bi mode register structure in timer mode

## (1) Timer mode operation


First, select the operating mode and count source with the timer Bi mode register. Next, write an value "n" ("n"=000016 to FFFF16) in the timer Bi register to specify the timer dividing ratio. At the same time, the value "n" is stored in the counter and the reload register.

When the count start flag is set to "1" (count enabled), the selected count source is input to the counter and starts the count operation.

Figure 2.8.7 shows the setting example of the timer mode related registers.

The content of the counter is decremented by 1 each time the count source is input. When the counter underflows, the content of the reload register is loaded in the counter and the interrupt request bit is set to "1". At the same time, the timer Bi overflow flag is set to "1". Count operation continues in this manner. The interrupt request occurs and the interrupt request bit is set to "1" each time the counter underflows. Therefore, an interrupt request occurs at every "n+1" count of the count source. Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information. The interrupt request bit remains "1" set until the interrupt is accepted or it is cleared by program.

The content of the counter can be read at any time by reading the content of the timer Bi register, but the content of the reload register can not be read. In order to change the timer dividing ratio while the timer is operating, a 16-bit



lated registers

update value must be written simultaneously in the timer Bi register. This value is stored in the reload register and loaded in the counter next time the counter underflows after writing to timer Bi register. Figure 2.8.8 shows the timer mode operation diagram.




Fig. 2.8.8 Timer mode operation diagram

## 2.8.4 Event counter mode [timer Bi mode register bits 1, 0 = "01"]


The event counter mode is selected by setting the timer Bi mode register bit 1 to "0" and bit 0 to "1". When this mode is selected, the timer Bi mode register bits 6 and 7 are ignored. Figure 2.8.9 shows the structure of the timer Bi mode register in event counter mode.

In event counter mode, the input external clock to the TBi<sub>N</sub> pin is counted. The counter is decremented each time a effective edge is input and an interrupt request occurs when the counter underflows (the content of the counter reaches  $0000_{16} \rightarrow$  reload value "n").

The timer dividing ratio is expressed as follows:

Timer dividing ratio = 1/(n+1)

n: Value set in counter (value between 000016 and FFFF16)



## Fig. 2.8.9 Timer Bi mode register structure in event counter mode

## (1) Event counter mode operation

First, select the operating mode and the effective edge of the count source with the timer Bi mode register. Next, write a value "n" ("n"=000016 to FFFF16) in the timer Bi register specity the timer dividing ratio. At the same time, the value "n" is stored in the counter and the reload register. Also, set the corresponding port P6 direction register bit to TBiN pin to "0" (input mode). When the count start flag is set to "1" (count enabled), the effective edge of the input signal to TBiN pin is detected and count operation starts.

Table 2.8.4 shows the relationship between the count polarity selection bits and the effective edge of the count. Figure 2.8.10 shows the setting example of the event counter mode related registers.

# Table 2.8.4 Relationship between count polarity selection bits and effective edge

| b3 | b2 | Count effective edge         |
|----|----|------------------------------|
| 0  | 0  | Falling edge of input signal |
| 0  | 1  | Rising edge of input signal  |
| 1  | 0  | Both edges of input signal   |

The content of the counter is decremented by 1 each time an effective edge is detected. When the counter underflows, the content of the reload register is loaded in the counter and the interrupt request bit is set to "1". At the same time, the timer Bi overflow flag is set to "1". The count operation continues in this manner and an interrupt request occurs and the interrupt request bit is set to "1" each time the counter underflows.

counter underflows. Therefore, a timer Bi interrupt request occurs at every "n+1" count of the count source. Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information. The interrupt request bit remains "1" set until the interrupt is accepted or it is cleared by program.

The content of the counter can be read at any time by reading the content of timer Bi register, but the content of the reload register can not be read.

In order to change the timer dividing ratio while the timer is operating, a 16-bit update value must be written simultaneously in the timer Bi register. This value is stored in the reload register and loaded in the counter next time the counter underflows after writing to timer Bi register.

The operation in event counter mode is identical to that of the timer mode except that an external clock input to the TBiN pin is counted. Refer to "Fig. 2.8.8 Timer mode operation diagram" about an operation diagram.




Fig. 2.8.10 Setting example of the event counter mode related registers

## 2.8.5 Pulse period/pulse width measurement mode [timer Bi mode register bits 1, 0="10"]

The pulse period/pulse width measurement mode is selected by setting the timer Bi mode register bit 1 to "1" and bit 0 to "0". The difference between pulse period measurement and pulse width measurement is the effective edge of the input signal determining the count term.

## •Pulse period measurement

Pulse period is measured by counting during the period between the falling edge and the next falling edge or between the rising edge and the next rising edge of the input signal to the TBiN pin.

### •Pulse width measurement

Pulse width is measured by counting during the period between the falling edge and the next rising edge or between the rising edge and the next falling edge of the input signal to the TBin pin.

Figure 2.8.11 shows the structure of the timer Bi mode register in pulse period/pulse width measurement mode.

### (1) Pulse period /pulse width measurement mode description

First, select the operating mode, whether to measure the pulse period or width, and count source with the timer Bi mode register. Set the corresponding port P6 direction register bit to  $TBi_{N}$  pin to "0" (input mode). When the count start flag is set to "1" (count enabled), the selected count source is input to the counter and count operation starts. The counter is incremented by 1 each time a count source is input.

The content of the counter is transferred to the reload register when an effective edge is input to the TBi<sub>N</sub> pin. Then the counter is cleared to  $0000_{16}$ . The count operation continues and the content of the counter is transferred to the reload register again when the next effective edge is input to the TBi<sub>N</sub> pin. Then the counter is cleared to  $0000_{16}$ . At the same time, an interrupt request occurs and the interrupt request bit is set to "1". The measured result can be obtained by reading the timer Bi register because the content of the reload register is read. An interrupt request does not occur at the first effective edge after setting the count start flag to "1".

The interval between the falling edge and the rising edge or between the rising edge and the falling edge of the input signal to the TBiN pin must be at least 2 cycles of the count source. When measuring the pulse width of a signal other than 50% duty, whether the result is "H" level width or "L" level width must be determined with program.

Table 2.8.5 shows the relationship between measurement mode selection bits and measured intervals.


| b3 | b2 | Measurement mode | Measured intervals   |
|----|----|------------------|--|
| 0  | 0  | Dulas period     | Between the falling edge and the falling edge of the input signal                              |
| 0  | 1  | Pulse period     | Between the rising edge and the rising edge of the input signal                                |
| 1  | 0  | Pulse width      | Between the falling edge and the rising edge, and between the rising edge and the falling edge |

#### Table 2.8.5 Relationship between measurement mode selection bits and measured intervals

In this mode, an interrupt request also occurs when the content of the counter reaches  $FFFF_{16} \rightarrow 0000_{16}$  in addition to the effective edge. When an overflow occurs, the timer Bi overflow flag is set to "1". Therefore, the cause of interrupt must be determined in the interrupt service routine by checking the timer Bi overflow flag.

Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information. The interrupt request bit remains "1" set until the interrupt is accepted or it is cleared by program.

Figure 2.8.12 shows the pulse period/pulse width measurement mode operation diagram in pulse period measurement mode. Figure 2.8.13 shows the pulse period/pulse width measurement mode operation diagram in pulse width measurement mode.



# 2.8 Timer B




Fig. 2.8.12 Pulse period/pulse width measurement mode operation diagram in pulse period measurement mode




Fig. 2.8.13 Pulse period/pulse width measurement mode operation diagram in pulse width measurement mode

## [Precaution when using the timer B]

 The value of the counter while operating in timer mode or event counter mode can be read at any time by reading the timer Bi register. However, if it is read at the reload timing shown in Figure 2.8.14, "FFFF16" is returned instead of the reload value. The reload value is returned if it is read after the timer Bi register is set and before the count source is input and count started.




Fig. 2.8.14 Reading the timer Bi register

 Interrupt request occurs by two factors in pulse period/pulse width measurement mode. These interrupts use the same interrupt vector address of timer Bi. Two factors are follows.

•Completing the measurement of the pulse period/pulse width •Overflow of the counter

## 2.9 Serial I/O

Serial I/O consists of UART0 and UART1 that have same functions. These serial I/O can operate either as clock synchronous serial I/O port or asynchronous serial I/O (UART) port.

## 2.9.1 Serial I/O description

UART0 and UART1 can operate either as clock synchronous serial I/O port or asynchronous serial I/O (UART) port. These two serial I/O ports are independent, but have identical functions. Each serial I/O port has a transfer clock generation timer (baud rate generator referred to BRG) and can be set a variety of data transfer rate.

Figure 2.9.1 shows the serial I/O operating modes.

Each serial I/O has four operating modes. The following modes are available:

### Clock synchronous serial I/O

In this mode, both the transmission side and receiving side use the same clock to transfer data. The data (character) length is 8 bits.

## ●7-bit UART


In this mode, the data is transferred at an arbitrary rate and data format. The data (character) length is 7 bits.

### ●8-bit UART

This mode is identical to 7-bit UART except that the data length is 8 bits.

#### ●9-bit UART

This mode is identical to 7-bit UART except that the data length is 9 bits.



## Fig. 2.9.1 Serial I/O operating modes

## 2.9.2 Block description

Figure 2.9.2 shows the block diagram of serial I/O. The function of each related registers are described below.




Fig. 2.9.2 Serial I/O block diagram

## (1) UARTi transmit/receive mode register(i=0, 1)

The UART0 transmit/receive mode register(address 30<sub>16</sub>) and the UART1 transmit/receive mode register(address 38<sub>16</sub>) consist of bits to set serial I/O modes, transfer format. Figure 2.9.3 shows the structure of the UART1 transmit/receive mode register.

| b7  | b6    | b5       | b4     | b3      | b2   | b1     | b0  |  |
|-----|-------|----------|--------|---------|--|--------|-----|--|
| R/W | R/W   | R/W      | R/W    | R/W     | R/W  | R/W    | R/W | UART0 transmit/receive mode register(address 3016)<br>UART1 transmit/receive mode register(address 3816)   |
|     |       |          |        |         |  |        |     | <ul> <li>Serial I/O mode selection bits</li> <li>000 : Programmable I/O pin (Serial I/O prohibited)</li> <li>001 : Clock synchronous serial I/O</li> <li>100 : 7-bit UART</li> <li>101 : 8-bit UART</li> <li>110 : 9-bit UART</li> </ul> |
|     |       |          |        |         |  |        |     | <ul> <li>Internal/External clock selection bit</li> <li>0 : Internal clock</li> <li>1 : External clock</li> </ul>  |
|     |       |          | L      |         | <u>.                                    </u> |        |     | <ul> <li>Stop bit length selection bit (in UART mode)</li> <li>0 : One stop bit</li> <li>1 : Two stop bits</li> </ul>  |
|     |       |          |        |         |  |        |     | <ul> <li>Odd/Even parity selection bit (in UART mode)</li> <li>0 : Odd parity</li> <li>1 : Even parity</li> </ul>  |
|     | L     |          |        |         |  |        |     | <ul> <li>Parity enable bit (in UART mode)</li> <li>0 : Parity disabled</li> <li>1 : Parity enabled</li> </ul>  |
| L   |       | <u> </u> |        |         |  |        |     | <ul> <li>Sleep function selection bit (in UART mode)</li> <li>0 : Sleep function disabled</li> <li>1 : Sleep function enabled</li> </ul>   |
|     | Bit 7 | must     | be set | t to "0 | " whe  | n usin |     | ous mode.<br>k synchronous mode.   |

Fig. 2.9.3 UARTi transmit/receive mode register structure

## •Serial I/O mode selection bits (bits 0 to 2)

These bits are used to select serial I/O modes.

Table 2.9.1 shows the relationship between the serial I/O mode selection bits and serial I/O modes. When bits 2 to 0 are set to "000", serial I/O is disabled and ports P8<sub>0</sub> to P8<sub>3</sub>, and P8<sub>4</sub> to P8<sub>7</sub> function as programmable I/O ports. When one of the serial I/O modes is selected, port P8 has the function shown in Table 2.9.2 and loses its programmable I/O port function (except for some pins in UART mode).

Table 2.9.1 Relationship between serial I/O mode selection bits and serial I/O modes

| b2 | b1 | b0 | Serial I/O mode selection bits               |
|----|----|----|--|
| 0  | 0  | 0  | Programmable I/O pin (Serial I/O prohibited) |
| 0  | 0  | 1  | Clock synchronous serial I/O                 |
| 0  | 1  | 0  | Not available                                |
| 0  | 1  | 1  | Not available                                |
| 1  | 0  | 0  | 7-bit UART                                   |
| 1  | 0  | 1  | 8-bit UART                                   |
| 1  | 1  | 0  | 9-bit UART                                   |
| 1  | 1  | 1  | Not available                                |

| Table 2.9.2 Function of port P8 when serial I/O is sel | lected |
|--|--------|
|--|--------|

| Using UART0 | Using UART1 | Function                                      |
|-------------|-------------|---|
| P80         | P8₄         | CTS/RTS (transmission control signal I/O pin) |
| P81         | P8₅         | CLK (transfer clock I/O pin) (Note 1)         |
| P82         | P86         | RxD (serial data input pin)                   |
| P8₃         | P87         | TxD (serial data output pin) (Note 2)         |

Note 1 : This depends on the internal/external clock selection bit as follows:

When external clock is selected : Clock input pin

When internal clock is selected :•Clock output pin in clock synchronous mode •Normal I/O port in UART mode

Note 2 :TxD pin starts to output "H" level when one of serial I/O modes is selected.

## Internal/external clock selection bit (bit 3)

#### [Clock synchronous mode]

This bit is used to select either an internal clock or an external clock as the synchronous clock (shift clock) for data transfer.

When this bit is set to "0" to select an internal clock, the divided clock by 2 which the later described baud rate generator (BRG) generates is used as the shift clock. In addition, the CLKi pin becomes the output pin and the shift clock is output from this pin.

When this bit is set to "1" to select an external clock, the CLKi pin becomes the input pin and data transfer is synchronized with the clock input to this pin.

## [UART mode]

This bit is used to select either an internal clock or an external clock as the input to the BRG which is described later.

When this bit is set to "0" to select an internal clock, the clock selected with the BRG count source selection bit in the UARTi transmit/receive control register 0 becomes the BRG input clock. In this case, the CLKi pin( ports  $P8_1$ ,  $P8_5$ ) can be used as a programmable I/O pin.

When this bit is set to "1" to select an external clock, the CLKi pin becomes the clock input pin and the clock input to this pin becomes the BRG input clock.

### •Stop bit length selection bit (bit 4)

## [Clock synchronous mode]

This bit is ignored. It can be either "0" or "1".

#### [UART mode]

This bit is used to select between 1 and 2 bits as the stop bit to indicate the end of data.

1 stop bit is selected when this bit is "0". 2 stop bits are selected when this bit is "1".

#### Odd/even parity selection bit (bit 5)

## [Clock synchronous mode]

This bit is ignored. It can be either "0" or "1".

## [UART mode]

This bit is used to select between even parity and odd parity. Odd parity is selected when this bit is "0", and even parity is selected when this bit is "1".

This bit is valid if the parity enable bit is set to "1" (enabled).

## •Parity enable bit (bit 6)

#### [Clock synchronous mode]

This bit is ignored. It can be either "0" or "1".

#### [UART mode]

This bit is used to specify whether to add a parity bit at the end of transmitted data or to perform parity check of received data. Whether to use odd parity or even parity is specified with bit 5. When this bit is "1", a parity is added at transmitting, or parity check is performed at receiving.

### Sleep function selection bit (bit 7)

[Clock synchronous mode]

This bit must be set to "0".

### [UART mode]

This bit is used to enable or disable the sleep function. If this bit is set to "1" to enable the sleep function, the data is ignored when the most significant bit (MSB) of the received data is "0". This function is used when multiple microcomputers are connected through the serial I/O port. Refer to section "2.9.5 Sleep mode".

## (2) UARTi transmit/receive control register 0

The UART0 transmit/receive control register  $0(address 34_{16})$  and the UART1 transmit/receive control register  $0(address 3C_{16})$  consist of bits to select the BRG count source and CTS/RTS function, and a flag that indicates the UART1 transmission register status. Figure 2.9.4 shows the structure of the UART1 transmit/receive control register 0.

## •BRG count source selection bits (bits 0 and 1)

This bit is used to select the count source of the baud rate generator (BRG) when an internal clock is selected. Table 2.9.3 shows the relationship between the BRG count source selection bits and the count source.

#### Table 2.9.3 Relationship between BRG count source selection bits and count source

| b1 | b0 | BRG count source   |
|----|----|--|
| 0  | 0  | f2 selected which is the oscillating clock f(XIN) divided by 2     |
| 0  | 1  | f16 selected which is the oscillating clock f(XIN) divided by 16   |
| 1  | 0  | f64 selected which is the oscillating clock f(XIN) divided by 64   |
| 1  | 1  | f512 selected which is the oscillating clock f(XIN) divided by 512 |

### •CTS/RTS function selection bit (bit 2)

This bit is used to select CTS and RTS function. Port P8o functions as CTS/RTS pin for UARTO, P84 as CTS/RTS pin for UART1.

When this bit is "0",  $\overline{\text{CTS}}$  function is selected. Port P8<sub>0</sub> or P8<sub>4</sub> becomes the  $\overline{\text{CTS}}$  input pin. This pin must be at "L" level in order for transmission to start.

When this bit is "1", RTS function is selected. port P80 or P84 becomes the RTS output pin. "H" level is output when receive is disabled (the receive enable bit in UARTi transmit/receive control register 1 is "0"). "L" level is output when receive is enabled (the receive enable bit is "1"). It returns to "H" level when receive starts.

## Ttransmission register empty flag (bit 3)

This flag is set to "0" when the content of UARTi transmission buffer register is transferred to the UARTi transmission register. It is set to "1" when transmission completes and the UARTi transmission register becomes empty.

| b7 b6 b5 b4 b3  | 3 b2   | b1     | b0     |  |  |  |  |  |
|---|--|--------|--------|--|--|--|--|--|
| R   | R/W  | R/W    | R/W    | UART0 transmit/receive control register 0 (address 3416)<br>UART1 transmit/receive control register 0 (address 3C16) |  |  |  |  |
|   | ļ  |        |        | <ul> <li>BRG count source selection bits</li> </ul>  |  |  |  |  |
|   |  |        |        | 00 : f2 selected   |  |  |  |  |
|   |  |        |        | 01 : f <sub>16</sub> selected  |  |  |  |  |
|   |  |        |        | 10 : f64 selected  |  |  |  |  |
| •   |  |        |        | 11 : f512 selected   |  |  |  |  |
|   | L_   |        |        | <ul> <li>CTS/RTS function selection bit</li> </ul>   |  |  |  |  |
|   |  |        |        | 0 : CTS function selected  |  |  |  |  |
|   |  |        |        | 1 : RTS function selected  |  |  |  |  |
| L   |  |        |        | <ul> <li>Transmission register empty flag</li> </ul>   |  |  |  |  |
|   |  |        |        | 0 : Data in transmission register (transmitting)   |  |  |  |  |
|   | 1 : No data in transmission register (transmit complete) |        |        |  |  |  |  |  |
|   | Note : Bit 3 is a read-only bit and set to "1" at reset. |        |        |  |  |  |  |  |
| Bits 0 to 2 are cleared to "0" at reset.<br>Bits 4 to 7 are undefined at reading. |  |        |        |  |  |  |  |  |
| Fig. 2.9.4 UARTi transmit/rece  | eive con   | trol r | egiste | r 0 structure  |  |  |  |  |

## (3) UARTi transmit/receive control register 1

The UART0 transmit/receive control register 1(address 35<sub>16</sub>) and the UART1 transmit/receive control register 1(address 3D<sub>16</sub>) consist of serial I/O enable bits, serial I/O status flags, and serial I/O error flags. Figure 2.9.5 shows the structure of the UARTi transmit/receive control register 1.

| 7              | <u>6 b5</u>                 | b4                       | b3           | b2                            | b1     | b0      |  |
|----------------|-----------------------------|--------------------------|--------------|-------------------------------|--------|---------|--|
|                | RR                          | R                        | R            | R/W                           | R      | R/W     | UART0 transmit/receive control register 1 (address 3516)<br>UART1 transmit/receive control register 1 (address 3D16) |
|                |                             |                          |              |                               |        |         | Transmit enable bit  |
|                |                             |                          |              |                               |        |         | 0 : Transmission disable   |
|                |                             |                          |              |                               |        |         | 1 : Transmission enable  |
|                |                             |                          |              |                               |        |         |  |
|                |                             |                          |              |                               |        |         | <ul> <li>Transmission buffer empty flag</li> </ul>   |
|                |                             |                          |              |                               |        |         | 0 : Data in transmission buffer register   |
|                |                             |                          |              |                               |        |         | 1 : No data in transmission buffer register  |
|                |                             |                          |              | L                             |        |         | Receive enable bit   |
|                |                             |                          |              |                               |        |         | 0 : Receive disable  |
|                |                             |                          |              |                               |        |         | 1 : Receive enable   |
|                |                             |                          |              |                               |        |         | Receive completion flag  |
|                |                             |                          |              |                               |        |         | 0 : No data in receive buffer register   |
|                |                             |                          |              |                               |        |         | 1 : Data in receive buffer register  |
|                |                             |                          |              |                               |        |         | - Overrun error flag   |
|                |                             |                          |              |                               |        |         | 0 : No overrun error   |
|                |                             |                          |              |                               |        |         | 1 : Overrun error  |
|                |                             |                          | - <u>.</u>   |                               |        |         | <ul> <li>Framing error flag (in UART mode)</li> </ul>  |
|                |                             |                          |              |                               |        |         | 0 : No framing error   |
|                |                             |                          |              |                               |        |         | 1 : Framing error  |
|                |                             |                          |              |                               |        |         | <ul> <li>Parity error flag (in UART mode)</li> </ul>   |
|                |                             |                          |              |                               |        |         | 0 : No parity error  |
|                |                             |                          |              |                               |        |         | 1 : Parity error   |
|                |                             |                          |              |                               |        |         | Error sum flag (in UART mode)  |
|                |                             |                          |              |                               |        |         | 0 : No error   |
|                |                             |                          |              |                               |        |         | 1 : Error occurred   |
| Bi<br>Bi<br>Ti | t 0 and bit<br>t 1 is set t | ts 2 t<br>to "1"<br>enat | o7a<br>'atre | re <mark>s</mark> lea<br>set. | ired t | o "0" a | 0 : No error<br>1 : Error occurred   |

Fig. 2.9.5 UARTi transmit/receive control register 1 structure

## Ttransmit enable bit (bit 0)

Serial I/O transmission is enabled when this bit is set to "1". If this bit is set to "0" during transmitting, serial I/O transmission is disabled after the current transmission completes.

## Transmission buffer empty flag (bit 1)

This flag indicates the status of the transmission buffer register. This bit is set to "1" when the content of the transmission buffer register is transferred to the transmission register. This flag is automatically cleared to "0" when data is written in the transmission buffer register.

### •Receive enable bit (bit 2)

Serial I/O reception is enabled when this bit is set to "1". If the RTS function is selected, the RTS pin becomes "L" level when this bit is set to "1".

### •Receive completion flag (bit 3)

This flag is set to "1" when the data in the receive register is transferred to the receive buffer register (receive completion). This flag is cleared to "0" when the low-order byte of the receive buffer register is read or when the receive enable bit is set to "0" (receive disabled).

### Overrun error flag (bit 4)

This flag is set to "1" when receiving of the next data completes and the content of the receive buffer register is updated while there is data remaining in the receive buffer register (before the content of the receive buffer register is read).

This flag is cleared to "0" when the low-order byte of the receive buffer register is read or when the receive enable bit is set to "0" (receive disabled).

## •Framing error flag (bit 5)

[Clock synchronous mode]

This flag is ignored.

### [UART mode]

This flag is set to "1" when the number of stop bits is not the number specified with bit 4 of the UARTi transmit/receive mode register. This flag is cleared to "0" when the low-order byte of the receive buffer register is read or when the receive enable bit is set to "0" (receive disabled).

### Parity error flag (bit 6)

[Clock synchronous mode]

This flag is ignored.

#### [UART mode]

This flag is set to "1" when the parity odd/even is not the one specified. This flag is cleared to "0" when the low-order byte of the receive buffer register is read or when the receive enable bit is set to "0" (receive disabled).

#### •Error sum flag (bit 7) [Clock synchronous mode] This flag is ignored.

#### [UART mode]

This flag is set to "1" when either an overrun error, a framing error, or a parity error occurs. This flag is cleared to "0" when the low-order byte of the receive buffer register is read or when the receive enable bit is set to "0" (receive disabled).

## (4) UARTI transmission register and UARTI transmission buffer register

The UART0 transmission buffer register(address 32<sub>16</sub>, 33<sub>16</sub>) and the UART1 transmission buffer register(address 3A<sub>16</sub>, 3B<sub>16</sub>) are registers to set data output from TxDi pin.

When transmit conditions are satisfied, the transmit data written in the UARTi transmission buffer register is transferred to the UARTi transmission register, and is synchronously transmitted from the TxDi pin with the specified clock.

In clock synchronous mode and 7 or 8-bit UART mode, only the low-order byte of the UARTi transmission buffer register is used. In 9-bit UART mode, bit 8 of the transmit data is written in bit 0 of the high-order byte, and the remaining 0 to 7 bits are written in the low-order byte.

The UARTi transmission buffer register becomes empty after the data is transferred to the UARTi transmission register. Therefore, the next transmit data can be written during transmission.

The content of UARTi transmission buffer register can not be read because it is a write-only register. Figure 2.9.6 shows the block diagram of serial I/O transmission.




Fig. 2.9.6 Serial I/O transmission block diagram

## (5) UARTi receive register and UARTi receive buffer register


The UARTi receive register converts serial data input to the RxDi pin to parallel data. The RxDi pin level is moved bit by bit to the UARTi receive register synchronized with the rising edge of the synchronous clock.

The UART0 receive buffer register(address 3616; 3716) and the UART1 receive buffer register(address 3E16, 3F16) are registers to read the received data. The content of UART1 receive register is automatically transferred to the UART1 receive buffer register when data receive completes.

The contents of the high-order 7 bits of the UARTi receive buffer register are always "0" at reading. The same data as the MSB (most significant bit) of effective receive data can be read from the unused bits of the low-order 9 bits as follows:

- ●D7 and D8 in 7-bit UART mode.
- ●D<sup>®</sup> in 8-bit UART mode and clock synchronous mode.

Note that the content of UARTi receive buffer register will be updated if the next receive data becomes available before the UARTi receive buffer register is read( overrun error occurs). Figure 2.9.7 shows the block diagram of serial I/O receive.



## Fig. 2.9.7 Serial I/O receive block diagram

## (6) UARTi baud rate generator (BRG)

The UART0 baud rate generator (address  $31_{16}$ ) and the UART1 baud rate generator (address  $39_{16}$ ) are timers used exclusively for serial I/O. It is equipped with a reload register and has a 8-bit structure. The BRG divides the input clock by (n+1), where "n" is the value set in the BRG register. This register can contain a value between  $00_{16}$  and FF<sub>16</sub>.

In clock synchronous serial I/O mode, the BRG becomes effective when an internal clock is selected and the BRG output divided by 2 becomes the transmit/receive clock.

In UART mode, the BRG is effective regardless of the clock type and the BRG output divided by 16 becomes the transmit/receive clock.

The content of the BRG register can not be read because it is a write-only register.

Figure 2.9.8 shows the block diagram of shift clock generation.




Fig. 2.9.8 Shift clock generation block diagram

- (7) UARTI transmission interrupt control register and UARTI receive interrupt control register Transmit interrupt and receive interrupt can be used when the serial I/O function is selected. Each interrupt has an interrupt control register. Interrupt control register consists of interrupt priority level selection bits and interrupt request bit. Figure 2.9.9 shows the structure of UARTI transmission interrupt control register and UARTI receive interrupt control register. Refer to section "2.6 Interrupts" for more information.
  - Interrupt priority level selection bits (bits 0 to 2)

These bits are used to select the interrupt priority level. They should be set to a level between 1 and 7 when using serial I/O interrupts. When there is an interrupt request, this level is compared with the processor interrupt priority level (IPL) in the processor status register (PS). The interrupt is allowed only when this level is greater than IPL (interrupt disable flag I must be "0"). Set the corresponding bits to "000" (level 0) to disable an interrupt.

## Interrupt request bit (bit 3)

The transmit interrupt request bit is set to "1" when data is transferred from the UARTi transmission buffer register to the UARTi transmission register for data transmission.

The receive interrupt request bit is set to "1" when data receive completes and data is transferred from the UARTi receive register to the UARTi receive buffer register.

The interrupt request bit set to "1" is cleared to "0" when the interrupt request is accepted. This bit can be set or cleared by program.





Fig. 2.9.9 UARTI transmission interrupt control register and UARTI receive interrupt control register structure

)

## (8) Port P8 direction register

Serial I/O input/output pins are shared with port P8. Port P8 function is selected by the serial I/O mode selection bits of the UARTi transmit/receive mode register. When using port P8 as serial I/O input pins, the corresponding bit in the direction register must be set to "0"(input mode). When using port P8 as serial I/O output pins, it functions as serial I/O output pins regardless of the direction register. Figure 2.9.10 shows the relationship between the port P8 direction register(address 14<sub>16</sub>) and the serial I/O pins.



## 2.9.3 Clock synchronous serial I/O

Table 2.9.4 shows the performance of clock synchronous serial I/O mode.

### Table 2.9.4 Clock synchronous serial I/O description

| Param   | neter | Function  |  |  |
|---|-------|---|--|--|
| Data format   |       | 8 bit fixed, LSB first                              |  |  |
| Transmission speed Internal clock<br>External clock |       | BRG output divided by 2                             |  |  |
|   |       | 2Mbps maximum (at f(XIN)=8MHz)                      |  |  |
|   |       | 4Mbps maximum (at f(XIN)=16MHz)                     |  |  |
|   |       | 5Mbps maximum (at f(XIN)=25MHz)                     |  |  |
| Transmit/receive contr                              | ol    | CTS input or RTS output can be selected by program. |  |  |

## (1) Synchronous clock (shift clock)

The serial I/O data transfer rate is determined by the synchronous clock (shift clock). The M37702 group can select whether to generate this clock internally or to use an external clock. The synchronous clock is generated internally when the UARTi transmit/receive mode register bit 3 is set to "0", and externally when it is set to "1".

In clock synchronous mode, the synchronous clock used for data transfer is generated by activating the transmitter. Therefore, the transmitter must be activated even when performing receive only.

### •Using internal generation clock as synchronous clock

When the internal/external clock selection bit is set to "0", the BRG output divided by 2 is used as the synchronous clock. In this case, the CLKi pin becomes output mode and the transmit/receive synchronous clock is output from the CLKi pin.

The BRG is a serial I/O timer which has a 8-bit structure and is used as a frequency divider to generate the desired frequency. The BRG divides the clock selected with bits 0 and 1 in the UARTi transmit/receive control register 0 by (n+1). The synchronous clock is the divided clock by 2 which has been divided by (n+1) with the BRG. "n" is the value set in the BRG register. It can be set a value between 0016 and FF16.

Synchronous clock frequency ......fi / (2(n+1))

fi: BRG input frequency (i=2, 16, 64, 512)

8 synchronous clocks are generated by activating the transmitter.

## •Using external input clock as synchronous clock

When the internal/external clock selection bit is set to "1", the external clock is used as the synchronous clock.

When an external clock is selected, the clock input to the CLKi pin becomes the synchronous clock. Set the port P8 direction register bit 1(CLK0) and bit 5(CLK1) to "0" to select input mode.

## (2) Serial data transmission

The data transmission method in clock synchronous serial I/O mode is described below.

#### [Setting the control registers]

Set each serial I/O control register for transmission.

#### OUARTi transmit/receive mode register

- •Serial I/O mode selection bits Set the bits 2 to 0 to "001".
- Internal/external clock selection bit
   Select either an internal clock ("0") or an external clock ("1").

•Setting the bit 7 to "0" (disable sleep mode)

#### **OUARTi transmit/receive control register 0**

•BRG count source selection bits

Select the BRG count source with bits 0 and 1 when an internal clock is selected for synchronous clock.

•CTS/RTS function selection bit Set the bit 2 to "0" when using  $\overline{\text{CTS}}$  function, and to "1" when not use.

### •UARTi baud rate generator(BRG)

•Dividing ratio Set the BRG value between 0016 and FF16 when an internal clock is selected for synchronous clock.

## •Port P8 direction register

•Port direction selection bits

Set the corresponding bit to "0" when the  $\overline{\text{CTS}}$  function is selected and an external clock is selected.

## •UARTi transmission interrupt control register

Interrupt priority level selection bits
 When using UARTi transmission interrupt, set the priority level to the level 1 to 7. When not use, set to the level 0.

#### OUARTI transmission buffer register

### Transfer data

Set a transfer data to the low-order byte of UARTi transmission buffer register. The transmission buffer empty flag of UARTi transmit/receive control register 1 is cleared to "0" at the same time.

#### **•**UARTi transmit/receive control register 1

•Transmit enable bit

Set the bit 0 to "1" to enable transmitting.

Figure 2.9.11 shows the setting example of clock synchronous serial I/O related registers at transmitting.

## 2.9 Serial I/O




Fig. 2.9.11 Setting example of clock synchronous serial I/O related registers at transmitting

## [Transmit operation]

The transmission of serial data starts when the following conditions are satisfied :

- Transmission is enabled (the transmit enable bit is "1").
- Transmit data is available in the UARTi transmission buffer register (the transmission buffer empty flag is "0").
- ③ CTSi pin input level is "L".

(Note : This condition is ignored if the CTS function is not selected.)

When the above three (① to ③) conditions are satisfied (two (① and @) if  $\overline{CTS}$  function is not selected), the following operations are performed automatically at the same time :

Transfer the content of UARTi transmission buffer register to the UARTi transmission register. Generate 8 shift clocks.

- •Set the transmission buffer empty flag to "1".
- Clear the transmission register empty flag to "0".

UARTi transmission interrupt request occurs and set the interrupt request bit to "1".

Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information.

The shift clock is input to the transmit control circuit through the CLKi pin. The data in the UARTi transmission register is transmitted bit by bit from the TxDi pin (starting at the low-order bit) at each falling edge of shift clock. When the 1-byte data transmission is completed by the 8 shift clocks, the transmission register empty flag is set to "1". Figure 2.9.12 shows the clock synchronous serial I/O transmit operation.

The synchronous clock is generated continuously if the conditions for the next data are satisfied when the transmission completes. Therefore, to transmit data continuously, the next data must be written in the UARTi transmission buffer register while data is being transmitted (when the transmission register empty flag is "0"). If the conditions to transmit the next data are not satisfied, the synchronous clock halts at "H" level.

Figure 2.9.13 shows the timing diagram of clock synchronous serial I/O at transmitting (internal clock is selected as synchronous clock, CTS function is selected).

2.9 Serial I/O





Fig. 2.9.12 Clock synchronous serial I/O transmit operation



## (3) Serial data receive

The data receive method in clock synchronous serial I/O mode is described below.

### [Setting the control registers]

Set each serial I/O control register for receive.

#### OUARTI transmit/receive mode register

•Serial I/O mode selection bits Set the bits 2 to 0 to "001".

Internal/external clock selection bit
 Select either an internal clock ("0") or an external clock ("1").

•Setting the bit 7 to "0" (disable sleep mode)

#### •UARTi transmit/receive control register 0

BRG count source selection bits

Select the BRG count source with bits 0 and 1 when an internal clock is selected for synchronous clock.

#### •CTS/RTS function selection bit

Set the bit 2 to "1" when using RTS function, and to "0" when not use.

## •UARTi baud rate generator (BRG)

•Dividing ratio

Set the BRG value between 0016 and FF16 when an internal clock is selected for synchronous clock.

#### •Port P8 direction register

•Port direction selection bits

Set the corresponding bit to "0" to the CLKi pin in case that an external clock is selected, and RxDi pin.

## •UARTi receive interrupt control register

•Interrupt priority level selection bits When using UARTi receive interrupt, set the priority level to the level 1 to 7. When not use, set to the level 0.

## •UARTi transmission buffer register

•Dummy data

Set a dummy data to the low-order byte of UARTi transmission buffer register in order to activate a transmitter. The transmission buffer empty flag of UARTi transmit/receive control register 1 is cleared to "0" at the same time.

#### •UARTi transmit/receive control register 1

•Transmit enable bit Set the bit 0 to "1" in order to enable transmitting.

•Receive enable bit

Set the bit 2 to "1" in order to enable receiving.

Figure 2.9.14 shows the setting example of clock synchronous serial I/O related registers at receiving.

2.9 Serial I/O




Fig. 2.9.14 Setting example of clock synchronous serial I/O related registers at receiving

## [Receive operation]


The reception of serial data starts when the following conditions are satisfied :

- 1) Reception is enabled (the receive enable bit is "1").
- ② Transmission is enabled (the transmit enable bit is "1").
- ③ Dummy data is available in the UARTi transmission buffer register (the transmission buffer empty flag is "0").


Serial data receive is enabled by enabling transmission and setting the receive enable bit to "1". When the receive enable bit is set to "1", the  $\overline{\text{RTS}i}$  pin becomes "L" level to indicate externally that the microcomputer is ready to receive serial data (in case that  $\overline{\text{RTS}i}$  function is selected). The transmit and receive timing can be synchronized by connecting the  $\overline{\text{RTS}i}$  output pin to the  $\overline{\text{CTS}i}$  pin on the transmit side. Figure 2.9.15 shows the connecting example of clock synchronous serial I/O.


The RxDi pin level is used to establish the most significant bit of the UARTi receive register at the rising edge of the shift clock ( the clock input to the CLKi pin when an external clock is selected), and the content of the UARTi receive register is shifted by 1 bit to the right. This operation is repeated each time a rising edge is input. When 1-byte data is accumulated in the UARTi receive register after 8 shift clocks, the content of UARTi receive register is transferred to the UARTi receive buffer register. At the same time, the receive completion flag is set to "1". When the receive completion flag is set to "1". UARTi receive interrupt request occurs and the interrupt request bit is set to "1". Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information. The receive completion flag is cleared to "0" when the UARTi receive buffer register is read.

Figure 2.9.16 shows the clock synchronous serial I/O receive operation and Figure 2.9.17 shows the timing diagram at receiving (external clock is selected, RTS function is selected).



# 2.9 Serial I/O








Fig. 2.9.17 Clock synchronous serial I/O timing diagram at receiving (selecting external clock)

## [Precaution during clock synchronous serial I/O receive]

- 1. With clock synchronous serial I/O, shift clocks are generated by operating a transmitter. Therefore, transmission operations must be performed even if only receive is necessary. Also note that dummy data is output from the TxDi pin (transmit pin) during receive.
- 2. In case that an internal clock is selected, a shift clock is generated when the transmit enable bit is set to "1" (transmit enabled) and a dummy data is set in the UARTi transmission buffer register.
- In case that an external clock is selected, a shift clock is generated when the transmit enable bit is set to "1", a dummy data is set in the UARTi transmission buffer register, and external clock is input to the CLKi pin.
- 3. When receiving data continuously, an overrun error occurs and bit 4 (overrun error flag) in the UARTi transmit/receive control register 1 is set to "1" if the next receive data becomes available in the UARTi receive register while the receive completion flag is "1" (before reading the content of the UARTi receive buffer register). In this case, the UARTi receive buffer register contains the next data. Therefore, the transmit and receive programs must make arrangements to re-transmit the previous data when an overrun error occurs.

The interrupt request bit is not set to "1" when an overrun error occurs.

4. When continuously receiving data, a dummy data must be set in the low-order byte of the UARTi transmission buffer register as each receive.

## 2.9.4 Clock asynchronous serial I/O (UART)

Table 2.9.5 shows the serial I/O performance in UART mode.

#### Table 2.9.5 UART description

|                 | Parameter                   | Function   |  |  |
|-----------------|-----------------------------|--|--|--|
| Data format     | Start bit                   | 1 bit  |  |  |
|                 | Data bit (character length) | 7 bits, 8 bits, or 9 bits                            |  |  |
|                 | Parity bit                  | 0 bit or 1 bit (Odd or even can be selected.)        |  |  |
|                 | Stop bit                    | 1 bit or 2 bits                                      |  |  |
| Baud rate       | Internal clock              | BRG output divided by 16                             |  |  |
|                 | External clock              | 125Kbps maximum (f(XIN)=8MHz)                        |  |  |
|                 |                             | 250Kbps maximum (f(XIN)=16MHz)                       |  |  |
|                 |                             | 312.5Kbps maximum (f(XIN)=25MHz)                     |  |  |
| Error detection |                             | 4 types (overrun, parity, framing, error sum)        |  |  |
|                 |                             | (Error sum can be used to check existence of error.) |  |  |

In UART mode, the baud rate<sup>\*1</sup> and the data format must be set beforehand. The setting of the baud rate and the transfer format are described below.

**Baud rate\*1** : Frequency of the clock used for transmission and receive.

#### (1) Transmission rate

The serial data transfer rate is determined by the baud rate. The baud rate is set by the BRG. The BRG is a frequency divider that has 8-bit structure. The BRG input clock can be either an internal clock or an external clock input to the CLKi pin with the internal/external clock selection bit. When an internal clock is selected, 1/2, 1/16, 1/64, or 1/512 of the  $f(X_{IN})$  is selected with the BRG count source selection bits. When an external clock is selected, the clock input to the CLKi pin is input to the BRG.

The clock input to BRG is divided by (n+1) and then by 16 to obtain the baud rate.

Table 2.9.6 shows the baud rate selection table.

If the required baud rate is B (bps), use the following equation to determine the value "n" set in the BRG.

"n" = Fi/(16×B) - 1, where "B"=the required baud rate, "Fi"=the clock frequency input to the BRG

| Table 2.9.6 B | aud rate selec | tion table (1) |            |              |             |
|---------------|----------------|----------------|------------|--------------|-------------|
| Baud ra       | ate (bps)      | f              | (XIN)=8MHz | f            | (Xin)=16MHz |
| Rated         | Actual         | fi             | BRG value  | fi           | BRG value   |
| 75            | 75.12          | f512           | 12 (0C16)  | <b>f</b> 512 | 25 (1916)   |
| 110           | 110.04         | <b>f</b> 64    | 70 (4616)  | f64          | 141 (8D16)  |
| 134.5         | 134.70         | <b>f</b> 64    | 57 (3916)  | f64          | 115 (7316)  |
| 150           | 150.24         | <b>f</b> 64    | 51 (3316)  | f64          | 103 (6716)  |
| 300           | 300.48         | f64            | 25 (1916)  | f64          | 51 (3316)   |
| 600           | 600.96         | <b>f</b> 64    | 12 (0C16)  | <b>f</b> 64  | 25 (1916)   |
| 1200          | 1201.92        | f16            | 25 (1916)  | f16          | 51 (3316)   |
| 2400          | 2403.85        | <b>f</b> 16    | 12 (0C16)  | <b>f</b> 16  | 25 (1916)   |
| 4800          | 4807.69        | f2             | 51 (3316)  | f2           | 103 (6716)  |
| 9600          | 9615.39        | f2             | 25 (1916)  | f2           | 51 (3316)   |
| 19200         | 19230.77       | f2             | 12 (0C16)  | f2           | 25 (1916)   |
| 31250         | 31250.00       | f2             | 7 (0716)   | f2           | 15 (0F16)   |
| 62500         | 62500.00       | f2             | 3 (0316)   | f2           | 7 (0716)    |
| 125000        | 125000.00      | f2             | 1 (0116)   | f2           | 3 (0316)    |
| 250000        | 250000.00      | f2             | 0 (0016)   | f2           | 1 (0116)    |
| 500000        | 500000.00      | f2             |            | f2           | 0 (0016)    |

## Table 2.9.6 Baud rate selection table (1)

## Table 2.9.6 Baud rate selection table (2)

| Baud rate | f(XIN)=20MHz |            |              | f(Xı₀)=25MHz |            |              |
|-----------|--------------|------------|--------------|--------------|------------|--------------|
| (bps)     | fi           | BRG value  | Actual (bps) | fi           | BRG value  | Actual (bps) |
| 150       | <b>f</b> 64  | 129 (8116) | 150.24       | <b>f</b> 64  | 162 (A216) | 149.78       |
| 300       | <b>f</b> 64  | 64 (4016)  | 300.48       | <b>f</b> 64  | 80 (5516)  | 301.41       |
| 600       | <b>f</b> 16  | 129 (8116) | 600.96       | <b>f</b> 16  | 162 (A216) | 599.12       |
| 1200      | <b>f</b> 16  | 64 (4016)  | 1201.92      | f16          | 80 (5516)  | 1205.63      |
| 2400      | f16          | 32 (2016)  | 2367.42      | f16          | 40. (2816) | 2381.86      |
| 4800      | f2           | 129 (8116) | 4807.69      | f2           | 162 (A216) | 4792.94      |
| 9600      | f2           | 64 (4016)  | 9615.38      | f2           | 80 (5516)  | 9645.06      |
| 19200     | f2           | 32 (2016)  | 18939.39     | f2           | 40 (2816)  | 19054.88     |
| 31250     | f2           | 19 (1316)  | 31250.00     | f2           | 24 (1816)  | 31250.00     |

i

## (2) Transfer format

The format of the transfer data is set with the UARTi transmit/receive mode register. Data can be transferred in the following modes shown by Figure 2.9.18.





Fig. 2.9.18 Data format for transfer

# 2.9 Serial I/O

Figure 2.9.19 shows the data format for example and Table 2.9.7 shows the transfer data in UART mode.



## Fig. 2.9.19 Data format example

## Table 2.9.7 Transfer data in UART mode

| Item         | Function  |  |  |  |  |
|--------------|---|--|--|--|--|
| ST           | This bit indicates the start of data transmission. A 1-bit "L" signal is appended in front      |  |  |  |  |
| (Start bit)  | of the transmission data.   |  |  |  |  |
| DATA         | This is the transmission data written in the UARTi transmission buffer register.                |  |  |  |  |
| (Character)  |   |  |  |  |  |
| SP           | This bit appends after the data (or after the parity bit if it is included) to indicate the end |  |  |  |  |
| (Stop bit)   | of transmission. A 1 or 2-bit "H" signal is output as a stop bit.                               |  |  |  |  |
| PAR          | This bit appends to the end of data to improve the reliability of data. This bit is appended    |  |  |  |  |
| (Parity bit) | so that the number of 1s in the data including the parity bit is always even or odd.            |  |  |  |  |

## (3) Serial data transmission

The data transmission method in UART mode is described below.

### [Setting the control registers]

Set each serial I/O control register for transmission.

#### **OUARTI transmit/receive mode register**

•Serial I/O mode selection bits

Select the data length with the bits 0 to 2.

#### Table 2.9.8 Setting of UART mode

| b2 | b1 | b0 | UART operation mode |
|----|----|----|---------------------|
| 1  | 0  | 0  | 7-bit UART mode     |
| 1  | 0  | 1  | 8-bit UART mode     |
| 1  | 1  | 0  | 9-bit UART mode     |

Transfer format

Select stop bit length, parity enable/disable, and odd/even parity if parity is enabled.

•Internal/external clock selection bit Select either an internal clock ("0") or an external clock ("1") as the BRG count source.

•Sleep function selection bit

Set the bit 7 to "1" when enable the sleep function, and to "0" when disable it. (See "2.9.5 Sleep mode" for details of sleep mode.)

#### **©UARTi transmit/receive control register 0**

•BRG count source selection bits Select the BRG count source with bits 0 and 1 when an internal clock is selected for BRG input clock.

•CTS/RTS function selection bit Set the bit 2 to "0" when using CTS function, and to "1" when not use.

## OUARTi baud rate generator(BRG)

•Dividing ratio Set the BRG value between 0016 and FF16.

## Port P8 direction register

•Port direction selection bits

Set the corresponding bit to "0" when the CTS function is selected and an external clock is selected.

#### •UARTi transmission interrupt control register

•Interrupt priority level selection bits

When using UARTi transmission interrupt, set the priority level to the level 1 to 7. When not use, set to the level 0.

## •UARTi transmission buffer register

#### Transfer data

Set a transfer data to the UARTi transmission buffer register. The transmission buffer empty flag of UARTi transmit/receive control register 1 is cleared to "0" at the same time.


#### OUARTI transmit/receive control register 1


Transmit enable bit

Set the bit 0 to "1" to enable transmitting.

### FUNCTIONAL DESCRIPTION

2.9 Serial I/O





#### [Transmit operation]

The only difference between 7-bit UART, 8-bit UART, and 9-bit UART is the length of the transmitted data. The low-order byte of the UARTi transmission buffer register is used for 7-bit and 8-bit UART. The low-order byte and bit 0 of the high-order byte is used for 9-bit UART.

The transmission of serial data starts when the following conditions are satisfied :

- ① Transmission is enabled (the transmit enable bit is "1").
- ② Transmit data is available in the UARTi transmission buffer register (the transmission buffer empty flag is "0").
- ③ CTSi pin input level is "L".

(Note: This condition is ignored if the CTS function is not selected.)

When the above three (① to ③) conditions are satisfied (two (① and ②) if  $\overline{CTS}$  function is not selected), the following operations are performed automatically at the same time :

•Transfer the content of UARTi transmission buffer register to the UARTi transmission register.

Set the transmission buffer empty flag to "1".

•Clear the transmission register empty flag to "0".

OUARTi transmission interrupt request occurs and set the interrupt request bit to "1".

Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information.


Data transmission starts from the TxDi pin when the data is transferred to the UARTi transmission register. When transmission starts, data is output from the TxDi pin in the format specified by the UARTi transmit/receive mode register. The data is output bit by bit in the order;

 $ST \rightarrow DATA(LSB) \rightarrow ... \rightarrow DATA(MSB) \rightarrow PAR \rightarrow SP.$ 

After the stop bit has been output, the transmission register empty flag is set to "1" to indicate that the transmission has completed. If the next data is available when transmission completes, a start bit is generated following the stop bit and the next data is transmitted. In order to continuously transfer data, the next transmission data must be set in the UARTi transmission buffer register during transmitting operations (when the transmission register empty flag is "0"). If the transmit conditions for the next data is not satisfied, "H" level is output from the TxDi pin.

Figure 2.9.21 shows the timing diagram of 8-bit UART at transmitting (with parity, 1 stop bit and  $\overline{CTS}$  function). Figure 2.9.22 shows the timing diagram of 9-bit UART (with 2 stop bits, no parity and no  $\overline{CTS}$  function).

### FUNCTIONAL DESCRIPTION



2.9 Serial I/O

Fig. 2.9.21 8-bit UART timing diagram at transmitting (with parity and 1 stop bit)




Fig. 2.9.22 9-bit UART timing diagram at transmitting (no parity and 2 stop bits)

#### (4) Serial data receive

The data receive method in UART mode is described below.

#### [Setting the control registers]

Set each serial I/O control register for receive.

#### **OUARTi transmit/receive mode register**

Match the format with the transmitting side. •Serial I/O mode selection bits

Select the data length with the bits 0 to 2.

#### Table 2.9.9 Setting of UART mode

| b2 | b1 | b0 | UART operation mode |
|----|----|----|---------------------|
| 1  | 0  | 0  | 7-bit UART mode     |
| 1  | 0  | 1  | 8-bit UART mode     |
| 1  | 1  | 0  | 9-bit UART mode     |

 Transfer format Select stop bit length, parity enable/disable, and odd/even parity if parity is enabled.

Internal/external clock selection bit
 Select either an internal clock ("0") or an external clock ("1") as the BRG count source.

•Sleep function selection bit

Set the bit 7 to "1" when enable the sleep function, and to "0" when disable it. (See "2.9.5 Sleep mode" for details of sleep mode.)

#### **OUARTI** transmit/receive control register 0

•BRG count source selection bits Select the BRG count source with bits 0 and 1 when an internal clock is selected for BRG input clock.

•CTS/ $\overline{\text{RTS}}$  function selection bit Set the bit 2 to "1" when using  $\overline{\text{RTS}}$  function, and to "0" when not use.

#### @UARTi baud rate generator(BRG)

•Dividing ratio Set the BRG value between 0016 and FF16.

#### Port P8 direction register

•Port direction selection bits

Set the corresponding bit to "0" to the TxDi pin and the CLKi pin when an external clock is selected.

#### **©UARTi receive interrupt control register**

Interrupt priority level selection bits
 When using UARTi receive interrupt, set the priority level to the level 1 to 7. When not use, set to the level 0.

#### OUARTI transmit/receive control register 1

Receive enable bit

Set the bit 2 to "1" to enable receiving.

Figure 2.9.23 shows the setting example of UART related registers at receiving.

### FUNCTIONAL DESCRIPTION

2.9 Serial I/O




Fig. 2.9.23 Setting example of UART related registers at receiving

#### [Receive operation] (when using an external clock)

The reception of serial data starts when the following conditions are satisfied :


- ① Reception is enabled (the receive enable bit is "1").
- ② Detect the start bit.


Serial data receive is enabled by setting the receive enable bit to "1". When the receive enable bit is set to "1", the  $\overline{\text{RTS}}$  i pin becomes "L" level to indicate externally that the microcomputer is ready to receive serial data (in case that  $\overline{\text{RTS}}$  function is selected). The transmit and receive timing can be synchronized by connecting the  $\overline{\text{RTS}}$  output pin to the  $\overline{\text{CTS}}$  i pin on the transmit side. Figure 2.9.24 shows the connecting example of UART.

When the RxDi pin detects a start bit, a receive clock is generated and data receive starts. At the same time, the  $\overline{\text{RTS}}$  pin returns to "H" level if  $\overline{\text{RTS}}$  function is selected. The RxDi pin level is used to establish the most significant bit of the UARTi receive register at the rising edge of the receive clock and the content of UARTi receive register is shifted by 1 bit to the right. This operation is repeated to receive the entire data from ST to SP. Then the content of UARTi receive register is transferred to the UARTi receive buffer register. At the same time, the receive completion flag is set to "1". When the receive completion flag is set to "1" by detecting SP, the UARTi receive interrupt request occurs and the interrupt request bit is set to "1". Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information. The receive completion flag is cleared to "0" when the UARTi receive buffer register is read.

Figure 2.9.25 shows the timing diagram of 8-bit UART at receive (no parity, with 1 stop bit and  $\overline{\text{RTS}}$  function).

When receiving data continuously, an overrun error occurs and the bit 4 (overrun error flag) in the UARTi transmit/receive control register 1 is set to "1" if the next receive data becomes available in the UARTi receive register while the receive completion flag is "1" (before reading the content of the UARTi receive buffer register). In this case, the next data is written in the UARTi receive buffer register. Therefore, if an overrun occurs, the transmit and receive programs must make arrangements to re-transmit the data. The interrupt request bit is not set to "1" when an overrun error occurs.





### FUNCTIONAL DESCRIPTION




Fig. 2.9.25 8-bit UART timing diagram at receiving (no parity and 1 stop bit)

#### [Error flag]

During UART mode operation, transfer data errors can be detected using four error flags. These errors are detected when transferring data from the UARTi receive register to the UARTi receive buffer register. The error flags are cleared to "0" when the low-order byte of the UARTi receive buffer register is read or when the receive enable bit is set to "0".

#### Overrun error

An overrun error occurs and the overrun error flag is set to "1" when the next receive data becomes available in the UARTi receive register and transferred to the UARTi receive buffer register while the receive completion flag is "1" (data exists in UARTi receive buffer register), or the next receive data becomes available before the content of the UARTi receive buffer register is read.

#### Framing error

A framing error occurs and the framing error flag is set to "1" when there is insufficient number of stop bits.

#### Parity error

A parity error occurs and the parity error flag is set to "1" when parity checking is enabled and the number of 1s in the data including the parity bit conflicts with the parity specified by the odd/even parity selection bit.

#### Sum error

The error sum flag is set to "1" when either an overrun error, a framing error, or a parity error occurs. The existence of errors can be determined by checking the error sum flag.

#### 2.9.5 Sleep mode

Sleep mode is used for communication between certain microcomputers when multiple microcomputers are connected through serial I/O.

Sleep mode is entered by setting the UARTi transmit/receive mode register bit 7 to "1". In sleep mode, the content of UARTi receive register is not transferred to the UARTi receive buffer register when the most significant bit (MSB: bit 8 if 9-bit UART mode, bit 7 if 8-bit UART mode, and bit 6 if 7-bit UART mode) of the received data is "0". In this case, the receive completion flag and the error flags remain unchanged and no receive interrupt request occurs. Normal receive operation is performed only when the most significant bit of the received data is "1".

The following is a description of sleep mode usage in 8-bit UART mode. The main microcomputer first transmits a data with bit 7 set to "1" and the remaining bits 0 to 6 forming the address of the destination microcomputer. Then all subordinate microcomputers receive the same data. Each subordinate microcomputer checks the received data and sets the sleep function selection bit to "0" if the address matches its own address and to "1" if otherwise. Next the main microcomputer starts transmitting data with bit 7 set to "0". Then only the microcomputer with the sleep function selection bit set to "0" will receive this data. This enables communication between the main microcomputer and a specific subordinate microcomputer. Figure 2.9.26 shows the sleep mode.




Fig. 2.9.26 Sleep mode

#### 2.10 A-D converter

The M37702 has a built-in 8-bit A-D converter that performs successive approximation to convert analog values input from pins  $AN_0 - AN_7$  to digital values.

The A-D converter provides four selectable conversion modes.

#### 2.10.1 A-D converter overview

Table 2.10.1 shows a performance overview of the A-D converter.

| Parameter             | Description  |  |  |
|-----------------------|--|--|--|
| Analog input pin      | 8 pins (AN₀ to AN₂)  |  |  |
|                       | One-shot mode  |  |  |
| A-D conversion mode   | Repeat mode  |  |  |
| A-D conversion mode   | Single sweep mode  |  |  |
|                       | Repeat sweep mode  |  |  |
| A-D conversion method | Successive approximation   |  |  |
| Resolution            | 8 bits   |  |  |
| Absolute accuracy     | ±3LSB  |  |  |
| Conversion speed      | 57 $\phi_{AD}$ cycles $\phi_{AD}$ : A-D converter operating clock (for 1 analog input pin) |  |  |

Table 2.10.1 A-D converter performance overview

The A-D converter provides the following four conversion modes.

- •One-shot mode ......The input voltage to the selected analog input pin is converted. After conversion, the result is stored in the corresponding A-D register and an A-D conversion interrupt request occurs.
- •Repeat mode......The input voltage to the selected analog input pin is repeatedly converted. The results are stored in the corresponding A-D register, but no A-D conversion interrupt request occurs.
- •Single sweep mode......... The analog input pins to be converted can be selected with the A-D sweep pin selection register. The selected pins are converted in the order AN<sub>0</sub>, AN<sub>1</sub>,... and an A-D conversion interrupt request occurs when the last pin is converted. The result is stored in the corresponding A-D register when each pin is converted.
- ●Repeat sweep mode ....... This is similar to single sweep mode except that conversion is repeated in order from the AN₀ pin without an interrupt request after converting the last pin.

#### 2.10.2 Block description

Figure 2.10.1 shows the block diagram of the A-D converter. The A-D converter related registers are described below.






Fig. 2.10.1 A-D converter block diagram

#### (1) A-D control register

The A-D control register ( $1E_{16}$ ) consists of bits that control the A-D converter. Figure 2.10.2 shows the structure of the A-D control register followed by description of each bit.





#### Analog input selection bits (bits 0 to 2)

The analog input selection bits are used to select the analog input pin in one-shot mode and repeat mode. The selected analog input pin remains unchanged when the mode is switched between one-shot mode and repeat mode. These bits are ignored in single sweep mode and repeat sweep mode. If an external trigger is selected with the trigger selection bit (described later), port P77 functions as ADTRG pin and cannot be used as AN7 pin.

Table 2.10.2 shows the relationship between the analog input selection bits and analog input pins.

#### Output A-D mode selection bits (bits 3, 4)

The A-D mode selection bits are used to select one of the four available conversion modes. Table 2.10.3 shows the relationship between the A-D mode selection bits and the conversion modes.

#### Table 2.10.3 Relationship between A-D mode selection bits and conversion modes

| b4 | b3 | A-D conversion mode |
|----|----|---------------------|
| 0  | 0  | One-shot mode       |
| 0  | 1  | Repeat mode         |
| 1  | 0  | Single sweep mode   |
| 1  | 1  | Repeat sweep mode   |

#### OTrigger selection bit (bit 5)

The trigger selection bit is used to select the trigger occurrence factor which start an A-D conversion operation. An internal trigger or an external trigger is available for the trigger. An internal trigger (software trigger) is selected when this bit is "0" and an external trigger (input signal to ADTRG pin) is selected when this bit is "1".

#### <Internal trigger>

A trigger is generated and A-D conversion starts when the A-D conversion start flag (described later) is set to "1".

#### <External trigger>

A trigger is generated when the level of the signal input to the ADTRG pin changes from "H" to "L" (falling edge) while the A-D conversion start flag is "1". When an external trigger is selected, a retrigger is available during A-D conversion. In this case, the conversion is repeated from the beginning. The AD<sub>TRG</sub> pin is shared with the AN<sub>7</sub> (port P7<sub>7</sub>) pin. Therefore, the AN<sub>7</sub> pin cannot be used as analog input pin when an external trigger is selected.

When an external trigger is selected in each A-D conversion mode, the port P7 direction register bit 7 must be set to "0" (input mode).

Table 2.10.2 Relationship between analog input pin selection hits and analog input nins

| b2 | b1 | b0 | Analog input pin             |
|----|----|----|------------------------------|
| 0  | 0  | 0  | ANo pin selected             |
| 0  | 0  | 1  | AN1 pin selected             |
| 0  | 1  | 0  | AN <sub>2</sub> pin selected |
| 0  | 1  | 1  | AN <sub>3</sub> pin selected |
| 1  | 0  | 0  | AN4 pin selected             |
| 1  | 0  | 1  | AN₅ pin selected             |
| 1  | 1  | 0  | AN6 pin selected             |
| 1  | 1  | 1  | AN7 pin selected             |

#### ●A-D conversion start flag (bit 6)

The A-D conversion start flag is used to start or stop A-D conversion.

#### <Internal trigger>

An internal trigger is generated and A-D conversion starts when the A-D conversion start flag is set to "1". A-D conversion stops when it is cleared to "0". This bit is automatically cleared after A-D conversion in one-shot mode and single sweep mode. It is not cleared in other modes and conversion continues until it is cleared to "0".

#### <External trigger>

The A-D conversion start flag must be set to "1" before the falling edge is input to the ADTRG pin. If external trigger is selected, this flag is not cleared to "0" after conversion.

#### •A-D conversion frequency selection flag (bit 7)

This flag is used to select the A-D converter operating frequency ( $\phi_{AD}$ ). When this flag is "0", the clock frequency f(X<sub>IN</sub>) divided by 8 is selected. When this flag is "1", the clock frequency f(X<sub>IN</sub>) divided by 4 is selected.

In one-shot mode and repeat mode, A-D conversion completes after 57 x  $\phi_{AD}$  cycles from the beginning of A-D conversion. In single sweep and repeat sweep mode, A-D conversion completes after 57 x number of selected pins x  $\phi_{AD}$  cycles from the beginning of A-D conversion.

The A-D converter operating clock  $\phi_{AD}$  during A-D conversion must be no less than 250kHz because the comparator in the A-D conversion circuit consists of capacity coupling amplifiers.

Table 2.10.4 shows the relationship between the A-D conversion frequency selection flag and the A-D converter operating clock and conversion time.

#### Table 2.10.4 Relationship between A-D conversion frequency selection flag and the A-D converter operating clock and conversion time

| A-D frequency sele | ction flag   | "0"                                       | "1"                                       |
|--------------------|--------------|---|---|
| A-D converter oper | ating clock  | $\phi_{\rm AD} = \frac{f(X_{\rm IN})}{8}$ | $\phi_{\rm AD} = \frac{f(X_{\rm IN})}{4}$ |
| Conversion time    | f(XIN)=8MHz  | 57.0 μs                                   | 28.5 μs                                   |
| (Note)             | f(Xin)=16MHz | 28.5 μs                                   | 14.25 μs                                  |
|                    | f(XIN)=25MHz | 18.24 μs                                  | 9.12 μs                                   |


Note. Conversion time per one analog input pin

#### (2) A-D register i (i=0 to 7)

The A-D registers (address 20<sub>16</sub> to 2E<sub>16</sub>) are 8-bit read only registers. The conversion results (content of successive approximation register) are stored in these registers. Each A-D register corresponds to an analog input pin. The content of the A-D register can be read during A-D conversion. However, if the A-D register corresponding to the analog input being converted is read, the previous conversion result is obtained.

Table 2.10.5 shows the relationship between the analog input pin and A-D register and Figure 2.10.3 shows the structure of A-D register.

| Analog input pin    | Register containing the result | Address |
|---------------------|--------------------------------|---------|
| AN₀ pin             | A-D register 0                 | 2016    |
| AN1 pin             | A-D register 1                 | 2216    |
| AN <sub>2</sub> pin | A-D register 2                 | 2416    |
| AN₃ pin             | A-D register 3                 | 2616    |
| AN₄ pin             | A-D register 4                 | 2816    |
| AN₅ pin             | A-D register 5                 | 2A16    |
| AN6 pin             | A-D register 6                 | 2C16    |
| AN <sub>7</sub> pin | A-D register 7                 | 2E16    |



#### Fig. 2.10.3 A-D register i structure

#### (3) Comparator and successive approximation register

The compare reference voltage  $V_{ref}$  and analog input voltage  $V_{IN}$  are compared for bits 7 to 0 of successive approximation register and the result is set in each bit. Comparison starts from bit 7 and the contents of this register (conversion result) is transferred to A-D register after comparing bit 0. The content of the successive approximation register changes according to the comparison result of each bit. Therefore, the compare reference voltage  $V_{ref}$  also changes according to the content of the successive approximation register. The analog input voltage  $V_{IN}$  is selected by the decoder (refer to section "2.10.3 Successive approximation conversion").

#### (4) A-D conversion interrupt control register

The A-D conversion interrupt control register (address 70<sub>16</sub>) consists of interrupt priority selection bits and interrupt request bit. Figure 2.10.4 shows the structure of the A-D conversion interrupt control register. Refer to section "2.6 Interrupts" for more information concerning interrupts.




Fig. 2.10.4 A-D conversion interrupt control register structure

#### Interrupt priority selection bits (bits 0 to 2)

These bits are used to select the interrupt priority level. They should be set to a level between 1 and 7 when using an A-D conversion interrupt. When there is an interrupt request, this level is compared with the processor interrupt priority level (IPL) in the processor status register (PS) and an interrupt is allowed only when this level is greater than IPL (interrupt disable flag I must be "0"). Set these bits to "000" to disable only A-D conversion interrupt.

#### Interrupt request bit (bit 3)

This bit is set to "1" when an A-D conversion interrupt request occurs. The interrupt request bit set to "1" is cleared to "0" when the interrupt request is accepted. This bit can be set or cleared by program.

#### (5) Port P7 direction register

The analog input pin is shared with port P7. When using these ports as analog input pins or using port P77 as external trigger input pin, the corresponding bit in the port P7 direction register must be set to "0" (input mode).

Figure 2.10.5 shows the relationship between the port P7 direction register (11<sub>16</sub>) and analog input pins.




Fig. 2.10.5 Relationship between port P7 direction register and analog input pin

#### 2.10.3 Successive approximation conversion

A-D conversion starts when an internal or external trigger is generated.

A-D conversion is performed by successive approximation. When A-D conversion starts, the following operations are performed to convert analog values to digital values.

Initialization of successive approximation register The successive approximation register is cleared to "0016".

②Setting the most significant bit (bit 7)

The successive approximation register bit 7 is set to "1". Then the reference voltage  $V_{ref}$  is compared with the input voltage  $V_{N}$  and bit 7 changes as follows:

Unchanged if  $V_{ref} < V_{IN}$ Cleared to "0" if  $V_{ref} > V_{IN}$ 

The reference voltage input to  $V_{REF}$  pin must be set between AVss and AVcc. The compare reference voltage  $V_{ref}$  depends on the value in the successive approximation register. Table

2.10.6 shows the relationship between  $V_{ref}$  and the value in the successive approximation register.

#### Table 2.10.6 Relationship between successive approximation register and $V_{\text{ref}}$

| Content of successive approximation register | 0 | 1 to 255  |
|--|---|---|
| Comparison reference voltage $V_{ref}$ (V)   | 0 | VREF/256 X (n-0.5)<br>n : The content of the successive approximation<br>register |

Step 2 above is repeated for all bits from bit 7 to bit 0 and the value in the successive approximation register (digital equivalent of the analog input voltage) is stored in the A-D register when comparison of bit 0 completes.

Table 2.10.7 shows the change in the successive approximation register and compare voltage during A-D conversion.

## FUNCTIONAL DESCRIPTION

#### 2.10 A-D converter




Table 2.10.7 Change in successive approximation register and compare voltage during A-D conversion

#### 2.10.4 A-D conversion mode

Four different A-D conversion modes can be selected with the A-D mode selection bits. In each mode, the trigger selection bit is used to determine whether to use a software trigger (internal trigger) or an external input signal (external trigger).

Error is magnified if the input voltage to the analog input pin changes during A-D conversion. Make sure the input voltage to the analog input pin does not change during the A-D conversion interval which is  $\phi_{AD}$  x 57 cycles ( $\phi_{AD}$  is f(X<sub>IN</sub>)/8 or f(X<sub>IN</sub>)/4) per pin.

Each conversion mode is described below for case selecting an internal trigger and an external trigger.

#### (1) One-shot mode [A-D control register bits 4, 3="00"]

In one-shot mode, the input voltage to the one analog input pin selected with the analog input selection bits is converted and an A-D interrupt request occurs when conversion completes. The analog input pin must be selected before generating the trigger. Pins not selected as analog input pin can be used as normal I/O ports.

#### **O**When an internal trigger is selected to start A-D conversion

When the A-D conversion start flag is set to "1", an internal trigger is generated and A-D conversion starts. After 57 cycles of  $\phi_{AD}$ , A-D conversion completes, the content of the successive approximation register (converted result) is transferred to the A-D register. At the same time, the A-D interrupt request occurs and the A-D interrupt request bit is set to "1". Then the A-D conversion start flag is cleared to "0" and A-D converter operation stops.

#### When an external trigger is selected to start A-D conversion

A-D conversion starts when the input level of the  $\overline{AD_{TRG}}$  pin changes from "H" to "L" (falling edge) while the A-D conversion start flag is set to "1". When A-D conversion completes after 57 cycles of  $\phi_{AD}$ , the content of the successive approximation register (converted result) is transferred to the A-D register. At the same time, the A-D interrupt request occurs and the A-D interrupt request bit is set to "1". At this point, the A-D conversion start flag remains "1". Therefore A-D conversion can be repeated by generating another trigger. A trigger can also be generated during A-D conversion.

#### (2) Repeat mode [A-D control register bits 4, 3="01"]

In repeat mode, the input voltage to the one analog input pin selected with the analog input selection bits is repeatedly converted. No interrupt request occur and the A-D conversion start flag is not cleared to "0" automatically. The conversion of the selected pin is repeated while the A-D conversion start flag is "1".

The analog input pin must be selected before generating the trigger. Pins not selected as analog input pin can be used as normal I/O ports.

#### •When an internal trigger is selected to start A-D conversion

When the A-D conversion start flag is set to "1", an internal trigger is generated and A-D conversion starts. Each time an A-D conversion completes, the content of the successive approximation register (converted result) is transferred to the A-D register. The A-D converter does not stop at this point and conversion is repeated.


#### •When an external trigger is selected to start A-D conversion

A-D conversion starts when the input level of the ADTRG pin changes from "H" to "L" (falling edge) while the A-D conversion start flag is set to "1". Each time an A-D conversion completes, the content of the successive approximation register (conversion result) is transferred to the A-D register. The A-D converter does not stop at this point and conversion is repeated.

#### (3) Single sweep mode [A-D control register bits 4, 3="10"]

In single sweep mode, multiple analog input pins can be converted. The analog input pins are selected by bits 0 and 1 of the A-D sweep pin selection register (address 1F<sub>16</sub>) shown in Figure 2.10.6. The number of analog input pins can be selected among either 2, 4, 6, or 8 pins. The analog input pins must be selected before generating the trigger.

A-D conversion is performed only for the input voltage of the selected input pins. An A-D interrupt request occurs and the A-D interrupt request bit is set to "1" when all selected pins are converted. The analog input selection bits in the A-D control register are ignored in this mode.



#### Fig. 2.10.6 A-D sweep pin selection register structure

#### •When an internal trigger is selected to start A-D conversion

When the A-D conversion start flag is set to "1", an internal trigger is generated and A-D conversion of the  $AN_0$  pin starts. After the  $AN_0$  pin is converted, the selected analog input pins are converted in sequence. The converted result is transferred from the successive approximation register to the corresponding A-D register each time a pin is converted. When all of the selected pins are converted, an A-D interrupt request is generated and the interrupt request bit is set to "1". At this point, the A-D conversion start flag is cleared and the A-D converter stops.

#### •When an external trigger is selected to start A-D conversion

The selected pins are converted in order starting from the AN<sub>0</sub> pin similar to selecting an internal trigger when the input level of the  $\overline{AD_{TRG}}$  pin changes from "H" to "L" (falling edge) while the A-D conversion start flag is set to "1". The converted result is transferred from the successive approximation register to the corresponding A-D register each time a pin is converted. When all of the selected pins are converted, an A-D interrupt request occurs and the interrupt request bit is set to "1". At this point, the A-D conversion start flag maintains "1". Therefore, A-D conversion can be repeated from the AN<sub>0</sub> pin by generating another trigger. A trigger can also be generated during A-D conversion.

#### (4) Repeat sweep mode [A-D control register bits 4, 3="11"]

In repeat sweep mode, the A-D sweep pin selection register can be used to select multiple analog input pins to be converted as with single sweep mode. Conversion is performed in order from the AN<sub>0</sub> pin. After converting all selected pins, A-D converter does not stop, but repeats conversion from the AN<sub>0</sub> pin. No A-D interrupt request occur when all selected pins are converted.

The analog input selection bits in the A-D control register are ignored in this mode.

#### •When an internal trigger is selected to start A-D conversion

When the A-D conversion start flag is set to "1", an internal trigger is generated and A-D conversion starts from the AN<sub>0</sub> pin. After the AN<sub>0</sub> pin is converted, the selected analog input pins are converted in sequence. The converted result is transferred from the successive approximation register to the corresponding A-D register each time a pin is converted.

When all of the selected pins are converted, conversion is repeated from the AN<sub>0</sub> pin. Conversion is repeated until the A-D conversion start flag is cleared to "0".

#### •When an external trigger is selected to start A-D conversion

The selected pins are converted in order starting from the  $AN_0$  pin similar to selecting an internal trigger when the input level of the  $\overline{AD_{TRG}}$  pin changes from "H" to "L" (falling edge) while the A-D conversion start flag is set to "1". The converted result is transferred from the successive approximation register to the corresponding A-D register each time a pin is converted. Conversion is repeated until the A-D conversion start flag is cleared to "0".

#### [Precautions when using an A-D converter]

- 1. Analog input pins must be selected (with analog input selection bits of A-D control register and A-D sweep pin selection register) before internal or external trigger is generated.
- 2. The port P7 direction register bit corresponding to the pin selected as analog input pin and external trigger input pin (port P77) must be set to "0" (input mode).
- 3. When an external trigger is selected, port P77 functions as ADTRG pin. If at the same time, AN7 pin is selected as the analog input, the external trigger input signal is converted and the converted result is transferred to A-D register 7.

#### 2.11 Watchdog timer

The watchdog timer is a 12-bit timer that is used to detect unexpected execution sequence caused by software run-away. It is also used to stabilize the oscillator when returning from the **STP** instruction. Figure 2.11.1 shows the block diagram of the watchdog timer.




Fig. 2.11.1 Watchdog timer block diagram

#### 2.11.1 Operation description

The watchdog timer (address 6016) consists of 12 bits and its content is decremented by 1 each time the clock selected with the watchdog timer frequency selection flag (bit 0 at address 6116) is input to the watchdog timer.

The watchdog timer frequency selection flag is set to 0 at reset, and  $f_{512}$  (source oscillating frequency  $f(X_{IN})$  divided by 512) is selected as the watchdog timer count source after reset. Thereafter, it can also be set to  $f_{32}$  (source oscillating frequency  $f(X_{IN})$  divided by 32) by changing the watchdog timer frequency selection flag by program. Figure 2.11.2 shows the structure of the watchdog timer frequency selection flag.

When there is a reset, "FFF16" is set in the watchdog timer. Then the count source f512 is counted after reset. The content of the watchdog timer is decremented by 1 each time a clock is input. An interrupt request occurs when the most significant bit of the watchdog timer becomes "0" after 2048 counts. The watchdog timer interrupt is a non-maskable interrupt with the highest priority. Processor interrupt priority level (IPL) is set to level 7 when accepting the interrupt.

An arbitrary value cannot be set in the watchdog timer. A value "FFF<sub>16</sub>" is automatically set in the watchdog timer when there is a reset, when the **STP** instruction is executed, or when a writing operation is performed in the watchdog timer. The watchdog timer is a write-only register and its content is undefined at reading. The watchdog timer is in Hold state and the clock input of the watchdog timer is disabled while "L" level is applied to the HOLD pin (in Hold state).

When using the watchdog timer to detect program run-away, the program must write to the watchdog timer before its most significant bit becomes "0". Then if this code is not executed due to program run-away, the most significant bit of the watchdog timer becomes "0" and an interrupt is generated. Thereafter, the control should be passed to the interrupt service routine.

To restart from reset after detecting a program run-away, bit 3 of the processor mode register (software reset bit) must be set to "1" in the watchdog timer interrupt service routine. In this way, a run-away program can be automatically reset and returned to normal routine.

In addition to detecting program run-away, the watchdog timer is also used as a return timer from a stop mode (halting of oscillating circuit with the **STP** instruction). When the **STP** instruction is executed, the watchdog timer count source is forced to  $f_{32}$  and "FFF<sub>16</sub>" is set in the watchdog timer. Then when the watchdog timer is started with an external interrupt and a watchdog timer interrupt request occurs, a supply of internal clock  $\phi$  starts. This is because some time is required for the oscillator to stabilize. See section "4.2 Clock generator" for more detail concerning the stop mode.

In order to stop the watchdog timer (disable its function), twice of the Vcc voltage must be applied to the RESET pin. During this time, the watchdog timer stops with "FFF<sub>16</sub>" set.




Fig. 2.11.2 Watchdog timer frequency selection flag structure

### FUNCTIONAL DESCRIPTION

#### 2.12 Hold function

#### 2.12 Hold function

The microcomputer is in Hold state while "L" level is input to the HOLD pin (P4<sub>0</sub>) in memory expansion mode and microprocessor mode. Table 2.12.1 shows the status of the microcomputer during Hold. Input mode must be selected by setting the port P4 direction register bit 0 to "0".

The HOLD input ("L" level input) to the HOLD pin is accepted at the falling edge of the internal clock  $\phi$  from "H" to "L" while the bus is unused.

When the HOLD input is accepted,  $\phi c_{PU}$  (CPU operating clock:  $f(X_{IN})/2$ ) stops at "L" level, and  $\overline{E}$  output stops at "H" level at the completion of the executing bus cycle. In addition, "L" level is output from the HLDA pin (P3<sub>3</sub>) to indicate that the microcomputer is in Hold state. Ports P0 to P2, P3<sub>0</sub>, and P3<sub>1</sub> are floated during Hold. These ports are floated after one cycle of the internal clock  $\phi$  later than the HLDA pin changes from "H" level to "L" level.

Only  $\phi_{CPU}$  is stopped during Hold. The oscillator is operating and other internal peripherals can be operating. However, the watchdog timer is stopped.


Hold state can be removed by returning the  $\overline{HOLD}$  pin to "H" level. In this case,  $\overline{HOLD}$  input ("H" level input) is also accepted at the falling edge of the internal clock  $\phi$  from "H" to "L" while the bus is unused. At the removing of Hold state, these ports are removed from Hold state after one cycle of the internal clock  $\phi$  later than the  $\overline{HLDA}$  pin changes from "L" level to "H" level.


Figure 2.12.1 shows the timing example when the Hold.

| Parameter             | Status during Hold   |  |
|-----------------------|--|--|
| Oscillation           | Operating  |  |
| Internal clock $\phi$ | Operating  |  |
| Clock $\phi_1$        | In memory expansion modeOutput when the processor mode register bit 7 is "1" |  |
|                       | In microprocessor mode······Always output                                    |  |
| ф сри                 | Stopped at "L" level   |  |
| E output              | Stopped at "H" level   |  |
| Ports P0-P2,          | Floating   |  |
| P30, P31              |  |  |
| Port P32,             | Stannad at "I " laval  |  |
| HLDA pin (P33)        | Stopped at "L" level   |  |
| Ports P43-P47,        | Potain the statue at inputting "I " level to the HOLD nin                    |  |
| P5, P6, P7, P8        | Retain the status at inputting "L" level to the HOLD pin                     |  |
| Watchdog timer        | Stopped  |  |

### FUNCTIONAL DESCRIPTION

### 2.12 Hold function





#### 2.13 Ready function

In memory expansion mode and microprocessor mode, the microcomputer is in Ready state while "L" level is input to the RDY pin (P41). Table 2.13.1 shows the status of the microcomputer during Ready. Input mode must be selected by setting the port P4 direction register bit 1 to "0".

The Ready function is used for example when externally connecting slow memory.


When the  $\overline{RDY}$  pin becomes "L" level, the internal clock  $\phi$  and  $\phi_{CPU}$  (CPU operating clock: f(X<sub>IN</sub>)/2) stop at "L" level. The bus and port retain the status when "L" level is input to the  $\overline{RDY}$  pin.

During Ready state, the internal clock  $\phi$  and  $\phi_{CPU}$  are stopped, but the oscillator is operating so that other internal peripherals can be operating.

Ready state can be removed by returning the RDY pin to "H" level.

Figure 2.13.1 shows the timing example when the Ready.

| Parameter             | Status during Ready   |  |
|-----------------------|---|--|
| Oscillation           | Operating   |  |
| Internal clock $\phi$ | Stopped at "L" level  |  |
| Clock $\phi_1$        | In memory expansion mode Output when the processor mode register bit 7 is "1" |  |
|                       | In microprocessor mode ······Always output                                    |  |
| ф сри                 | Stopped at "L" level  |  |
| E output              | Stopped at either "H" level or "L" level                                      |  |
| Ports P0-P2,          |   |  |
| P30–P32,              | Batain the status at inputting "I " lovel to the DDV nin                      |  |
| P43–P47,              | Retain the status at inputting "L" level to the RDY pin                       |  |
| P5–P8                 |   |  |
| Watchdog timer        | Operating   |  |







3.1 Reset3.2 Reset circuit3.3 Software reset

#### 3.1 Reset


The CPU becomes reset state when "L" level is applied to the RESET pin. Reset state is removed and program execution starts from address set in the reset vector table when "H" level is then applied to the RESET pin.

#### 3.1.1 Reset operation

The CPU becomes reset state when "L" level is applied to the  $\overline{\text{RESET}}$  pin in case the supply voltage is 5V±10%. When oscillation is stable, the "L" level must be applied for at least 2µs.

Apply "L" level to the RESET pin for sufficient interval (approximately 10ms) before returning to "H" level if sufficient time is required for the oscillator to stabilize such as reset during stop mode entered with the **STP** instruction. Reset state is removed if "H" level is applied to the RESET pin while in reset state.

When reset state is removed, program execution starts from the address formed by using the content of address FFFF<sub>16</sub> at bank 0 as high-order and address FFFE<sub>16</sub> as low-order. Figure 3.1.1 shows the internal processing sequence after removing reset state.



#### 3.1.2 Internal status at reset

Figure 3.1.2 shows the contents of internal registers immediately at reset.

| Address | Register contents |   |
|---------|-------------------|---|
| 416     | 00 16             | Port P0 direction register                |
| 516     | 00 16             | Port P1 direction register                |
| 816     | 00 16             | Port P2 direction register                |
| 916     |                   | Port P3 direction register                |
| C16     | 00 16             | Port P4 direction register                |
| D16     | 00 16             | Port P5 direction register                |
| 1016    | 00 16             | Port P6 direction register                |
| 1116    | 00 16             | Port P7 direction register                |
| 1416    | 00 16             | Port P8 direction register                |
| 1E16    | 0 0 0 0 0 ? ? ?   | A-D control register                      |
| 1F16    |                   | A-D sweep pin selection register          |
| 3016    | 00 16             | UART0 transmit/receive mode register      |
| 3416    | 1 0 0             | UART0 transmit/receive control register 0 |
| 3516    | 0 0 0 0 0 0 1 0   | UART0 transmit/receive control register 1 |
| 3816    | 00 16             | UART1 transmit/receive mode register      |
| 3C16    |                   | UART1 transmit/receive control register 0 |
| 3D16    | 0 0 0 0 0 0 1 0   | UART1 transmit/receive control register 1 |
| 4016    | 00 16             | Count start flag                          |
| 4216    | 0 0 0 0           | One-shot start flag                       |
| 4416    | 00 16             | Up-down flag                              |
|         |                   |   |

Fig. 3.1.2 Internal status at reset (1)

### RESET

.

| Address  | Register contents  |   |
|--|--|---|
| 5616   | 00 16  | ] Timer A0 mode register                  |
| 5716   | 00 16  | ] Timer A1 mode register                  |
| 5816   | 00 16  | Timer A2 mode register                    |
| 5916   | 00 16  | ] Timer A3 mode register                  |
| 5A16   | 00 16  | Timer A4 mode register                    |
| 5B16   | 0 0 1 0 0 0 0  | ] Timer B0 mode register                  |
| 5C16   | 0 0 1 0 0 0 0  | ] Timer B1 mode register                  |
| 5D16   | 0 0 1 0 0 0 0  | ] Timer B2 mode register                  |
| 5E16   | 00 16  | Processor mode register                   |
| 6016   | FFF 16   | Watchdog timer (Note 1)                   |
| 6116   |  | Watchdog timer frequency selection flag   |
| 7016   | Max     Max <td>A-D conversion interrupt control register</td> | A-D conversion interrupt control register |
| 7116   |  | UART0 transmit interrupt control register |
| 7216   |  | UART0 receive interrupt control register  |
| 7316   | 0 0 0 0  | UART1 transmit interrupt control register |
| 7416   |  | UART1 receive interrupt control register  |
| 7516   |  | Timer A0 interrupt control register       |
| 7616   |  | Timer A1 interrupt control register       |
| 7716   |  | Timer A2 interrupt control register       |
| 7816   |  | Timer A3 interrupt control register       |
| 7916   |  | Timer A4 interrupt control register       |
| 7A16   |  | ] Timer B0 interrupt control register     |
| 7B16   |  | Timer B1 interrupt control register       |
| 7C16   |  | Timer B2 interrupt control register       |
| Fig. 3.1.2 Ir  | nternal status at reset (2)  |   |
| The state of the s |  |   |

### RESET

| Address  |  |      |   |    |  |                                       |                                 |  |
|--|--|------|---|----|--|---------------------------------------|---------------------------------|--|
| 7D16   | 0  | 0    | 0 | 0  | 0                                      | 0                                     | INTO in                         | terrupt control register   |
| 7E16   | <b>0</b>   | 0    | 0 | 0  | 0                                      | 0                                     | INT1 ir                         | terrupt control register   |
| 7F16   | 0  | 0    | 0 | 0  | 0                                      | 0                                     | INT2 in                         | terrupt control register   |
|  |  |      |   |    |  |                                       |                                 |  |
| Register contents  |  |      |   |    |  |                                       |                                 |  |
|  | 0016 Program bank register PG  |      |   |    |  |                                       | Program bank register PG        |  |
| Contents of address FFFF16 Program counter (high-order) PCH          |  |      |   |    |  |                                       |                                 |  |
|  | Contents of address FFFE16 Program counter (low-order) PCL   |      |   |    |  |                                       | Program counter (low-order) PC∟ |  |
|  | 0016 Data bank register DT   |      |   |    |  | Data bank register DT                 |                                 |  |
|  | <b>00</b> 16 Dir   |      |   |    | Direct page register (high-order) DPRH |                                       |                                 |  |
|  | 0016   |      |   |    |  | Direct page register (low-order) DPR∟ |                                 |  |
|  |  |      |   |    |  |                                       |                                 |  |
| b10 b9 b8  |  | 6 b5 |   | b3 | b2                                     | b1                                    | b0                              | Processor status register PS<br>(High-order 4 bits are 0 at reading) |
|  |  | V m  |   | D  | 1                                      | z                                     |                                 | (Figh-order 4 bits are 0 at reading)                                 |
|  |  |      |   | ?  | Un                                     | defin                                 | ed at re                        | eset   |
|  |  |      |   |    | Not                                    |                                       |                                 | and undefined at reset   |
| (Note:Port P3 direction register bits 4 to 7 are "0"<br>at reading.) |  |      |   |    |  |                                       |                                 |  |
|  |  |      |   |    |  |                                       |                                 |  |
| Note 2. The content  | Note 1.Watchdog timer is set to FFF16 at reset.<br>Note 2.The contents of registers and RAM other than those described in Figure 3.1.2 are undefined |      |   |    |  | scribed in Figure 3.1.2 are undefined |                                 |  |
| at reset.  |  |      |   |    |  |                                       |                                 |  |

Fig. 3.1.2 Internal status at reset (3)

**3.1.3 Bus state during reset in microprocessor mode** Table 3.1.1 shows the state of the address bus, data bus, and control bus during reset ("L" level is applied to RESET pin) for Mask ROM version and PROM version models in microprocessor mode, and for external ROM version models.


| Table 3.1.1 Bus state during reset for Mask ROM version and PROM version in microprocessor mode and for external ROM version | sion      |
|--|-----------|
|  | وبعيبينكر |


| Model                | Address bus, data bus, control bus state |  |  |
|----------------------|--|--|--|
| Mask ROM version     | Ports P0, P1, P2                         | Address output ("H" or "L" level)                    |  |
| External ROM version | Ē, Port P3₀ (R/W)                        | "H" level output                                     |  |
|                      | Port P31(BHE)                            | "H" or "L" level output (depends on address output)  |  |
|                      | Port P32 (ALE)                           | "L" level output                                     |  |
|                      | Port P4 <sub>2</sub> ( $\phi_1$ )        | Clock $\phi_1$ output                                |  |
| PROM version         | Ports P0, P1, P2                         | When "H" level is applied to either or both pins P51 |  |
|                      |  | and P52;   |  |
|                      |  | ●Ports P0, P1, P2floating                            |  |
|                      |  | When "L" level is applied to pins P51 and P52;       |  |
|                      |  | ●Ports P0, P1floating                                |  |
|                      |  | ●Port P2data output                                  |  |
|                      | Ē, Port P3₀ (R/W)                        | "H" level output                                     |  |
|                      | Port P31 (BHE)                           | "H" level or "L" level output                        |  |
|                      | Port P3 <sub>2</sub> (ALE)               | "L" level output                                     |  |
|                      | Port P42 (\$\$1)                         | Clock <i>ϕ</i> 1 output                              |  |

#### 3.2 Reset circuit

The reset circuit must be designed so that the reset input voltage drops below 0.9V when the source voltage reaches 4.5V as shown in Figure 3.2.1.

Figure 3.2.2 shows the example of power-on reset circuit using a system reset IC M51957AL.









Fig. 3.2.2 Power-on reset circuit example

#### 3.3 Software reset

The M37702 group can be reset internally by program. Software reset is generated by writing "1" to the processor mode register bit 3. Figure 3.3.1 shows the structure of the processor mode register. Software reset is the same as hardware reset (when the RESET pin level is returned to "H" after applying "L" level) except that the contents of the internal RAM are preserved. Therefore, the contents of each

register after software reset is initialized to values shown in Figure 3.1.2.

b7 b6 b5 b4 b3 b2 b1 b0 R/W R/W R/W R/W 0 R/W w R/W Processor mode register (address 5E16) Processor mode bits 00 : Single-chip mode 01 : Memory expansion mode 10 : Microprocessor mode 11 : This can not available. Wait bit 0 : Wait during external access 1 : No wait Software reset bit 1 : Software reset activated by writing "1" Interrupt priority detection time selection bits 00 : 7 cycles at internal clock  $\phi$ 01 : 4 cycles at internal clock  $\phi$ 10 : 2 cycles at internal clock  $\phi$ 11 : This can not available. Fix this bit to "0". Clock  $\phi_1$  output selection bit 0 :  $\phi_1$  output disabled (Port P42 functions as normal I/O port.) 1 :  $\phi_1$  output enabled (Port P42 functions as only  $\phi_1$  output pin.) Note: Bit 3 is a write-only bit. This register is cleared to "0016" at reset.



# CHAPTER 4 OSCILLATING CIRCUIT

4.1 Oscillating circuit4.2 Clock generator

í.

## 4.1 Oscillating circuit

The M37702 group is equipped with an oscillating circuit to generate the necessary clock. The frequency input to the clock input pin X<sub>IN</sub> is divided in half to obtain the internal clock  $\phi$ . This  $\phi$  is further divided in half to obtain the bus cycle. Either a ceramic resonator or a crystal resonator can be connected externally to the internal oscillating circuit.

# 4.1.1 Circuit using a ceramic resonator or a crystal resonator

Figure 4.1.1 shows the circuit example using a ceramic resonator and Figure 4.1.2 shows the circuit example using a crystal resonator. An oscillating circuit is formed by connecting the resonator between X<sub>IN</sub> pin and X<sub>OUT</sub> pin as shown in the figures. The circuit constants such as  $R_{t}$ .  $R_{d}$ ,  $C_{IN}$ , and  $C_{OUT}$  must be set to the resonator manufacturer's recommended values.

## 4.1.2 External clock input circuit

An external clock signal can be supplied to the internal oscillating circuit. Figure 4.1.3 shows the circuit example of external clock input. Note that the external clock must be input from  $X_{IN}$  pin, and  $X_{OUT}$  pin must be left open.




Fig. 4.1.1 Oscillating circuit using a ceramic resonator





Fig. 4.1.2 Oscillating circuit using a crystal resonator



## 4.2 Clock generator

The oscillating circuit consists of oscillating gate which functions as an amplifier to obtain the necessary gain and oscillation control flip-flop to control this amplifier. Therefore, oscillation can be stopped and restarted as necessary. The clock generation circuit shown in Figure 4.2.1 is built in the M37702 group.

When the **STP** instruction is executed, the internal clock  $\phi$  stops oscillation at the "L" state. At the same time, FFF<sub>16</sub> is set in the watchdog timer and the input to the watchdog timer is connected to f<sub>32</sub>. This connection is cancelled and connected to the input determined by the content of the watchdog timer frequency selection flag when the most significant bit of the watchdog timer becomes "0" or when there is a reset. Oscillation is resumed when an interrupt is accepted, but the internal clock  $\phi$  remains at "L" level until the most significant bit of the watchdog timer becomes "0". This is done to avoid the initial unstable interval when using a ceramic resonator.

When the **WIT** instruction is executed, the internal clock  $\phi$  stops at the "L" state, but the oscillator does not stop. Therefore, the timer, serial I/O, and A-D converter can be used. The stopping of internal clock  $\phi$  is cancelled when an interrupt is accepted. An instruction can be executed immediately because the oscillator does not stop.

Refer to "Appendix 4. Stop, wait, one-wait, Ready, and Hold state" and "MELPS 7700 SOFTWARE MANUAL" for information concerning the **STP** and **WIT** instructions.




Fig. 4.2.1 Clock generation circuit block diagram

# MEMO

# CHAPTER 5 ELECTRICAL CHARACTERISTICS

5.1 Electrical characteristics

#### 5.1 Electrical characteristics

5.1.1 Absolute maximum ratings

## Absolute maximum ratings

| Symbol |                   | Parameter                           | Conditions | Ratings         | Unit |
|--------|-------------------|-------------------------------------|------------|-----------------|------|
| Vcc    | Supply voltage    |                                     |            | -0.3 to 7       | V    |
| AVcc   | Analog supply v   | voltage                             |            | –0.3 to 7       | V    |
| Vi     | Input voltage     | RESET, CNVss, BYTE                  |            | -0.3 to 12      | ν    |
| Vi     | Input voltage     | P00-P07, P10-P17, P20-P27, P30-P33, |            | -0.3 to Vcc+0.3 | V    |
|        |                   | P40-P47, P50-P57, P60-P67, P70-P77, |            |                 |      |
|        |                   | P80-P87, VREF, XIN                  |            |                 |      |
| Vo     | Output voltage    | P00-P07, P10-P17, P20-P27, P30-P33, |            | -0.3 to Vcc+0.3 | V    |
| }      | ,                 | P40-P47, P50-P57, P60-P67, P70-P77, |            |                 |      |
|        |                   | Р80-Р87, Хоит, Ē                    |            |                 |      |
| Pd     | Power dissipation | on                                  | Ta=25°C    | 300             | mW   |
| Topr   | Operating temp    | erature                             |            | -20 to 85       | °C   |
| Tstg   | Storage temper    | ature                               |            | -40 to 150      | °C   |

## 5.1.2 Recommended operating conditions

## Recommended operating conditions (Vcc=5V±10%, Ta=-20 to 85°C, unless otherwise noted)

| Symbol     | Param                             | otor  |        | Limits |               | Unit |
|------------|-----------------------------------|---|--------|--------|---------------|------|
| -          |                                   |   | Min.   | Тур.   | Max.          |      |
| Vcc        | Supply voltage                    |   | 4.5    | 5.0    | 5.5           | V    |
| AVcc       | Analog supply voltage             |   |        | Vcc    |               | V    |
| Vss        | Supply voltage                    |   |        | 0      |               | V    |
| AVss       | Analog supply voltage             |   |        | 0      |               | V    |
| Vн         | High-level input voltage          | P00-P07, P30-P33, P40-P47,<br>P50-P57, P60-P67, P70-P77,<br>P80-P87, XIN, RESET, CNVss,<br>BYTE | 0.8Vcc |        | Vcc           | V    |
| Viн        | High-level input voltage          | P1o–P17, P2o–P27<br>(in single-chip mode)   | 0.8Vcc |        | Vcc           | v    |
| Vін        | High-level input voltage          | P1o-P17, P2o-P27<br>(in memory expansion mode<br>and microprocessor mode)                       | 0.5Vcc |        | Vcc           | V    |
| Vil        | Low-level input voltage           | P00–P07, P30–P33, P40–P47,<br>P50–P57, P60–P67, P70–P77,<br>P80–P87, XIN, RESET, CNVss,<br>BYTE | 0      |        | 0.2Vcc        | V    |
| VIL        | Low-level input voltage           | P10-P17, P20-P27<br>(in single-chip mode)   | 0      |        | 0.2Vcc        | V    |
| Vi∟        | Low-level input voltage           | P1o-P17, P2o-P27<br>(in memory expansion mode<br>and microprocessor mode)                       | 0      |        | 0.16Vcc       | V    |
| IOH (peak) | High-level peak output current    | P00–P07, P10–P17, P20–P27,<br>P30–P33, P40–P47, P50–P57,<br>P60–P67, P70–P77, P80–P87           |        |        | -10           | mA   |
| IOH (avg)  | High-level average output current | P00–P07, P10–P17, P20–P27,<br>P30–P33, P40–P47, P50–P57,<br>P60–P67, P70–P77, P80–P87           |        |        | -5            | mA   |
| OL (peak)  | Low-level peak output current     | P00–P07, P10–P17, P20–P27,<br>P30–P33, P40–P47, P50–P57,<br>P60–P67, P70–P77, P80–P87           |        |        | 10            | mA   |
| OL (avg)   | Low-level average output current  | P00–P07, P10–P17, P20–P27,<br>P30–P33, P40–P47, P50–P57,<br>P60–P67, P70–P77, P80–P87           |        |        | 5             | mA   |
| f(Xin)     | M                                 | 37702M2-XXXFP, M37702S1FP<br>37702M2AXXXFP, M37702S1AFP<br>37702M2BXXXFP, M37702S1BFP           |        |        | 8<br>16<br>25 | MHz  |

Note 1. Average output current is the average value of a 100ms interval.

2. The sum of loL(peak) for ports P0, P1, P2, P3, and P8 must be 80mA or less, the sum of loH(peak) for ports P0, P1, P2, P3, and P8 must be 80mA or less, the sum of loL(peak) for ports P4, P5, P6, and P7 must be 80mA or less, and the sum of loH(peak) for ports P4, P5, P6, and P7 must be 80mA or less.

## 5.1.3 Electrical characteristics and A-D converter characteristics

## M37702M2-XXXFP

Electrical characteristics (Vcc=5V, Vss=0V, Ta=25°C, f(XiN)=8MHz, unless otherwise noted)

| Symbol  | Pa                        | ameter  | Test conditions   |            | Limits |             | Unit |
|---------|---------------------------|---|---|------------|--------|-------------|------|
| •       |                           |   |   | Min.       | Тур.   | Max.        |      |
| Vон     | High-level output voltage | P00–P07, P10–P17, P20–P27,<br>P30, P31, P33, P40–P47,<br>P50–P57, P60–P67, P70–P77,<br>P80–P87                    | Іон=–10mA   | 3          |        |             | V    |
| Vон     | High-level output voltage | P00-P07, P10-P17, P20-P27,<br>P30, P31, P33   | Іон=-400μА  | 4.7        |        |             | V    |
| Vон     | High-level output voltage | P32   | Іон=—10mA<br>Іон=—400µА                                   | 3.1<br>4.8 |        |             | V    |
| Vон     | High-level output voltage | E   | Іон=–10mA<br>Іон=–400µА                                   | 3.4<br>4.8 |        |             | V    |
| Vol     | Low-level output voltage  | P00–P07, P10–P17, P20–P27,<br>P30, P31, P33, P40–P47,<br>P50–P57, P60–P67, P70–P77,<br>P80–P87                    | lot=10mA  |            |        | 2           | V    |
| Vol     | Low-level output voltage  | P00-P07, P10-P17, P20-P27,<br>P30, P31, P33   | lol=2mA   |            |        | 0.45        | V    |
| Vol     | Low-level output voltage  | P32   | lo∟=10mA<br>lo∟=2mA                                       |            |        | 1.9<br>0.43 | V    |
| Vol     | Low-level output voltage  | Ē   | lo∟=10mA<br>lo∟=2mA                                       |            |        | 1.6<br>0.4  | V    |
| Vt+–Vt- |                           | Y, TAOIN-TA4IN, TBOIN-TB2IN,<br>ADTRG, CTS0, CTS1, CLK0, CLK1   |   | 0.4        |        | 1           | V    |
|         | Hysteresis                | RESET   |   | 0.2        |        | 0.5         | V    |
| Vt+-Vt- | Hysteresis                | Xin   |   | 0.1        |        | 0.3         | V    |
| Ін      | High-level input current  | P00-P07, P10-P17, P20-P27,<br>P30-P33, P40-P47, P50-P57,<br>P60-P67, P70-P77, P80-P87,<br>XIN, RESET, CNVss, BYTE | Vi=5V   |            |        | 5           | μA   |
| lıL     | Low-level input current   | P00-P07, P10-P17, P20-P27,<br>P30-P33, P40-P47, P50-P57,<br>P60-P67, P70-P77, P80-P87,<br>XIN, RESET, CNVss, BYTE | Vi=0V   |            |        | -5          | μA   |
| Vram    | RAM hold voltage          |   | When clock is stopped.                                    | 2          |        |             | V    |
| lcc     | Power supply current      |   | In single-chip f(Xix)=8MHz,<br>mode output square wavefor | rm         | 6      | 12          | mA   |
|         |                           |   | only pin is Ta=25°C w<br>open and other clock is stopped  | rhen<br>d. |        | 1           | μA   |
|         |                           |   | pins are Vss Ta=85°C w<br>during reset. clock is stopped  | rhen<br>d. |        | 20          |      |

## A-D converter characteristics (Vcc=5V, Vss=0V, Ta=25°C, f(XiN)=8MHz, unless otherwise noted)

| Symbol  | Parameter            | Test conditions |      |      | Unit |      |
|---------|----------------------|-----------------|------|------|------|------|
| Symbol  |                      |                 | Min. | Тур. | Max. | Ont  |
|         | Resolution           | VREF=VCC        |      |      | 8    | Bits |
| —       | Absolute accuracy    | VREF=VCC        |      |      | ±3   | LSB  |
| RLADDER | Ladder resistance    | VREF=VCC        | 2    |      | 10   | kΩ   |
| tconv   | Conversion time      |                 | 28.5 |      |      | μs   |
| VREF    | Reference voltage    |                 | 2    |      | Vcc  | V    |
| Via     | Analog input voltage |                 | 0    |      | VREF | V    |

## M37702M2AXXXFP

Electrical characteristics (Vcc=5V, Vss=0V, Ta=25°C, f(XIN)=16MHz, unless otherwise noted)

| Symbol | Par                       | ameter  | Test conditions  |            | Limits |             | Unit |
|--------|---------------------------|---|--|------------|--------|-------------|------|
| -      |                           |   |  | Min.       | Тур.   | Max.        |      |
| Vон    | High-level output voltage | P00-P07, P10-P17, P20-P27,<br>P30, P31, P33, P40-P47,<br>P50-P57, P60-P67, P70-P77,<br>P80-P87                    | loн=−10mA  | 3          |        |             | V    |
| Vон    | High-level output voltage | P00–P07, P10–P17, P20–P27,<br>P30, P31, P33   | Іон=—400μА   | 4.7        |        |             | V    |
| Vон    | High-level output voltage | P32   | Іон=–10mA<br>Іон=–400µА                                      | 3.1<br>4.8 |        |             | V    |
| Vон    | High-level output voltage | E   | Іон=−10mA<br>Іон=−400µА                                      | 3.4<br>4.8 |        |             | V    |
| Vol    | Low-level output voltage  | P00-P07, P10-P17, P20-P27,<br>P30, P31, P33, P40-P47,<br>P50-P57, P60-P67, P70-P77,<br>P80-P87                    | lo∟=10mA   |            |        | 2           | V    |
| Vol    | Low-level output voltage  | P00-P07, P10-P17, P20-P27,<br>P30, P31, P33   | lol=2mA  |            |        | 0.45        | V    |
| Vol    | Low-level output voltage  | P32   | loL=10mA<br>loL=2mA  |            |        | 1.9<br>0.43 | V    |
| Vol    | Low-level output voltage  | Ē   | loL=10mA<br>loL=2mA  |            |        | 1.6<br>0.4  | V    |
|        | INTo-INT2,                | Y, TAOIN-TA4IN, TBOIN-TB2IN,<br>ADTRG, CTS0, CTS1, CLK0, CLK1   |  | 0.4        |        | 1           | V    |
|        | Hysteresis                | RESET   |  | 0.2        |        | 0.5         | V    |
| Vt+Vt- | Hysteresis                | Xin   |  | 0.1        |        | 0.3         | V    |
| Ін     | High-level input current  | P00-P07, P10-P17, P20-P27,<br>P30-P33, P40-P47, P50-P57,<br>P60-P67, P70-P77, P80-P87,<br>XIN, RESET, CNVss, BYTE | Vi=5V  |            |        | 5           | μA   |
| lı.    | Low-level input current   | P00-P07, P10-P17, P20-P27,<br>P30-P33, P40-P47, P50-P57,<br>P60-P67, P70-P77, P80-P87,<br>XIN, RESET, CNVss, BYTE | VI=0V  |            |        | -5          | μA   |
| Vram   | RAM hold voltage          |   | When clock is stopped.                                       | 2          |        |             | V    |
| lcc    | Power supply current      |   | In single-chip f(XIN)=16MHz,<br>mode output square waveform  |            | 12     | 24          | mA   |
|        |                           |   | only pin is Ta=25°C when<br>open and other clock is stopped. |            |        | 1           | μA   |
|        |                           |   | pins are Vss Ta=85°C when<br>during reset. clock is stopped. |            |        | 20          |      |

## A-D converter characteristics (Vcc=5V, Vss=0V, Ta=25°C, f(XIN)=16MHz, unless otherwise noted)

| Symbol  | Parameter            | Test conditions |       |      | Unit |      |
|---------|----------------------|-----------------|-------|------|------|------|
| Symbol  | Faidilielei          | Test conditions | Min.  | Тур. | Max. | Onit |
| -       | Resolution           | VREF=VCC        |       |      | 8    | Bits |
| -       | Absolute accuracy    | VREF=Vcc        |       |      | ±3   | LSB  |
| RLADDER | Ladder resistance    | VREF=VCC        | 2     |      | 10   | kΩ   |
| tconv   | Conversion time      |                 | 14.25 |      |      | μs   |
| VREF    | Reference voltage    |                 | 2     |      | Vcc  | V    |
| Via     | Analog input voltage |                 | 0     |      | VREF | V    |

;

## M37702M2BXXXFP

Electrical characteristics (Vcc=5V, Vss=0V, Ta=25°C, f(XIN)=25MHz, unless otherwise noted)

| Symbol  | Par                       | ameter  | Test conditions  |            | Unit |             |    |
|---------|---------------------------|---|--|------------|------|-------------|----|
| -       |                           |   |  | Min.       | Тур. | Max.        |    |
| Vон     | High-level output voltage | P00-P07, P10-P17, P20-P27,<br>P30, P31, P33, P40-P47,<br>P50-P57, P60-P67, P70-P77,<br>P80-P87                    | lон=-10mA  | 3          |      |             | V  |
| Vон     | High-level output voltage | P00-P07, P10-P17, P20-P27,<br>P30, P31, P33   | Іон=−400µА   | 4.7        |      |             | v  |
| Vон     | High-level output voltage | P32   | Іон=–10mA<br>Іон=–400µА                                      | 3.1<br>4.8 |      |             | V  |
| Vон     | High-level output voltage | Ē   | Іон=—10mA<br>Іон=—400µА                                      | 3.4<br>4.8 |      |             | V  |
| Vol     | Low-level output voltage  | P00-P07, P10-P17, P20-P27,<br>P30, P31, P33, P40-P47,<br>P50-P57, P60-P67, P70-P77,<br>P80-P87                    | loL=10mA   |            |      | 2           | V  |
| Vol     | Low-level output voltage  | P00–P07, P10–P17, P20–P27,<br>P30, P31, P33   | lol=2mA  |            |      | 0.45        | V  |
| Vol     | Low-level output voltage  | P32   | loL=10mA<br>loL=2mA  |            |      | 1.9<br>0.43 | V  |
| Vol     | Low-level output voltage  | Ē   | lo∟=10mA<br>lo∟=2mA  |            |      | 1.6<br>0.4  | V  |
| Vt+–Vt- |                           | Y, TAOIN-TA4IN, TBOIN-TB2IN,<br>ADTRG, CTS0, CTS1, CLK0, CLK1   |  | 0.4        |      | 1           | V  |
| Vt+–Vt- | Hysteresis                | RESET   |  | 0.2        |      | 0.5         | V  |
| Vt+-Vt- | Hysteresis                | Xin   |  | 0.1        |      | 0.3         | V  |
| Ін      | High-level input current  | P00-P07, P10-P17, P20-P27,<br>P30-P33, P40-P47, P50-P57,<br>P60-P67, P70-P77, P80-P87,<br>XIN, RESET, CNVss, BYTE | Vi=5V  |            |      | 5           | μA |
| lı.     | Low-level input current   | P0-P07, P10-P17, P20-P27,<br>P30-P33, P40-P47, P50-P57,<br>P60-P67, P70-P77, P80-P87,<br>XIN, RESET, CNVss, BYTE  | Vi=0V  |            |      | -5          | μA |
| VRAM    | RAM hold voltage          |   | When clock is stopped.                                       | 2          |      |             | V  |
| lcc     | Power supply current      |   | In single-chip f(XIN)=25MHz,<br>mode output square waveform  | Ì          | 19   | 38          | mA |
|         |                           |   | only pin is Ta=25°C when open and other clock is stopped.    |            |      | 1           | μA |
|         |                           |   | pins are Vss Ta=85°C when<br>during reset. clock is stopped. |            |      | 20          |    |

## A-D converter characteristics (Vcc=5V, Vss=0V, Ta=25°C, f(XiN)=25MHz, unless otherwise noted)

| Symbol  | Parameter            | Test conditions |      |      | Unit |      |
|---------|----------------------|-----------------|------|------|------|------|
| Symbol  | Falamelei            | Test conditions | Min. | Тур. | Max. | Onit |
| -       | Resolution           | VREF=VCC        |      |      | 8    | Bits |
| —       | Absolute accuracy    | VREF=VCC        |      |      | ±3   | LSB  |
| RLADDER | Ladder resistance    | VREF=VCC        | 2    |      | 10   | kΩ   |
| tconv   | Conversion time      |                 | 9.12 |      |      | μs   |
| VREF    | Reference voltage    |                 | 2    |      | Vcc  | V    |
| Via     | Analog input voltage |                 | 0    |      | VREF | V    |

## 5.1 Electrical characteristics

## 5.1.4 Timing requirements

Timing requiements (Vcc=5V±10%, Vss=0V, Ta=25°C, unless otherwise noted)

## External clock input

|        |   |      |      | Lin   | nits |       |      |      |
|--------|---|------|------|-------|------|-------|------|------|
| Symbol | Parameter                                   | 8MHz |      | 16MHz |      | 25MHz |      | Unit |
|        |   | Min. | Max. | Min.  | Max. | Min.  | Max. |      |
| tc     | External clock input cycle time             | 125  |      | 62    |      | 40    |      | ns   |
| tw(н)  | External clock input high-level pulse width | 50   |      | 25    |      | 15    |      | ns   |
| tw(L)  | External clock input low-level pulse width  | 50   |      | 25    |      | 15    |      | ns   |
| tr     | External clock rise time                    |      | 20   |       | 10   |       | 8    | ns   |
| tr     | External clock fall time                    |      | 20   |       | 10   |       | 8    | ns   |

## Single-chip mode

|            |                          |      |      | Lin   | nits |      |      |      |
|------------|--------------------------|------|------|-------|------|------|------|------|
| Symbol     | Parameter                | 8N   | 1Hz  | 16MHz |      | 251  | ЛНz  | Unit |
|            |                          | Min. | Max. | Min.  | Max. | Min. | Max. |      |
| tsu(Pod-E) | Port P0 input setup time | 200  |      | 100   |      | 60   |      | ns   |
| tsu(P1D-E) | Port P1 input setup time | 200  |      | 100   |      | 60   |      | ns   |
| tsu(P2D-E) | Port P2 input setup time | 200  |      | 100   |      | 60   |      | ns   |
| tsu(P3D-E) | Port P3 input setup time | 200  |      | 100   |      | 60   |      | ns   |
| tsu(P4D-E) | Port P4 input setup time | 200  |      | 100   |      | 60   |      | ns   |
| tsu(P5D-E) | Port P5 input setup time | 200  |      | 100   |      | 60   |      | ns   |
| tsu(P6D-E) | Port P6 input setup time | 200  |      | 100   |      | 60   |      | ns   |
| tsu(P7D-E) | Port P7 input setup time | 200  |      | 100   |      | 60   |      | ns   |
| tsu(P8D-E) | Port P8 input setup time | 200  |      | 100   |      | 60   |      | ns   |
| th(E-POD)  | Port P0 input hold time  | 0    |      | 0     |      | 0    |      | ns   |
| th(E-P1D)  | Port P1 input hold time  | 0    |      | 0     |      | 0    |      | ns   |
| th(E-P2D)  | Port P2 input hold time  | 0    |      | 0     |      | 0    |      | ns   |
| th(E-P3D)  | Port P3 input hold time  | 0    |      | 0     |      | 0    |      | ns   |
| th(E-P4D)  | Port P4 input hold time  | 0    |      | 0     |      | 0    |      | ns   |
| th(E-P5D)  | Port P5 input hold time  | 0    |      | 0     |      | 0    |      | ns   |
| th(E-P6D)  | Port P6 input hold time  | · 0  |      | 0     |      | 0    |      | ns   |
| th(E-P7D)  | Port P7 input hold time  | 0    |      | 0     |      | 0    |      | ns   |
| th(E-P8D)  | Port P8 input hold time  | 0    |      | 0     |      | 0    |      | ns   |

## Memory expansion mode and microprocessor mode

|             | _                        |      |      | Lin  | nits |      |      |      |  |
|-------------|--------------------------|------|------|------|------|------|------|------|--|
| Symbol      | Parameter                | 8M   | 1Hz  | 161  | ИНz  | 251  | ЛНz  | Unit |  |
|             |                          | Min. | Max. | Min. | Max. | Min. | Max. |      |  |
| tsu(P1D-E)  | Port P1 input setup time | 60   |      | 45   |      | 30   |      | ns   |  |
| tsu(P2D-E)  | Port P2 input setup time | 60   |      | 45   |      | 30   |      | ns   |  |
| tsu(RDY-ø1) | RDY input setup time     | 70   |      | 60   |      | 55   |      | ns   |  |
| tsu(HOLD-ø) | HOLD input setup time    | 70   |      | 60   |      | 55   |      | ns   |  |
| th(E-P1D)   | Port P1 input hold time  | 0    |      | 0    |      | 0    |      | ns   |  |
| th(E-P2D)   | Port P2 input hold time  | 0    |      | 0    |      | 0    |      | ns   |  |
| th(ø-RDY)   | RDY input hold time      | 0    |      | 0    |      | 0    |      | ns   |  |
| th(ø-HOLD)  | HOLD input hold time     | 0    |      | 0    |      | 0    |      | ns   |  |

## **5.1 Electrical characteristics**

#### Timer A input (count input in event counter mode)

|         | Parameter                         |      | Limits |      |       |      |       |    |  |
|---------|-----------------------------------|------|--------|------|-------|------|-------|----|--|
| Symbol  |                                   |      | 8MHz   |      | 16MHz |      | 25MHz |    |  |
|         |                                   | Min. | Max.   | Min. | Max.  | Min. | Max.  |    |  |
| tc(TA)  | TAin input cycle time             | 250  |        | 125  |       | 80   |       | ns |  |
| tw(tah) | TAin input high-level pulse width | 125  |        | 62   |       | 40   |       | ns |  |
| tw(TAL) | TAin input low-level pulse width  | 125  |        | 62   |       | 40   |       | ns |  |

### Timer A input (gating input in timer mode)

| Oursels at | Parameter                         |      | Limits |      |       |      |       |    |  |
|------------|-----------------------------------|------|--------|------|-------|------|-------|----|--|
| Symbol     |                                   | 8    | 8MHz   |      | 16MHz |      | 25MHz |    |  |
|            |                                   | Min. | Max.   | Min. | Max.  | Min. | Max.  |    |  |
| tc(ta)     | TAin input cycle time             | 1000 |        | 500  |       | 320  |       | ns |  |
| tw(tah)    | TAin input high-level pulse width | 500  |        | 250  |       | 160  |       | ns |  |
| tw(tal)    | TAin input low-level pulse width  | 500  |        | 250  |       | 160  |       | ns |  |

## Timer A input (external trigger input in one-shot pulse mode)

|    | _      | Parameter                         |      | Limits |      |       |      |       |    |  |
|----|--------|-----------------------------------|------|--------|------|-------|------|-------|----|--|
|    | Symbol |                                   | 81   | 8MHz   |      | 16MHz |      | 25MHz |    |  |
|    |        |                                   | Min. | Max.   | Min. | Max.  | Min. | Max.  |    |  |
| to | C(TA)  | TAin input cycle time             | 500  |        | 250  |       | 160  |       | ns |  |
| tv | V(TAH) | TAin input high-level pulse width | 250  |        | 125  |       | 80   |       | ns |  |
| tv | V(TAL) | TAin input low-level pulse width  | 250  |        | 125  |       | 80   |       | ns |  |

## Timer A input (external trigger input in pulse width modulation mode)

| Symbol  | Parameter                         |      | Limits |      |       |      |       |    |  |
|---------|-----------------------------------|------|--------|------|-------|------|-------|----|--|
|         |                                   | 8N   | 8MHz   |      | 16MHz |      | 25MHz |    |  |
|         |                                   | Min. | Max.   | Min. | Max.  | Min. | Max.  |    |  |
| tw(tah) | TAin input high-level pulse width | 250  |        | 125  |       | 80   |       | ns |  |
| tw(tal) | TAin input low-level pulse width  | 250  |        | 125  |       | 80   |       | ns |  |

## Timer A input (up-down input in event counter mode)

|             | ,                                   |      | Limits |      |      |      |      |      |  |
|-------------|-------------------------------------|------|--------|------|------|------|------|------|--|
| Symbol      | Parameter                           | 8M   | IHz    | 161  | ЛНz  | 251  | ЛНz  | Unit |  |
| I           |                                     | Min. | Max.   | Min. | Max. | Min. | Max. |      |  |
| tc(UP)      | TAiout input cycle time             | 5000 |        | 2500 |      | 2000 |      | ns   |  |
| tw(UPH)     | TAiout input high-level pulse width | 2500 |        | 1250 |      | 1000 |      | ns   |  |
| tw(UPL)     | TAiour input low-level pulse width  | 2500 |        | 1250 |      | 1000 |      | ns   |  |
| tsu(UP-TIN) | TAiour input setup time             | 1000 |        | 500  |      | 400  |      | ns   |  |
| th(Tın–UP)  | TAiout input hold time              | 1000 |        | 500  |      | 400  |      | ns   |  |

## Timer B input (count input in event counter mode)

| Sumbol  |  | Limits |      |      |      |      |      |      |
|---------|--|--------|------|------|------|------|------|------|
| Symbol  | Parameter  | 8M     | 1Hz  | 161  | ЛНz  | 251  | ИHz  | Unit |
|         |  | Min.   | Max. | Min. | Max. | Min. | Max. |      |
| tc(TB)  | TBin input cycle time (one edge count)               | 250    |      | 125  |      | 80   |      | ns   |
| tw(твн) | TBin input high-level pulse width (one edge count)   | 125    |      | 62   |      | 40   |      | ns   |
| tw(TBL) | TBin input low-level pulse width (one edge count)    | 125    |      | 62   |      | 40   |      | ns   |
| tc(TB)  | TBin input cycle time (both edges count)             | 500    |      | 250  |      | 160  |      | ns   |
| tw(TBH) | TBin input high-level pulse width (both edges count) | 250    |      | 125  |      | 80   |      | ns   |
| tw(TBL) | TBin input low-level pulse width (both edges count)  | 250    |      | 125  |      | 80   |      | ns   |

## 5.1 Electrical characteristics

•

#### Timer B input (pulse period measurement mode)

|         | Parameter                         | Limits |      |       |      |       |      |      |  |
|---------|-----------------------------------|--------|------|-------|------|-------|------|------|--|
| Symbol  |                                   | 8MHz   |      | 16MHz |      | 25MHz |      | Unit |  |
|         |                                   | Min.   | Max. | Min.  | Max. | Min.  | Max. |      |  |
| tc(тв)  | TBin input cycle time             | 1000   |      | 500   |      | 320   |      | ns   |  |
| tw(твн) | TBin input high-level pulse width | 500    |      | 250   |      | 160   |      | ns   |  |
| tw(TBL) | TBin input low-level pulse width  | 500    |      | 250   |      | 160   |      | ns   |  |

## Timer B input (pulse width measurement mode)

| <b>a</b> | Parameter                         | Limits |      |       |      |       |      |      |  |
|----------|-----------------------------------|--------|------|-------|------|-------|------|------|--|
| Symbol   |                                   | 8MHz   |      | 16MHz |      | 25MHz |      | Unit |  |
|          |                                   | Min.   | Max. | Min.  | Max. | Min.  | Max. |      |  |
| tс(тв)   | TBin input cycle time             | 1000   |      | 500   |      | 320   |      | ns   |  |
| tw(TBH)  | TBin input high-level pulse width | 500    |      | 250   |      | 160   |      | ns   |  |
| tw(TBL)  | TBin input low-level pulse width  | 500    |      | 250   |      | 160   |      | ns   |  |

## A-D trigger input

|         | Deventer   | Limits |      |      |      |      |      |      |  |
|---------|--|--------|------|------|------|------|------|------|--|
| Symbol  | Parameter  | 8N     | IHz  | 161  | ЛHz  | 251  | ЛНz  | Unit |  |
|         |  | Min.   | Max. | Min. | Max. | Min. | Max. |      |  |
| tc(AD)  | ADTRG input cycle time (minimum allowable trigger) | 2000   |      | 1000 |      | 1000 |      | ns   |  |
| tw(ADL) | ADTRG input low-level pulse width                  | 250    |      | 125  |      | 125  |      | ns   |  |

## Serial I/O

|          | Demostra                          | Limits |      |      |      |      |      |      |
|----------|-----------------------------------|--------|------|------|------|------|------|------|
| Symbol   | Parameter                         | 8M     | lHz  | 16N  | ЛНz  | 25N  | ЛНz  | Unit |
| 1        |                                   | Min.   | Max. | Min. | Max. | Min. | Max. |      |
| tc(ck)   | CLKi input cycle time             | 500    |      | 250  |      | 200  |      | ns   |
| tw(скн)  | CLKi input high-level pulse width | 250    |      | 125  |      | 100  |      | ns   |
| tw(CKL)  | CLKi input low-level pulse width  | 250    |      | 125  |      | 100  |      | ns   |
| td(C-Q)  | TxDi output delay time            |        | 150  |      | 90   |      | 80   | ns   |
| th(C-Q)  | TxDi hold time                    | 30     |      | 30   |      | 30   |      | ns   |
| tsu(D-C) | RxDi hold time                    | 60     |      | 30   |      | 20   |      | ns   |
| th(C-D)  | RxDi input hold time              | 90     |      | 90   |      | 90   |      | ns   |

## External interrupt INTi input

|         | Parameter                         | Limits |      |       |      |       |      |      |  |
|---------|-----------------------------------|--------|------|-------|------|-------|------|------|--|
| Symbol  |                                   | 8MHz   |      | 16MHz |      | 25MHz |      | Unit |  |
|         |                                   | Min.   | Max. | Min.  | Max. | Min.  | Max. |      |  |
|         | INTi input high-level pulse width | 250    |      | 250   |      | 250   |      | ns   |  |
| tw(INL) | INTi input low-level pulse width  | 250    |      | 250   |      | 250   |      | ns   |  |

## 5.1.5 Switching characteristics

## Switching characteristics (Vcc=5V±10%, Vss=0V, Ta=25°C, unless otherwise noted)

## Single-chip mode

|           | Baramator                      | Limits |      |       |      |       |      |      |
|-----------|--------------------------------|--------|------|-------|------|-------|------|------|
| Symbol    | Parameter                      | 8MHz   |      | 16MHz |      | 25MHz |      | Unit |
|           |                                | Min.   | Max. | Min.  | Max. | Min.  | Max. |      |
| td(E-P0Q) | Port P0 data output delay time |        | 200  |       | 100  |       | 80   | ns   |
| td(E-P1Q) | Port P1 data output delay time |        | 200  |       | 100  |       | 80   | ns   |
| td(E-P2Q) | Port P2 data output delay time |        | 200  |       | 100  |       | 80   | ns   |
| td(E-P3Q) | Port P3 data output delay time |        | 200  |       | 100  |       | 80   | ns   |
| td(E-P4Q) | Port P4 data output delay time |        | 200  |       | 100  |       | 80   | ns   |
| td(E-P5Q) | Port P5 data output delay time |        | 200  |       | 100  |       | 80   | ns   |
| td(E-P6Q) | Port P6 data output delay time |        | 200  |       | 100  |       | 80   | ns   |
| td(E-P7Q) | Port P7 data output delay time |        | 200  |       | 100  |       | 80   | ns   |
| td(E-P8Q) | Port P8 data output delay time |        | 200  |       | 100  |       | 80   | ns   |

Note : Test conditions are shown in Figure 5.1.1.

## Memory expansion mode and microprocessor mode (when wait bit is "1")

|                   | _  |      | Limits |      |      |      |      |      |  |
|-------------------|--|------|--------|------|------|------|------|------|--|
| Symbol            | Parameter                                      | 8M   | 1Hz    | 16   | ЛНz  | 251  | ИHz  | Unit |  |
|                   |  | Min. | Max.   | Min. | Max. | Min. | Max. |      |  |
| td(POA-E)         | Port P0 address output delay time              | 100  |        | 30   |      | 12   |      | ns   |  |
| td(E-P1Q)         | Port P1 data output delay time (BYTE="L")      |      | 110    |      | 70   |      | 45   | ns   |  |
| tPXZ(E-P1Z)       | Port P1 floating start delay time (BYTE="L")   |      | 5      |      | 5    |      | 5    | ns   |  |
| td(P1A-E)         | Port P1 address output delay time              | 100  |        | 30   |      | 12   |      | ns   |  |
| td(P1A-ALE)       | Port P1 address output delay time              | 80   |        | 24   |      | 5    |      | ns   |  |
| <b>t</b> d(E-P2Q) | Port P2 data output delay time                 |      | 110    |      | 70   |      | 45   | ns   |  |
| tPXZ(E-P2Z)       | Port P2 floating start delay time              |      | 5      |      | 5    |      | 5    | ns   |  |
| td(P2A-E)         | Port P2 address output delay time              | 100  |        | 30   |      | 12   |      | ns   |  |
| td(P2A-ALE)       | Port P2 address output delay time              | 80   |        | 24   |      | 5    |      | ns   |  |
| td(ø-HLDA)        | HLDA output delay time                         |      | 100    |      | 50   |      | 50   | ns   |  |
| td(ALE-E)         | ALE output delay time                          | 4    |        | 4    |      | 4    |      | ns   |  |
| tw(ALE)           | ALE pulse width                                | 90   |        | 35   |      | 22   |      | ns   |  |
| td(BHE-E)         | BHE output delay time                          | 100  |        | 30   |      | 20   |      | ns   |  |
| td(R/W-E)         | R/W output delay time                          | 100  |        | 30   |      | 20   |      | ns   |  |
| td(E¢1)           | $\phi_1$ output delay time                     | 0    | 30     | 0    | 20   | 0    | 18   | ns   |  |
| th(E-POA)         | Port P0 address hold time                      | 50   |        | 25   |      | 18   |      | ns   |  |
| th(ALE-P1A)       | Port P1 address hold time (BYTE="L")           | 9    |        | 9    |      | 9    |      | ns   |  |
| <b>t</b> h(E–P1Q) | Port P1 data hold time (BYTE="L")              | 50   |        | 25   |      | 18   |      | ns   |  |
| tPZX(E-P1Z)       | Port P1 floating release delay time (BYTE="L") | 50   |        | 25   |      | 18   |      | ns   |  |
| th(E-P1A)         | Port P1 address hold time (BYTE="H")           | 50   |        | 25   |      | 18   |      | ns   |  |
| th(ALE-P2A)       | Port P2 address hold time                      | 9    |        | 9    |      | 9    |      | ns   |  |
| th(E-P2Q)         | Port P2 data hold time                         | 50   |        | 25   |      | 18   |      | ns   |  |
| tPZX(E-P2Z)       | Port P2 floating release delay time            | 50   |        | 25   |      | 18   |      | ns   |  |
| th(E-BHE)         | BHE hold time                                  | 18   |        | 18   |      | 18   |      | ns   |  |
| th(E-R/W)         | R/W hold time                                  | 18   |        | 18   |      | 18   |      | ns   |  |
| tw(EL)            | E pulse width                                  | 220  |        | 95   |      | 50   |      | ns   |  |

Note : Test conditions are shown in Figure 5.1.1.

## 5.1 Electrical characteristics

|                     | _  |      |      | Lin  | nits |      |      |      |
|---------------------|--|------|------|------|------|------|------|------|
| Symbol              | Parameter                                      | 8M   | IHz  | 161  | /Hz  | 251  | ЛНz  | Unit |
|                     |  | Min. | Max. | Min. | Max. | Min. | Max. |      |
| td(POA-E)           | Port P0 addres's output delay time             | 100  |      | 30   |      | 12   |      | ns   |
| <b>t</b> d(E-P1Q)   | Port P1 data output delay time (BYTE="L")      |      | 110  |      | 70   |      | 45   | ns   |
| <b>t</b> PXZ(E-P1Z) | Port P1 floating start delay time (BYTE="L")   |      | 5    |      | 5    |      | 5    | ns   |
| td(P1A-E)           | Port P1 address output delay time              | 100  |      | 30   |      | 12   |      | ns   |
| td(P1A-ALE)         | Port P1 address output delay time              | 80   |      | 24   |      | 5    |      | ns   |
| td(E-P2Q)           | Port P2 data output delay time                 |      | 110  |      | 70   |      | 45   | ns   |
| tPXZ(E-P2Z)         | Port P2 floating start delay time              |      | 5    |      | 5    |      | 5    | ns   |
| td(P2A-E)           | Port P2 address output delay time              | 100  |      | 30   |      | 12   |      | ns   |
| td(P2A-ALE)         | Port P2 address output delay time              | 80   |      | 24   |      | 5    |      | ns   |
| td(ø=HLDA)          | HLDA output delay time                         |      | 100  |      | 50   |      | 50   | ns   |
| td(ALE-E)           | ALE output delay time                          | 4    |      | 4    |      | 4    |      | ns   |
| tw(ALE)             | ALE pulse width                                | 90   |      | 35   |      | 22   |      | ns   |
| td(BHE-E)           | BHE output delay time                          | 100  |      | 30   |      | 20   |      | ns   |
| td(R/W-E)           | R/W output delay time                          | 100  |      | 30   |      | 20   |      | ns   |
| td(E\$\phi_1)       | $\phi_1$ output delay time                     | 0    | 30   | 0    | 20   | 0    | 18   | ns   |
| th(E-POA)           | Port P0 address hold time                      | 50   |      | 25   |      | 18   |      | ns   |
| th(ALE-P1A)         | Port P1 address hold time (BYTE="L")           | 9    |      | 9    |      | 9    |      | ns   |
| th(E-P1Q)           | Port P1 data hold time (BYTE="L")              | 50   |      | 25   |      | 18   |      | ns   |
| tPZX(E-P1Z)         | Port P1 floating release delay time (BYTE="L") | 50   |      | 25   |      | 18   |      | ns   |
| th(E-P1A)           | Port P1 address hold time (BYTE="H")           | 50   |      | 25   |      | 18   |      | ns   |
| th(ALE-P2A)         | Port P2 address hold time                      | 9    |      | 9    |      | 9    |      | ns   |
| th(E-P2Q)           | Port P2 data hold time                         | 50   |      | 25   |      | 18   |      | ns   |
| tPZX(E-P2Z)         | Port P2 floating release delay time            | 50   |      | 25   |      | 18   |      | ns   |
| th(E-BHE)           | BHE hold time                                  | 18   |      | 18   |      | 18   |      | ns   |
| th(E-R/W)           | R/W hold time                                  | 18   |      | 18   |      | 18   |      | ns   |
| tw(EL)              | E pulse width                                  | 470  |      | 220  |      | 130  |      | ns   |

Memory expansion mode and microprocessor mode (when wait bit = "0", and external memory area accessed)

Note : Test conditions are shown in Figure 5.1.1.




Fig.5.1.1 Testing circuit for ports P0 to P8,  $\phi_1$ 

## 5.1.6 Equations for calculating the parameters

Table 5.1.1 shows the equations for calculating the following parameters :

| tw(ALE)ALE pulse width                                   | $td(R/W-E)$ R/ $\overline{W}$ output delay time                    |
|--|--|
| tw(EL)Ē pulse width                                      | $t_{\mbox{pzx}(\mbox{E-PiZ})}$ Port Pi floating release delay time |
| td(PiA–E)Port Pi address output delay time<br>(i=0 to 2) | th(E-PiQ)Port Pi data hold time                                    |
| td(BHE-E)BHE output delay time                           | td(PiA-ALE) Port Pi address output delay time                      |

## Table 5.1.1 Equations for calculating parameters

| Frequency<br>Parameter   | 8MHz version                                   | 16MHz version                                  | 25MHz version                                 |
|--------------------------|--|--|---|
| tw(ALE)                  | $\frac{1 \times 10^9}{f(XIN)} - 35$            | $\frac{1 \times 10^9}{f(XIN)}$ - 27.5          | $\frac{1 \times 10^9}{f(XIN)} - 18$           |
| tw(EL)<br>Wait bit = "1" | $\frac{2 \times 10^{9}}{f(XIN)} - 30$          | ←  | ←   |
| tw(EL)<br>Wait bit = "0" | $\frac{4 \times 10^9}{f(XIN)} - 30$            | <  | ~   |
| td(PiA–E)                |  | 2 × 10 <sup>9</sup>                            | $12 + \frac{2 \times 10^9}{f(XIN)} - 80$      |
| td(BHE–E)<br>td(R/W–E)   | $100 + \frac{2 \times 10^9}{f(XIN)} - 250$     | $30 + \frac{2 \times 10^9}{f(XIN)} - 125$      | $20 + \frac{2 \times 10^9}{f(XIN)} - 80$      |
| tpzx(E–PiZ)<br>th(E–PiQ) | $\frac{1 \times 10^9}{2 \times f(XIN)} - 12.5$ | $\frac{1 \times 10^9}{2 \times f(XIN)} - 6.25$ | $\frac{1 \times 10^{9}}{2 \times f(XIN)} - 2$ |
| td(PiA-ALE)              | $\frac{1 \times 10^{\circ}}{f(XIN)} - 45$      | $\frac{1 \times 10^9}{f(XIN)} - 38.5$          | $\frac{1 \times 10^9}{f(XIN)} - 35$           |


(Dimension in ns)

## 5.1 Electrical characteristics

| Single-chip mo | de                          |
|----------------|-----------------------------|
| f(XIN)         |                             |
| Ē              |                             |
| Port P0 output |                             |
| Port P0 input  | tsu(POD-E)                  |
| Port P1 output |                             |
| Port P1 input  | tsu(P1D-E)                  |
| Port P2 output | <->  td(E-P2O)              |
| Port P2 input  | tsu(P2D-E)                  |
| Port P3 output | <-> t <sub>d(E−P3O)</sub>   |
| Port P3 input  | tsu(P3D-E)                  |
| Port P4 output | td(E−P4Q)                   |
| Port P4 input  | tsu(P4D-E)                  |
| Port P5 output | <-> td(E-P50)               |
| Port P5 input  | tsu(P5D−E) ←→→<br>th(E−P5D) |
| Port P6 output |                             |
| Port P6 input  | tsu(P6D-E)                  |
| Port P7 output |                             |
| Port P7 input  | tsu(P7D-E)                  |
|                |                             |
| Port P8 output | tsu(P8D-E)                  |
| Port P8 input  | th(E−P8D)                   |

## 5.1.7 Timing diagram


## 5.1 Electrical characteristics



## **5.1 Electrical characteristics**

### Memory expansion mode and microprocessor mode

(When wait bit="1")



 Test conditions

 •Vcc=5V±10%

 •Input timing voltage

 •Output timing voltage

 : Vil=1.0V, ViH=4.0V

 : Vol=0.8V, VoH=2.0V

## Memory expansion mode and microprocessor mode (When wait bit="1")

| f(Xin)  |                        |                                    |                         |                                  |   |
|---|------------------------|------------------------------------|-------------------------|----------------------------------|---|
| <i>φ</i> 1                                      |                        | ←t <sub>d(E-φ1</sub> ) →           | <-td(E-φ1)              |                                  | / <b></b>   |
| Ē   |                        |                                    | /                       | /                                | r   |
| Port P0 output<br>(A0–A7)                       | X                      | <sup>th</sup> (E-POA) →<br>Address | td(POA-E)               | Address                          | X   |
| Port P1 output<br>(A8–A15/D8–D15)<br>(BYTE="L") | th(ALE-P1A)<br>Address | Data                               | <→ th(E-P1Q)<br>Address | tpxz(E-P1Z)                      | ← t <sub>pzx(E-P1Z)</sub><br>← Address                            |
| Port P1 output<br>(A8–A15)<br>(BYTE="H")        | X                      | th(E-P1A)                          | ↔                       | Address<br>tsu(P1D-E) <b>K</b> > | ←→ th(E-P1D)  |
| Port P1 input                                   | th(ALE-P2A)            |                                    | tur 200                 |                                  |   |
| Port P2 output<br>(A16–A23/D0–D7)               | Address                | Data                               | Address                 |                                  | ← t <sub>pzx(E-P2Z)</sub><br>← Address<br>← t <sub>h(E-P2D)</sub> |
| Port P2 input                                   | t_w(ALE)               |                                    |                         |                                  | <u> </u>  |
| Port P3₂ output<br>(ALE)                        |                        |                                    |                         | ← td(ALE-E)                      |   |
| P <u>ort P</u> 3₁ output<br>(BHE)               |                        |                                    | ←→ th(E-BHE)            |                                  | _X  |
| Port P3₀ output<br>(R/₩)                        |                        |                                    | ←→ th(E-R/W)            |                                  |   |

Test conditions •Vcc=5V±10% •Output timing voltage : VoL=0.8V, VoH=2.0V 
 •Ports P1, P2 input
 : VIL=0.8V, VIH=2.5V

 •Port P4₁ input
 : VIL=1.0V, VIH=4.0V

| f (XIN)   |   |
|---|---|
| <i>ф</i> 1                                      | $ \underbrace{ \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$ |
| Ē   | $\frac{t_{w(EL)}}{t_{h(E-POA)}} \leftrightarrow   \leftrightarrow t_{d(POA-E)}$           |
| Port P0 output<br>(A0–A7)                       | Address Address   |
| Port P1 output<br>(A8–A15/D8–D15)<br>(BYTE="L") | $\begin{array}{c c c c c c c c c c c c c c c c c c c $                                    |
| Port P1 output<br>(A8–A15)<br>(BYTE="H")        | $\begin{array}{c c c c c c c c c c c c c c c c c c c $                                    |
| Port P1 input                                   |   |
| Port P2 output<br>(A16-A23/Do-D7)               | $\begin{array}{c c c c c c c c c c c c c c c c c c c $                                    |
| Port P2 input                                   |   |
| Port P3₂ output<br>(ALE)                        | tw(ALE)   |
| Port P31 output<br>(BHE)                        | td(BHE-E)   |
| Port P3₀ output<br>(R/₩)                        | $\xrightarrow{t_{d(R/W-E)}} \xrightarrow{\leftarrow} t_{h(E-R/W)}$                        |

Memory expansion mode and microprocessor mode (When wait bit="0", and external memory area is accessed)

 Test conditions

 •Vcc=5V±10%

 •Output timing voltage : VoL=0.8V, VoH=2.0V

 •Ports P1, P2 input : VIL=0.8V, VIH=2.5V

 •Port P41 input : VIL=1.0V, VIH=4.0V

ŕ

# MEMO

# CHAPTER 6 STANDARD CHARACTERISTICS

6.1 Standard characteristics

## STANDARD CHARACTERISTICS


## 6.1 Standard characteristics

#### 6.1 Standard characteristics


The data described in this chapter are characteristic examples for M37702M2BXXXFP. The data is not guaranteed value. Refer to "Chapter 5. Electrical characteristics" for rated values.

## 6.1.1 Standard port characteristics

## (1) Programmable I/O port (CMOS output) P channel IOH-VOH characteristics



## (2) Programmable I/O port (CMOS output) N channel IoL-VoL characteristics




Supply voltage Vcc=5V

## 6.1 Standard characteristics

## 6.1.2 Icc-f(XIN) standard characteristics


## (1) Icc-f(XIN) characteristics on operating and at reset

Measurement condition (Vcc=5V, Ta=25°C, f(XIN): square wave, single-chip mode)



## (2) Icc-f(XIN) characteristics during wait

Measurement condition (Vcc=5V, Ta=25°C, f(XIN): square wave, single-chip mode)



## 6.1 Standard characteristics


## 6.1.3 A-D Converter standard characteristics

The lines at the bottom of the graph indicate the absolute precision errors. These are expressed as the deviation from the ideal value when the output code changes. For example, the change in output code from 0016 to 0116 should occur at ANi=10mV, but the measured value is 5.0mV. Therefore, the measured point of change is 10+5.0=15.0mV.

The lines at the top of the graph indicate the input voltage width for which the output code is constant. For example, the measured input voltage width for which the output code is  $0F_{16}$  is 22.0mV. Therefore, the differential non-linear error is 22.0-20=2.0mV (0.1LSB).

## [Measurement condition]

- Vcc = 5.12V
- VREF = 5.12V
- XIN = 25MHz
- Temp. = 25°C



# CHAPTER 7 **APPLICATION**

- 7.1 Memory expansion
- 7.2 I/O expansion
- 7.3 Program examples 7.4 M37702 group execution performance

#### 7.1 Memory expansion

This section describes the external memory expansion of the M37702 group.

#### 7.1.1 Memory expansion model

The memory can be expanded in memory expansion mode and microprocessor mode by using the external bus width selection pin (BYTE pin). Four memory expansion models shown in Table 7.1.1 are available.

#### (1) Minimum model

External memory area within the 64K bytes memory space is accessed using an 8-bit data bus. No external address latch is necessary. This is the most cost effective expansion model for externally adding an 8-bit element.

#### (2) Medium model A

Memory space beyond 64K bytes is accessed using an 8-bit data bus as same as the minimum model. An n bit (n≤8) address latch is required to latch the address data from the high-order 8 bits (A<sub>23</sub> to A<sub>16</sub>) of the address bus multiplexed with the data bus, but the accessible memory space is expanded up to 16M bytes.


### (3) Medium model B

This expansion model limits memory space to within 64K bytes, but provides optimum speed. The external data bus width is 16 bits and expanded memory area can be accessed as fast as internal area if no wait (software wait nor hardware wait due to the RDY input) is used. This expansion model requires an 8 bit address latch because the middle 8 bits (A<sub>15</sub> to A<sub>8</sub>) of the address bus are multiplexed with the data bus.

#### (4) Maximum model

This expansion model uses 16-bit width external data bus to access up to 16M bytes. An 8-bit latch to latch the middle 8 bits ( $A_{15}$  to  $A_{16}$ ) of the address bus and an n bit (n≤8) latch to latch n bits of the high-order 8 bits ( $A_{23}$  to  $A_{16}$ ) are required.

### Table 7.1.1 Memory expansion model



The M37702 group must operate in memory expansion mode or microprocessor mode in order to perform memory expansion. When either of these modes is selected, ports P0, P1, P2, P3, and part of P4 function as address/data bus pins or memory expansion related control pins and lose their I/O port functions. Therefore, port expansion must be performed together with memory expansion for applications that use many ports because the number of I/O ports is reduced by 30 compared with single chip mode. Port expansion is described in section "7.2 I/O expansion".

The Vss line of the M37702 group should be reenforced during memory expansion and I/O expansion because the address bus is used at 24 bits.

#### 7.1.2 Memory access time calculation

This section describes how to calculate the memory access time necessary to satisfy the memory expansion timing requirements. The memory access time calculation methods are described for minimum model which does not use the ALE signal and other three models which use the ALE signal.

#### (1) Minimum model memory access time

Figure 7.1.1 shows the bus timing diagram for the minimum model. The memory access time  $t_{a(AD)}$  for the minimum model is obtained by the following equation.

 $t_{a(AD)}=t_{d(POA/P1A-E)}+t_{w(EL)}-t_{su(P2D-E)}-\{address \ decode \ time\}$ ....

**Note:** td(POA/P1A-E) in equation ① represents either td(POA-E) Or td(P1A-E).

 $t_{d(POA/P1A-E)}$  and  $t_{w(EL)}$  in equation O are parameters that depend on the operating clock frequency and are calculated by the equations shown in Table 7.1.2.  $t_{su(P2D-E)}$  is a constant that depends on the operating clock frequency (8, 16, or 25MHz). Address decode time is the time required to decode the address and make the chip select signal valid.

The data setup time  $t_{su(D)}$  for write is obtained from the following equation.

~

tsu(D)=tw(EL)-td(E-P2Q) ..... ②

If the setup time requested by the device do not satisfy these values, waits must be inserted in the bus cycle with the wait bit or RDY input.

Figure 7.1.2 shows the relationship between the memory access time  $t_{a(AD)}$  and operating clock frequency  $f(X_{IN})$  for a minimum model. The graph in Figure 7.1.2 shows the memory access time ignoring the address decode time in equation ①. Therefore, the actual memory access time is the value of the graph minus the address decode time.

Figure 7.1.3 shows the relationship between the data setup time tsu(D) for write and the operating clock frequency.

| Table 7.1.2 Operating clock frequency dependen | t parameter calculation equations and constants |
|--|---|
|--|---|

| Туре  | 8MHz version                                      | 16MHz version                                | 25MHz version                               |
|---|---|--|---|
| Parameter                                       | M37702M2  | M37702M2A                                    | M3702M2B                                    |
| td(POA-E)<br>td(P1A-E)                          | $100 + \frac{2 \times 10^9}{f(X_{\rm IN})} - 250$ | $30 + \frac{2 \times 10^9}{f(X_{IN})} - 125$ | $12 + \frac{2 \times 10^9}{f(X_{IN})} - 80$ |
| tw(EL)  | $\frac{2\times10^9}{f(X_{\rm IN})}-30$            | ←  | ←   |
| Under software one-wait<br>(the wait bit = "0") | $\frac{4\times10^{\circ}}{f(X_{\rm IN})} - 30$    | ←  | <i>~</i>                                    |
| tsu(P2D-E)                                      | 60  | 45   | 30  |
| td(E-P2Q)                                       | 110   | 70   | 45  |
|   |   |  | (Dimension in ns)                           |




Fig. 7.1.1 Minimum model bus timing

# APPLICATION

## 7.1 Memory expansion




Fig. 7.1.2 Relationship between memory access time and operating clock frequency for minimum model




Fig. 7.1.3 Relationship between data setup time for write and operating clock frequency

(2) Medium/maximum model memory access time
Figure 7.1.4 shows the bus timing diagram for medium and maximum models.
ALE signal must be considered in addition to address output delay time when calculating the memory access time for this model.
The memory access time for the medium and maximum model depends on the following two conditions:

When address is determined before ALE is enabled.
(when tw(ALE)+td(ALE-E) ≤ td(P1A/P2A-E))
ta(AD)=tw(ALE)+td(ALE-E)+tw(EL)-tsu(P2D/P1D-E)
-{address latch delay+address decode time} ····· ③

Note: td(P1A/P2A-E) in equations (3) and (4) represents either td(P1A-E) or td(P2A-E) and tsu(P2D/P1D-E) represents either tsu(P1D-E) or tsu(P2D-E).

td(P1A/P2A-E), tw(ALE), and tw(EL) in equations (3) and (4) are parameters that depend on the operating clock frequency and are calculated by the equations shown in Table 7.1.3.  $t_{su(P2D/P1D-E)}$  is a constant that depends on the operating clock frequency (8, 16, or 25MHz). The address latch delay is the delay caused when latching the address data. Note that its value is different under the conditions for equation (3) and equation (4). The address decode time is the time required to decode the address and make the chip select signal valid.

The data setup time for write can be obtained by equation (5) similar to the minimum model.

tsu(D)=tw(EL)-td(E-P2Q/P1Q) ..... (5)

Note: td(E-P2Q/P1Q) in equation (5) represents either td(E-P1Q) or td(E-P2Q).


If the setup time requested by the device does not satisfy these values, waits must be inserted in the bus cycle using wait bits or the  $\overline{\text{RDY}}$  input.

Figure 7.1.5 shows the relationship between memory access time  $t_{a(AD)}$  and operating clock frequency  $f(X_{IN})$  for medium and maximum models. The graph in Figure 7.1.5 does not take into consideration the address decode time in equations (2) and (4) and shows the memory access time when M74F573 is used for address latch. The address decode time must be subtracted and the actual address latch delay must be considered in order to obtain the actual memory access time.

The relationship between the data setup time  $t_{su(D)}$  for write and the operating clock frequency is similar to the minimum model as shown in Figure 7.1.3.

# APPLICATION

## 7.1 Memory expansion



# APPLICATION

...

## 7.1 Memory expansion

| Table 7.1.3 Parameter                       | equations and constant dep                    | ending on the operating cloc                 | k frequency                                 |
|---|---|--|---|
| Products<br>Parameters                      | 8MHz version<br>M37702M2                      | 16MHz versionn<br>M37702M2A                  | 25MHz version<br>M37702M2B                  |
| td(P1A-E)<br>td(P2A-E)                      | $100 + \frac{2 \times 10^9}{f(X_{IN})} - 250$ | $30 + \frac{2 \times 10^9}{f(X_{IN})} - 125$ | $12 + \frac{2 \times 10^9}{f(X_{IN})} - 80$ |
| tw(ALE)                                     | $\frac{1\times10^9}{f(X_{\rm IN})} - 35$      | $\frac{1\times10^9}{f(X_{\rm IN})} - 27.5$   | $\frac{1\times10^9}{f(X_{\rm IN})}-18$      |
| tw(EL)                                      | $\frac{2\times10^9}{f(X_{\rm IN})} - 30$      | ←  | <b>←</b>                                    |
| Under software one-wait<br>(wait bit = "0") | $\frac{4\times10^9}{f(X_{\rm IN})} - 30$      | ←  | ←   |
| tsu(P2D-E)<br>tsu(P1D-E)                    | 60  | 45   | 30  |
| td(E-P2Q)<br>td(E-P1Q)                      | 110   | 70   | 45  |
| td(ALE-E)                                   | 4   | ←  | -   |

...

...

. .

(Unit : ns)




Fig. 7.1.5 Relationship between memory access time and operating clock frequency for midium/maximum model

## 7.1.3 Memory expansion precautions

When setting  $\overline{E}$  signal to "L" level and reading the data on the bus, the M37702 group has an address hold time ( $t_{pxz(E-P1Z/P2Z)}$ ) of up to 5ns. When the  $\overline{E}$  signal becomes "H" level and data on the bus is read, at minimum the floating time ( $t_{pzx(E-P1Z/P2Z)}$ ) shown in Table 7.1.4 is reserved before the next address data is output. Therefore, when using devices that output data on the data bus within 5ns from the fall of the  $\overline{E}$ signal ( $t_{en(OE)} \leq 5ns$ ) or output data on the data bus for more than  $t_{pzx(E-P1Z/P2Z)}$  at the rise of the  $\overline{E}$  signal, considerations must be made to prevent bus contention between the address data output by the M37702 group and the data output by the device.

When using devices with  $t_{en(OE)}$  that does not satisfy  $t_{Pxz(E-P1Z/P2Z)}$ , generate the device read signal  $\overline{OE}$  with only the leading edge of the fall of the  $\overline{E}$  signal delayed for few nanoseconds.

When using devices with toF and tdis(0E) that do not satisfy tpzx(E-P1Z/P2Z), delete the data output by the device using a bus buffer for example. Figures 7.1.7 and 7.1.8 show examples of using a bus buffer. Table 7.1.5 shows Mitsubishi memories that can be connected to the M37702 group without bus buffer. When requesting memory with specifications shown in Table 7.1.5, specify "toF 15ns microcomputer and kit."

| Type<br>Parameter          | 8MHz version<br>M37702M2                           | 16MHz versionn<br>M37702M2A                        | 25MHz version<br>M37702M2B                       |
|----------------------------|--|--|--|
| tpxz(E-P1Z)<br>tpxz(E-P2Z) | 5  | 5  | 5  |
| tpxz(E-P1Z)<br>tpxz(E-P2Z) | $\frac{1\times10^9}{2\times f(X_{\rm IN})} - 12.5$ | $\frac{1\times10^9}{2\times f(X_{\rm IN})} - 6.25$ | $\frac{1 \times 10^9}{2 \times f(X_{IN})} - 2.0$ |

#### Table 7.1.4 Address hold time and data floating time

(Dimension in ns)





Fig. 7.1.6 Memory data read timing


## 7.1 Memory expansion

| Memory type | Type name                    | tDF/tdis (OE) | Conditions                       |
|-------------|------------------------------|---------------|----------------------------------|
| EPROM       | M5M27C256AK-85/-10/-12/-15   | 15ns          | f(X <sub>IN</sub> )≤20MHz (Note) |
|             | or equivalent OTP component  |               |                                  |
|             | M5M27C512AK-10/-12/-15       |               |                                  |
|             | or equivalent OTP component  |               |                                  |
|             | M5M27C100K-12/-15            |               |                                  |
|             | M5M27C101K-12/-15            |               |                                  |
|             | M5M27C102K-12/-15            |               |                                  |
|             | M5L27512K-17/-2              | 30ns          | f(Xın)≤8MHz                      |
| SRAM        | M5M5256BP-70/-85/-10/-12/-15 | 15ns          | f(X <sub>IN</sub> )≤20MHz (Note) |
|             | or equivalent L,LL types     |               |                                  |
|             | M5M5178P-35/-45/-55          |               |                                  |

#### Table 7.1.5 Memory usable without bus buffer

Note: M74F32 or equivalent component is required for read signal generation when using at 16MHz frequency or greater.





## 7.1 Memory expansion






Fig. 7.1.8 Bus buffer usage example (2) (connection to device that requests long hold time during write)

#### 7.1.4 Connection to devices that request long access time

Waits can be inserted in the bus to extend the access time when connecting to devices that request long access time. Wait can be inserted by software one-wait method which sets the wait bit of the processor mode register bit 2 to "0" and inserts waits for 1 cycle of the clock  $\phi_1$  during the "L" level cycle of the E signal, or by hardware using RDY to insert any number of wait cycles. Figure 7.1.9 shows an RDY generation circuit example for one-wait insertion by hardware. Hardware wait by RDY input can generate wait for internal area access as well. Therefore, this circuit example uses a chip select signal to specify the area for inserting a wait. If the clock frequency is 14.9MHz or greater, this circuit cannot be used because the setup time of the RDY input at the fall of the clock  $\phi_1$  is insufficient. Refer to section "7.1.5 (5) Memory expansion example at 25MHz using software one-wait+RDY" for the use of RDY when RDY input setup time is insufficient.

## 7.1 Memory expansion





#### 7.1.5 Memory expansion example

Memory expansion examples are described below.

#### (1) Minimum model memory expansion example

Figure 7.1.10 shows a minimum model memory expansion example. In a minimum model, the  $R/\overline{W}$  signal and  $\overline{E}$  signal are used to generate the memory read signal  $\overline{RD}$  and write signal  $\overline{WR}$ . The  $\overline{BHE}$  signal is unused and must be kept open.




Fig. 7.1.10 Minimum model memory expansion example

#### (2) Maximum model memory expansion example

Figure 7.1.11 shows a maximum model memory expansion example. In maximum mode, the memory write signal must be separated into even address write signal  $\overline{WE}$  and odd address write signal  $\overline{WO}$  because the external data bus is used as a 16-bit bus. The even address write signal and odd address write signal are separated by using A<sub>0</sub> of the address and the  $\overline{BHE}$  signal. The read signal need not be separated because the microcomputer selectively inputs the data.




Fig. 7.1.11 Maximum model memory expansion example

#### (3) Memory expansion example at 20MHz using software one-wait

Figure 7.1.12 shows a memory expansion example at 20MHz using software one-wait (maximum model). No bus buffer is required in this example because M5M27C102K-15 is used as an external ROM (see Table 7.1.5).

#### (4) Memory expansion example at 25MHz using software one-wait

Figure 7.1.13 shows a memory expansion example at 25MHz using software one-wait (medium model B). This example requires a bus buffer to prevent bus contention.

## 7.1 Memory expansion




Fig. 7.1.12 Memory expansion example at 20MHz using software one-wait




Fig. 7.1.13 Memory expansion example at 25MHz using software one-wait

#### (5) Memory expansion example at 25MHz using software one-wait+ $\overline{RDY}$

Figure 7.1.14 shows a memory expansion example at 25MHz using software one-wait and RDY (medium model A). In this example, a software wait and a hardware wait by RDY are inserted during ROM access.




Fig. 7.1.14 Memory expansion example at 25 MHz using software one-wait+RDY

#### (6) Memory expansion example using M66800SP/FP

Figures 7.1.15 to 7.1.17 show memory expansion examples using the M66800SP/FP (hereafter referred to as M66800). The M66800 is a memory control IC that can be connected to either word bus or byte bus of the M37702 group. It is equipped with an internal address decoder, read/write signal generator, and an RDY signal generator.

#### {Precautions when expanding memory using the M66800}

Reenforce the GND lines of the M37702 group and M66800 in order to prevent errors due to noise. Also add an 80pF capacitor between the ALE line and GND line for safety.

Figure 7.1.15 shows an example of adding a 64KB EPROM (M5M27C512AK-10) and a 32KB SRAM (M5M5256BP-10) with no wait to the M37702 group that has an 8-bit external bus and operates at 12.288MHz. The RDY output pin of the M66800 is open because it operates at no wait.

Figure 7.1.16 shows an example of adding a 64KB EPROM (M5M27C512AK-15) and a 8KB highspeed SRAM (M5M5178P-45) to the M37702 group that has an 8-bit external bus and operates at 15MHz. The 8KB high-speed SRAM is no wait and one-wait is inserted with RDY for the EPROM. CS5 (EPROM chip select signal) is input as the wait request input (WRQ) to the M66800 in order to limit the area in which the RDY is valid.

Figure 7.1.17 shows an example of adding a 128KB EPROM (M5M27C102K-15) and two 32KB SRAMs (M5M5256BP-10) to the M37702 group that has a 16-bit external bus and operates at 12.288MHz. The SRAM is no wait and one-wait is inserted with RDY for the EPROM. Similar to Figure 7.1.16, an EPROM chip select signal is used to limit the area in which the RDY is valid.




Fig. 7.1.15 Memory expansion example using M66800 (1)

7.1 Memory expansion




Fig. 7.1.16 Memory expansion example using M66800 (2)




Fig. 7.1.17 Memory expansion example using M66800 (3)

Į

#### 7.2 I/O expansion

I/O expansion is described below.

#### 7.2.1 I/O expansion model

Similar to memory expansion, I/O expansion for the M37702 group in memory expansion mode and microprocessor mode can be performed for the four models shown in Table 7.1.1. Memory mapped I/O is used for I/O expansion. The expansion methods and precautions are the same as for memory expansion.

#### 7.2.2 I/O expansion examples

#### (1) Port expansion example using M5M82C55AP-2/FP-2

Figure 7.2.1 shows a port expansion example using M5M82C55AP-2/FP-2. This is an expansion example for a medium model B, and M5M82C55AP-2/FP-2 is connected to the even number port side and odd number port side of the M37702 group data bus to expand the I/O port to 48. The device reset signal is supplied from port P4<sub>3</sub>.

## 7.2 I/O expansion




Fig. 7.2.1 Port expansion example using M5M82C55AP-2/FP-2

216

#### (2) Port expansion example using M66500SP/FP

Figure 7.2.2 shows a port expansion example using M66500SP/FP. This is an expansion example for a minimum model which adds 24 I/O ports, 16 high-breakdown-voltage output ports, and 4 bits I/O ports.




Fig. 7.2.2 Port expansion example using M66500SP/FP

1

#### (3) Port expansion example using M37451M4-XXXFP

Figure 7.2.3 shows an expansion example using an 8-bit single-chip microcomputer M37451M4-XXXFP. This is an expansion example for a minimum model and the host bus interface function of the M37451M4-XXXFP is used.




Fig. 7.2.3 Port expansion example using M37451M4-XXXFP

7.3 Program examples

- 7.3.1 Hardware definition
- 7.3.2 Initialization examples

7.3.3 Timer modes setting examples

- (1) Timer A ..... Timer mode
- (2) Timer A ..... Event counter mode
- (3) Timer A ......Two phase pulse processing function
- (4) Timer A .....One-shot pulse mode
- (5) Timer A ..... PWM mode
- (6) Timer B .....Pulse period measurement mode
- (7) Timer B .....Pulse width measurement mode

7.3.4 Serial I/O modes setting examples

- (1) 8-bit UART .....1 byte receive
- (2) 8-bit UART .....1 byte transmit
- (3) 8-bit UART .....n-byte transmit
- (4) Clock synchronous ....1 byte receive
- (5) Clock synchronous ....1 byte transmit
- (6) Clock synchronous .... n-byte transmit
- (7) Error processing

7.3.5 A-D conversion modes setting examples

- (1) One-shot mode
- (2) Repeat mode
- (3) Single sweep mode
- (4) Repeat sweep mode

7.3.6 Interrupt processing examples

- (1) Interrupt setting example
- (2) Interrupt routine processing example ........... When memory space is 64K bytes or less.
- (3) Interrupt routine processing example......When memory space exceeds 64K bytes.

7.3.7 Watchdog timer setting examples

7.3.8 Software timer setting examples

7.3.9 Interrupt vector table setting example

## 7.3.1 Hardware definition

| SEQ.           | LOC. OF            | IJ.     | *.                  | 1            | *2* SOURCE :           | TATEMENT5*6*78  | }*9* |
|----------------|--------------------|---------|---------------------|--------------|------------------------|---|------|
| 4<br>5         |                    |         | 1<br>1;             | .PAGE        | 'M37702 HARDWARE DEF   | ie,   |      |
| 6<br>7         |                    |         | 1;======            | =======<br>۸ | 137702 Hardware define | =   |      |
| 8<br>9<br>10   |                    |         | 1;======<br>1;<br>1 | CEOTI        |                        |   |      |
| 10<br>11<br>12 |                    |         | 1;                  | .SECTIO      | N SFR_AREA             |   |      |
| 13<br>14       |                    |         | 1;                  | -            | •t registers           | =   |      |
| 15<br>16       |                    |         | 1;                  | .ORG         | 000002H                |   |      |
| 17             | 000002             |         | 1 PO1:              |              |                        | ; Port PO, P1 registers   |      |
|                | (000002)           |         | 1 PO:               | .BLKB        | 1                      | ; Port PO register  |      |
| 19<br>20       | (000003)           |         | 1 P1:<br>1 ;        | BLKB         | 1                      | ; Port P1 register  |      |
|                | 000004             |         | 1 PO1D:             |              |                        | ; Port PO, P1 direction registers                                 |      |
|                | (000004)           |         | 1 POD:              | .BLKB        | 1                      | ; Port PO direction register                                      |      |
| 23<br>24       | (000005)           |         | 1 P1D:<br>1 ;       | .BLKB        | 1                      | ; Port P1 direction register                                      |      |
| 25             | 000006             |         | 1 P23:              |              |                        | ; Port P2, P3 registers   |      |
| 26             | (000006)           |         | 1 P2:               | .BLKB        | 1                      | ; Port P2 register  |      |
|                | (000007)           |         | 1 P3:               | •BLKB        | 1                      | ; Port P3 register  |      |
| 28             | 000000             |         | 1 ;                 |              |                        |   |      |
|                | 800000<br>(000008) |         | 1 P23D:<br>1 P2D:   | .BLKB        | 1                      | ; Port P2, P3 direction registers<br>; Port P2 direction register |      |
|                | (000009)           |         | 1 P3D:              | BLKB         | 1                      | ; Port P3 direction register                                      |      |
| 32             | (000000)           |         | 1 ;                 |              |                        |   |      |
|                | 00000A             |         | 1 P45:              |              |                        | ; Port P4, P5 registers   |      |
| 34             | (00000A)           | 1H BYTE | 1 P4:               | BLKB         | 1                      | ; Port P4 register  |      |
|                | (00000B)           |         | 1 P5:               | .BLKB        | 1                      | ; Port P5 register  |      |
| 36<br>37       | 00000C             |         | 1 ;<br>1 P45D:      |              |                        | ; Port P4, P5 direction registers                                 |      |
|                | (00000C)           |         | 1 P4D:              | BLKB         | 1                      | ; Port P4 direction register                                      |      |
| 39             | (00000D)           | 1H BYTE | 1 P5D:              |              | 1                      | ; Port P5 direction register                                      |      |
| 40             | 00000E             |         | 1 ;<br>1 P67:       |              |                        | ·   |      |
|                | (00000E)           |         | 1 P6:               | BLKB         | 1                      | ; Port P6, P7 registers<br>; Port P6 register                     |      |
|                | (00000F)           |         | 1 P7:               |              | 1 .                    | ; Port P7 register  |      |
| 44             | (000000)           |         | 1 ;                 |              |                        |   |      |
|                | 000010             |         | 1 P67D:             |              |                        | ; Port P6, P7 direction registers                                 |      |
|                | (000010)           |         | 1 P6D:              |              | 1                      | ; Port P6 direction register                                      |      |
|                | (000011)           | 1H BYTE | 1 P7D:              | BLKB         | 1                      | ; Port P7 direction register                                      |      |
|                | (000012)           | 2H BYTE | 1 ;<br>1 P8:        | .BLKB        | 2                      | ; Port P8 register  |      |
| 50<br>51       | (000014)           | 2H BYTE | 1 ;<br>1 P8D:       | .BLKB        | 2                      | ; Port P8 direction register                                      |      |
| 52             |                    |         | 1;                  |              |                        | -   |      |

.

| SEQ.       | LOC.                 | OBJ.               | ····*···1····*···2····*S01  | JRCE STATEMENT5*6*7*8*9*  |
|------------|----------------------|--------------------|---|---|
| 53         |                      |                    | 1 .PAGE   |   |
| 54<br>55   |                      |                    | 1;<br>1;==================================                          |   |
| 56         |                      |                    | 1; A-D conversion registers   |   |
| 57<br>58   |                      |                    | 1;====================================                              |   |
| 59         | (000017)             |                    | 1 .ORG 00001EH  |   |
|            | (00001E)<br>(00001F) | 1H BYTE<br>1H BYTE | 1 ADCON: .BLKB 1<br>1 ADSPS: .BLKB 1                                | ; A-D control register<br>; A-D sweep pin selection register  |
| 62         | (000020)             | OU DUTE            | 1 ;   |   |
| 64         |                      | 2H BYTE            | 1 ADO: .BLKB 2<br>1 ;   | ; A-D register O  |
| 65<br>66   | (000022)             | 2H BYTE            | 1 AD1: .BLKB 2<br>1 ;   | ; A-D register 1  |
| 67         | (000024)             | 2H BYTE            | 1 AD2: .BLKB 2<br>1 ;   | ; A-D register 2  |
| 68<br>69   | (000026)             | 2H BYTE            | 1 AD3: .BLKB 2  | : A-D register 3  |
| 70<br>71   | (000028)             | 2H BYTE            | 1 ;<br>1 AD4: .BLKB 2   | ; A-D register 4  |
| 72         | (00002A)             | 2H BYTE            | 1 ;<br>1 AD5: .BLKB 2   | ; A-D register 5  |
| 74         |                      |                    | 1 ;   |   |
| 75         | (00002C)             | 2H BYTE            | 1 AD6: .BLKB 2<br>1 ;   | ; A-D register 6  |
| 77<br>78   | (00002E)             | 2H BYTE            | 1 AD7: .BLKB 2<br>1;  | ; A-D register 7  |
| 79         |                      |                    | 1 ;====================================                             |   |
| 80<br>81   |                      |                    | 1; Serial I/O 0 registers<br>1;==================================== |   |
| 82         | 000030               |                    | 1 ;<br>1 SOMxB:   |   |
|            | (000030)             | 1H BYTE            | 1 SOMR: .BLKB 1   | ,<br>; UARTO transmit/receive mode register   |
| 85<br>86   | (000031)             | 1H BYTE            | 1 SOBRG: .BLKB 1<br>1 ;   | ; UARTO baud rate generator (BRG)   |
| 87         | 000032               |                    | 1 SOTB:   | ; UARTO transmission buffer registers   |
|            | (000032)<br>(000033) | 1H BYTE<br>1H BYTE | 1 SOTBL: .BLKB 1<br>1 SOTBH: .BLKB 1                                | ; UARTO transmission buffer register (low-order)<br>; UARTO transmission buffer register (high-order) |
| 90         |                      |                    | 1 ;   |   |
|            | 000034 (000034)      | 1H BYTE            | 1 SOC:<br>1 SOCL: .BLKB 1   | ; UARTO transmit/receive control registers<br>; UARTO transmit/receive control register O             |
| 93         | (000035)             |                    | 1 SOCH: .BLKB 1   | ; UARTO transmit/receive control register 1   |
| 94<br>95   | 000036               |                    | 1 ;   | ; UARTO receive buffer registers  |
|            | (000036)             | 1H BYTE            | 1 SORBL: .BLKB 1  | ; UARTO receive buffer register (low-order)   |
| 98<br>98   | (000037)             | 1H BYTE            | 1 SORBH: .BLKB 1<br>1;  | ; UARTO receive buffer register (high-order)  |
| 99<br>100  |                      |                    | 1; Serial I/O 1 registers   |   |
| 101        |                      |                    | 1 ;====================================                             |   |
| 102<br>103 | 000038               |                    | 1 ;<br>1 S1MxB:   | :   |
| 104        | (000038)             | 1H BYTE            | 1 S1MR: .BLKB 1   | ; UART1 transmit/receive mode register  |
| 105<br>106 | (000039)             | 1H BYTE            | 1 S1BRG: .BLKB 1  | ; UART1 baud rate generator (BRG)   |
| 107        | 00003A               |                    | 1 SITB:   | ; UART1 transmission buffer registers   |
|            | (00003A)<br>(00003B) | 1H BYTE<br>1H BYTE | 1 S1TBL: .BLKB 1<br>1 S1TBH: .BLKB 1                                | ; UART1 transmission buffer register (low-order)<br>; UART1 transmission buffer register (high-order) |
| 110        |                      | 10 0115            | 1 ;   |   |
|            | 00003C<br>(00003C)   | 1H BYTE            | 1 SIC:<br>1 SICL: .BLKB 1   | ; UART1 transmit/receive control registers<br>; UART1 transmit/receive control register 0             |
| 113        | (00003D)             |                    | 1 SICH: .BLKB 1   | ; UART1 transmit/receive control register 1   |
| 114<br>115 | 00003E               |                    | 1 ;<br>1 S1RB:  | ; UART1 receive buffer registers  |
|            | (00003E)             | 1H BYTE            | 1 S1RBL: .BLKB 1  | ; UARTI receive buffer registers  |
| 117        | (00003F)             |                    | 1 S1RBH: .BLKB 1  | ; UART1 receive buffer register (high-order)  |
| 118        |                      |                    | 1;  |   |

¥

| SEQ.       | LOC.      | OBJ.    | *1*  | 2*SOURCE S       | TATEMENT            | 5*6*7*8*9*               |
|------------|-----------|---------|--|------------------|---------------------|--------------------------|
| 119        |           |         | 1 .PAGE                                    |                  |                     |                          |
| 120<br>121 |           |         | 1;<br>1;================================== |                  |                     | =                        |
| 122        |           |         |  | egisters         |                     | =                        |
| 123<br>124 |           |         |  |                  |                     | =                        |
|            | (000040)  | 2H BYTE | 1 TABSR: .BLKB                             | 2                |                     | start flag               |
|            | (000042)  | 2H BYTE | 1 ONSF: .BLKB<br>1 ;                       | 2                |                     | not start flag           |
|            | (000044)  | 2H BYTE | 1 UDF: .BLKB                               | 2                | ; Up/dov            | vn flag                  |
|            | 000046    |         | 1 TAO:                                     |                  | ; Timer             | A0 register              |
| 132        | (000046)  | 1H BYTE | 1 TAOL: .BLKB                              | 1                |                     | AO register (low-order)  |
| 133        | (000047)  | 1H BYTE | 1 TAOH: .BLKB                              | 1                | ; Timer             | AO register (high-order) |
| 134        |           |         | 1 ;  |                  |                     |                          |
|            | 000048    |         | 1 TA1:                                     |                  |                     | Al register              |
|            | (000048)  | 1H BYTE |  | 1                |                     | Al register (low-order)  |
|            | (000049)  | 1H BYTE |  | 1                | Timer               | Al register (high-order) |
| 138        | 00004A    |         | 1 ;<br>1 TA2:                              |                  | • Timor             | A2 register              |
|            | (00004A)  | 1H BYTE | 1 TA2L: .BLKB                              | 1                |                     | A2 register (low-order)  |
|            | (00004B)  | 1H BYTE | 1 TA2H: .BLKB                              | 1                |                     | A2 register (high-order) |
| 142        | (******** |         | 1 ;  |                  |                     |                          |
| 143        | 00004C    |         | 1 TA3:                                     |                  | ; Timer             | A3 register              |
| 144        | (00004C)  | 1H BYTE | 1 TA3L: .BLKB                              | 1                | ; Timer             | A3 register (low-order)  |
| 145        | (00004D)  | 1H BYTE | 1 TA3H: .BLKB                              | 1                | ; Timer             | A3 register (high-order) |
| 146        |           |         | 1 ;  |                  |                     |                          |
|            | 00004E    |         | 1 TA4:                                     |                  |                     | A4 register              |
|            | (00004E)  | 1H BYTE | 1 TA4L: .BLKB                              | 1                |                     | A4 register (low-order)  |
| 149        | (00004F)  | 1H BYTE | 1 TA4H: .BLKB<br>1 ;                       | 1                | , limer             | A4 register (high-order) |
|            | 000050    | •       | 1 TBO:                                     |                  | : Timer             | BO register              |
|            | (000050)  | 1H BYTE | 1 TBOL: .BLKB                              | 1                |                     | B0 register (low-order)  |
| 153        | (000051)  | 1H BYTE | 1 TBOH: .BLKB                              | 1                | ; Timer             | BO register (high-order) |
| 154        |           |         | 1 ;  |                  |                     |                          |
|            | 000052    |         | 1 TB1:                                     |                  |                     | B1 register              |
|            | (000052)  | 1H BYTE | 1 TB1L: .BLKB                              | 1                |                     | B1 register (low-order)  |
|            | (000053)  | 1H BYTE | 1 TB1H: .BLKB                              | 1                | ; Timer             | B1 register (high-order) |
| 158        | 000054    |         | 1 ;<br>1 TB2:                              |                  | • Timon             | B2 register              |
|            | (000054)  | 1H BYTE | 1 TB2L: .BLKB                              | 1                |                     | B2 register (low-order)  |
|            | (000055)  | 1H BYTE | 1 TB2H: .BLKB                              | 1                |                     | B2 register (high-order) |
| 162        |           |         | 1 ;  |                  |                     |                          |
|            | 000056    |         | 1 TAO1MR:                                  |                  | ; Timer             | AO, A1 mode registers    |
|            | (000056)  | 1H BYTE | 1 TAOMR: .BLKB                             | 1                |                     | AO mode register         |
|            | (000057)  | 1H BYTE | 1 TA1MR: .BLKB                             | 1                | ; Timer             | A1 mode register         |
| 166        | 000058    |         | 1 ;<br>1 TA23MR:                           |                  | . Timor             | A2, A3 mode registers    |
|            | (000058)  | 1H BYTE |  | 1                |                     | A2 mode register         |
|            | (000059)  | 1H BYTE |  | 1                |                     | A3 mode register         |
| 170        | •         |         | 1 ;  |                  |                     |                          |
| 171        | 00005A    |         | 1 TA4BOMR:                                 |                  | ; Timer             | A4, B0 mode registers    |
| 172        | (00005A)  | 1H BYTE | 1 TA4MR: .BLKB                             | 1                | ; Timer             | A4 mode register         |
|            | (00005B)  | 1H BYTE | 1 TBOMR: .BLKB                             | 1                | ; Timer             | BO mode register         |
| 174        |           |         | 1 ;  |                  |                     |                          |
|            | 000050    |         | 1 TB12MR:                                  |                  |                     | B1, B2 mode registers    |
|            | (00005C)  |         | 1 TB1MR: .BLKB                             | 1                |                     | B1 mode register         |
| 177        | (00005D)  | 1H BYTE | 1 TB2MR: .BLKB                             | 1                | , limer             | B2 mode register         |
| 178        |           |         | 1;<br>1;================================== |                  |                     | =                        |
| 180        |           |         |  | or mode register |                     | =                        |
| 181        |           |         | 1 ;================                        |                  | =================== | =                        |
| 182        |           |         | 1;   |                  |                     |                          |
| 183        | (00005E)  | 2H BYTE | 1 PMR: .BLKB                               | 2                | ; Proce             | ssor mode register       |
| 184        |           |         | 1;   |                  |                     |                          |

1

| SEQ.       | LOC.                 | OBJ.    | <b>*1*2</b> *SOURCE                     | STATEMENT5*6*7*8*9*   |
|------------|----------------------|---------|---|---|
| 185        |                      |         | 1 .PAGE                                 |   |
| 186        |                      |         | 1;                                      |   |
| 187<br>188 |                      |         | 1 ;==================================== |   |
| 189        |                      |         |   | -   |
| 190        |                      |         | 1;                                      |   |
| 191        | (000060)             | 1H BYTE | 1 WDT: .BLKB 1                          | ; Watchdog timer  |
|            | (000061)             | 1H BYTE | 1 WDC: .BLKB 1                          | ; Watchdog timer frequency selection flag   |
| 193        |                      |         | 1;                                      |   |
| 194        |                      |         | 1 ;==================================== |   |
| 195<br>196 |                      |         | 1; Interrupt control registers          | =   |
| 196        |                      |         | 1;                                      |   |
| 198        |                      |         | 1 .ORG 000070H                          |   |
|            | 000070               |         | 1 ADxSOTIC:                             |   |
| 200        | (000070)             | 1H BYTE | 1 ADIC: .BLKB 1                         | ; A-D conversion interrupt control register   |
|            | (000071)             | 1H BYTE | 1 SOTIC: .BLKB 1                        | ; UARTO transmission interrupt control register   |
| 202        |                      |         | 1;                                      |   |
|            | 000072               |         | 1 SORxSITIC:                            |   |
|            | (000072)<br>(000073) |         | 1 SORIC: .BLKB 1<br>1 SITIC: .BLKB 1    | ; UARTO receive interrupt control register<br>; UART1 transmission interrupt control register |
| 205        | (000070)             | In DILL | 1 ;                                     | , OAKII transmission interrupt control register   |
|            | 000074               |         | 1 SIRxTAOIC:                            |   |
|            | (000074)             | 1H BYTE |   | ; UART1 receive interrupt control register  |
| 209        | (000075)             | 1H BYTE | 1 TAOIC: .BLKB 1                        | ; UART1 receive interrupt control register<br>; Timer AO interrupt control register           |
| 210        |                      |         | 1 ;                                     |   |
|            | 000076               |         | 1 TA1xTA2IC:                            |   |
|            | (000076)             |         | 1 TALIC: .BLKB 1                        | ; Timer A1 interrupt control register<br>; Timer A2 interrupt control register                |
|            | (000077)             | 1H BYTE | 1 TA2IC: .BLKB 1                        | ; Timer A2 interrupt control register   |
| 214        | 000078               |         | 1 ;<br>1 TA3xTA4IC:                     |   |
|            | (000078)             | 1H BYTE |   | : Timer A3 interrupt control register   |
|            | (000079)             |         | 1 TA4IC: .BLKB 1                        | ; Timer A3 interrupt control register<br>; Timer A4 interrupt control register                |
| 218        |                      |         | 1 ;                                     |   |
| 219        | 00007A               |         | 1 TBOxTB1IC:                            |   |
|            | (00007A)             |         | 1 TBOIC: .BLKB 1                        | ; Timer BO interrupt control register<br>; Timer BI interrupt control register                |
|            | (00007B)             | 1H BYTE | 1 TB1IC: .BLKB 1                        | ; Timer B1 interrupt control register   |
| 222        | 000070               |         |   |   |
|            | 00007C<br>(00007C)   | 1H BYTE | 1 TB2xINTOIC:<br>1 TB2IC: .BLKB 1       | Timon DQ internut control upgigton  |
|            | (00007D)             |         | 1 INTOIC: .BLKB 1                       | ; Timer B2 interrupt control register<br>; INTO interrupt control register                    |
| 226        | (000010)             | In DITE | 1 ;                                     | , INTO INCOLUPE CONCLUT LEBISCE   |
|            | 00007E               |         | 1 INT1xINT2IC:                          |   |
|            | (00007E)             | 1H BYTE |   | ; INT1 interrupt control register   |
| 229        | (00007F)             |         | 1 INT2IC: .BLKB 1                       | ; INT1 interrupt control register<br>; INT2 interrupt control register                        |
| 230        |                      |         | 1 ;                                     |   |
| 231        |                      |         | 1;                                      |   |

1

#### 7.3.2 Initialization examples

| SEQ.       | LOC.   | OBJ.         |   | *        | .1*        | 2                         | IEMENT5*6*7*8*9*                                    |
|------------|--------|--------------|---|----------|------------|---------------------------|---|
| 242<br>243 |        |              |   | :        | .PAGE      | 'MAIN ROUTINE'            |   |
| 244        |        |              |   | :======= |            |                           |   |
| 245        |        |              |   | ;        | Main ro    | utine                     | =   |
| 246        |        |              |   | ;======  |            |                           |   |
| 247        |        |              |   | ;        |            |                           |   |
| 248        |        |              |   | ;======  |            |                           |   |
| 249<br>250 |        |              |   | ;        |            | ization routine           | =   |
| 250        |        |              |   |          |            | 4949449494942949494292929 |   |
| 252        |        |              |   | ·        |            |                           |   |
| 253        |        |              |   | ;        | Assembl    | er declarations           | =   |
| 254        |        |              |   | ;        |            |                           |   |
| 255        |        |              |   | ;        |            |                           |   |
| 256        |        |              |   |          |            | sembler declarations.     |   |
| 257        |        |              |   |          |            | gisters used              |   |
| 258<br>259 |        |              |   |          |            | am must match             |   |
| 260        |        |              |   | ; these  | e ueciar   | ations.                   |   |
| 261        |        |              |   | ,        | .SECTIO    | N PROGRAM                 | ; Section name                                      |
| 262        |        |              |   |          | .ORG       | ОСОООН                    | ; Start address                                     |
| 263        |        |              |   |          | .DATA      | 16                        | ; Data length                                       |
| 264        |        |              |   |          | .INDEX     | 16                        | ; Index register length                             |
| 265        |        |              |   |          | .DP        |                           | ; Direct page                                       |
| 266        |        |              |   |          | .DT        | OOH                       | ; Data bank   |
| 267        |        |              |   |          |            |                           |   |
| 268<br>269 |        |              |   | ?        | -          |                           |   |
| 200        |        |              |   | ,<br>:   |            | ize registers and flags   |   |
| 271        |        |              |   | :        |            |                           |   |
|            | 000000 |              |   | INITIAL: |            |                           |   |
| 273        | 000000 | 78           |   |          | SEI        |                           | ; Disable interrupt                                 |
| 274        | 00C001 | C238         |   |          | CLP        | m,x,D                     | ; Set data and index register length 16 bits        |
| 275        |        |              |   |          |            |                           | ; Binary operation mode                             |
|            | 000003 |              |   |          | LDX        | #027FH                    |   |
|            | 000006 | 9A<br>A90000 |   |          | TXS        | A #0                      | ; Stack pointer=Highest address of RAM              |
|            | 00C007 |              |   |          | LDA<br>TAD | A,#O                      | )<br>Dimont page=00 to PEU                          |
|            |        | 89C200       |   |          | LDT        | #0                        | ; Direct page=OH to FFH<br>; Data bank=Bank O       |
|            |        | *645E2000    | L |          | LDM        | #0020H, PMR               | ; Interrupt priority detection time=2 $\phi$ cycles |
| 282        |        |              |   |          |            |                           | ; Single-chip mode                                  |
| 283        |        |              |   | ;        |            |                           |   |
| 284        |        |              |   | ;        |            |                           |   |
| 285        |        |              |   | ;        | Clear R    |                           | =   |
| 286<br>287 |        |              |   | ;        |            |                           |   |
|            | 00C012 | A27E02       |   | ,        | LDX        | #027EH                    | :   |
|            | 00C012 |              |   |          | LDA        | 4, <b>#</b> 0             | ,<br>; Set initial value (OH) in accumulator A      |
|            | 00C018 |              |   | RAM_CLR: |            |                           | , see thread wind (on) in abbamulator n             |
|            | 00C018 | *9500        |   |          | STA        | A,0,X                     | ; Write content of accumulator A to specified       |
|            | 00C01A |              |   |          | DEX        |                           | ; RAM in 16-bit unit                                |
| 293        | 00C01B |              |   |          | DEX        |                           | ;   |
| 294        |        | E07E00       |   |          | CPX        | #07EH                     |   |
|            | 00C01F | DOF7         | L |          | BNE        | RAM_CLR                   | ;   |
| 296<br>297 |        |              |   |          |            |                           |   |
| 297        |        |              |   | ;        | Change     | register model            |   |
| 299        |        |              |   | :        |            | essary)                   | -   |
| 300        |        |              |   | ;        |            |                           | ·   |
| 301        |        |              |   | ;        |            |                           |   |
| 302        |        |              |   |          | .DATA      | 8                         | ; Data length                                       |
|            | 00C021 | F8           |   |          | SEM        |                           | ; Data length 8 bits                                |
| 304        |        |              |   | ;        |            |                           |   |
| 305<br>306 |        |              |   | :        |            |                           |   |
|            | 000022 | 2000D0       | L | ,        | JSR        | SUB_T1_1                  |   |
|            | 00C022 |              |   | E_LOOP:  |            | E_LOOP                    |   |
| 309        |        |              | - | 3-2301 * | 2          |                           |   |
|            |        |              |   |          |            |                           |   |

# 7.3.3 Timer modes setting examples (1) Timer A .....Timer mode

| SEQ.       | 100              | OBJ.               |          | ₩ 1 ₩ 9 ₩ CONDOC CTATENENT E ₩ 0 ₩ 7   | 0                  |
|------------|------------------|--------------------|----------|--|--------------------|
| SEQ.       | LUC.             | UBJ.               |          | *1*2*SOURCE STATEMENT5*6*7*  | .8*9*              |
| 327        |                  |                    | 1        | .PAGE  |                    |
| 328        |                  |                    | 1        |  |                    |
| 329<br>330 |                  |                    | 1        | ; Timer setting example 1 =  |                    |
| 331        |                  |                    | 1        |  |                    |
| 332        |                  |                    | 1        |  |                    |
| 333        |                  |                    | 1        |  |                    |
| 334<br>335 |                  |                    | 1        | ; When there is no pulse output =  |                    |
| 336        |                  |                    | i        |  |                    |
| 337        |                  |                    | 1        |  |                    |
| 338        |                  |                    | 1        |  |                    |
| 339<br>340 |                  |                    | 1        |  |                    |
| 341        |                  |                    | 1        |  |                    |
| 342        |                  |                    | 1        | ;  |                    |
| 343        | 00D000           |                    |          | SUB_T1_1:  |                    |
| 344<br>345 | 00D000           | F224               | 1        | .DATA 8<br>SEP m,I ; Data length 8 bits, disable interrup                                  | +                  |
| 346        | 00D002           |                    | i        | CLB #00000001B,TABSR ; Stop TAO count  |                    |
| 347        | 00D005           | *645600            | L1       | LDM #00000000B,TAOMR ; Timer mode, disable pulse output and                                | gate function      |
| 348<br>349 |                  |                    | 1        | ; Count source=f(XIN)/2  |                    |
| 345        | 00D008           | D8                 | 1        | .DATA 16<br>CLM ; Data length 16 bits  |                    |
| 351        |                  | *6446CF07          | LI       | LDM #2000-1,TAO ; Set counter value  |                    |
| 352        |                  | -                  | 1        | .DATA 8  |                    |
| 353        | 00D00D<br>00D00E |                    | 1        | SEM ; Data length 8 bits   |                    |
| 354<br>355 | OODOOE           | *04/00/            | L1<br>1  | LDM #00000111B,TAOIC ; Clear TAO interrupt request bit<br>; Enable TAO interrupt (level 7) |                    |
| 356        | 00D011           | *044001            | LI       | SEB #00000001B,TABSR ; Start TAO count   |                    |
| 357        | 00D014           | 58                 | 1        | CLI ; Enable interrupt   |                    |
| 358        |                  |                    | 1        |  |                    |
| 359<br>360 |                  |                    | 1        |  |                    |
| 361        | 00D015           | 60 '               | i        | RTS  |                    |
| 362        |                  |                    | 1        | ;  |                    |
| 363<br>364 |                  |                    | 1        | ;; When there is pulse output =  |                    |
| 365        |                  |                    | 1        |  |                    |
| 366        |                  |                    | 1        | ; Timer :Timer AO  |                    |
| 367        |                  |                    | 1        |  |                    |
| 368<br>369 |                  |                    | 1<br>1   |  |                    |
| 370        |                  |                    | 1        |  |                    |
| 371        |                  |                    | 1        | ;  |                    |
| 372        | 00D016           |                    |          | SUB_T1_2:  |                    |
| 373<br>374 | 00D016           | F8                 | 1<br>1   | .DATA 8<br>SEM ; Data length 8 bits  |                    |
| 375        | 00D017           |                    | Lİ       | CLB #00000001B,TABSR ; Stop TA0 count  |                    |
| 376        |                  | *645604            | Li       | LDM #00000100B,TAOMR ; Timer mode, enable pulse output, dis                                | able gate function |
| 377        |                  |                    | 1        | ; Count source=f(XIN)/2  |                    |
| 378<br>379 | 00D01D           | D8                 | 1        | .DATA 16<br>CLM ; Data length 16 bits  |                    |
| 380        |                  | *6446CF07          | LÎ       | LDM #2000-1,TAO ; Set counter value  |                    |
| 381        |                  |                    | 1        | .DATA 8  |                    |
| 382        | 00D022           |                    | 1        | SEM ; Data length 8 bits   |                    |
| 383<br>384 | 00D023<br>00D026 | *647500<br>*044001 | L1<br>L1 | LDM #0000000B,TAOIC ; Disable TAO interrupt<br>SEB #0000000B,TABSR ; Start TAO count       |                    |
| 385        |                  |                    | 1        |  |                    |
| 386        |                  |                    | 1        |  | erflows.           |
| 387<br>388 | 00D029           | 60                 | 1        | ;<br>RTS   |                    |
| 389        | 000020           | 50                 | 1        |  |                    |
| 390        |                  |                    | ī        |  |                    |
|            |                  |                    |          |  |                    |

## (2) Timer A ..... Event counter mode

| SEQ.       | LOC.   | OBJ.      |    | *            | .1×              | *2*SOURC             | E STATEMENT5*6*7*8*9*                        |
|------------|--------|-----------|----|--------------|------------------|----------------------|--|
| 391        |        |           | 1  |              | .PAGE            |                      |  |
| 392        |        |           | 1  |              |                  |                      |  |
| 393        |        |           | 1  | ;======      |                  |                      |  |
| 394        |        |           | 1  |              |                  | setting example 2    | -  |
| 395        |        |           | 1  | ;<br>        | Llimer           | A: Event counter mo  | de] =  |
| 396<br>397 |        |           | 1  | ;======      |                  |                      |  |
| 398<br>398 |        |           | 1  | ?            | <b>T</b> !       | :Timer Al            |  |
| 399        |        |           | 1  |              | Timer<br>Mode    | Event coun           | ton mode                                     |
| 400        |        |           | 1  | •            |                  |                      |  |
| 400        |        |           | 1  |              | Pulse of Count 1 |                      |  |
| 401        |        |           | 1  |              |                  | n switch :Content of | un/down flog                                 |
| 402        |        |           | 1  | ;            | opraowi          | SWITCH CONTENT OF    |  |
| 403        | 00D02A |           |    | ,<br>SUB_T2: |                  |                      |  |
| 404        | ,<br>, |           | 1  |              | .DATA            | 8                    |  |
| 406        | 00D02A | F224      | ;  |              | SEP              | m,I                  | ; Data length 8 bits, disable interrupt      |
| 400        |        | *140D08   | Lİ |              | CLB              | #00001000B,P5D       | ; Set P53/TAIIN pin to input mode            |
| 408        |        | *144002   | LI |              | CLB              | #00000010B,TABSR     | ; Stop TA1 count                             |
| 409        |        | *645701   | LI |              | LDM              | #00000001B, TA1MR    | ; Event counter mode, disable pulse output   |
| 410        |        |           | 1  |              |                  | *·····               | ; Select falling edge count and up/down flag |
| 411        | 00D035 | *144402   | LĪ |              | CLB              | #00000010B,UDF       | ; Set to decrement count                     |
| 412        |        |           | 1  |              | .DATA            | 16                   |  |
| 413        | 00D038 | D8        | 1  |              | CLM              |                      | ; Data length 16 bits                        |
| 414        | 00D039 | *64486300 | L1 |              | LDM              | #100-1,TA1           | ; Set counter value                          |
| 415        |        |           | 1  |              | .DATA            | 8                    |  |
| 416        | 00D03D | F8        | 1  |              | SEM              |                      | ; Data length 8 bits                         |
| 417        | 00D03E | *647603   | L1 |              | LDM              | #00000011B,TA1IC     | ; Clear TA1 interrupt request bit            |
| 418        |        |           | 1  |              |                  |                      | ; Enable TA1 interrupt (level 3)             |
| 419        | 00D041 | *044002   | Ll |              | SEB              | #00000010B,TABSR     | ; Start TA1 count                            |
| 420        | 00D044 | 58        | 1  |              | CLI              |                      | ; Enable interrupt                           |
| 421        |        |           | 1  |              |                  |                      |  |
| 422        |        |           | 1  | ;            | 💥 Here           | eafter, an interrupt | request occurs at every 100 count.           |
| 423        |        |           | 1  |              |                  |                      |  |
| 424        | 00D045 | 60        | 1  |              | RTS              |                      |  |
| 425        |        |           | 1  |              |                  |                      |  |
| 426        | -      | s.        | 1  | ;            |                  |                      |  |

| SEQ. | LOC. OBJ.        |         | <b>«</b> 1» | *2*SOURCE              | STATEMENT5*6*7*8*9*                                 |
|------|------------------|---------|-------------|------------------------|---|
| 427  |                  | 1       | .PAGE       |                        |   |
| 428  |                  | 1;      |             |                        |   |
| 429  |                  | 1 ;==== |             | 1232825235353525252525 | ============  |
| 430  |                  | 1;      | Timer s     | setting example 3      | =   |
| 431  |                  | 1;      | [Timer      | A: Two phase pulse p   | rocessing function] =                               |
| 432  |                  | 1 ;==== |             |                        |   |
| 433  |                  | 1;      |             |                        |   |
| 434  |                  | 1;      | Timer       | :Timer A2              |   |
| 435  |                  | 1;      | Mode        | :Event counter         | er mode -   |
| 436  |                  | 1;      |             | (two phase )           | pulse signal processing function)                   |
| 437  |                  | 1;      |             |                        |   |
| 438  | 00D046           | 1 SUB_  | T3:         |                        |   |
| 439  |                  | 1       | .DATA       | 8                      |   |
| 440  | 00D046 F8        | 1       | SEM         |                        | ; Data length 8 bits                                |
| 441  | 00D047 *140D30   | L1      | CLB         | #00110000B,P5D         | ; Set P54/TA2OUT, P55/TA2IN pin to input mode       |
| 442  | 00D04A *144004   | L1      | CLB         | #00000100B,TABSR       | ; Stop TA2 count                                    |
| 443  | 00D04D *645811   | L1      | LDM         | #00010001B,TA2MR       | ; Event counter mode                                |
| 444  | 00D050 *644420   | L1      | LDM         | #00100000B,UDF         | ; Select two phase pulse signal processing function |
| 445  |                  | 1       | .DATA       | 16                     |   |
| 446  | 00D053 D8        | 1       | CLM         |                        | ; Data length 16 bits                               |
| 447  | 00D054 *644A0080 | L1      | LDM         | #8000H,TA2             | ; Set counter value                                 |
| 448  |                  | 1       | .DATA       | 8                      |   |
| 449  | 00D058 F8        | 1       | SEM         |                        | ; Data length 8 bits                                |
| 450  | 00D059 *647700   | L1      | LDM         | #00000000B,TA2IC       | ; Disable TA2 interrupt                             |
| 451  | 00D05C *044004   | L1      | SEB         | #00000100B,TABSR       | ; Start TA2 count                                   |
| 452  |                  | 1;      |             |                        |   |
| 453  |                  | 1;      | 💥 Here      | eafter, count is perfe | ormed with input signals to TA2OUT and TA2IN pins.  |
| 454  |                  | 1;      |             |                        |   |
| 455  | 00D05F 60        | 1       | RTS         |                        |   |
| 456  |                  | 1;      |             |                        |   |

## (3) Timer A ......Two phase pulse processing function

}

## (4) Timer A .....One-shot pulse mode

| SEQ.       | LOC.                 | OBJ.            |          |   | .*2                  | *SOURCE                 | STATEM   | ENT    | 5*6*7*8*9*  | , |
|------------|----------------------|-----------------|----------|---|----------------------|-------------------------|----------|--------|---|---|
| 457        |                      |                 | 1        | .PAGE                                   |                      |                         |          |        |   |   |
| 458        |                      |                 |          | ;                                       |                      |                         |          |        |   |   |
| 459<br>460 |                      |                 |          | ;========<br>Timer                      | setting exa          | ample 4                 |          | ====   | ==  |   |
| 461        |                      |                 | 1        | ; [Time                                 | r A: One-sh          | ot pulse mo             |          |        | =   |   |
| 462<br>463 |                      |                 | -        | ;====================================== |                      |                         | ======   | 5=2=5  | ===   |   |
| 464        |                      |                 | 1        |   |                      |                         |          | -      |   |   |
| 465        |                      |                 | 1        | ; When                                  | internal tr          | igger is se             | lected : | =      |   |   |
| 466<br>467 |                      |                 | 1        | ; Timer                                 |                      | Timer A3                |          | -      |   | , |
| 468        |                      |                 |          | ; Mode                                  |                      | One-shot pu             | lse mode | Э      |   |   |
| 469<br>470 |                      |                 |          |   | trigger :            |                         |          | 3      |   |   |
| 470        |                      |                 |          | ;<br>; Count                            |                      | (Software t<br>f(XIN)/2 | LIRRELL  |        |   |   |
| 472        |                      |                 | 1        | ;                                       |                      |                         |          |        |   |   |
| 473<br>474 | 00D060               |                 | 1        | SUB_T4_1:<br>.DATA                      | 8                    |                         |          |        |   |   |
| 475        | 00D060               | F8              | 1        |   | 0                    |                         | ; 1      | Data   | length 8 bits   |   |
| 476        | 00D061 ×             |                 | LI       |   | #00001000            |                         |          |        | TA3 count   |   |
| 477<br>478 | 00D064 ×             | *645906         | L1<br>1  |   | #00000110            | UB, TAGMK               |          |        | shot pulse mode, software trigger<br>ht source=f(XIN)/2 |   |
| 479        |                      |                 | 1        |   | 16                   |                         |          |        |   |   |
| 480<br>481 |                      | D8<br>*644CD007 | 1        |   | #2000 TA             | 0                       |          |        | length 16 bits  |   |
| 482        | 000008 4             | *0440007        | L1<br>1  |   | #2000,TA             | 3                       | , ,      | 561 1  | counter value   |   |
|            | 00D06C               |                 | 1        | SEM                                     |                      |                         |          |        | length 8 bits   | ł |
| 484<br>485 | 00D06D ×<br>00D070 × |                 | L1<br>L1 |   | #0000000<br>#0000100 |                         |          |        | ble TA3 interrupt<br>le TA3 count                       |   |
| 486        | 00D073 >             |                 | LI       |   | #0000100             |                         |          |        | rate TA3 one-shot trigger                               |   |
| 487        |                      |                 |          | ;                                       |                      |                         |          |        |   |   |
| 488<br>489 |                      |                 |          | ; ※ Ge                                  | nerate one-          | shot puise              |          |        |   |   |
| 490        | 00D076               | 60              | 1        | RTS                                     |                      |                         |          |        |   |   |
| 491<br>492 |                      |                 | 1        | ;                                       |                      |                         |          |        |   |   |
| 493<br>493 |                      |                 | 1        |   |                      |                         |          | -      |   |   |
| 494        |                      |                 | 1        |   | external tr          | igger is se             | lected : | =      |   |   |
| 495<br>496 |                      |                 | 1        | ; Timer                                 |                      | Timer A3                |          | -      |   |   |
| 497        |                      |                 |          | ; Mode                                  | :                    | One-shot pu             |          |        |   |   |
| 498<br>499 |                      |                 |          |   | trigger :            | ····                    |          | BIN    |   |   |
| 435<br>500 |                      |                 |          | ;<br>; Count                            |                      | (Hardware t<br>f(XIN)/2 | LIRRELL  |        |   |   |
| 501        |                      |                 |          | ;                                       |                      |                         |          |        |   |   |
| 502<br>503 | 00D077               |                 | 1        | SUB_T4_2:<br>.DATA                      | 8                    |                         |          |        |   |   |
| 504        | 00D077               | F8              | 1        |   | 0                    |                         | ; 1      | Data   | length 8 bits   |   |
| 505        | 00D078               |                 | L1       |   | #1000000             |                         |          |        | P57/TA3IN pin to input mode                             |   |
| 506<br>507 | 00D07B ×<br>00D07E × |                 | LI<br>LI |   | #0000100<br>#0001011 |                         |          |        | • TA3 count<br>shot pulse mode, external trigger        |   |
| 508        |                      |                 | 1        |   |                      |                         |          |        | t source=f(XIN/2)                                       |   |
| 509<br>510 | 00D081               | ng              | 1        |   | 16                   |                         | •        | Nata   | length 16 bits  |   |
| 511        |                      | *644CD007       | LI       |   | #2000,TA             | 3                       |          |        | counter value   |   |
| 512        |                      |                 | 1        | .DATA                                   |                      |                         |          |        |   |   |
| 513<br>514 |                      |                 | 1<br>L1  |   | <b>#00000</b> 00     | OB,TA3IC                |          |        | l length 8 bits<br>ble TA3 interrupt                    |   |
| 515        |                      |                 | Ll       | SEB                                     | #0000100             |                         |          |        | ble TA3 count   |   |
| 516<br>517 |                      |                 |          | ;<br>; ※ Ge                             | merate ano-          | chot nulco              | at fall  | ing .  | edge input to TA3IN pin                                 |   |
| 517        |                      |                 |          | ; Xu                                    | norate one-          | anor huise              | av 1811  | 1118 ( | CAPC THEAT TO THOTA PILL                                |   |
|            | 00D08D               | 60              | 1        |   |                      |                         |          |        |   |   |
| 520<br>521 |                      |                 |          | ;                                       |                      |                         |          | -      |   |   |
|            |                      |                 | -        |   |                      |                         |          |        |   |   |

#### 7.3 Program examples

#### (5) Timer A .....PWM mode

SEQ. LOC. OBJ. ....\*...1....\*...2....\*...SOURCE STATEMENT....5....\*...6....\*...7...\*...8....\*...9....\*... 522 .PAGE 1 1; 523 524 1;= ==== 525 Timer setting example 5 = 1; 526 1; [Timer A: PWM mode] = 527 1 ;-----528 529 16-bit PWM = 1: 530 1 ;----531 1; Timer :Timer A4 Mode 532 1; 1; :PWM mode 533 Start trigger :Count start flag 534 1; (Software trigger) 1; PWM mode 535 :16-bit PWM mode Count source :f(XIN)/2 536 1; 537 1: 538 00D08E 1 SUB\_T5\_1: 539 .DATA 8 1 00D08E F8 ; Data length 8 bits 540 SEM 1 00D08F \*144010 #00010000B, TAESR CLR ; Stop TA4 count 541 L1 542 00D092 \*645A07 Ll LDM #00000111B, TA4MR ; 16-bit PWM mode, software trigger ; Count source=f(XIN)/2 543 1 544 .DATA 16 1 545 00D095 D8 ; Data length 16 bits 1 CLM 00D096 \*644ED007 546 L1 LDM #2000,TA4 ; Set counter value (output "H" pulse width) .DATA 547 1 8 548 00D09A F8 ; Data length 8 bits SEM 1 00D09B \*647900 549 Ll L.DM #00000000B,TA4IC ; Disable TA4 interrupt 550 00D09E \*044010 SEB #00010000B, TABSR ; Start PWM output L1 551 ; 1 X Generate pulse ≫ 552 1 553 1 00D0A1 60 554 1 RTS 555 1; 556 1; 557 1; 558 8-bit PWM 1; = 559 1;--------------\_\_\_\_\_ 560 1; Timer :Timer A4 1; 1; 561 Mode :PWM mode 562 :Count start flag Start trigger 563 1; (Software trigger) 1; 1; 564 PWM mode :8-bit PWM mode 565 Count source :f(XIN)/2 566 1: 567 00D0A2 1 SUB\_T5\_2: 568 1 .DATA 8 ; Data length 8 bits 569 00D0A2 F8 SEM 1 #00010000B,TABSR 00D0A3 \*144010 570 L1 CLB Stop TA4 count 571 00D0A6 \*645A27 L1 LDM #00100111B,TA4MR 8-bit PWM mode, software trigger 572 Count source=f(XIN)/2 1 ; 00D0A9 \*644EC7 LDM #200-1,TA4L 573 1.1 Set prescaler value Set counter value (output "H" pulse width) 574 00D0AC \*644F0A Ll LDM #10,TA4H ; 575 00D0AF \*647900 LDM #00000000B,TA4IC Disable TA4 interrupt LI ; 00D0B2 \*044010 576 L1 SEB #00010000B, TABSR ; Start PWM output 577 ; 1 578 1 ☆ Generate pulse 579 1; 580 00D0B5 60 1 RTS 581 1: 582 1;

## (6) Timer B ......Pulse period measurement mode

| SEQ.       | LOC.   | OBJ.      |    | *            | 1*       | *2*SOURCE ST             | ATEMENT      | 5*6*7*8*9*`                           |
|------------|--------|-----------|----|--------------|----------|--------------------------|--------------|---------------------------------------|
| 583        |        |           | 1  |              | .PAGE    |                          |              |                                       |
| 584        |        |           | 1  | ;            |          |                          |              |                                       |
| 585        |        |           | 1  | ;======      |          |                          |              | - ,                                   |
| 586        |        |           |    | ;            |          | setting example 6        |              |                                       |
| 587        |        |           | 1  |              | LTimer   | B: Pulse period measure  | ment mode] = | -                                     |
| 588        |        |           | 1  | ;======      |          |                          |              | -                                     |
| 589        |        |           | 1  |              | Timer    | :Timer B1                |              |                                       |
| 590<br>591 |        |           |    | ;            | Mode     | :Pulse period m          |              |                                       |
|            |        |           |    |              | <b>G</b> | (between falli           | ng euge anu  | Talling euge)                         |
| 592<br>593 |        |           |    | ;            | Count s  | source :f(XIN)/64        |              |                                       |
| 593<br>594 | 00D0B6 |           |    | ,<br>SUB_T6: |          |                          |              |                                       |
| 595        | 000080 |           | 1  | 200-101      | .DATA    | 8                        |              |                                       |
| 596        | OODOB6 | FQ        | 1  |              | SEM      | 0                        | • Data lor   | ngth 8 bits                           |
| 597        |        | *141040   | Lİ |              | CLB      | #01000000B,P6D           |              | TBIIN pin to input mode               |
| 598        |        | *144040   | Ľ  |              | CLB      | #01000000B,TABSR         | ; Stop TB    |                                       |
| 599        |        | *645C82   | LI |              | LDM      | #10000010B,TB1MR         |              | eriod measurement mode                |
| 600        |        |           | 1  |              | 2011     |                          |              | burce=f(XIN)/64                       |
| 601        | 00D0C0 | *647B00   | LI |              | LDM      | #0000000B,TB11C          | ; Clear Th   | B1 interrupt request bit              |
| 602        |        |           | 1  |              |          |                          | ; Disable    | TB1 interrupt                         |
| 603        | 00D0C3 | *044040   | L1 |              | SEB      | #01000000B,TABSR         | ; Start T    | B1 count                              |
| 604        | 00D0C6 |           | 1  | L1_T6:       |          |                          |              |                                       |
| 605        | 00D0C6 | *347B08FC | L1 |              | BBC      | #00001000B,TB1IC,L1_T6   | ; TB1 inte   | errupt request bit= "1"?              |
| 606        |        |           | 1  |              | .DATA    | 16                       |              |                                       |
| 607        | OODOCA |           | 1  |              | CLM      |                          |              | ngth 16 bits                          |
| 608        | OODOCB | *A552     | L1 |              | LDA      | A,TB1                    | ; Read out   | t measurement result in accumulator A |
| 609        |        |           | 1  |              | .DATA    | 8                        |              |                                       |
| 610        | OODOCD | F8        | 1  |              | SEM      |                          | ; Data len   | ngth 8 bits                           |
| 611        |        |           | 1  |              |          |                          |              |                                       |
| 612        |        |           | 1  | •            |          | B1 overflow period is a  |              | e sufficiently longer                 |
| 613        |        |           | 1  |              | 1        | than measured pulse peri | oa.          |                                       |
| 614<br>615 | OODOCE | 60        | 1  | ;            | RTS      |                          |              |                                       |
| 616        | OODOCE | 00        | -  | ;            | V19      |                          |              |                                       |
| 010        |        |           | 1  | ,            |          |                          |              |                                       |

×.

| SEQ.       |          | OBJ.             |         |         |         |   | TEMENT5*6*7*8*9*   |
|------------|----------|------------------|---------|---------|---------|---|--|
| 617        |          |                  | 1       |         | .PAGE   |   |  |
| 618        |          |                  | 1       | •       |         |   |  |
| 619        |          |                  | 1       |         |         |   |  |
| 620<br>621 |          |                  | 1       | ÷       |         | setting example 7<br>B: Pulse width measureme | =<br>  |
| 622        |          |                  | 1       | ·       |         | B. Puise winth measureme                      |  |
| 623        |          |                  | 1       | ;       | Timer   | :Timer B2                                     |  |
| 624        |          |                  | -       | ;       | Mode    | Pulse with meas                               | surement mode  |
| 625        |          |                  |         | -       | Count s |   |  |
| 626        |          |                  | 1       | ;       |         |   |  |
| 627        |          |                  | 1       | ;       | 🔆 This  | s program is a TB2IN inpu                     | it signal "H" level measurement example.                   |
| 628        |          |                  | 1       | ;       | The     | TB2 overflow period is a                      | ssumed to be sufficiently longer than                      |
| 629        |          |                  | 1       | ;       | meas    | sured pulse width.                            |  |
| 630        |          |                  |         | ;       |         |   |  |
| 631        | OODOCF   |                  | 1       | SUB_T7: |         |   |  |
| 632        |          |                  | 1       |         | .DATA   | 8   |  |
| 633        |          |                  | 1       |         | SEM     |   | ; Data length 8 bits                                       |
| 634        |          |                  | L1      |         | CLB     | #1000000B,P6D                                 | ; Set P67/TB2IN pin to input mode                          |
| 635        | 00D0D3 > |                  | L1      |         | CLB     | #10000000B, TABSR                             | ; Stop TB2 count   |
| 636<br>637 | 00D0D6 > | *64 <b>3</b> 08A | L1<br>1 |         | LDM     | #10001010B,TB2MR                              | ; Pulse width measurement mode<br>; Count source=f(XIN)/64 |
| 638        | 000009 > | *847000          | LI      |         | LDM     | #00000000B,TB2IC                              | ; Clear TB2 interrupt request bit                          |
| 639        | 000000   | -041000          | 1       |         | LDM     | #00000000000000000000000000000000000000       | ; Disable TB2 interrupt                                    |
| 640        | OODODC > | *044080          | Lİ      |         | SEB     | #10000000B,TABSR                              | ; Enable TB2 count   |
| 641        |          |                  |         | L1_T7:  | 000     | #1000000B)11155A                              |  |
| 642        |          | *240E80FC        | LI      | -       | BBS     | #10000000B,P6,L1_T7                           | ; TB2IN= "L"?  |
|            | OODOE3   |                  |         | L2_T7:  |         |   | · ·  |
| 644        | 00D0E3 > | *340E80FC        | LI      |         | BBC     | #10000000B,P6,L2_T7                           | ; TB2IN= "H" ?   |
| 645        | 00D0E7 > | *147C08          | L1      |         | CLB     | #00001000B, TB2IC                             | ; Clear interrupt request bit                              |
| 646        | OODOEA   |                  | 1       | L3_T7:  |         |   |  |
| 647        | OODOEA > | *347C08FC        | Ll      |         | BBC     | #00001000B,TB2IC,L3_T7                        | ; Interrupt request bit= "1"?                              |
|            | OODOEE > | *147C08          | L1      |         | CLB     | #00001000B,TB2IC                              | ; Clear interrupt request bit                              |
| 649        |          |                  | 1       |         | .DATA   | 16  |  |
| 650        |          |                  | 1       |         | CLM     |   | ; Data length 16 bits                                      |
| 651        | 00D0F2 > | *A554            | LI      |         | LDA     | A,TB2   | ; Read measurement result                                  |
| 652        |          | -                | 1       |         | .DATA   | 8   |  |
| 653        | 00D0F4   | го               | 1       |         | SEM     |   | ; Data length 8 bits                                       |
| 654        | 000000   | 00               |         | ;       | DTC     |   |  |
| 655        | 00D0F5   | 60               | 1       |         | RTS     |   |  |
| 656        |          | ,                | 1       | ;       |         |   |  |

# 7.3.4 Serial I/O modes setting examples (1) 8-bit UART ......1 byte receive

| (1) 8-     | U JIG  | AKT                    | •••••    | ı c     | yte r          | eceive   |       |  |
|------------|--------|------------------------|----------|---------|----------------|--|-------|--|
| SEQ.       | LOC.   | OBJ.                   |          | *       | . <b>. 1 »</b> | 2*SOURCE ST                                    | TATE  | MENT5*6*7*8*9*.  |
| 673        |        |                        | 1        |         | .PAGE          |  |       |  |
| 674        |        |                        |          | ;       |                |  |       |  |
| 675        |        |                        |          | ;====== |                |  | :==:  |  |
| 676        |        |                        | 1        | ;       | Serial         | I/O setting example 1                          |       | =  |
| 677        |        |                        | 1        | ;       | [8-bit         | UART (1 byte receive)]                         |       | =  |
| 678        |        |                        |          | ;====== |                |  | :===: | 12581122   |
| 679        |        |                        |          | ;       | Channel        |  |       |  |
| 680        |        |                        |          | ;       | Mode           | :8-bit UART                                    |       |  |
| 681        |        |                        |          | ;       | -              | t length :1 bit                                |       |  |
| 682        |        |                        |          | ;       | Parity         | :None  | 006-0 | -)   |
| 683<br>684 |        |                        |          | ;       | Clock          | Internal (960)<br>Unction Disabled             | oob;  | \$7  |
| 685        |        |                        |          | ;       | Sleep I        |  |       |  |
| 686        |        |                        |          | ;       | 8-hit l        | ART (1 byte receive) p                         | rnors | amming model   |
| 687        |        |                        |          | ;       | 0 510 0        | M3770  |       |  |
| 688        |        |                        |          | ;       |                | +  |       |  |
| 689        |        |                        | 1        | ;       |                | 1  | 1     |  |
| 690        |        |                        | 1        | ;       |                | DATA>I RxD                                     | 11    |  |
| 691        |        |                        | 1        | ;       |                | ــــ   |       |  |
| 692        |        |                        | 1        | ;       |                | <i rts<="" td=""><td></td><td></td></i>        |       |  |
| 693        |        |                        | 1        | ;       |                | I  | 1     | ·  |
| 694        |        |                        | 1        | ;       |                | +  |       |  |
| 695        | ,      |                        |          | ÷       |                | 96001  | ops   |  |
| 696        | 000000 |                        |          | ;       |                |  |       |  |
| 697<br>698 | 00D800 |                        | 1        | SUB_S1: | .DATA          | 8  |       |  |
| 699        | 00800  | F8                     | 1        |         | SEM            | 0  | :     | Data length 8 bits   |
| 700        |        | *141440                | LI       |         | CLB            | #01000000B,P8D                                 |       | Set P86/RXD1 pin to input mode   |
| 701        |        | *643805                | LI       |         | LDM            | #00000101B,S1MR                                |       | 8-bit UART, internal clock, 1 stop bit   |
| 702        | 000001 |                        | 1        |         |                |  |       | No parity, disable sleep mode  |
| 703        | 00D807 | *643C04                | LĪ       |         | LDM            | #00000100B,S1CL                                |       | BRG count source=f(XIN)/2  |
| 704        |        |                        | 1        |         |                |  | ;     | Select RTS function  |
| 705        | 00D80A | *643919                | LI       |         | LDM            | #25,S1BRG                                      | ;     | Set value in BRG (at 9615bps: 8MHz)  |
| 706        | 00D80D | *643D04                | L1       |         | LDM            | #00000100B,S1CH                                | ;     | Enable receive   |
| 707        |        |                        |          | ;       |                |  |       |  |
| 708        |        |                        |          | ;       |                |  | -     | becomes "L" level to enable receive  |
| 709        |        |                        |          | ;       | and            | a start bit is detected                        | 1.    |  |
| 710        | 000010 |                        |          | ;       |                |  |       |  |
| 711<br>712 | 00D810 | #949D00E0              |          | L1_S1:  | DDC            | #000010000 C100 11 C1                          |       | Popoisso complete (mapping completion flog= $(1, 7)$ )                           |
|            |        | *343D08FC<br>*343D8003 | L1<br>L1 |         | BBC<br>BBC     | #00001000B,S1CH,L1_S1<br>#10000000B,S1CH,L2_S1 |       | Receive complete (receive completion flag= "1")?<br>Check error (error sum flag) |
|            |        | *34308003<br>20BAD8    | LI       |         | JSR            | SUB_ERRO                                       |       | Jump to UART receive error processing routine                                    |
|            | 00D818 |                        |          | L2_S1:  | 10U            | DOD_BINO                                       | ,     | Jamp to our receive error processing routing                                     |
|            | 00D81B | *A53E                  | LÌ       | -       | LDA            | A,S1RB   | ;     | Read receive buffer  |
|            |        | *143D04                | LI       |         | CLB            | #00000100B,S1CH                                |       | Disable receive  |
| 718        | 00D820 | 60                     | 1        |         | RTS            |  |       |  |
| 719        |        |                        | 1        | ;       |                |  |       | <u>`</u>   |
|            |        |                        |          |         |                |  |       |  |

## (2) 8-bit UART .....1 byte transmit

| SEQ.       | LOC.     | OBJ.   | *         | 1 <b>*</b> |                          | IENT5*6.                                     | *7*8*9*        |
|------------|----------|--------|-----------|------------|--------------------------|--|----------------|
| 720        |          |        | 1         | .PAGE      |                          |  |                |
| 721        |          |        | i;        | •1 146     |                          |  |                |
| 722        |          |        | 1 ;====== |            |                          |  |                |
| 723        |          |        | 1;        | Serial     | I/O setting example 2    | =  |                |
| 724        |          |        | 1;        | [8-bit     | UART (1 byte transmit)]  | =  |                |
| 725        |          |        | 1 ;====== |            |                          |  |                |
| 726        |          |        | 1;        | Channel    | :UARTO                   |  |                |
| 727        |          |        | 1;        | Mode       | :8-bit UART              |  |                |
| 728        |          |        | 1;        | •          | t length :1 bit          |  |                |
| 729        |          |        | 1;        | Parity     | :None                    |  |                |
| 730        |          |        | 1;        | Clock      | :Internal (9600          | 5)   |                |
| 731        |          |        | 1;        | Sleep f    | unction :Disabled        |  |                |
| 732<br>733 |          |        | 1;        | 0          |                          |  |                |
| 734        |          |        | 1;        | M37702     | ART (1 byte transmit) pr | amming model                                 |                |
| 735        |          |        | 1;        | +          |                          |  |                |
| 736        |          |        | 1;        | 1          | 1                        |  |                |
| 737        |          |        | i;        | I TxDO     | 1> DATA                  |  |                |
| 738        |          |        | ī;        | 1          |                          |  |                |
| 739        |          |        | 1;        |            | <+                       |  |                |
| 740        |          |        | 1;        | 1          | 1 1                      |  |                |
| 741        |          |        | 1;        | i i        | I -+- GND                |  |                |
| 742        |          |        | 1;        | +          | -+                       |  |                |
| 743        |          |        | 1;        | 9600bp     | S                        |  |                |
| 744        |          |        | 1;        |            |                          |  |                |
| 745        | 00D821   |        | 1 SUB_S2: |            |                          |  |                |
| 746        |          | -      | 1         | .DATA      | 8                        |  |                |
| 747        | 00D821   |        | 1         | SEM        |                          | Data length 8 bits                           |                |
| 748        | 000822 * |        | LI        | CLB        | #00000001B,P8D           | Set P80/CTS0 pin to                          |                |
| 749<br>750 | 00D825 × | 643005 | L1<br>1   | LDM        | #00000101B,SOMR          | 8-bit UART, internal                         |                |
| 750        | 00D828 × | R43400 | LI        | LDM        | #00000000B,SOCL          | No parity, disable s<br>BRG count source=f() |                |
| 752        | 000020 * | 040400 | 1         | ייעם       | #0000000330CL            | Select CTS function                          | x1w//2         |
| 753        | 00D82B * | 643119 | เ         | LDM        | #25,SOBRG                | Set value in BRG (at                         | 9615hps: 8MHz) |
| 754        | 00D82E × |        | LI        | LDM        | #00000001B,SOCH          | Enable transmit                              | 00100p3; 04m2/ |
| 755        | 00D831 × |        | 1         | LDA        | A,T_DATA                 | Read transmit data (                         | (Τ ΠΑΤΑ)       |
| 756        | 00D833 × |        | LI        | STA        | A,SOTB                   | Transmit data → tra                          |                |
| 757        | 00D835 × |        | LI        | CLB        | #00000001B,SOCH          | Disable transmit                             |                |
| 758        | 00D838   |        | 1         | RTS        |                          |  |                |
| 759        |          |        | 1;        |            |                          |  |                |

#### (3) 8-bit UART .....n-byte transmit SEQ. LOC. OBJ. ....\*...1....\*...2....\*...SOURCE STATEMENT....5....\*...6....\*...7...\*...8....\*...9....\*... 760 .PAGE 1 761 ī; 762 1; 763 Serial I/O setting example 3 1; = [8-bit UART (n-byte transmit)] 764 1; = 765 1 ;=== == \_\_\_\_\_ 1; 766 Channel :UARTO :8-bit UART 767 1; Mode 768 Stop bit length :1 bit 1; 769 1; Parity :None 770 1; Clock :Internal (9600bps) 771 Sleep function :Disabled 1; 772 1; 773 8-bit UART (n-byte transmit) programming model 1; 774 M37702 1; 775 1; +----776 ı 1; 777 TxDO I----> DATA 1; ı. 778 1; 1 779 1; L 1 CTSO I<----- RTS 780 1; I. 781 1; 1 I 782 1; +----+ 783 1 9600bps 784 1 : 785 1 : 786 1 Prepare transmit = 787 1 \_\_\_\_\_ 788 1 ; 00D839 SUB\_S3: 789 1 790 .DATA 8 1 791 . INDEX 8 1 00D839 E230 792 SEP ; Data length, index register length 8 bits 1 m,x 793 00D83B \*141401 CLB #0000001B,P8D L1 Set P80/CTS0 pin to input mode 794 00D83E \*643005 L1 LDM #00000101B,SOMR 8-bit UART, internal clock, 1 stop bit 795 No parity, disable sleep mode 1 796 00D841 \*643400 LDM #0000000B,SOCL BRG count source=f(XIN)/2 L1 797 Select RTS function 1 798 00D844 \*643119 L1 LDM #25,SOBRG Set value in BRG (at 9615bps; 8MHz) 799 00D847 \*643501 L1 LDM #00000001B,SOCH ; Enable transmit 800 1: 801 1 ; 802 Operate transmit = 1 ; 803 1 ; \_\_\_\_\_ 804 1; 00D84A A200 805 1 LDX #0 ; 806 00D84C L1\_S3: 1 807 00D84C \*B582 LDA A.T DATA.X ; Read transmit data 1 00D84E \*8532 ; Transmit data $\rightarrow$ transmission buffer 808 Ll STA A,SOTB 809 00D850 1 L2\_S3: 00D850 \*343502FC BBC #00000010B,SOCH,L2\_S3 ; Transmission buffer empty flag= "1"? 810 L1 00D854 E8 811 INX 1 00D855 \*E480 DAT\_CNT ; Compare with transfer data count (DAT\_CNT) 812 1 CPX 00D857 D0F3 BNE L1\_S3 ; Continue data transmit? 813 L1 814 ; 1 815 1 816 1 Complete transmit = ; 817 1 \_\_\_\_ 818 1 : 819 00D859 \*143501 L1 CLB #00000001B,SOCH : Disable transmit 820 1 ; 821 00D85C 60 RTS 1 822 ; 1 823 1:

### (4) Clock synchronous .... 1 byte receive

| SEQ.       | LOC. OBJ.                        | *.              | 1*              |  | ATEMENT5*6*7*8*9*  |
|------------|----------------------------------|-----------------|-----------------|--|--|
| 824<br>825 |                                  | 1<br>1;         | .PAGE           |  |  |
| 826<br>827 |                                  | 1 ;=====<br>1 ; |                 | I/O setting example 4                          | =======================================                              |
| 828<br>829 |                                  | 1;<br>1;=====   |                 | synchronous (1 byte rec                        |  |
| 830<br>831 |                                  | 1;              | Channel<br>Mode | :UART1<br>:Clock synchron                      | 0115   |
| 832<br>833 |                                  | 1;              | Clock           | External                                       |  |
| 834        |                                  | 1;              |                 | ynchronous (1 byte rece                        | ive) programming model   |
| 835<br>836 |                                  | 1;              | M37702<br>+     | -+   |  |
| 837<br>838 |                                  | 1;              | I RxD1          | <<br>  |  |
| 839<br>840 |                                  | 1;              | I CLK1          | 1< CLOCK                                       |  |
| 841<br>842 |                                  | 1;              |                 | 1> CTS<br>1                                    |  |
| 843<br>844 |                                  | 1;<br>1;        | +               | -+   |  |
| 845<br>846 | 00D85D                           | 1 SUB_S4        | .DATA           | 8  |  |
| 847<br>848 | 00D85D F8<br>00D85E *141460      | 1<br>L1         | SEM             | #01100000B, P8D                                | ; Data length 8 bits<br>; Set P86/RXD1, P85/CLK1 input to input mode |
| 849        | 00D861 *643809                   | L1              | LDM             | #00001001B,S1MR                                | ; Select clock synchronous, external clock                           |
| 850<br>851 | 00D864 *643C04<br>00D867 *643A55 | L1<br>L1        | ldm<br>Ldm      | #00000100B,S1CL<br>#55H,S1TB                   | ; Select RTS function<br>; Set transmit dummy set                    |
| 852<br>853 |                                  | 1;<br>1;        | ∦ With          | clock synchronous seri                         | al I/O, the transmitter must be operating                            |
| 854<br>855 |                                  | 1;<br>1;        | even            | if only receive is per                         | formed.  |
| 856<br>857 | 00D86A *643D05                   | L1<br>1;        | LDM             | #00000101B,S1CH                                | ; Enable receive and transmit  |
| 858<br>859 |                                  | 1;              |                 | after, receive operation<br>nput to CLK1 pin.  | n starts when synchronous clock                                      |
| 860<br>861 | 00D86D                           | 1;<br>1 L1_S4:  |                 | • • • • •                                      | <i>,</i>   |
| 862<br>863 | 00D86D *343D08FC                 |                 | BBC<br>BBC      | #00001000B,S1CH,L1_S4<br>#00010000B,S1CH,L2_S4 | ; Receive completion flag= "1" ?<br>; Overrun error?                 |
|            | 00D875 20C1D8<br>00D878          | L1<br>1 L2_S4:  | JSR             | SUB_ERR1                                       | ; Jump to clock synchronous error processing routine                 |
| 866        | 00D878 *A53E                     | L1              | LDA             | A,S1RB   | ; Read received result   |
| 867<br>868 | 00D87A *143D05                   | L1<br>1;        | CLB             | #00000101B,S1CH                                | ; Disable receive and transmit                                       |
| 869<br>870 | 00D87D 60                        | 1 ;             | RTS             |  |  |
| 871        |                                  | 1;              |                 |  |  |

### (5) Clock synchronous .... 1 byte transmit

| SEQ.       | LOC. OBJ.                   | *         | · .1*      | <b>2*</b> SOURC            | E STATEMENT5*6*7*8*9*                                    |
|------------|-----------------------------|-----------|------------|----------------------------|--|
| 872        |                             | 1         | .PAGE      |                            |  |
| 873<br>874 |                             | 1;        |            |                            |  |
| 875        | ,                           | 1;        | Serial     | I/O setting example        |  |
| 876        |                             | 1;        |            | synchronous (1 byte        |  |
| 877        |                             | 1 ;====== |            |                            |  |
| 878        |                             | 1;        | Channel    | UARTO                      |  |
| 879        |                             | 1;        | Mode       | :Clock sync<br>:Internal ( |  |
| 880<br>881 |                             | 1;<br>1;  | Clock      | .Internal (                | 2/mp/s/  |
| 882        |                             | 1;        | Clock s    | vnchronous (1 byte         | transmit) programming model                              |
| 883        |                             | i;        | M37702     |                            |  |
| 884        |                             | 1;        | +          | -+                         |  |
| 885        |                             | 1;        | 1          | 1                          |  |
| 886        |                             | 1;        |            | > DATA                     |  |
| 887        |                             | 1;        | 1          |                            |  |
| 888        |                             | 1;        |            | 1> CLOCK(2M                | lops)  |
| 889<br>890 |                             | 1;        |            | ı<br> <+                   |  |
| 891        |                             | 1;        | 1 0150     |                            |  |
| 892        |                             | 1;        | i.         | I -+- GND                  |  |
| 893        |                             | 1;        | +          | -+                         |  |
| 894        |                             | 1;        |            |                            |  |
| 895        | 00D87E                      | 1 SUB_S5: |            | _                          |  |
| 896        |                             | 1         | .DATA      | 8                          |  |
| 897<br>898 | 00D87E F8<br>00D87F *141401 | 1<br>L1   | SEM<br>CLB | #00000001B,P8D             | ; Data length 8 bits<br>; Set P80/CTS0 pin to input port |
| 899        | 000882 *643001              | L1<br>L1  | LDM        | #00000001B,SOMR            | ; Clock synchronous, internal clock                      |
| 900        | 00D885 *643400              | L1        | LDM        | #00000000B,SOCL            | ; BRG count source=f(XIN)/2                              |
| 901        |                             | 1         | 2011       | *******                    | ; Select CTS function                                    |
| 902        | 00D888 *643100              | L1        | LDM        | #0,SOBRG                   | ; Set value in BRG (at 2Mbps; 8MHz)                      |
| 903        | 00D88B *643501              | L1        | LDM        | #00000001B,SOCH            | ; Enable transmit  |
| 904        | 00D88E *A582                | 1         | LDA        | A,T_DATA                   | ; Read transmit data (T_DATA)                            |
| 905        | 000890 *8532                | L1        | STA        | A,SOTB                     | ; Transmit data $\rightarrow$ transmission buffer        |
| 906        | 00D892 *143501              | L1        | CLB        | #00000001B,SOCH            | ; Disable transmit                                       |
| 907<br>908 | 00D895 60                   | 1;<br>1   | RTS        |                            |  |
| 909        | 000000                      | 1;        | NIG        |                            |  |
| 000        |                             | .,        |            |                            |  |

:

## (6) Clock synchronous .... n-byte transmit

| • •         | -                          |    |         | -               |                                       |   |
|-------------|----------------------------|----|---------|-----------------|---------------------------------------|---|
| SEQ.        | LOC. OB.                   | J. | *       | .1 <b>*</b> .   | 2                                     | ATEMENT5*6*7*8*9*   |
| 910         |                            | 1  |         | .PAGE           |                                       |   |
| 911         |                            |    | ;       |                 |                                       |   |
| 912         |                            |    |         | 52552225        |                                       |   |
| 913         |                            |    | ;       |                 | /O setting example 6                  | =   |
| 914         |                            |    | ;       | -               | ynchronous (n-byte trar               |   |
| 915<br>916  |                            |    | ,       |                 | :UARTO                                |   |
| 917         |                            |    | -       | Channel<br>Mode | :Clock synchrono                      |   |
| 918         |                            |    |         | Clock           | :Internal (2Mbps                      |   |
| 919         |                            |    | ;       |                 |                                       |   |
| 920         |                            | 1  | ;       | Clock sy        | nchronous (n-byte trans               | smit) programming model   |
| 921         |                            |    | ;       | M37702          |                                       |   |
| 922         |                            |    |         | +               |                                       |   |
| 923         |                            | 1  |         |                 | I> DATA                               |   |
| 924<br>925  |                            | -  | :       |                 | I> CLOCK(2Mbps)                       |   |
| 926         |                            |    | ;       | 1               |                                       | r -   |
| 927         |                            |    | ;       |                 | 1< RTS                                |   |
| 928         |                            |    | ;       | 1               | 1                                     |   |
| 929         |                            |    | ;       | +               | +                                     |   |
| 930<br>931  |                            | 1  | •       |                 |                                       |   |
| 932         |                            | 1  | •       | Pronoro         | transmit                              |   |
| 933         |                            |    | ;       |                 |                                       |   |
| 934         |                            | -  | ;       |                 |                                       |   |
| 935         | 00D896                     | 1  | SUB_S6: |                 |                                       |   |
| 936         |                            | 1  |         |                 | 8                                     |   |
| 937         | 00000 50                   | 1  |         | .INDEX          |                                       |   |
| 938         | 00D896 E2                  |    |         |                 | X,M<br>#0000001P DOD                  | ; Data length, index register length 8 bits<br>; Set P80/CTSO pin to input mode |
| 939<br>940  | 00D898 *141<br>00D89B *643 |    |         |                 | #00000001B,P8D<br>#00000001B,S0MR     | ; Clock synchronous, internal clock   |
| 941         | 00D89E *64                 |    |         |                 |                                       | ; BRG count source=f(XIN)/2   |
| 942         |                            | 1  |         |                 |                                       | ; Select CTS function   |
| 943         |                            |    |         |                 | #0,SOBRG                              | ; Set value in BRG (at 2Mbps; 8MHz)   |
| 944         | 00D8A4 *643                |    |         | LDM             | #00000001B,SOCH                       | ; Enable transmit   |
| 945<br>946  |                            | 1  |         |                 |                                       |   |
| 940<br>947  |                            |    | ;       | Transmit        |                                       |   |
| 948         |                            |    | ;       |                 | · · · · · · · · · · · · · · · · · · · |   |
| 949         |                            |    | ;       |                 |                                       |   |
| 950         |                            |    |         | LDX             | <b>#</b> 0                            |   |
| 951         | OOD8A9                     |    | L1_S6:  |                 |                                       | 1 Paul due a la data  |
|             | 00D8A9 *858<br>00D8AB *858 |    |         | LDA<br>STA      | A,T_DATA,X<br>A,SOTB                  | ; Read transmit data<br>; Transmit data $\rightarrow$ transmission buffer       |
|             | OODBAD #850                |    | L2_S6:  | SIN             | A, JUID                               | , maismit uata - transmission barrer  |
|             | 00D8AD *34                 |    |         | BBC             | #00000010B,SOCH,L2_S6                 | ; Transmission buffer empty?  |
| 956         | 00D8B1 E8                  | 1  |         | INX             |                                       |   |
| 957         |                            |    |         |                 | DAT_CNT                               | ; Compare with trasfer data count (DAT_CNT)                                     |
| 958         | 00D8B4 D01                 |    |         | BNE             | L1_S6                                 | ; Continue data transmit?   |
| 959         |                            |    | ;       |                 |                                       |   |
| 960<br>961  |                            |    | ;       | Complete        | e transmit                            |   |
| 962         |                            |    | ;       |                 | · ·· ····                             |   |
| 963         |                            |    | ;       |                 |                                       |   |
| 964         | 00D8B6 *14                 |    |         | CLB             | #00000001B,SOCH                       | ; Disable transmit  |
| 965         | 000000 00                  |    | ;       | 0.00            |                                       |   |
| 966<br>967  | 00D8B9 60                  |    |         | RTS             |                                       |   |
| 00 <i>1</i> |                            | 1  | ;       |                 |                                       |   |

1

## (7) Error processing

| SEQ.       | LOC.   | OBJ.    |    | *1                               | *2* SOUR            | CE STATEMENT5*6*7*8*9*                |
|------------|--------|---------|----|----------------------------------|---------------------|---------------------------------------|
| 968        |        | ·       | 1  | .PAGE                            |                     |                                       |
| 969        |        |         | ī  |                                  |                     |                                       |
| 970        |        |         | 1  | ;=============================== |                     |                                       |
| 971        |        |         | 1  | ; Serial                         | I/O setting example | e 7 =                                 |
| 972        |        |         | 1  | ; [Error                         | processing]         | =                                     |
| 973        |        |         | 1  | ;=================               |                     |                                       |
| 974        |        |         | 1  | ;                                |                     |                                       |
| 975        |        |         | 1  | ;                                |                     | · · · · · · · · · · · · · · · · · · · |
| 976        |        |         | 1  | ; UART r                         | eceive error proces | sing =                                |
| 977        |        |         | 1  | ;                                |                     |                                       |
| 978        | 000000 |         | 1  | ;                                |                     |                                       |
| 979        | 00D8BA |         |    | SUB_ERRO:                        |                     |                                       |
| 980        |        |         | 1  |                                  | i Ohaaltaan         | or type (overrun, framing, parity)    |
| 981<br>982 |        |         | 1  | ,                                | . Lneck err         | or type (overrun, framing, parity)    |
| 983        |        |         | 1  |                                  | • Fach erro         | r processing                          |
| 984        |        |         | 1  |                                  | • Each erro         | PLOCESSING                            |
| 985        |        |         | 1  |                                  | •                   |                                       |
| 986        | OOD8BA | *143D04 | LÌ | CLB                              | #00000100B,S1CH     | ; Disable receive                     |
| 987        |        |         | 1  |                                  |                     | ; (Clear error flag)                  |
| 988        | 00D8BD | *043D04 | L1 | SEB                              | #00000100B,S1CH     | ; Enable receive                      |
| 989        | 00D8C0 | 60      | 1  | RTS                              |                     |                                       |
| 990        |        |         | 1  | ;                                |                     |                                       |
| 991        |        |         | 1  | ;                                |                     |                                       |
| 992        |        |         | 1  |                                  | synchronous receive |                                       |
| 993        |        |         | 1  | ,                                |                     |                                       |
| 994        |        |         | 1  |                                  |                     |                                       |
| 995        | 00D8C1 |         |    | SUB_ERR1:                        |                     |                                       |
| 996        |        |         | 1  |                                  |                     |                                       |
| 997<br>998 |        |         | 1  |                                  | uverrun e           | rror processing                       |
| 998<br>999 |        |         | 1  |                                  |                     |                                       |
| 1000       |        |         | 1  |                                  | •                   |                                       |
| 1000       | 000801 | *143D04 | LÌ | ,<br>CLB                         | #00000100B,S1CH     | ; Disable receive                     |
| 1002       | 505001 | - 10001 | 1  | 010                              |                     | ; (Clear error flag)                  |
| 1003       | 00D8C4 | *043D04 | LÌ | SEB                              | #00000100B,S1CH     | ; Enable receive                      |
| 1004       |        |         | 1  |                                  |                     |                                       |
| 1005       | 00D8C7 | 60      | 1  | RTS                              |                     |                                       |
| 1006       |        |         | 1  | ;                                |                     |                                       |

,

ŝ

# 7.3.5 A-D conversion modes setting examples (1) One-shot mode

| SEQ.                                 | LOC.                       | OBJ.    | *                                    | 1                        | •2*S0                                       | URCE STAT        | EMENT5*6*7*8*9*  |
|--------------------------------------|----------------------------|---------|--------------------------------------|--------------------------|---|------------------|--|
| 1018<br>1019                         |                            |         | 1                                    | .PAGE                    |   |                  |  |
| 1020<br>1021<br>1022<br>1023         |                            |         | 1;<br>1;<br>1;                       | [A-D c                   | nversion setiing<br>onversion (one-sh       | ot mode)]        | ======<br>=<br>=   |
| 1024<br>1025                         |                            |         | 1;                                   | A-D co<br>Analog         | nversion mode<br>input pin                  | :One-sho<br>:ANO | t mode   |
| 1026<br>1027<br>1028                 |                            |         | 1;<br>1;<br>1;                       |                          | trigger<br>nversion frequenc                |                  | e trigger<br>4   |
| 1029<br>1030<br>1031                 | 00E000<br>00E000           | 50      | 1 SUB_A                              | D1:<br>.DATA<br>SEM      | 8   |                  |  |
| 1032<br>1033                         | 00E001 =<br>00E004 =       | *141101 | L1<br>L1                             | CLB<br>LDM               | #00000001B,P7D<br>#10000000B,ADC0           |                  | ; Data length 8 bits<br>; Set P70/ANO pin to input mode<br>; One-shot mode, software trigger,  |
| 1034<br>1035<br>1036<br>1037         | 00E007<br>00E00A<br>00E00D |         | L1<br>L1                             | LDM<br>SEB               | #00000000B,ADIC<br>#01000000B,ADC0          |                  | A-D conversion frequency =f(XIN)/4<br>; Clear A-D interrupt request bit, disable A-D interrupt<br>; Start A-D conversion             |
| 1037<br>1038<br>1039<br>1040<br>1041 |                            | *A520   | 1 L_AD1<br>L1<br>L1<br>L1<br>L1<br>1 | BBC<br>CLB<br>LDA<br>RTS | #00001000B,ADIC<br>#00001000B,ADIC<br>A,ADO |                  | A-D conversion complete (interrupt request bit= "1" )?<br>Clear A-D interrupt request bit<br>Read conversion result (A-D register O) |
| 1042                                 |                            |         | 1;                                   |                          |   |                  |  |

## (2) Repeat mode

| SEQ. | LOC.   | OBJ.    |     | *1;      | *2*SOU             | URCE STATEMENT5*6*7*8*9*                                    |
|------|--------|---------|-----|----------|--------------------|---|
| 1043 |        |         | 1   | .PAGE    |                    |   |
| 1044 |        |         | 1   |          |                    |   |
| 1045 |        |         | 1 3 |          |                    |   |
| 1046 |        |         | 1 3 |          | nversion setting e |   |
| 1047 |        |         | 1   | LA-Do    | onversion (repeat  | mode)_ =  |
| 1048 |        |         | 1 1 |          |                    |   |
| 1049 |        |         | 1   |          | nversion mode      | :Repeat mode  |
| 1050 |        |         | 1   |          | input pin          | : AN1   |
| 1051 |        |         | 1 ; |          | trigger            | :Software trigger   |
| 1052 |        |         | 1 ; |          | nversion frequency | y :f(XIN)/4   |
| 1053 |        |         | 1 1 |          |                    |   |
| 1054 | 00E017 |         | 1 5 | SUB_AD2: |                    |   |
| 1055 |        |         | 1   | .DATA    | 8                  |   |
| 1056 | 00E017 | F8      | 1   | SEM      |                    | ; Data length 8 bits  |
| 1057 | 00E018 | *141102 | L1  | CLB      | #00000010B,P7D     | ; Set P71/AN1 pin to input mode                             |
| 1058 | 00E01B | *641E89 | L1  | LDM      | #10001001B, ADCON  | N ; Repeat mode, software trigger,                          |
| 1059 |        |         |     |          |                    | A-D conversion frequency =f(XIN)/4                          |
| 1060 | 00E01E | *041E40 | L1  | SEB      | #01000000B, ADCON  | N ; Start A-D conversion                                    |
| 1061 |        |         | 1 3 | ;        |                    |   |
| 1062 |        |         | 1 1 | ; XAft   | er time equal to A | A-D conversion interval (28.5 $\mu$ s; at 8MHz), the latest |
| 1063 |        |         | 1   | con      | version result can | n be obtained by reading A-D register 1 at any timing.      |
| 1064 |        |         | 1   | ;        |                    |   |
| 1065 | 00E021 | 60      | 1   | RTS      |                    |   |
| 1066 |        |         | 1 ; | ;        |                    |   |
|      |        |         |     |          |                    |   |

## (3) Single sweep mode

| SEQ.                         | LOC.   | OBJ.      | *.             | 1           | *2* SOURI                                     | CE STATEMENT                                | 5*6*7*8*9*   |
|------------------------------|--------|-----------|----------------|-------------|---|---|--|
| 1067<br>1068<br>1069         |        |           | 1 1;           | .PAGE       |   |   |  |
| 1089<br>1070<br>1071<br>1072 |        |           | 1;<br>1;<br>1; | EA-D c      | onversion setting exa<br>conversion (single s | weep mode)]                                 | <br>   |
| 1073<br>1074<br>1075         |        |           | 1;<br>1;<br>1; | Analog      | input pin                                     | :Single sweep<br>:ANO-AN5<br>:External trig |  |
| 1076<br>1077                 |        |           | 1;<br>1;       |             | nversion frequency                            |   |  |
| 1078<br>1079                 | 00E022 |           | 1 SUB_AD<br>1  | 3:<br>.DATA | 8   |   |  |
| 1080                         | 00E022 | F8        | 1              | SEM         | 0   | ; Data                                      | length 8 bits  |
| 1081                         | 00E023 | *1411BF   | L1             | CLB         | #10111111B,P7D                                | ; Set A                                     | NO-AN5, ADTRG pins to input mode                                 |
| 1082                         | 00E026 | *641F02   | Ll             | LDM         | #00000010B,ADSPS                              | ; Selec                                     | t ANO-AN5 pin for sweep  |
| 1083<br>1084                 | 00E029 | *641EB0   | Ll             | LDM         | #10110000B,ADCON                              |   | e sweep mode, external trigger,<br>onversion frequency =f(XIN)/4 |
| 1085                         |        | *647000   | L1             | LDM         | #0000000B,ADIC                                |   | A-D conversion request bit, disable A-D interrupt                |
| 1086                         | 00E02F | *041E40   | LI             | SEB         | #01000000B, ADCON                             | ; Enabl                                     | e A-D conversion   |
| 1087                         |        |           | 1;             |             |   |   |  |
| 1088                         |        |           | 1;             | ₩ A-D       | conversion starts a                           | at falling edg                              | e input to ADTRG pin.  |
| 1089                         | 005000 |           | 1;             |             |   |   |  |
| 1090<br>1091                 | 00E032 | *347008FC | 1 L_AD3:<br>L1 | BBC         | #00001000B,ADIC,L                             | 4D9 • Cusan                                 | complete (interrupt request bit= "1")?                           |
| 1092                         |        | *147008   | L1             | CLB         | #00001000B,ADIC                               |   | A-D interrupt request bit  |
| 1093                         | 002000 | *141000   | 1;             | CLD         | #00001000B;AD10                               | , crear                                     | A-D Interrupt request bit  |
| 1094                         |        |           | 1;             | Ж Con       | version result can l                          | he obtained by                              | reading A-D registers 0-5.                                       |
| 1095                         |        |           | 1;             |             |   |   | falling edge is input to   |
| 1096                         |        |           | i;             |             | RG pin.                                       | 5 Tobullou Whoh                             |  |
| 1097                         |        |           | 1;             | Cle         | ar A-D conversion s                           | tart flag to "                              | 1" if reconversion is no necessary.                              |
| 1098                         |        |           | 1;             |             |   |   |  |
| 1099                         | 00E039 | 60        | 1              | RTS         |   |   |  |
| 1100                         |        |           | 1;             |             |   |   |  |
|                              |        |           |                |             |   |   |  |

## (4) Repeat sweep mode

| SEQ.         | LOC.     | OBJ.    | •••      | .*1*       | •2*SOUI            | CE STATEMENT5.      | *6*7*8*9*                   |
|--------------|----------|---------|----------|------------|--------------------|---------------------|-----------------------------|
| 1101         |          |         | 1        | .PAGE      |                    |                     |                             |
| 1102         |          |         | 1;       |            |                    |                     |                             |
| 1103         |          |         | 1;==     | A D        |                    |                     |                             |
| 1104         |          |         | 1 5      |            | version setting en | -                   |                             |
| 1105<br>1106 |          |         | 1,       | -          | nversion (repeat s |                     |                             |
| 1106         |          |         | 1,==     |            | version mode       | :Repeat sweep mode  |                             |
| 1107         |          |         | 1,       |            |                    | :ANO-AN7            |                             |
| 1108         |          |         | 1,       | Start t    | input pin          | Software trigger    |                             |
| 1110         |          |         | 1;       |            |                    |                     |                             |
| 1111         |          |         |          | A-D COL    | version frequency  | ·I(XIN//4           |                             |
| 1112         | 00E03A   |         | 1;       | B_AD4:     |                    |                     |                             |
| 1112         | UUEUOA   |         | 1 300    | .DATA      | 8                  |                     |                             |
| 1113         | 00E03A   | EO      | 1        | SEM        | 0                  | ; Data leng         | th 0 hite                   |
| 1114         | 00E03R × |         |          | LDM        | #00H,P7D           |                     | 17 pins to input mode       |
| 1116         | 00E03E × |         | LI       | LDM        | #00000011B,ADSPS   |                     | )-AN7 pins for sweep        |
| 1117         | 00E03E × |         | LI<br>LI | LDM        | #10011000B, ADCON  |                     | eep mode, internal trigger, |
| 1117         | 005041   | 041230  | 51       | LDM        | #10011000D; ADCOM  |                     | sion frequency =f(XIN)/4    |
| 1118         | 00E044 × | K041F40 | LI       | SEB        | #01000000B, ADCON  | ; Start A-D         |                             |
| 1119         | 001011   | -011210 | 1;       | <b>DED</b> | #0100000D311000N   | , 5001 0 11 D       | 001101 5101                 |
| 1120         |          |         | i;       | ※ Afte     | r the first A-D s  | veep (228 µs; at 8M | z), the                     |
| 1121         |          |         | ii       |            |                    | ilt can be obtained |                             |
| 1122         |          |         | 1;       |            | registers 0-7 at a |                     |                             |
| 1123         |          |         | i;       |            |                    |                     |                             |
| 1124         | 00E047   | 60      | 1        | RTS        |                    |                     |                             |
| 1125         |          |         | 1;       |            |                    |                     |                             |

# 7.3.6 Interrupt processing examples (1) Interrupt setting example

| SEQ.  | LOC.   | OBJ.    |    | *1               | <b>*2*</b> SOURCE        | STATEMENT5*6*7*8*9*                             |
|-------|--------|---------|----|------------------|--------------------------|---|
| 1133  |        |         | 1  | .PAG             | 1                        |   |
| 1134  |        |         | 1  | ;=============== |                          |   |
| 1135  |        |         | 1  | ; Inter          | rupt setting example     | =   |
| 1136  |        |         | 1  | ;==============  |                          |   |
| 1137  |        |         | 1  | ;                |                          |   |
| 1138  |        |         | 1  | ; In o           | der to execute an inte   | rrupt, the I flag                               |
| 1139  |        |         | 1  | ; must           | be cleared within the    | main routine and                                |
| 1140  |        |         | 1  | ; inter          | rupt priority level mu   | st be set to level 1                            |
| 1141  |        |         | 1  | ; or gi          | reater in each interrup  | t control register.                             |
| 1142  |        |         | 1  | ;                | -                        | -   |
| 1143  | 00E800 | 78      | 1  | SEI              |                          | ; The I flag is initialized to "1" after reset. |
| 1144  |        |         | 1  | ;                |                          |   |
| 1145  |        |         | 1  |                  |                          |   |
| 1146  |        |         | 1  | ,DAT             | 8                        |   |
| 1147  | 00E801 | F8      | 1  | SEM              |                          |   |
| 1148  | 00F802 | *141008 | LĪ | CLB              | #00001000B,P6D           | ; Set P63/INT1 pin to input mode                |
| 1149  |        | *647E02 | LI | LDM              | #00000010B, INT11C       | ; Set INT1 interrupt priority level to level 2  |
| 1150  | 00E808 |         | 1  | CLI              |                          | ; Enable interrupt                              |
| 1151  |        |         | 1  |                  |                          | ,   |
| 1152  |        |         | 1  |                  | ereafter. INT1 interrum  | t request occurs with input signal to INT1 pin. |
| 1153  |        |         | 1  |                  | A CALOURY THEIR INCOLLUP | a rodace coodie aton tuban erent no tutt bill.  |
| ,1100 |        |         | 1  | ,                |                          |   |

(2) Interrupt routine processing example......When memory space is 64K bytes or less.

....\*...1....\*....2....\*....SOURCE STATEMENT.....5....\*....6....\*...7....\*....8....\*....9....\*... SEQ. LOC. OBJ. 1154 1 .PAGE 1155 1; 1156 1 ;======= -----====== 1157 1; Interrupt routine processing example 1 = 1158 1; When memory space is 64K bytes or less = 1159 1; (When data bank need not be changed) = 1160 1;= \_\_\_\_\_ 1161 1 1162 00E809 1 INTERRUPT\_1: 1163 1 ;--1164 1 ; Store registers = 1165 1 ;--------1166 1; .DATA 16 ; Register model declaration 1167 1 . INDEX 1168 1 16 1169 00E809 C230 1 CLP m,x ; Data length, index register length 16 bits OOE80B EBOD PSH X,Y,A ; Store registers 1170 1 1; 1171 1172 1 .DATA 8 ; Change register model 1173 . INDEX 8 1 00E80D E230 SEP ; Data length, index register length 8 bits 1174 1 m.x 1; 1175 1176 1; : 1177 1; Interrupt processing 1178 • 1179 1; 1180 1; 1181 1; Restore registers = 1182 1;-----1183 1; .DATA 16 1184 1 ; Change register mode 1185 . INDEX 16 1 00E80F C230 ; Data length, index register length 16 bits CLP 1186 1 m,x 1187 00E811 FB0D 1 PUL X,Y,A ; Restore registers X, Y, A 1; 1188 1189 1 ; 1190 1 ; Return from interrupt processing routine = 1191 1; 1192 1; 1193 00E813 40 1 RTI ; Return to processing before interrupt 1; 1194 1195 1; X The PS, PG, and PC are restored automatically to their values 1196 before the interrupt with the RTI instruction. 1; 1197

(3) Interrupt routine processing example......When memory space exceeds 64K bytes.

| SEQ.   | LOC.                       | OBJ.       | *1*   | 2 <b>*S</b> OURCI                                       | STATEMENT5*6*7*8*9*  |
|--|----------------------------|------------|---|---|--|
| 1198<br>1199<br>1200                         |                            |            | 1 .PAG<br>1;<br>1;================================= | GE  |  |
| 1200<br>1201<br>1202<br>1203                 |                            |            | 1; Interrupt ro<br>1; When memory                   | outine processin<br>space exceeds (<br>bank is changed) | ng example 2 =<br>M4K bytes =  |
| 1204   |                            |            | 1 ;=====================                            |   |  |
| 1205<br>1206<br>1207                         | 00E814                     |            | 1 ;<br>1 INTERRUPT_2:<br>1 :                        |   | ;  |
| 1208<br>1209                                 |                            |            | 1; Store regis                                      | ters  | =  |
| 1210<br>1211<br>1212                         |                            |            | 1;<br>1DATA<br>1INDEX                               | 16<br>16  | ; Register model declaration   |
| 1213<br>1214<br>1215<br>1216                 | 00E814<br>00E816<br>00E818 | EBOD<br>8B | 1 CLP<br>1 PSH<br>1 PHT<br>1 .DATA                  | т,х<br>Х,У,А<br>8                                       | ; Data length, index register length 16 bits<br>; Store registers<br>; Store data bank register<br>; Change register model |
| 1217<br>1218<br>1219                         | 00E819                     | E230       | 1 .INDEX<br>1 SEP<br>1 .DT                          | 8<br>m,x<br>012H  | ; Data length, index register length 8 bits<br>; Declare data banks used for interrupt processing                          |
| 1220<br>1221<br>1222<br>1223<br>1224<br>1225 | OOE81B                     |            | 1 LDT<br>1; :<br>1; :<br>1; :<br>1; :<br>1; :       | #012H<br>Interrupt p                                    | ; Set data bank registers used for interrupt processing  |
| 1226<br>1227<br>1228<br>1229                 |                            |            | 1;<br>1; Restore reg.<br>1;                         | isters  | =  |
| 1230<br>1231<br>1232                         | 00E81E                     | AB         | 1 PLT<br>1 .DATA<br>1 .INDEX                        | 16<br>16  | ; Restore data bank registers<br>; Change register model   |
| 1233<br>1234<br>1235<br>1236                 | 00E81F<br>00E821           | FBOD       | 1 CLP<br>1 PUL<br>1;<br>1;                          | m,x<br>X,Y,A  | ; Data length, index register length 16 bits<br>; Restore registers X, Y, A  |
| 1237<br>1238<br>1239                         |                            |            | 1 ; Return from<br>1 ;<br>1 ;                       | interrupt proce   | essing routine =   |
| 1240<br>1241<br>1242<br>1243<br>1244         | 00E823                     |            | before t  |   | ; Return to processing before interrupt<br>restored automatically to their values<br>ch the RTI instruction                |
| 1244   |                            |            | 1;  |   |  |

## 7.3.7 Watchdog timer setting examples

| SEQ.         | LOC.   | OBJ.      | *1*2*SOURCE STATEMENT5*6*7*8*                      | ····.9····*··· |
|--------------|--------|-----------|--|----------------|
| 1254         |        |           | .PAGE  |                |
| 1255         |        |           |  |                |
| 1256         |        |           | 0=0070=0=0200=0=00=00=00=00=00=00=00=0=00=0=000000 |                |
| 1257         |        |           | Watchdog timer setting example 1 =                 |                |
| 1258         |        |           | [Watchdog timer write routine] =                   |                |
| 1259         |        |           |  |                |
| 1260         |        |           | "FFFH" is set in watchdog timer by writing         |                |
| 1261         |        |           | to watchdog timer (60H)                            |                |
| 1262         |        |           |  |                |
| 1263         | 00F000 |           | DT_SET:  |                |
| 1264         |        | 08        | PHP ; Store PS                                     |                |
| 1265         | 00F001 | F8        | SEM ; Data length 8 bits (note)                    |                |
| 1266         | 00F002 | *8560 L   | STA A,WDT ; Write to watchdog timer                |                |
| 1267         | 00F004 | 28        | PLP ; Restore PS                                   |                |
| 1268         | 00F005 | 60        | RTS  |                |
| 1269         |        |           |  |                |
| 1270         |        |           | Note: The address following the watchdog timer     |                |
| 1271         |        |           | contains the watchdog timer frequency              |                |
| 1272         |        |           | selection flag. Therefore, be careful not          |                |
| 1273         |        |           | to change this value when accessing the            |                |
| 1274         |        |           | watchdog timer in 16-bit unit.                     |                |
| 1275         |        |           |  |                |
| 1276         |        |           |  |                |
| 1277         |        |           |  |                |
| 1278         |        |           |  |                |
| 1279         |        |           | [Watchdog timer interrupt processing example] =    |                |
| 1280         |        |           |  |                |
| 1281         |        |           | In this example, a software reset is performed     |                |
| 1282         |        |           | when a watchdog timer interrupt is generated.      |                |
| 1283         | 000000 |           |  |                |
| 1284<br>1285 | 00F006 |           | ATCH_DOG:  |                |
| 1285         | 00F006 | F8        | .DATA 8<br>Sem ;                                   |                |
| 1200         |        | *045E08 L | SEB #00001000B,PMR ; Software reset                |                |
| 1287         | 00F007 |           | RTI  |                |
| 1288         | UUFUUA |           | K11  |                |
| 1200         |        |           |  |                |

١,

7

## 7.3.8 Software timer setting examples

| SEQ.         | LOC.   | OBJ.   | *         | 1            | •   | 'ATEM | IENT   | .5    | .*              | 6*7*8*9* |
|--------------|--------|--------|-----------|--------------|---|-------|--------|-------|-----------------|----------|
| 1296<br>1297 |        |        | 1<br>1;   | .PAGE        |   |       |        |       |                 |          |
| 1298         |        |        | 1 ;====== |              |   | ====  | ====== | ===== | ====            |          |
| 1299         |        |        | 1;        |              | e timer examples                            |       |        |       | =               |          |
| 1300<br>1301 |        |        | - /       |              | it time in the following                    |       |        | o dor | onde            |          |
| 1302         |        |        | 1;        |              | operating frequency and                     |       |        |       | Chus            |          |
| 1303         |        |        | i;        |              | of the microcomputer.                       |       |        |       |                 |          |
| 1304         |        |        | 1;        | The fol      | llowing routine assumes                     | sing  | le-chi | p mod | e               |          |
| 1305         |        |        | 1;        | with ex      | ith external input clock frequency at 8MHz. |       |        |       |                 |          |
| 1306         |        |        | 1;        |              |   |       |        |       |                 |          |
| 1307         |        |        | 1 ;====== |              |   | ====  | 5=2523 | =     |                 |          |
| 1308<br>1309 |        |        | 1;        |              | wait routine                                |       |        | =     |                 |          |
| 1303         |        |        | 1;        |              | =250ns at f(XIN)=8MHz                       |       |        | -     |                 |          |
| 1311         |        |        | 1;        | 1 +070       |   |       |        |       |                 |          |
| 1312         | 00F800 |        | 1 WIT10:  |              |   |       |        |       |                 |          |
| 1313         |        |        | 1         | .DATA        | 8   |       |        |       |                 |          |
| 1314         | 00F800 |        | 1         | SEM          |   | ;     |        |       | фсус            |          |
| 1315         | 00F801 | 894920 | 1         | RLA          | #32   | ÷     |        | 6+32  | φcyc            |          |
| 1316<br>1317 |        |        | 1         |              |   |       | Totol  | 40    | фсус            | •        |
| 1317         |        |        | 1;        |              |   | ,     | IULAI  | 40    | φιγι            |          |
| 1319         |        |        | 1;======  |              |   | ====  | ====== | =     |                 |          |
| 1320         |        |        | 1;        | 50 µs v      | wait routine                                |       |        | =     |                 |          |
| 1321         |        |        | 1 ;====== |              |   | ====  | =====: | =     |                 |          |
| 1322         |        |        | 1;        | 1 φογα       | c=250ns at f(XIN)=8MHz                      |       |        |       |                 |          |
| 1323         |        |        | 1;        |              |   |       |        |       |                 |          |
| 1324         | 00F804 |        | 1 WIT50:  | DA774        | 0   |       |        |       |                 |          |
| 1325<br>1326 | 00F804 | F8     | 1         | .DATA<br>SEM | 8   | •     |        | ç     | фсус            | ,        |
| 1327         | 00F805 | 894900 | 1         | RLA          | #192  |       |        |       | φ <sub>су</sub> |          |
| 1328         |        |        | 1         |              |   | ;     |        |       |                 | -        |
| 1329         |        |        | 1         |              |   | ;     | Tota]  | 200   | φ φ κ γ α       | •        |
| 1330         |        |        | 1;        |              |   |       |        |       |                 |          |
| 1331         |        |        | 1;        |              |   |       |        |       |                 |          |
| 1332         |        |        |           |              |   |       |        |       |                 |          |

## 7.3.9 Interrupt vector table setting example

| SEQ.                 | LOC.           | OBJ. |      | ĸ1*     | 2*SOU            | RCE STATEMENT5*6*7*8*9*                 |
|----------------------|----------------|------|------|---------|------------------|---|
| 1358<br>1359<br>1360 |                |      | ;    | .PAGE   | 'INTERRUPT VECTO | R TABLE'                                |
| 1360                 |                |      | ;    | Interru | pt vector table  | ======================================= |
| 1362                 |                |      | ==== |         |                  |   |
| 1363                 |                |      | i.   |         |                  |   |
| 1364                 |                |      | •    | .SECTIO | N VECTOR_A       | REA                                     |
| 1365                 |                |      |      | .ORG    | OFFD6H           |   |
| 1366                 | 00FFD6         | 0000 | L    | .WORD   | INT_AD           | ; A-D conversion interrupt vector       |
| 1367                 | 00FFD8         | 0000 | L    | .WORD   | INT_SIT          | ; UART1 transmission interrupt vector   |
| 1368                 | OOFFDA         | 0000 | L    | .WORD   | INT_S1R          | ; UART1 receive interrupt vector        |
| 1369                 | OOFFDC         | 0000 | L    | .WORD   | INT_SOT          | ; UARTO transmission interrupt vector   |
| 1370                 | OOFFDE         | 0000 | L    | .WORD   | INT_SOR          | ; UARTO receive interrupt vector        |
| 1371                 | 00FFE0         | 0000 | L    | .WORD   | INT_TB2          | ; Timer B2 interrupt vector             |
| 1372                 | 00FFE2         | 0000 | L    | .WORD   | INT_TB1          | ; Timer B1 interrupt vector             |
| 1373                 | 00FFE4         | 0000 | L    | .WORD   | INT_TBO          | ; Timer BO interrupt vector             |
| \ 1374               | 00FFE6         | 0000 | L    | .WORD   | INT_TA4          | ; Timer A4 interrupt vector             |
| 1375                 | 00FFE8         | 0000 | L    | .WORD   | INT_TA3          | ; Timer A3 interrupt vector             |
| 1376                 | OOFFEA         | 0000 | L    | .WORD   | INT_TA2          | ; Timer A2 interrupt vector             |
| 1377                 | OOFFEC         | 0000 | L    | .WORD   | INT_TA1          | ; Timer Al interrupt vector             |
| 1378                 | OOFFEE         | 0000 | L    | .WORD   | INT_TAO          | ; Timer AO interrupt vector             |
| 1379                 | 00FFF0         | 0000 | L    | .WORD   | INT2             | ; INT2 interrupt vector                 |
| 1380                 | 00FFF2         | 0000 | L    | .WORD   | INT1             | ; INT1 interrupt vector                 |
| 1381                 | 00FFF4         | 0000 | L    | .WORD   | INTO             | ; INTO interrupt vector                 |
| 1382                 | 00FFF6         | 0000 | L    | .WORD   | INT_WDT          | ; Watchdog timer interrupt vector       |
| 1383                 | 00FFF8         | 0000 | L    | .WORD   | RESERVED         | ; (Reserved area)                       |
| 1384                 | <b>O</b> OFFFA | 0000 | L    | .WORD   | INT_BRK          | ; BRK instruction interrupt vector      |
| 1385                 | OOFFFC         | 0000 | L    | .WORD   | INT_DIVO         | ; Zero divide interrupt vector          |
| 1386<br>1387         | OOFFFE         | C000 | L    | .WORD   | INITIAL          | ; Reset vector                          |

The execution performance of the M37702 group is described below.

#### 7.4.1 Comparing the execution speed of M37702 and M37700


One of the differences between the M37702 group and the M37700 group is the difference in the external area access operation while a software one-wait caused by the wait bit is valid (see Figure 7.4.1). The difference in program execution speed due to this difference in access operation is described below. Figure 7.4.3 compares the execution time of the M37702 group and M37700 group when executing two


sample programs shown in Figure 7.4.2 under the conditions shown in Table 7.4.1 and the same clock frequency. Figure 7.4.3 shows that the M37702 group is much faster when accessing an external area while software one-wait is valid.

This result depends on the frequency of the access and the difference increases as the access frequency increases. The effect for microprocessor mode using an 8-bit external bus appears in Figure 7.4.3.

| Table 7.4.1 M37702 group and M37700 group execution speed | comparison conditions |
|---|-----------------------|
|---|-----------------------|

| Parameter          | Conditions                |
|--------------------|---------------------------|
| Operating mode     | Microprocessor mode       |
| External bus width | 16 bits or 8 bits         |
| Software one-wait  | Valid                     |
| Program area       | External EPROM            |
| Work area          | External or internal SRAM |





| Sample   | program A  | Sample pr   | ogram B  |
|--|--|---|--|
| SEP<br>LDA. B<br>STA<br>STA<br>LDX. B<br>ITALIC: LDA<br>TAY<br>AND. B<br>STA<br>TYA<br>AND. B<br>ORA<br>STA<br>TYA<br>AND. B<br>ORA<br>STA<br>TYA<br>AND. B<br>ORA<br>STA<br>TYA | <pre>M, X A, #0 A, DEST+64 A, DEST+65 A, DEST+66 #63 A, SOUR, X A, #00000011B A, DEST, X A, #00001100B A, DEST+1, X A, DEST+1, X</pre> | Sample pr<br>SEP<br>CLM<br>. DATA<br>. INDEX<br>LDY<br>L00P0: LDX<br>L00P1: ASL<br>SEM<br>. DATA<br>ROL<br>ROL<br>CLM<br>. DATA<br>ROR<br>DEX<br>DEX<br>DEX<br>DEX<br>BNE<br>STA<br>SEM<br>. DATA<br>STA<br>SEM<br>. DATA<br>DEX<br>DEX<br>DEX<br>DEX<br>DEX<br>DEX<br>DEX<br>DEX | ogram B<br>x<br>16<br>8<br>#69<br>#69<br>SOUR, X<br>8<br>SOUR, X<br>8<br>SOUR+2, X<br>B<br>16<br>A<br>LOOP1<br>A, DEST, Y<br>8<br>B, DEST+2, Y<br>16 |
|  |  | DEY<br>BNE  | LOOPO  |

\* SOUR, DEST : Work area

Fig. 7.4.2 Sample program list




Fig. 7.4.3 Execution speed comparison of M37702 group and M37700 group

**7.4.2** Software one-wait (20MHz) and software+hardware wait (25MHz) execution speed comparison The program execution time is for M37702 group operating at 20MHz with software one-wait and M37702 group operating at 25MHz with software one-wait and RDY (hardware wait).

Figure 7.4.4 shows the execution time when two sample programs (see Figure 7.4.2) are executed under the conditions shown in table 7.4.2.

| Table 7.4.2 Software one-walt (20MHz) and software+hardware wait (25MHz) execution speed compari | Table 7.4.2 Software one-wait ( | (20MHz) and software+hardw | vare wait (25MHz) executio | speed comparison |
|--|---------------------------------|----------------------------|----------------------------|------------------|
|--|---------------------------------|----------------------------|----------------------------|------------------|

| Parameter           | Conditions of software one-wait side | Conditions of software + hardware side |
|---------------------|--------------------------------------|--|
| Operating mode      | Microprocessor mode                  | ←                                      |
| Clock frequency     | 20MHz                                | 25MHz                                  |
| External bus width  | 16 bits                              | ←                                      |
| Software one-wait   | Valid                                | ←                                      |
| RDY (hardware wait) | Invalid                              | Valid only in external EPROM area      |
| Program area        | External EPROM                       | ←                                      |
| Work area           | External or internal SRAM            | ←                                      |

In both cases, the M37702 group is used in microprocessor mode with 16-bit external bus and program stored in external EPROM. One wait is inserted for external memory access because software one-wait is used. In addition, RDY is used for external EPROM access during 25MHz operation for a total of two waits (RDY is invalidated for access of external RAM used for work area). Figure 7.4.5 shows the memory map during execution speed comparison.






Fig. 7.4.5 Memory map during execution speed comparison

Figure 7.4.4 shows that the difference in execution speed is small between 20MHz operation with software one-wait and Z5MHz operation with software one-wait and RDY. 20MHz operation with software one-wait provides better cost performance because the use of specified memory eliminates the need for a bus buffer.





# APPLICATION

7.4 M37702 group execution performance

# MEMO

# CHAPTER 8 **PROM VERSION**

8.1 Product expansion 8.2 M37702E2-XXXFP

8.3 Usage precaution

#### 8.1 Product expansion

Internal PROM (programmable ROM) version has the following 2 types :

One time PROM version ......Possible to write program in ROM once.

•EPROM version ......Possible to rewrite program in ROM because a written program is erased by exposing the erase window on top of the package to an ultraviolet light source.

Table 8.1.1 shows the product expansion of internal PROM version

| Table 8.1.1 F | Product | expansion | of | internal | PROM | version |
|---------------|---------|-----------|----|----------|------|---------|
|---------------|---------|-----------|----|----------|------|---------|

| Type name      | ROM                     | RAM        | Clock frequency | Writing adapter |  |
|----------------|-------------------------|------------|-----------------|-----------------|--|
| M37702E2-XXXFP |                         |            | 8MHz            |                 |  |
| M37702E2AXXXFP | One time PROM 16K bytes | F10 butoo  | 16MHz           | PCA4774         |  |
| M37702E2BXXXFP |                         |            | 25MHz           |                 |  |
| M37702E2FS     |                         | 512 bytes  | 8MHz            |                 |  |
| M37702E2AFS    | EPROM 16K bytes         |            | 16MHz           | PCA4708         |  |
| M37702E2BFS    |                         |            | 25MHz           |                 |  |
| M37702E4-XXXFP |                         |            | 8MHz            | PCA4774         |  |
| M37702E4AXXXFP | One time PROM 32K bytes |            | 16MHz           |                 |  |
| M37702E4BXXXFP |                         |            | 25MHz           |                 |  |
| M37702E4FS     |                         | 2048 bytes | 8MHz            |                 |  |
| M37702E4AFS    | EPROM 32K bytes         |            | 16MHz           | PCA4708         |  |
| M37702E4BFS    |                         |            | 25MHz           |                 |  |


#### 8.2 M37702E2-XXXFP

The following descriptions will be for M37702E2-XXXFP. Internal PROM version has the same functions as M37702E2-XXXFP unless otherwise noted.

#### 8.2.1 Description

The M37702E2-XXXFP is a single-chip microcomputer designed with high-performance CMOS silicon gate technology, and has the same functions as M37702M2-XXXFP except that PROM is built in. Since general purpose PROM writers can be used for the built-in PROM, this microcomputer is suitable for small quantity production runs.

Figure 8.2.1 shows the M37702E2-XXXFP pin configuration.





#### 8.2.2 Functional description

The pin arrangement of M37702E2-XXXFP is identical to the mask ROM version M37702M2-XXXFP. Internal PROM version has a normal operating mode which provides the same functions as the mask ROM version and an EPROM mode used to write to built-in PROM.

In normal operating mode, the pin functions are equivalent to the corresponding mask ROM version. In EPROM mode, the pin functions are shown in Table 8.2.1.

| Pin        | Name   | Input/Output | Functions   |
|------------|--|--------------|---|
| Vcc, Vss   | Power supply                                     |              | Supply 5V±10% to Vcc, and 0V to Vss.  |
| CNVss      | VPP input  | Input        | Connect to VPP when programming or verifying.   |
| BYTE       | VPP input  | Input        | Connect to VPP when programming or verifying.   |
| RESET      | Reset input                                      | Input        | Connect to Vss.   |
| XIN        | Clock input                                      | Input        | Connect a ceramic resonator between XIN pin and Xour<br>pin. When an external clock is used, the clock source |
| Хоит       | Clock output                                     | Output       | should be connected to the XIN pin and Xout pin should be left open.  |
| Ē          | Enable output                                    | Output       | Open.   |
| AVcc, AVss | Analog power supply input                        |              | Externally connect AVcc to Vcc and AVss to Vss.   |
| Vref       | Reference voltage input                          | Input        | Connect to Vss.   |
| P00-P07    | Address input (Ao-A7)                            | Input        | The low-order 8-bit (A <sub>0</sub> -A <sub>7</sub> ) address input pins.                                     |
| P10-P17    | Address input (A <sub>8</sub> –A <sub>14</sub> ) | Input        | P1o-P16 are high-order 7-bit address input pins. Connect P17 to Vcc.  |
| P20-P27    | Data input/output                                | I/O          | 8-bit data (Do-D7) input/output pins.   |
| P30-P33    | Input port P3                                    | Input        | Connect to Vss.   |
| P40-P47    | Input port P4                                    | Input        | Connect to Vss.   |
| P50-P57    | Control input                                    | Input        | P51 and P52 function as OE and CE input. Connect P50,   |
|            |  |              | P5₃, P5₄, and P5₅ to Vcc, and P5₅ and P5⁊ to Vss.   |
| P60-P67    | Input port P6                                    | Input        | Connect to Vss.   |
| P70-P77    | Input port P7                                    | Input        | Connect to Vss.   |
| P80-P87    | Input port P8                                    | Input        | Connect to Vss.   |

Table 8.2.1 Pin functions in EPROM mode

#### (1) EPROM mode

The EPROM mode is entered by setting the RESET pin to "L" level. In EPROM mode, ports P0, P1, P2, P51, P52 and pins CNVss and BYTE become EPROM pins (M5M27C256K equivalent) and read/ write to built-in PROM can be performed in the same manner as for M5M27C256K. However, there is no device identification code. Therefore, program conditions must be set carefully. XIN and XOUT pins must be connected to a clock (ceramic resonator or an external input).

Table 8.2.2 shows the pin assignments in EPROM mode and Figure 8.2.2 shows the pin connections in EPROM mode.

The program area should specify the following:

Addresses 400016-7FFF16 for the models that have internal 16K bytes PROM, and 512 bytes RAM. Addresses 000016-7FFF16 for the models that have internal 32K bytes PROM, and 2048 bytes RAM.

**Caution :** Describing in this section, the built-in PROM can be written to or read in the same way as with the M5M27C256K (256K mode).

But in the future, for M37702E2BXXXFP, M37702E2BFS, M37702E4BXXXFP and M37702E4BFS, 1M mode may become standard.

|               | M37702E2-XXXFP    | M5M27C256K |
|---------------|-------------------|------------|
| Vcc           | Vcc               | Vcc        |
| Vpp           | CNVss, BYTE       | Vpp        |
| Vss           | Vss               | Vss        |
| Address input | Ports P0, P10-P16 | A0-A14     |
| Data I/O      | Port P2           | Do-D7      |
| CĒ            | P52               | CE         |
| ŌĒ            | P51               | ŌĒ         |

#### Table 8.2.2 Pin assignments in EPROM mode

#### Read

To read the EPROM, set the  $\overline{CE}$  and  $\overline{OE}$  pins to "L" level and input the address of the data (A<sub>0</sub>-A<sub>14</sub>) to be read. The data will be output to the data I/O pins D<sub>0</sub>-D<sub>7</sub>. The data I/O pins will be floating when either the  $\overline{CE}$  or  $\overline{OE}$  pin is at "H" level.

#### Write

To write to the EPROM, set the  $\overline{OE}$  pin to "H" level. The CPU enters the program mode when V<sub>PP</sub> is applied to the V<sub>PP</sub> pin. Set the address to be written to with pins A<sub>0</sub>-A<sub>14</sub> and input the data to be written through the data input pins D<sub>0</sub>-D<sub>7</sub>. The data is written when the  $\overline{CE}$  pin is set to "L" level.

#### Erase (EPROM version only)

The program is erased by exposing the glass window on top of the package to an ultraviolet light having a wave length of 2537 Angstrom. The light must be at least 15W·s/cm<sup>2</sup>.


| CE  | ŌE                              | Vpp   | Vcc   | Data I/O  |
|-----|---------------------------------|---|---|---|
| VIL | VIL                             | 5V  | 5V  | Output  |
| VIL | Vін                             | 5V  | 5V  | Floating  |
| Vін | ×                               | 5V  | 5V  | Floating  |
| VIL | VIH                             | 12.5V   | 6V  | Input   |
| ViH | VIL                             | 12.5V   | 6V  | Output  |
| Vін | VIH                             | 12.5V   | 6V  | Floating  |
| -   | VIL<br>VIL<br>VIH<br>VIL<br>VIH | VIL         VIL           VIL         VIH           VIH         X           VIL         VIH           VIL         VIH           VIL         VIH           VIH         VIL | VIL         VIL         5V           VIL         VIH         5V           VIH         X         5V           VIH         X         5V           VIL         VIH         12.5V           VIH         VIL         12.5V | VIL         VIL         5V         5V           VIL         VIH         5V         5V           VIH         X         5V         5V           VIH         X         5V         6V           VIL         VIH         12.5V         6V           VIH         VIL         12.5V         6V |


#### Table 8.2.3 Input/Output signals in each mode

Note: "×" indicates either V ∎ or V н.

# **PROM VERSION**

## 8.2 M37702E2-XXXFP





#### 8.2.3 Fast programming algorithm

To program the M37702E2-XXXFP using a fast programming algorithm, first set Vcc=6V, VPP=12.5V, and address to 016. Then apply a 1ms write pulse, check that the data can be read. If it cannot be read, repeat the procedure until the data can be read. Record the number of pulses applied (N) before the data was read and then write the data again, further applying three times the number of pulses (3 x N ms). When this series of write operation is complete, increment the address and repeat the above procedure until the last address is reached.

Finally, after writing to all addresses, read with Vcc=VPP=5V (or Vcc=VPP=5.25V).

Figure 8.2.3 shows the fast programming algorithm flow chart.





Fig. 8.2.3 Fast programming algorithm flow chart

#### (1) Electrical characteristics of the fast programming algorithm

#### Table 8.2.4 AC electrical characteristics (Ta=25±5°C, Vcc=6V±0.25V, VPP=12.5±0.3V, unless otherwise noted)

|              | Deremeter                           |      | Limits |       |      |  |
|--------------|-------------------------------------|------|--------|-------|------|--|
| Symbol       | Parameter                           | Min. | Тур.   | Max.  | Unit |  |
| tas          | Address setup time                  | 2    |        |       | μs   |  |
| toes         | OE setup time                       | 2    |        |       | μs   |  |
| tos          | Data setup time                     | 2    |        |       | μs   |  |
| tан          | Address hold time                   | 0    |        |       | μs   |  |
| tон          | Data hold time                      | 2    |        |       | μs   |  |
| <b>t</b> dfp | Output enable to output float delay | 0    |        | 130   | ns   |  |
| tvcs         | Vcc setup time                      | 2    |        |       | μs   |  |
| tvps         | VPP setup time                      | 2    |        |       | μs   |  |
| tfpw         | CE initial program pulse width      | 0.95 | 1      | 1.05  | ms   |  |
| topw         | CE over program pulse width         | 2.85 |        | 78.75 | ms   |  |
| toe          | Data valid from OE                  |      |        | 150   | ns   |  |





#### 8.3 Usage precaution


#### [ Precaution on all internal PROM versions ]

High voltage is required to write to the built-in PROM. Be careful not to apply excessive voltage. Be especially careful during power-on.

#### [ Precaution on one time PROM version ]

User programmable one time PROM versions (M37702E2FP, M37702E2AFP, M37702E2BFP, M37702E4FP, M37702E4BFP) that are shipped in blank are also provided. A write test and screening after assembly process are not performed for these models.

To improve their reliability after writing, we recommend that they are written and tested as flow shown in Figure 8.3.1.



#### Fig. 8.3.1 Writing and test flow for one time PROM version

#### [ Precaution on EPROM version ]

- Cover the transparent glass window during read mode because exposing to sun light or fluorescent lamp can cause the information to be erased.
- •A shield to cover the transparent window is available from Mitsubishi Electric corp.. Be careful that the shield does not touch the microcomputer lead pins.
- Clean the transparent glass before erasing. Fingers' flat and paste disturb the passage of ultraviolet rays and may affect badly the erasure capability.
- •Use a fit IC socket to mount the EPROM version models except for evaluation. Settle the ceramic package in an IC socket with silicon resin and the like, surely.

# MEMO

# CHAPTER 9 M37703 GROUP

9.1 Product expansion 9.2 M37703M2-XXXSP

.

### 9.1 Product expansion

The M37703M2-XXXSP is equal to the M37702M2-XXXFP enclosed in a 64-pin shrink plastic molded DIP. The M37703 group consists of chips shown in Table 9.1.1 with the M37703M2-XXXSP as the base chip. These chips are all pin compatible with each other. Only the memory type and size, and operating clock are different.

| Table 9.1.1 Product expansion of M37703 gro | que |
|---|-----|
|---|-----|

| Type name      | ROM                     | RAM        | Clock frequency |  |
|----------------|-------------------------|------------|-----------------|--|
| M37703M2-XXXSP |                         |            | 8MHz            |  |
| M37703M2AXXXSP | Mask ROM 16K bytes      |            | 16MHz           |  |
| M37703M2BXXXSP |                         |            | 25MHz           |  |
| M37703S1SP     |                         |            | 8MHz            |  |
| M37703S1ASP    |                         | 512 bytes  | 16MHz           |  |
| M37703S1BSP    |                         |            |                 |  |
| M37703E2-XXXSP |                         | 1          | 8MHz            |  |
| M37703E2AXXXSP | One time PROM 16K bytes |            | 16MHz           |  |
| M37703E2BXXXSP |                         |            | 25MHz           |  |
| M37703M4-XXXSP |                         |            | 8MHz            |  |
| M37703M4AXXXSP | Mask ROM 32K bytes      |            | 16MHz           |  |
| M37703M4BXXXSP |                         |            | 25MHz           |  |
| M37703S4SP     |                         |            | 8MHz            |  |
| M37703S4ASP    |                         | 2048 bytes | 16MHz           |  |
| M37703S4BSP    |                         |            | 25MHz           |  |
| M37703E4-XXXSP |                         |            | 8MHz            |  |
| M37703E4AXXXSP | One time PROM 32K bytes |            | 16MHz           |  |
| M37703E4BXXXSP |                         |            | 25MHz           |  |

#### 9.1.1 M37703M2-XXXSP characteristics

| Number of basic instructions                                     |                      |
|--|----------------------|
| Memory size ROM  | 16K bytes            |
| RAM  | 512 bytes            |
| Instruction execution time (the fastest instruction at 8MHz)     |                      |
| Single power supply  | 5V±10%               |
| ●Low power dissipation (at 8MHz)                                 |                      |
| Interrupts   | 19 sources, 7 levels |
| Multi-function 16-bit timers                                     | 5+3                  |
| ●UART  | 2                    |
| ●8-bit A-D converter   | 4-channel input      |
| Watchdog timer   |                      |
| ●Programmable I/O (ports P0, P1, P2, P3, P4, P5, P6, P7, and P8) | 53                   |

#### 9.2 M37703M2-XXXSP


The following descriptions will be for M37703M2-XXXSP. The products of M37703 group have the same functions as the M37703M2-XXXSP unless otherwise noted.

#### 9.2.1 Description

The M37703M2-XXXSP is a 16-bit single-chip microcomputer designed with high-performance CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP.

This single-chip microcomputer has a large 16M bytes address space, three instruction queue buffers, and two data buffers for high-speed instruction execution. The CPU is a 16-bit parallel processor that can also be switched to perform 8-bit parallel processing. This microcomputer is suitable for office, business, and industrial equipment controllers that require high-speed processing of large amounts data.

Figure 9.2.1 shows the M37703M2-XXXSP pin configuration.



#### Fig. 9.2.1 M37703M2-XXXSP pin configuration

#### 9.2.2 Performance overview

Table 9.2.1 shows the performance overview of the M37703M2-XXXSP.

#### Table 9.2.1 M37703M2-XXXSP performance overview

| Parar                        | meters                  | Functions   |  |  |
|------------------------------|-------------------------|---|--|--|
| Number of basic instructions | ;                       | 103   |  |  |
| Instruction execution time   | M37703M2-XXXSP          | 500ns (the fastest instruction at 8MHz frequency)   |  |  |
|                              | M37703M2AXXXSP          | 250ns (the fastest instruction at 16MHz frequency)  |  |  |
|                              | M37703M2BXXXSP          | 160ns (the fastest instruction at 25MHz frequency)  |  |  |
| Clock frequency              | M37703M2-XXXSP          | 8MHz (maximum)                                      |  |  |
|                              | M37703M2AXXXSP          | 16MHz (maximum)                                     |  |  |
|                              | M37703M2BXXXSP          | 25MHz (maximum)                                     |  |  |
| Memory size                  | ROM                     | 16384 bytes   |  |  |
|                              | RAM                     | 512 bytes   |  |  |
| Input/Output ports           | Ports P0, P1, P2, P5    | 8 bits $\times$ 4                                   |  |  |
|                              | Port P8                 | 6 bits × 1  |  |  |
|                              | Ports P4, P6, P7        | 4 bits $\times$ 3                                   |  |  |
|                              | Port P3                 | 3 bits $\times$ 1                                   |  |  |
| Multi-function timers        | TA0, TA1, TA2, TA3, TA4 | 16 bits $\times$ 5 (4 with I/O functions)           |  |  |
|                              | TB0, TB1, TB2           | 16 bits $\times$ 3 (1 with I/O functions)           |  |  |
| Serial I/O                   |                         | Clock asynchronous serial I/O $\times$ 2            |  |  |
|                              |                         | (UART0 can also be used as clock synchronous)       |  |  |
| A-D converter                |                         | 8 bits $\times$ 1 (4 channels)                      |  |  |
| Watchdog timer               |                         | 12 bits $\times$ 1                                  |  |  |
| Interrupts                   |                         | 3 external, 16 internal (priority levels 0 to 7 can |  |  |
|                              |                         | be set for each interrupt with software)            |  |  |
| Clock generating circuit     |                         | Built-in (externally connected to a ceramic         |  |  |
|                              |                         | resonator or quartz crystal resonator)              |  |  |
| Supply voltage               |                         | 5V±10%  |  |  |
| Power dissipation            |                         | 30mW (at external 8MHz frequency)                   |  |  |
| Input/Output characteristics | Input/Output voltage    | 5V  |  |  |
|                              | Output current          | 5mA   |  |  |
| Memory expansion             |                         | Maximum 16M bytes                                   |  |  |
| Operating temperature range  | 9                       | -20 to 85°C   |  |  |
| Device structure             |                         | CMOS high-performance silicon gate process          |  |  |
| Package                      |                         | 64-pin shrink plastic molded DIP                    |  |  |

#### 9.2.3 Differences between M37703M2-XXXSP and M37702M2-XXXFP

Table 9.2.2 shows the differences between M37703M2-XXXSP and M37702M2-XXXFP.

#### Table 9.2.2 Differences between M37703M2-XXXSP and M37702M2-XXXFP

| Func          | tions   |     | M37703M2-XXXSP                                | M37702M2-XXXFP                                    |
|---------------|---------|-----|---|---|
| I/O ports     | ,       |     | 53 (in single-chip mode)                      | 68 (in single-chip mode)                          |
|               | Port P0 |     | 8 bits  | 8 bits  |
|               | Port P1 |     | 8 bits  | 8 bits  |
|               | Port P2 |     | 8 bits  | 8 bits  |
|               | Port P3 |     | 3 bits (P33/HLDA unavailable)                 | 4 bits  |
|               | Port P4 |     | 4 bits (P43–P46 unavailable)                  | 8 bits  |
|               | Port P5 |     | 8 bits  | 8 bits  |
|               | Port P6 |     | 4 bits (P60, P61, P66, and P67 unavailable)   | 8 bits  |
|               | Port P7 |     | 4 bits (P73–P76 unavailable)                  | 8 bits  |
|               | Port P8 |     | 6 bits (P8₄ and P8₅ unavailable)              | 8 bits  |
| Timers        |         |     | 16 bits × 8                                   | 16 bits $\times$ 8                                |
|               | Timer A | TA0 | Timer I/O pins available                      | Timer I/O pins available                          |
|               |         | TA1 | Input=TAjiN, output=TAjou⊤ (j=0 to 3)         | Input=TAi <sub>N</sub> , output=TAiout (i=0 to 4) |
|               |         | TA2 |   |   |
|               |         | ТАЗ |   |   |
|               |         | TA4 | Internal timer (TA4IN and TA4OUT unavailable) |   |
|               | Timer B | ТВ0 | Timer input pin (TB0IN) available             | Timer input pin (TBkin) available                 |
|               |         | TB1 | Internal timer (TB1IN and TB2IN               | (k=0 to 2)  |
|               |         | TB2 | unavailable)                                  |   |
| Serial I/O    | L       | L., | 2   | 2   |
|               | UART0   |     | Clock asynchronous/synchronous                | Clock asynchronous/synchronous                    |
|               |         |     | serial I/O                                    | serial I/O  |
|               | UART1   |     | Clock asynchronous serial I/O                 | Clock asynchronous/synchronous                    |
|               |         |     |   | serial I/O  |
| A-D converter |         |     | One 8-bit resolution                          | One 8-bit resolution                              |
|               |         |     | 4-channel analog input pin                    | 8-channel analog input pin                        |
|               |         |     | AN0, AN1, AN2, AN7                            | AN0, AN1, AN2, AN3,                               |
|               |         |     | (AN₃–AN₅ unavailable)                         | AN₄, AN₅, AN₅, AN7                                |
|               |         |     | Note : AN7 pin is in common with              | Note : AN7 pin is in common with                  |
|               |         |     | external trigger pin.                         | external trigger pin.                             |
| Package       |         |     | 64-pin shrink plastic molded DIP (64P4B)      | 80-pin plastic molded QFP (80P6N                  |

#### 9.2.4 Functional description

The internal circuit of the M37703M2-XXXSP is identical to that of the M37702M2-XXXFP including the control registers and memory allocation in SFR area. However, since the M37703M2-XXXSP has only 64 pins, some functions are different from the M37702M2-XXXFP. The functional differences are described below.

#### (1) A-D converter

Analog input pins are 4 channels of ANo-AN2, and AN7 pins.

#### [ One-shot mode and repeat mode ]

The analog input pin selection bits in the A-D control register must be set to "000", "001", "010", or "111".

Bits 3 to 6 in the port P7 direction register must be set to "1" to select output mode because AN<sub>3</sub>-AN6 pins are not available.

#### [ Single sweep mode and repeat sweep mode ]

Bits 0 to 2 and bit 7 in the port P7 direction register must be set to "0" to select input mode. Bits 3 to 6 in the port P7 direction register must be set to "1" to select output mode because AN<sub>3</sub>-AN<sub>6</sub> pins are not available.

The contents of the corresponding A-D registers to analog input AN<sub>3</sub>-AN<sub>6</sub> which have no input pins are undefined.

#### (2) Timers

I/O functions of timer A4, and input functions of timers B1 and B2 are not available. Therefore, these timers operate only in timer mode. Only count source can be selected for timers A4, B1 and B2, and bits 0 to 5 in each timer mode register must be fixed to "0".

Other timers (timers A0 to A3, and timer B0) have the same functions as the M37702M2-XXXFP.

#### (3) Serial I/O

UART1 can be used only in UART mode. It cannot be used in clock synchronous serial I/O mode. Therefore, the serial I/O mode selection bits in the UART1 transmit/receive mode register must be set to the value except for "001".

The CTS/RTS function selection bit in the UART1 transmit/receive control register 0 must be fixed to "1" because CTS/RTS function is not available (this bit is set to "0" at reset).

UARTO has the same functions as the M37702M2-XXXFP.

#### (4) Ports


The port direction registers for ports P4, P6, P7, and P8 contain 8 bits. However, the bits in the each direction register with no corresponding pins must be set to "1" to select output mode. The port P3 direction register bit 3 which is corresponding to port P33 must be set to "1" to select output mode.

- Appendix 1. M37702 group memory map
- Appendix 2. SFR area memory map
- Appendix 3. Control registers
- Appendix 4. Stop, wait, one-wait, Ready, Hold state
- Appendix 5. Package outlines
- Appendix 6. Setting of unused pins
- Appendix 7. ROM ordering method
- Appendix 8. IC socket
- Appendix 9. M66800SP/FP
- Appendix 10. Instruction code table
- Appendix 11. Machine instructions

#### Appendix 1. M37702 group memory map


#### 1. Memory map in single-chip mode

Figure 1 shows the memory map in single-chip mode.



### 2. Memory map in memory expansion mode


Figure 2 shows the memory map in memory expansion mode.



#### Fig. 2 Memory map in memory expansion mode

#### 3. Memory map in microprocessor mode and of external ROM version

Figure 3 shows the memory map in microprocessor mode and of external ROM version.





## Appendix 2. SFR area memory map

#### Appendix 2. SFR area memory map

| Address<br>(Hexadecimal nota | Access                           |    |
|------------------------------|----------------------------------|----|
| 000000                       |                                  |    |
| 000001                       |                                  |    |
| 000002                       | Port P0 register                 | RW |
| 000003                       | Port P1 register                 | RW |
| 000004                       | Port P0 direction register       | RW |
| 000005                       | Port P1 direction register       | RW |
| 000006                       | Port P2 register                 | RW |
| 000007                       | Port P3 register                 |    |
| 000008                       | Port P2 direction register       | RW |
| 000009                       | Port P3 direction register       |    |
| 00000A                       | Port P4 register                 | RW |
| 00000B                       | Port P5 register                 | RW |
| 00000C                       | Port P4 direction register       | RW |
| 00000D                       | Port P5 direction register       | RW |
| 00000E                       | Port P6 register                 | RW |
| 00000F                       | Port P7 register                 | RW |
| 000010                       | Port P6 direction register       | RW |
| 000011                       | Port P7 direction register       | RW |
| 000012                       | Port P8 register                 | RW |
| 000013                       |                                  |    |
| 000014                       | Port P8 direction register       | RW |
| 000015                       |                                  |    |
|                              |                                  |    |
| 00001D                       |                                  | +  |
| 00001E                       | A-D control register             | RW |
| 00001F                       | A-D sweep pin selection register | RW |
| 000020                       | A-D register 0                   | RO |
| 000021                       |                                  | +  |
| 000022                       | A-D register 1                   | RO |
| 000023                       |                                  | +  |
| 000024                       | A-D register 2                   | RO |
| 000025                       |                                  | +  |
| 000020                       |                                  |    |
|                              |                                  |    |

| RO | Read only |
|----|-----------|

- WO ··· Write only RW ··· Read/Write
- ? ..... Impossible to write, and undefine at reading
   0 ..... Impossible to write,
- and fixed to "0" at reading

| 07 | 00 | 05 | 04 | 03 | 02 | וס | Ud |
|----|----|----|----|----|----|----|----|
| 0  | 0  | 0  | 0  | RW | RW | RW | RW |
| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| 0  | 0  | 0  | 0  | RW | RW | RW | RW |

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|----|----|----|----|----|----|----|----|
| ?  | ?  | ?  | ?  | ?  | ?  | RW | RW |

## Appendix 2. SFR area memory map

| Address<br>(Hexadecimal nota | Registers                                 | Access       | -                       |
|------------------------------|---|--------------|-------------------------|
| _                            |   |              |                         |
| 000026,                      | A-D register 3                            | RO           |                         |
| 000027                       |   |              |                         |
| 000028                       | A-D register 4                            | RO           |                         |
| 000029                       |   |              |                         |
| 00002A                       | A-D register 5                            | RO           |                         |
| 00002B                       |   |              |                         |
| 00002C                       | A-D register 6                            | RO           |                         |
| 00002D                       |   |              |                         |
| 00002E                       | A-D register 7                            | RO           |                         |
| 00002F                       |   |              |                         |
| 000030                       | UART0 transmit/receive mode register      | RW           |                         |
| 000031                       | BRG0 register                             | WO           |                         |
| 000032                       | UART0 transmission L                      | WO           |                         |
| 000033                       | buffer register H                         | wo           | b7 b6 b5 b4 b3 b2 b1 b0 |
| 000034                       | UART0 transmit/receive control register 0 |              | ? ? ? RORWRWRW          |
| 000035                       | UART0 transmit/receive control register 1 | ->           | RO RO RO RO RW RO RW    |
| 000036                       | L   | RO           | b7 b6 b5 b4 b3 b2 b1 b0 |
| 000037                       | ··UART0 receive buffer register H         | →            | 0 0 0 0 0 0 0 RO        |
| 000038                       | UART1 transmit/receive mode register      | RW           |                         |
| 000039                       | BRG1 register                             | WO           |                         |
| 00003A                       | UART1 transmission                        |              |                         |
| 00003B                       | buffer register H                         | wo           | b7 b6 b5 b4 b3 b2 b1 b0 |
| 00003C                       | UART1 transmit/receive control register 0 | ->           | ? ? ? ? RO RW RW RW     |
| 00003D                       | UART1 transmit/receive control register 1 | ->           | RO RO RO RO RW RO RW    |
| 00003E                       | L   | RO           | b7 b6 b5 b4 b3 b2 b1 b0 |
| 00003F                       | ·UART1 receive buffer register H          |              | 0 0 0 0 0 0 0 RO        |
| 000040                       | Count start flag                          | RW           |                         |
| 000041                       |   |              |                         |
| 000042                       | One-shot start flag                       | WO           |                         |
| 000043                       |   |              | b7 b6 b5 b4 b3 b2 b1 b0 |
| 000044                       | Up-down flag                              | -+           | WO WO WO RW RW RW RW    |
| 000045                       |   |              |                         |
| 000046                       | Timer A0 register                         |              |                         |
| 000047                       | Timer A0 register ··········              | RW           |                         |
| 000048                       |   | <b>D</b> 11/ | 1                       |
| 000049                       | Timer A1 register                         | RW           |                         |
|                              |   |              |                         |
| _                            |   |              |                         |

# Appendix 2. SFR area memory map

| Address<br>(Hexadecimal not | Registers<br>ation)                          | Access      |  |  |  |  |  |
|-----------------------------|--|-------------|--|--|--|--|--|
|                             |  |             |  |  |  |  |  |
| 00004A                      | L  |             |  |  |  |  |  |
| 00004B                      | Timer A2 register H                          | RW          |  |  |  |  |  |
| 00004C                      | - Timer A3 register                          | RW          |  |  |  |  |  |
| 00004D                      | H H  |             |  |  |  |  |  |
| 00004E                      | Timer A4 register                            | RW          |  |  |  |  |  |
| 00004F                      | H  |             |  |  |  |  |  |
| 000050                      | - Timer B0 register                          | RW          |  |  |  |  |  |
| 000051                      | H  |             |  |  |  |  |  |
| 000052                      | - Timer B1 register                          | RW          |  |  |  |  |  |
| 000053                      | H  |             |  |  |  |  |  |
| 000054                      | Timer B2 register                            | RW          |  |  |  |  |  |
| 000055                      | H  |             |  |  |  |  |  |
| 000056                      | Timer A0 mode register                       | RW          |  |  |  |  |  |
| 000057                      | Timer A1 mode register                       | RW          |  |  |  |  |  |
| 000058                      | Timer A2 mode register                       | RW          |  |  |  |  |  |
| 000059                      | Timer A3 mode register                       | RW          |  |  |  |  |  |
| 00005A                      | Timer A4 mode register                       | RW          |  |  |  |  |  |
| 00005B                      | Timer B0 mode register                       | RW          |  |  |  |  |  |
| 00005C                      | Timer B1 mode register                       | RW          |  |  |  |  |  |
| 00005D                      | Timer B2 mode register                       | RW          |  |  |  |  |  |
| 00005E                      | Processor mode register                      | _ <b>→</b>  |  |  |  |  |  |
| 00005F                      |  |             |  |  |  |  |  |
| 000060                      | Watchdog timer                               | WO          |  |  |  |  |  |
| 000061                      | Watchdog timer frequency selection flag      | RW          |  |  |  |  |  |
| 000062                      |  |             |  |  |  |  |  |
| 000063                      |  |             |  |  |  |  |  |
| 000064                      |  |             |  |  |  |  |  |
| 000065                      |  |             |  |  |  |  |  |
|                             |  |             |  |  |  |  |  |
|                             |  |             |  |  |  |  |  |
| 000070                      | A-D conversion interrupt control regiser     | _→          |  |  |  |  |  |
| 000071                      | UARTO transmission interrupt control regiter | <b>&gt;</b> |  |  |  |  |  |
| 000072                      | UART0 receive interrupt control register     | _→          |  |  |  |  |  |
| 000073                      | UART1 transmission interrupt control regiter | _ <b>→</b>  |  |  |  |  |  |
| 000074                      | UART1 receive interrupt control register     |             |  |  |  |  |  |
| 000075                      | Timer A0 interrupt control register          | <b>→</b>    |  |  |  |  |  |
| 000076                      | Timer A1 interrupt control register          | <b>→</b>    |  |  |  |  |  |
|                             |  |             |  |  |  |  |  |
| _                           |  |             |  |  |  |  |  |

|   | b7                                      | b6     | b5                                      | b4          | b3             | b2             | b1             | b0             |  |
|---|---|--------|---|-------------|----------------|----------------|----------------|----------------|--|
|   | RW                                      | RW     | RW                                      | RW          | WO             | RW             | RW             | RW             |  |
|   |   |        |   |             |                |                |                |                |  |
| 1 | b7                                      | b6     | b5                                      | b4          | b3             | b2             | <u>b1</u>      | <u>60</u>      |  |
|   | ?                                       | ?      | ?                                       | ?           | ?              | ?              | ?              | RW             |  |
|   |   |        |   |             |                |                |                |                |  |
|   | h7                                      | h6     | h5                                      | b4          | h3             | h2             | b1             | <b>b</b> 0     |  |
|   | b7                                      | b6     | b5                                      | b4          | b3             | 62             | b1             | 60             |  |
|   | ?                                       | ?      | ?                                       | ?           | RW             | RW             | RW             | RW             |  |
|   |   |        |   |             | RW             | -              |                |                |  |
|   | ?                                       | ?      | ?                                       | ?           | RW             | RW             | RW             | RW             |  |
|   | ?                                       | ?<br>? | ?<br>?                                  | ?<br>?      | RW<br>RW       | RW<br>RW<br>RW | RW<br>RW       | RW<br>RW       |  |
|   | ??????????????????????????????????????? | ????   | ??????????????????????????????????????? | ?<br>?<br>? | RW<br>RW<br>RW | RW<br>RW<br>RW | RW<br>RW<br>RW | RW<br>RW<br>RW |  |

? RW RW RW RW

? RW RW RW RW

? ? ?

? ? ?

277

## Appendix 2. SFR area memory map


| Address<br>(Hexadecimal nota | Registers                           | Access     |  |    |    |    |    |    |    |    |    |
|------------------------------|-------------------------------------|------------|--|----|----|----|----|----|----|----|----|
| _                            | 1                                   |            |  | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| 000077                       | Timer A2 interrupt control register |            |  | ?  | ?  | ?  | ?  | RW | RW | RW | RW |
| 000078                       | Timer A3 interrupt control register | _ <b>→</b> |  | ?  | ?  | ?  | ?  | RW | RW | RW | RW |
| 000079                       | Timer A4 interrupt control register | ->         |  | ?  | ?  | ?  | ?  | RW | RW | RW | RW |
| 00007A                       | Timer B0 interrupt control register | _→         |  | ?  | ?  | ?  | ?  | RW | RW | RW | RW |
| 00007B                       | Timer B1 interrupt control register | _→         |  | ?  | ?  | ?  | ?  | RW | RW | RW | RW |
| 00007C                       | Timer B2 interrupt control register | _ <b>→</b> |  | ?  | ?  | ?  | ?  | RW | RW | RW | RW |
| 00007D                       | INTo interrupt control register     | _ <b>→</b> |  | ?  | ?  | RW | RW | RW | RW | RW | RW |
| 00007E                       | INT1 interrupt control register     | _ <b>→</b> |  | ?  | ?  | RW | RW | RW | RW | RW | RW |
| 00007F                       | INT2 interrupt control register     | _→         |  | ?  | ?  | RW | RW | RW | RW | RW | RW |
| 000080                       |                                     |            |  |    |    |    |    |    |    | 1  |    |
|                              | Internal RAM                        |            |  |    |    |    |    |    |    |    |    |
|                              |                                     |            |  |    |    |    |    |    |    |    |    |

#### Appendix 3. Control registers

The register structure of each control register allocated in the SFR area are shown on the following pages. Each table shows the bit names, functions, content when reset is removed, and bit attributes.

- \* Bit attributes: Each bit in the control register is either read only, write only, or read/write. The following abbreviations are used to indicate the attribute.
  - R : Read
  - W:Write
  - $\bigcirc$  : Possible to read or write
  - $\times\,$  : Impossible to read or write

### 1.Port Pi direction registers (i=0-8)



Note: The high-order 4 bits of port P3 dierction register are write prohibited and these bits are fixed to "0" at reading.

#### 2.A-D control register

#### b7 b6 b5 b4 b3 b2 b1 b0

A-D control register (Address 1E<sub>16</sub>)

| Bit | Bit name                                      | Functions  | At reset  | R | W |
|-----|---|--|-----------|---|---|
| 0   | Analog input selection bits                   | b2b1b0<br>0 0 0 : Select AN₀<br>0 0 1 : Select AN₁   | Undefined | 0 | 0 |
| 1   |   | 0 1 0 : Select AN <sub>2</sub><br>0 1 1 : Select AN <sub>3</sub><br>1 0 0 : Select AN <sub>4</sub> | Undefined | 0 | 0 |
| 2   |   | 1 0 1 : Select AN₅<br>1 1 0 : Select AN₅<br>1 1 1 : Select ANァ(Note)                               | Undefined | 0 | 0 |
| 3   | A-D mode selection bits                       | b4b3<br>0 0 : One-shot mode<br>0 1 : Repeat mode   | 0         | 0 | 0 |
| 4   |   | 1 0 : Single sweep mode<br>1 1 : Repeat sweet mode   | 0         | 0 | 0 |
| 5   | Trigger selection bit                         | 0 : <u>Softwa</u> re trigger (internal trigger)<br>1 : ADTRG input trigger (external trigger)      | 0         | 0 | 0 |
| 6   | A-D conversion start flag                     | 0 : Stop A-D conversion<br>1 : Start A-D conversion  | 0         | 0 | 0 |
| 7   | A-D conversion frequency (¢AD) selection flag | 0 : Select f(X <sub>IN</sub> )/8<br>1 : Select f(X <sub>IN</sub> )/4                               | 0         | 0 | 0 |

Note. Pin AN<sub>7</sub> cannot be used as analog voltage input pin when an external trigger is selected.

### Appendix 3. Control registers

RW

С

OlC

С

#### 3.A-D sweep pin selection register

#### b7 b6 b5 b4 b3 b2 b1 b0 A-D sweep pin selection register (Address 1F16) ÷ Bit Functions Bit name At reset A-D sweep pin selection bits b1b0 0 0 0 : AN₀, AN₁ (2 pins) 0 1 : AN₀–AN₃ (4 pins) 1 0 : AN₀–AN₅ (6 pins) 1 1 1 1 : AN0-AN7 (8 pins) 1 2 These bits cannot be written and are undefined at reading. Undefined 3 Undefined 4 Undefine 5 Undefine 6 Undefined 7 Undefine

#### 4.UARTi transmit/receive mode registers (i=0, 1)

b7 b6 b5 b4 b3 b2 b1 b0


UART0 transmit/receive mode register (Address 3016) UART1 transmit/receive mode register (Address 3816)

|     |   |  |   |  | W  |
|-----|---|--|---|--|--|
| - 0 | Serial I/O mode selection bits                  | b2b1b0<br>0 0 0 : Serial I/O prohibited<br>0 0 1 : Clock synchronous serial I/O  | 0   | 0  | 0  |
| -[1 |   | 0 1 0 : This cannot be available.<br>0 1 1 : This cannot be available.<br>1 0 0 : 7-bit UART   | 0   | 0  | 0  |
| 2   |   | 1 0 1 : 8-bit UART<br>1 1 0 : 9-bit UART<br>1 1 1 : This cannot be available.  | 0   | 0  | 0  |
| 3   | Internal/external clock selection bits          | 0 : Internal clock<br>1 : External clock   | 0   | 0  | 0  |
| - 4 | Stop bit length selection bit<br>(in UART mode) | 0 : One stop bit<br>1 : Two stop bits  | 0   | 0  | 0  |
| 5   | Odd/even parity selection bit<br>(in UART mode) | 0 : Odd parity<br>1 : Even parity  | 0   | 0  | 0  |
| - 6 | Parity enable bit<br>(in UART mode)             | 0 : Parity disabled<br>1 : Parity enabled  | 0   | 0  | 0  |
| - 7 | Sleep function selection bit<br>(in UART mode)  | 0 : Sleep function disabled<br>1 : Sleep function enabled  | 0   | 0  | 0  |
|     | - 3<br>- 4<br>- 5<br>- 6<br>- 7                 | 3       Internal/external clock selection bits         3       Stop bit length selection bit (in UART mode)         4       Odd/even parity selection bit (in UART mode)         5       Odd/even parity selection bit (in UART mode)         6       Parity enable bit (in UART mode)         7       Sleep function selection bit (in UART mode) | 1       0 1 0: This cannot be available.         0 1 1: This cannot be available.       0 1 1: This cannot be available.         1 0 0: 7-bit UART       1 0 1: 8-bit UART         1 0 1: 8-bit UART       1 0 1: 9-bit UART         1 1 0: 9-bit UART       1 1 0: 9-bit UART         3       Internal/external clock selection bits       0: Internal clock         3       Internal/external clock selection bits       0: One stop bit         4       Stop bit length selection bit       0: One stop bit         5       Odd/even parity selection bit       0: Odd parity         5       Odd/even parity selection bit       0: Odd parity         6       Parity enable bit       0: Parity disabled         1: Parity enable bit       0: Sleep function selection bit       0: Sleep function disabled | 1       0 1 0 : This cannot be available.<br>0 1 1 : This cannot be available.<br>1 0 0 : 7-bit UART<br>1 0 1 : 8-bit UART<br>1 0 1 : 8-bit UART<br>0 1 1 : This cannot be available.       0         2       1 0 1 : 8-bit UART<br>1 0 : 9-bit UART<br>0 1 1 : This cannot be available.       0         3       Internal/external clock selection bits<br>(in UART mode)       0 : Internal clock<br>1 : External clock<br>1 : Two stop bit<br>0 : One stop bit<br>1 : Two stop bits       0         4       Stop bit length selection bit<br>(in UART mode)       0 : One stop bit<br>1 : Two stop bits       0         5       Odd/even parity selection bit<br>(in UART mode)       0 : Odd parity<br>1 : Even parity       0         6       Parity enable bit<br>(in UART mode)       0 : Sleep function disabled<br>1 : Parity enabled       0         7       Sleep function selection bit<br>(in UART mode)       0 : Sleep function enabled       0 | 1       0 1 0 : This cannot be available.<br>0 1 1 : This cannot be available.<br>1 0 0 : 7-bit UART<br>1 0 1 : 8-bit UART<br>1 1 0 : 9-bit UART<br>1 1 1 : This cannot be available.       0       0         2       1 1 0 : 9-bit UART<br>1 1 0 : 9-bit UART<br>0 0       0       0         3       Internal/external clock selection bits<br>0 : Internal clock<br>1 : External clock<br>1 : External clock<br>0 : One stop bit<br>1 : Two stop bits       0       0         4       Stop bit length selection bit<br>(in UART mode)       0 : One stop bit<br>1 : Two stop bits       0       0         5       Odd/even parity selection bit<br>(in UART mode)       0 : Odd parity<br>1 : Even parity       0       0         6       Parity enable bit<br>(in UART mode)       0 : Parity disabled<br>1 : Parity enabled       0       0         7       Sleep function selection bit<br>(in UART mode)       0 : Sleep function disabled<br>1 : Sleep function enabled       0       0 |

Bit 7 must be "0" when using clock synchronous mode.

### Appendix 3. Control registers

#### 5.UARTi transmit/receive control register 0 (i=0, 1)



#### 6.UARTi transmit/receive control register 1 (i=0, 1)

b7 b6 b5 b4 b3 b2 b1 b0

UART0 transmit/receive control register 1 (Address 3516) UART1 transmit/receive control register 1 (Address 3D16)

| Bit | Bit name                             | Functions   | At reset | R | W |
|-----|--------------------------------------|---|----------|---|---|
| 0   | Transmit enable bit                  | 0 : Transmission disable<br>1 : Transmission enable                                     | 0        | 0 | 0 |
| 1   | Transmission buffer empty flag       | 0 : Data in transmission buffer register<br>1 : No data in transmission buffer register | 1        | 0 | X |
| 2   | Receive enable bit                   | 0 : Receive disable<br>1 : Receive enable   | 0        | 0 | 0 |
| 3   | Receive completion flag              | 0 : No data in receive buffer register<br>1 : Data in receive buffer register           | 0        | 0 | X |
| 4   | Overrun error flag                   | 0 : No overrun error<br>1 : Overrun error   | 0        | 0 | X |
| 5   | Framing error flag<br>(in UART mode) | 0 : No framing error<br>1 : Framing error   | 0        | 0 | × |
| 6   | Parity error flag<br>(in UART mode)  | 0 : No parity error<br>1 : Parity error   | 0        | 0 | X |
| 7   | Error sum flag<br>(in UART mode)     | 0 : No error<br>1 : Error   | 0        | 0 | × |

Note: Bits 5 to 7 are ignored in clock synchronous mode.

Each error flag is cleared to "0" when the receive buffer register is read.

## Appendix 3. Control registers

### 7.Count start flag

| <u>b7</u> | 66 | b5 |   | l · b: | 3 1 | 52<br> | b1 | <u>ьо</u> | 1   | unt start flag (Address 4016) |                 |          |   |   |
|-----------|----|----|---|--------|-----|--------|----|-----------|-----|-------------------------------|-----------------|----------|---|---|
|           |    |    |   |        |     |        |    |           | Bi  | Bit name                      | Functions       | At reset | R | w |
|           |    |    |   |        |     |        |    | L         | - 0 | Timer A0 count start flag     | 0 : Count stop  | 0        | 0 | 0 |
|           |    |    |   |        | -   |        | L  |           | - 1 | Timer A1 count start flag     | 1 : Count start | 0        | 0 | 0 |
|           |    |    |   |        |     | Ł      |    |           | - 2 | Timer A2 count start flag     |                 | 0        | 0 | 0 |
|           |    |    |   | Į      |     |        |    |           | - 3 | Timer A3 count start flag     |                 | 0        | 0 | 0 |
|           |    |    | L |        |     |        |    |           | - 4 | Timer A4 count start flag     |                 | 0        | Ō | 0 |
|           |    | L  |   |        |     |        |    |           | 5   | Timer B0 count start flag     |                 | 0        | 0 | 0 |
|           | L  |    |   |        |     |        |    |           | - 6 | Timer B1 count start flag     |                 | 0        | 0 | 0 |
| L         |    |    |   |        |     | ,      |    |           | - 7 | Timer B2 count start flag     |                 | 0        | 0 | 0 |

### 8.One-shot start flag

#### b7 b6 b5 b4 b3 b2 b1 b0

One-shot start flag (Address 4216)

|   |   | Bit | Bit name                         | Functions                 | At reset  | R | W |
|---|---|-----|----------------------------------|---------------------------|-----------|---|---|
|   |   | 0   | Timer A0 one-shot start flag     | 1 : One-shot start        | 0         | X | 0 |
|   | [ | 1   | Timer A1 one-shot start flag     | 7                         | 0         | X | 0 |
|   |   | 2   | Timer A2 one-shot start flag     |                           | 0         | X | 0 |
|   |   | 3   | Timer A3 one-shot start flag     |                           | 0         | X | 0 |
|   |   | 4   | Timer A4 one-shot start flag     |                           | 0         | X | 0 |
|   |   | 5   | These bits cannot be written and | are undefined at reading. | Undefined | X | X |
|   |   | 6   | ,                                |                           | Undefined | X | X |
| L | [ | 7   |                                  |                           | Undefined | X | X |

### 9.Up-down flag

| 7 b6 b5 b4 b3 b2 |   |          | <u>b1</u> | <u>ьо</u> | Up  | down flag (Address 4416)   |  |                |          |   |   |
|------------------|---|----------|-----------|-----------|---|--|--|----------------|----------|---|---|
|                  |   |          |           |           |   | Bit  | Bit name   | Functions      | At reset | R | w |
|                  |   |          |           |           | L   | -0   | Timer A0 up-down flag                              | 0 : Down count | 0        | 0 | 0 |
|                  |   |          |           | L         |   | -1   | Timer A1 up-down flag                              | 1 : Up count   | 0        | 0 | 0 |
|                  |   |          |           |           |   | -2   | Timer A2 up-down flag                              |                | 0        | 0 | 0 |
|                  |   | l        | <br>      |           |   | - 3  | Timer A3 up-down flag                              |                | 0        | 0 | 0 |
|                  | L |          | <br>      |           |   | - 4  | Timer A4 up-down flag                              |                | 0        | 0 | 0 |
|                  |   | <b>b</b> |           | - 5       | Timer A2 two-phase signal<br>processing selection bit | 0 : Two-phase pulse signal<br>processing disable<br>1 : Two-phase pulse signal | 0  | ×              | 0        |   |   |
|                  |   |          |           | - 6       | Timer A3 two-phase signal<br>processing selection bit | processing enable  | 0  | ×              | 0        |   |   |
|                  |   |          | <br>      |           |   | - 7  | Timer A4 two-phase signal processing selection bit |                | 0        | X | 0 |

Note: Data must be written using LDM or STA instruction for bits 5-7.

### 10.Timer Ai mode registers (i=0-4)

| b7 b6 b5 b4 | <u>b3 b2 b1</u> | _ | Tim | er Ai mode register (Addresses 56 | 16–5A16)   |          |   |   |
|-------------|-----------------|---|-----|-----------------------------------|--|----------|---|---|
|             |                 |   | Bit | Bit name                          | Functions  | At reset | R | W |
|             |                 |   | 0   | Operating mode selection bits     | b1b0<br>0 0 : Timer mode<br>0 1 : Event counter mode               | 0        | 0 | 0 |
|             |                 |   | 1   |                                   | 1 0 : One-shot pulse mode<br>1 1 : PWM mode                        | 0        | 0 | 0 |
|             |                 | [ | 2   | These bits' functions depend on o | perating mode.   | 0        | 0 | 0 |
|             | L               |   | 3   |                                   |  | 0        | 0 | 0 |
|             |                 | [ | 4   |                                   |  | 0        | 0 | 0 |
|             |                 | { | 5   |                                   |  | 0        | 0 | 0 |
|             |                 |   | 6   | Count source selection bits       | b7b6<br>0 0 : Select f(XIN)/2 (f2)<br>0 1 : Select f(XIN)/16 (f16) | 0        | 0 | 0 |
|             |                 |   | 7   |                                   | 1 0 : Select f(Xɪʌ)/64 (fɕ4)<br>1 1 : Select f(Xɪʌ)/512 (f₅12)     | 0        | 0 | 0 |

Note: In event counter mode, bits 6 and 7 are ignored.

### (1)Timer mode

| b7 b6 b5 b4 b3 b2 b1 b0 | Tim    | ier Ai mode register <timer mode=""></timer> |   |
|-------------------------|--------|--|---|
|                         | Bit    | Bit name                                     | Functions   |
|                         | 0<br>1 | Operating mode selection bits                | b1b0<br>0 0 : Timer mode  |
|                         | 2      | Pulse output function selection bit          | 0 : No pulse output<br>1 : Pulse output                                     |
|                         | 3      | Gate function selection bits                 | b4b3<br>0 X : No gate function<br>1 0 : Count while TAin input level is "L" |
|                         | 4      |  | 1 1 : Count while TAin input level is "H"                                   |
|                         | 5      | This bit must be fixed to "0".               |   |
| }                       | 6      | Count source selection bits                  | b7b6<br>0 0 : Select f(XIN)/2 (f2)<br>0 1 : Select f(XIN)/16 (f16)          |
|                         | 7      |  | 1 0 : Select f(XIN)/164 (f64)<br>1 1 : Select f(XIN)/512 (f512)             |

#### (2)Event counter mode

| b7 b6 b5 b4 b3 b2 b1 b0<br>X X 0 0 1 | Tim    | er Ai mode register <event counte<="" th=""><th>r mode&gt;</th></event> | r mode>   |
|--------------------------------------|--------|---|---|
|                                      | Bit    | Bit name  | Functions   |
|                                      | 0<br>1 | Operating mode selection bits   | b1b0<br>0 1 : Event counter mode  |
|                                      | 2      | Pulse output function selection bit                                     | 0 : No pulse output<br>1 : Pulse output   |
|                                      | 3      | Count polarity selection bit  | 0 : Count at the falling edge of the input signal<br>1 : Count at the rising edge of the input signal |
|                                      | 4      | Up-down switching factor selection bit                                  | 0 : Content of the up-down flag<br>1 : Input signal of the TAiour pin                                 |
|                                      | 5      | This bit must be fixed to "0".  | · · · · · · · · · · · · · · · · · · ·   |
|                                      | 6      | These bits are ignored (may be "0                                       | " or "1").  |
| L                                    | 7      |   |   |

#### (3)One-shot pulse mode

#### b7 b6 b5 b4 b3 b2 b1 b0

· · ·

Timer Ai mode register <One-shot pulse mode>

|   | Bit    | Bit name                       | Functions   |
|---|--------|--------------------------------|---|
|   | 0<br>1 | Operating mode selection bits  | b1b0<br>1 0 : One-shot pulse mode   |
|   | 2      | This bit must be fixed to "1". |   |
|   | 3      | Trigger selection bits         | b4b3<br>0 X : Internal trigger (Writing operation to the one-shot<br>start flag)  |
|   | 4      |                                | <ol> <li>0 : Falling edge of the input signal to TAilN input</li> <li>1 : Rising edge of the input signal to TAilN input</li> </ol> |
|   | 5      | This bit must be fixed to "0". |   |
|   | 6      | Count source selection bits    | b7b6<br>0 0 : Select f(XiN)/2 (f2)<br>0 1 : Select f(XiN)/16 (f16)  |
| L | 7      |                                | 1 0 : Select f(Xin)/64 (fe4)<br>1 1 : Select f(Xin)/512 (f512)  |


## Appendix 3. Control registers

### (4)PWM mode

| b6 b | 5 b4 | <u>b3</u>       | b2       | b1             | b0<br>1           | Tin                  | ner Ai mode register <pwm mode=""></pwm>  |  |
|------|------|-----------------|----------|----------------|-------------------|----------------------|---|--|
|      |      |                 |          |                |                   | Bit<br>0             | Bit name<br>Operating mode selection bits   | Functions<br>b1b0<br>1 1 : PWM mode  |
|      |      |                 |          |                |                   | - 2                  | This bit must be fixed to "1".  | L  |
|      |      | L               | <u> </u> |                |                   | - 3                  | Trigger selection bits  | b4b3<br>0 X : Internal trigger (Writing operation to the one-shot<br>start flag)   |
|      |      |                 |          |                |                   | - 4                  |   | 1 0 : Falling edge of the input signal TAin input<br>1 1 : Rising edge of the input signal TAin input  |
|      |      |                 |          |                |                   | - 5                  | 16/8-bit PWM mode selection bit   | 0 : 16-bit PWM mode<br>1 : 8-bit PWM mode  |
|      |      |                 |          |                |                   | - 6                  | Count source selection bits   | b7b6<br>0 0 : Select f(Xin)/2 (f2)<br>0 1 : Select f(Xin)/16 (f16)<br>1 0 : Select f(Xin)/64 (f64)<br>1 1 : Select f(Xin)/512 (f512)   |
|      |      | <u>b6 b5 b4</u> |          | b6 b5 b4 b3 b2 | b6 b5 b4 b3 b2 b1 | b6 b5 b4 b3 b2 b1 b0 | 1     1     1     1     1     1       Bit     0     1     0     1       1     1     1     1     1       1     1     1     1     1       1     1     1     1     1       1     1     1     1     1       0     0     1     0       1     2     3       4     5       6     6 | 1       1       1       1       1       Timer Ai mode register <pwm mode="">         Bit       Bit name       0       Operating mode selection bits         1       1       2       This bit must be fixed to "1".         2       This bit must be fixed to "1".       3         4       5       16/8-bit PWM mode selection bits         6       Count source selection bits</pwm> |


ı

### 11.Timer Bi mode registers (i=0-2)



to this register.

#### (1)Timer mode



## Appendix 3. Control registers

### (2)Event counter mode

| b7 b6 b5 b4 b3 b2 b1 b0<br>X X 0 1 | Tirr   | er Bi mode register <event counter<="" th=""><th>r mode&gt;</th></event> | r mode>   |
|------------------------------------|--------|--|---|
|                                    | Bit    | Bit name   | Functions   |
|                                    | 0<br>1 | Operating mode selection bits  | b1b0<br>0 1 : Event counter mode  |
|                                    | 2<br>3 | Count polarity selection bits  | b3b2<br>0 0 : Count at the falling edge of the input signal<br>0 1 : Count at the rising edge of the input signal<br>1 0 : Count at both edges of the input signal<br>1 1 : This cannot be available. |
|                                    | 4      | This bit cannot be written and is ur                                     | ndefined at reading.  |
|                                    | 5      | Timer Bi overflow flag   | 0 : No underflow<br>1 : Underflow   |
|                                    | 6      | These bits are ignored (may be "0'                                       | " or "1").  |
|                                    | 7      |  |   |

#### (3)Pulse period/pulse width measurement mode

## b7 b6 b5 b4 b3 b2 b1 b0

Timer Bi mode register <Pulse period/pulse width measurement mode>

|   | Bit | Bit name                            | Functions   |
|---|-----|-------------------------------------|---|
|   | 0   | Operating mode selection bits       | b1b0<br>1 0 : Pulse period/pulse width measurement mode   |
|   | 1   |                                     | 1 0 . Puise period/puise width measurement mode   |
|   | 2   | Measurement mode selection bits     | <ul> <li>b3b2</li> <li>0 0 : Pulse period measurement mode (between falling edge and the next falling edge)</li> <li>0 1 : Pulse period measurement mode (between rising</li> </ul> |
|   | 3   |                                     | <ul> <li>edge and the next rising edge)</li> <li>1 0 : Pulse width measurement mode</li> <li>1 1 : This cannot be available.</li> </ul>   |
|   | 4   | This bit cannot be written and is u | ndefined at reading.  |
|   | 5   | Timer Bi overflow flag              | 0 : No overfolw<br>1 : Overflow   |
|   | 6   | Count source selection bits         | b7b6<br>0 0 : Select f(XIN)/2 (f2)<br>0 1 : Select f(XIN)/16 (f16)  |
| L | 7   |                                     | 1 0 : Select f(XIN)/64 (f64)<br>1 1 : Select f(XIN)/512 (f512)  |

#### 12.Processor mode register

#### b7 b6 b5 b4 b3 b2 b1 b0

|  | 0 |       |                    |   |  | Pro   | cessor mode register (Address 5  | 5E16)   |          |   |   |
|--|---|-------|--------------------|---|--|---|--|---|----------|---|---|
|  |   |       |                    |   |  | Bit   | Bit name   | Functions   | At reset | R | w |
|  |   |       |                    |   |  | 0   | Processor mode bits  | b1b0<br>0 0 : Single-chip mode<br>0 1 : Memory expansion mode | 0        | 0 | 0 |
|  |   | <br>1 |                    | 0 1 : Memory expansion mode<br>1 0 : Microprocessor mode<br>1 1 : This cannot be available. | 0  | 0   | 0  |   |          |   |   |
|  |   | <br>2 | Wait bit           | 0 : Wait during external access<br>1 : No wait  | 0  | 0   | 0  |   |          |   |   |
|  |   | <br>3 | Software reset bit | Software reset activated by writing "1".  | 0  | ×   | 0  |   |          |   |   |
|  |   |       | <br>4              | Interrupt priority detection time selection bits  | b5b4<br>0 0 : Select 7 cycles at internal clock $\phi$<br>0 1 : Select 4 cycles at internal clock $\phi$ | 0   | 0  | 0   |          |   |   |
|  |   | <br>  |                    | <br>5   |  | 1 0 : Select 2 cycles at internal clock $\phi$<br>1 1 : This cannot be available. | 0  | 0   | 0        |   |   |
|  |   | <br>  |                    | <br>6   | This bit must be fixed to "0".   |   | 0  | 0   | 0        |   |   |
|  |   |       | <br>               |   | <br>7  | Clock $\phi_1$ output selection bit   | 0 : φ1 output disabled<br>(P4₂ is normal I/O port.)<br>1 : φ1 output enable<br>(P4₂ is φ1 output pin.) | 0   | 0        | 0 |   |

#### 13.Watchdog timer frequency selection flag


#### b7 b6 b5 b4 b3 b2 b1 b0

à.g

Watchdog timer frequency selection flag (Address 61 16)

|   | В  | t Bit name                              | Functions  | At reset  | R | W |
|---|----|---|--|-----------|---|---|
|   |    | Watchdog timer frequency selection flag | 0 : Select f(XiN)/512 (f512)<br>1 : Select f(XiN)/32 (f32) | 0         | 0 | 0 |
|   | [7 | These bits cannot be written and        | are undefined at reading.                                  | Undefined | X | X |
|   | 2  |   |  | Undefined | X | X |
|   | 3  |   |  | Undefined | X | X |
|   |    |   |  | Undefined | X | X |
|   | 5  |   |  | Undefined | X | X |
|   | 6  | · ·                                     |  | Undefined | X | X |
| L | [7 | ]                                       |  | Undefined | X | X |

# 14.A-D conversion, UART 0 and 1 transmission, UART 0 and 1 receive, timers A0–A4, timers B0–B2, interrupt control registers



#### 15.INTo-INT2 interrupt control registers

| b7 b6 b5 b4 b3 b2 b1 b0 | INT |   | ddress 7D16–7F16)   |           |   |   |
|-------------------------|-----|---|---|-----------|---|---|
|                         | Bit | Bit name                                | Functions   | At reset  | R | W |
|                         | 0   | Interrupt priority level selection bits | b2b1b0<br>0 0 0 : Level 0 (Interrupt disabled)<br>0 0 1 : Level 1   | 0         | 0 | 0 |
|                         | 1   |   | 0 1 0 : Level 2<br>0 1 1 : Level 3<br>1 0 0 : Level 4   | 0         | 0 | 0 |
|                         | 2   |   | 1 0 1 : Level 5<br>1 1 0 : Level 6<br>1 1 1 : Level 7   | 0         | 0 | 0 |
|                         | 3   | Interrupt request bit                   | 0 : No interrupt request<br>1 : Interrupt request   | 0         | 0 | 0 |
|                         | 4   | Level/edge selection bit                | <ul> <li>0 : Set request bit at "H" level for level sense and the falling edge for edge sense.</li> <li>1 : Set request bit at "L" level for level sense and the rising edge for edge sense.</li> </ul> | 0         | 0 | 0 |
|                         | 5   | Level/edge sense selection bit          | 0 : Edge sense<br>1 : Level sense   | 0         | 0 | 0 |
| L                       | 6   | These bits cannot be written and a      | are undefined at reading.   | Undefined | X | X |
|                         | 7   |   |   | Undefined | X | X |

#### Appendix 4. Stop, wait, one-wait, Ready, Hold state

#### 1. Stop, wait, one-wait, Ready, Hold state

Table 1 shows the stop, wait, one-wait, Ready, and Hold state. The following are some notes for items in Table 1.

#### (1) Oscillation

Timer A, timer B, serial I/O, and A-D converter can be used when the oscillator is operating.

#### (2) STP instruction

For mask ROM version, whether to enable or disable the **STP** instruction is selected with the **STP** instruction option on the mask ROM order confirmation form. The **STP** instruction is always valid for PROM version and external ROM version.

Table 2 shows the external interrupts used to remove the state after executing the **STP** instruction (stop mode).

#### Table 2 External interrupts used to remove stop mode

| External interrupt                     | Interrupt source                                  |
|--|---|
| External input signal                  | INTo, INT1, INT2                                  |
| Serial I/O using external clock        | UART0 receive, UART0 transmission                 |
| (clock synchronous/asynchronous)       | UART1 receive, UART1 transmission                 |
| Timer interrupts in event counter mode | Timer A0, Timer A1, Timer A2, Timer A3, Timer A4, |
|  | Timer B0, Timer B1, Timer B2                      |

#### (3) STP, WIT instructions

The reset used to remove the state after executing the **STP** instruction (stop mode) or the state after executing the **WIT** instruction (wait mode) is a hardware reset. If a hardware reset is used to remove a stop mode or wait mode, the contents of the internal RAM are the contents before executing these instructions. The status of the other internal registers are the same as described in section "3.1.2 Internal status at reset". The contents of the internal RAM is not retained if a hardware reset is performed in cases other than stop mode or wait mode.

If **STP** or **WIT** instruction is to be executed after writing to internal RAM, SFR, external memory, or peripheral IC, insert **NOP** instructions in front of these instructions. Table 3 shows the number of **NOP** instructions to insert.

#### Table 3 Number of NOP instruction to insert

| Condition  | NOP instructions |
|--|------------------|
| After writing to internal RAM and SFR                                      | 1                |
| After writing to external memory and peripheral I/C when the wait bit (bit |                  |
| 2 at address 5E16) is "1"  | 1                |
| After writing to external memory and peripheral I/O when the wait bit is   |                  |
| "0" (one-wait mode)  | 3                |

## Appendix 4. Stop, wait, one-wait, Ready, Hold state

### Table 1 Stop, wait, one-wait, Ready, Hold state

| Source               | STP instruction<br>(stop mode)  | WIT instruction<br>(wait mode)                                     | Wait bit<br>(one-wait mode)   | RDY input<br>(Ready state)                                  | HOLD input<br>(Hold state)   |
|----------------------|---|--|---|---|--|
| Enabling condition   | Enabled in all operating modes  | Enabled in all operating modes                                     | Access external area with<br>processor mode register<br>bit 2 set to "0". |   | In memory expansion<br>mode or microprocessor<br>mode  |
| Oscillator           | Stopped   | Operating  | Operating   | Operating   | Operating  |
| φ1 output            | Stop at "L" level.  | Operating  | Operating   | Operating   | Operating  |
| E output             | Stop at "H" or "L" level.   | Stop at "H" or "L" level.  | "L" pulse width becomes<br>twice at external access.                      | Stop at "H" or "L" level.                                   | Stop at "H" level.   |
| Port status          | Retain bus and port<br>status when STP<br>instruction is executed.        | Retain bus and port<br>status when WIT<br>instruction is executed. |   | Retain bus and port<br>status when "L" level is<br>applied. | Ports P0, P1, P2, P30,<br>P31 are floating. Ports<br>P32, P33 stop at "L" level.<br>Ports P43-P47, P5, P6,<br>P7, P8 retain status when<br>"L" level is applied. |
| Watchdog timer state | Stopped (set "FFF16" in<br>watchdog timer and<br>select count source f32) | Operating  | Operating   | Operating   | Stopped  |
| Removing of state    | Hardware reset or<br>accepting external<br>interrupt                      | Hardware reset or<br>accepting interrupt                           | Set processor mode<br>register bit 2 to "1".                              | Return RDY input to "H"<br>level.                           | Return HOLD input to "H"<br>level.   |

### Appendix 5. Package outlines




Fig. 4 80-pin plastic molded QFP (80P6N)




Fig. 5 80-pin ceramic LCC (80D0)

#### Appendix 6. Setting of unused pins

#### Table 4 Setting example of unused pins in single-chip mode

| Pin                   | Setting  |
|-----------------------|--|
| Ports P0-P8           | Set to input mode and connect to Vss through a resistor (pull-down). |
| Ē, Xout (Note 1)      | Open.  |
| AVcc                  | Connect to Vcc.  |
| AVss, VREF, BYTE      | Connect to Vss.  |
| Note 1 : When externa | L clock is input to Y  |


Note 1 : When external clock is input to XIN.

#### Table 5 Setting example of unused pins in memory expansion and microprocessor mode

| Pin                         | Setting  |  |  |  |  |  |  |
|-----------------------------|--|--|--|--|--|--|--|
| Ports P42-P47, P5-P8        | Set to input mode and connect to Vss through a resistor (pull-down). |  |  |  |  |  |  |
| BHE (Note 1), ALE (Note 2), | Open.  |  |  |  |  |  |  |
| HLDA, Xout (Note 3)         |  |  |  |  |  |  |  |
| HOLD, RDY                   | Connect to Vcc through a resistor (pull-up).                         |  |  |  |  |  |  |
| AVcc                        | Connect to Vcc.  |  |  |  |  |  |  |
| AVss, VREF                  | Connect to Vss.  |  |  |  |  |  |  |
| Note 1 : When BYTE="H".     |  |  |  |  |  |  |  |

Note 2 : When BYTE="H" and address space is 64K bytes.

Note 3 : When external clock is input to XIN pin.



#### Fig. 6 Setting example of unused pins


### Appendix. 7 ROM ordering method

Please submit the information described below when ordering Mask ROM and One time PROM.

| [Mask ROM]   |       |
|--|-------|
| 1 Mask ROM Order Confirmation Form                           | 1 set |
| (There is a specific form to be used for each model.)        |       |
| 2 Data to be written into mask ROM                           | EPROM |
| (Please provide three sets containing the identical data.)   |       |
| ③ Mark Specification Form (described on page 309)            | 1 set |
|  |       |
| [One time PROM]  |       |
| [One time PROM]<br>① Writing to PROM Order Confirmation Form | 1 set |
| Writing to PROM Order Confirmation Form                      | 1 set |
|  |       |
| <ol> <li>Writing to PROM Order Confirmation Form</li></ol>   |       |
| <ol> <li>Writing to PROM Order Confirmation Form</li></ol>   | EPROM |

GZZ-SH02-45A < 99A0 >

## MELPS 7700 MASK ROM ORDER CONFIRMATION FORM SINGLE-CHIP 16-BIT MICROCOMPUTER M37702M2-XXXFP MITSUBISHI ELECTRIC



Note : Please fill in all items marked %


| [ |          | Company        |        |   | TEL |     |        | Responsible officer | Supervisor |
|---|----------|----------------|--------|---|-----|-----|--------|---------------------|------------|
| * | Customer | name           |        | ( | )   | nce | atures |                     |            |
|   |          | Date<br>issued | Date : |   |     | SSI | signe  |                     | 1          |

#### %1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.



% 2. STP instruction option

One of the following sets of data should be written to the option data address  $(10_{16})$  of the EPROM you have ordered. Check @ in the appropriate box.

4

5

6

7

30

32

4D

32

С

D

Е

F

FF

FF

FF

FF

- STP instruction enable
- 0116 Address 10<sub>16</sub> □ STP instruction disable
  - 0016 Address 10<sub>16</sub>

#### ※ 3. Mark specification

Mark specification must be submitted using the correct form for the type of package being ordered fill out the appropriate 80P6N Mark Specification Form (for M37702M2-XXXFP) and attach to the Mask ROM Order Confirmation Form.

GZZ-SH02-46A<99A0>

## MELPS 7700 MASK ROM ORDER CONFIRMATION FORM SINGLE-CHIP 16-BIT MICROCOMPUTER M37702M2AXXXFP MITSUBISHI ELECTRIC

Mask ROM number

| Date :                    |                         |
|---------------------------|-------------------------|
| Section head<br>signature | Supervisor<br>signature |
|                           |                         |

Note : Please fill in all items marked \*\*

|   |          | Company        | TEL    |   |      |       | Responsible officer | Supervisor |  |
|---|----------|----------------|--------|---|------|-------|---------------------|------------|--|
| * | Customer | name           | (      | ) | ance | ature |                     |            |  |
|   | ,        | Date<br>issued | Date : |   | lssu | signa |                     |            |  |

%1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).


If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas



(hexadecimal notation)

EPROM Type :



(1) Set "FF<sub>16</sub>" in the shaded area.

Address 0<sub>16</sub> to 10<sub>16</sub> are the area for storing the data on model designation and options. This area must be written with the data shown below.
 Details for option data are given next in the section describing the STP instruction option.
 Address and data are written in hexadecimal notation

| notatio |         |    |         |             |         |
|---------|---------|----|---------|-------------|---------|
|         | Address |    | Address |             | Address |
| 4D      | 0       | 41 | 8       | Option data | 10      |
| 33      | 1       | FF | 9       |             |         |
| 37      | 2       | FF | A       |             |         |
| 37      | 3       | FF | В       |             |         |
| 30      | 4       | FF | С       |             |         |
| 32      | 5       | FF | D       |             |         |
| 4D      | 6 -     | FF | E       |             |         |
| 32      | 7       | FF | F       |             |         |

#### ※ 2. STP instruction option

One of the following sets of data should be written to the option data address  $(10_{16})$  of the EPROM you have ordered. Check @ in the appropriate box.

 $\Box$  STP instruction enable  $01_{16}$  Address  $10_{16}$ 

 $\Box$  STP instruction disable  $00_{16}$  Add

### Address 10<sub>16</sub>

#### % 3. Mark specification

Mark specification must be submitted using the correct form for the type of package being ordered fill out the appropriate 80P6N Mark Specification Form (for M37702M2AXXXFP) and attach to the Mask ROM Order Confirmation Form.

GZZ-SH02-47A < 99A0 >

## **MELPS 7700 MASK ROM ORDER CONFIRMATION FORM** SINGLE-CHIP 16-BIT MICROCOMPUTER M37702M2BXXXFP MITSUBISHI ELECTRIC

| Mask ROM number |
|-----------------|
|-----------------|

|         | Date :                    |                         |
|---------|---------------------------|-------------------------|
| ÷-      | Section head<br>signature | Supervisor<br>signature |
| Receipt |                           |                         |
| Rec     |                           |                         |
|         |                           |                         |
|         |                           |                         |

Note : Please fill in all items marked \*\*

|   |          | Company        |        | TEL |   |      | s     | Responsible<br>officer | Supervisor |
|---|----------|----------------|--------|-----|---|------|-------|------------------------|------------|
| * | Customer | name           |        | (   | ) | ance | ture  |                        |            |
| ~ |          | Date<br>issued | Date : |     |   | lssu | signa | igna                   |            |

#### %1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

| EPROM Type :   |        |
|--|--------|
| $\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$ | 0      |
|  | e sec- |

#### ※ 2. STP instruction option

One of the following sets of data should be written to the option data address (1016) of the EPROM you have ordered. Check @ in the appropriate box.

7

FF

F

32

- □ STP instruction enable
- 01<sub>16</sub> STP instruction disable 0016
- Address 10<sub>16</sub> Address 10<sub>16</sub>

#### ※ 3. Mark specification

Mark specification must be submitted using the correct form for the type of package being ordered fill out the appropriate 80P6N Mark Specification Form (for M37702M2BXXXFP) and attach to the Mask ROM Order Confirmation Form.

## **MELPS 7700 MASK ROM ORDER CONFIRMATION FORM** SINGLE-CHIP 16-BIT MICROCOMPUTER M37702M4-XXXFP **MITSUBISHI ELECTRIC**

Mask ROM number

|         | Date :                    |                         |
|---------|---------------------------|-------------------------|
| Receipt | Section head<br>signature | Supervisor<br>signature |

Note : Please fill in all items marked \*\*

|   |          | Company        | TEL    |   |       |        | Responsible officer | Supervisor |
|---|----------|----------------|--------|---|-------|--------|---------------------|------------|
| * | Customer | name           | (      | ) | ance  | atures |                     |            |
|   | Guatomer | Date<br>issued | Date : |   | lssua | signa  |                     |            |

※1. Confirmation


Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.



EPROM Type :



- (1) Set "FF<sub>16</sub>" in the shaded area.
- Address  $0_{16}$  to  $10_{16}$  are the area for storing the (2) data on model designation and options. This area must be written with the data shown below. Details for option data are given next in the section describing the STP instruction option. Address and data are written in hexadecimal notation.

|    | Address |    | Address |             | Address |
|----|---------|----|---------|-------------|---------|
| 4D | 0       | 2D | 8       | Option data | 10      |
| 33 | 1       | FF | 9       |             |         |
| 37 | 2       | FF | A       |             |         |
| 37 | 3       | FF | в       |             |         |
| 30 | 4       | FF | С       |             |         |
| 32 | 5       | FF | D       |             |         |
| 4D | 6       | FF | E       |             |         |
| 34 | ] 7     | FF | F       |             |         |

※ 2. STP instruction option

One of the following sets of data should be written to the option data address (10<sub>16</sub>) of the EPROM you have ordered. Check @ in the appropriate box.

□ STP instruction enable Address 10<sub>16</sub> 01<sub>16</sub>

STP instruction disable 0016 Address 10<sub>16</sub>

#### ※ 3. Mark specification

Mark specification must be submitted using the correct form for the type of package being ordered fill out the appropriate 80P6N Mark Specification Form (for M37702M4-XXXFP) and attach to the Mask ROM Order Confirmation Form.

## **MELPS 7700 MASK ROM ORDER CONFIRMATION FORM** SINGLE-CHIP 16-BIT MICROCOMPUTER M37702M4AXXXFP MITSUBISHI ELECTRIC

| Mask ROM number |                           |                         |  |  |  |  |  |  |
|-----------------|---------------------------|-------------------------|--|--|--|--|--|--|
|                 |                           |                         |  |  |  |  |  |  |
|                 | Date :                    |                         |  |  |  |  |  |  |
| Ŧ               | Section head<br>signature | Supervisor<br>signature |  |  |  |  |  |  |
| Receipt         |                           |                         |  |  |  |  |  |  |
| Re              |                           |                         |  |  |  |  |  |  |
|                 |                           |                         |  |  |  |  |  |  |

Note : Please fill in all items marked \*\*


|   |          | Company        |        | TEL |   |      | s      | Responsible<br>officer | Supervisor |
|---|----------|----------------|--------|-----|---|------|--------|------------------------|------------|
| * | Customer | name           |        | (   | ) | ance | ature: |                        |            |
|   |          | Date<br>issued | Date : |     |   | lssu | signe  |                        |            |


#### ※1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.





data on model designation and options. This area must be written with the data shown below.

Details for option data are given next in the section describing the STP instruction option.

Address and data are written in hexadecimal notation.

|    | Address |    | Address | /           | Address |
|----|---------|----|---------|-------------|---------|
| 4D | 0       | 41 | 8       | Option data | 10      |
| 33 | 1       | ㅋㅋ | 9       |             |         |
| 37 | 2       | FF | А       |             |         |
| 37 | 3       | FF | в       |             |         |
| 30 | 4       | FF | С       |             |         |
| 32 | 5       | FF | D       |             |         |
| 4D | 6       | FF | E       |             |         |
| 34 | 7       | FF | F       |             |         |

#### % 2. STP instruction option

One of the following sets of data should be written to the option data address (10<sub>16</sub>) of the EPROM you have ordered. Check @ in the appropriate box.

- STP instruction enable
- □ STP instruction disable
- Address 10<sub>16</sub> Address 10<sub>16</sub>

0116

0016

#### ※ 3. Mark specification

Mark specification must be submitted using the correct form for the type of package being ordered fill out the appropriate 80P6N Mark Specification Form (for M37702M4AXXXFP) and attach to the Mask ROM Order Confirmation Form.

## **MELPS 7700 MASK ROM ORDER CONFIRMATION FORM** SINGLE-CHIP 16-BIT MICROCOMPUTER M37702M4BXXXFP MITSUBISHI ELECTRIC

| Mask | ROM | number |  |
|------|-----|--------|--|
| wasn | now | number |  |

|         | Date :                    |                         |
|---------|---------------------------|-------------------------|
| ÷       | Section head<br>signature | Supervisor<br>signature |
| Receipt |                           |                         |
| Re      |                           |                         |
|         |                           |                         |
|         | 1                         |                         |

Note : Please fill in all items marked %

|   |          | Company        |        | TEL |   |                | Responsible officer | Supervisor |
|---|----------|----------------|--------|-----|---|----------------|---------------------|------------|
| * | Customer | name           |        | (   | ) | ance<br>atures |                     |            |
|   |          | Date<br>issued | Date : |     |   | lssu<br>signe  |                     |            |

#### %1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.



 $\square$ 27512 0000 0010 8000 DATA 32'K FEFF

(1) Set "FF<sub>16</sub>" in the shaded area.

(2) Address  $0_{16}$  to  $10_{16}$  are the area for storing the data on model designation and options. This area must be written with the data shown below. Details for option data are given next in the section describing the STP instruction option. Address and data are written in hexadecimal notation.

|    | Address |    | Address |           | Address |
|----|---------|----|---------|-----------|---------|
| 4D | 0       | 42 | 8       | Option da | ta 10   |
| 33 | 1       | FF | 9       |           |         |
| 37 | 2       | FF | A       |           |         |
| 37 | 3       | FF | В       |           |         |
| 30 | 4       | FF | С       |           |         |
| 32 | 5       | FF | D       |           |         |
| 4D | 6       | FF | E       |           |         |
| 34 | 7       | FF | F       |           |         |

#### % 2. STP instruction option

One of the following sets of data should be written to the option data address (10<sub>16</sub>) of the EPROM you have ordered. Check @ in the appropriate box.

STP instruction enable 0116

□ STP instruction disable 0016 Address 10<sub>16</sub> Address 10<sub>16</sub>

#### ※ 3. Mark specification

Mark specification must be submitted using the correct form for the type of package being ordered fill out the appropriate 80P6N Mark Specification Form (for M37702M4BXXXFP) and attach to the Mask ROM Order Confirmation Form.

GZZ-SH02-54A<99A0>

## MELPS 7700 WRITING TO PROM ORDER CONFIRMATION FORM SINGLE-CHIP 16-BIT MICROCOMPUTER M37702E2-XXXFP MITSUBISHI ELECTRIC

|   | ROM     | Inumber                   |                         |
|---|---------|---------------------------|-------------------------|
| 1 |         | Date :                    |                         |
|   | Receipt | Section head<br>signature | Supervisor<br>signature |
|   | æ       |                           |                         |

Note : Please fill in all items marked \*\*

|   |          | Company        | т     |   | TEL |      |        | Responsible officer | Supervisor |
|---|----------|----------------|-------|---|-----|------|--------|---------------------|------------|
| * | Customer | name           |       | ( | )   | ance | itures |                     |            |
|   |          | Date<br>issued | Date: |   |     | ssu  | signa  |                     |            |

※1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.


Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce writing to PROM based on this data. We shall assume the responsibility for errors only if the written PROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.



(hexadecimal notation)

EPROM Type :



(1) Set " $FF_{16}$ " in the shaded area.

(2) Address 0<sub>16</sub> to 0F<sub>16</sub> are the area for storing the data on model designation. This area must be written with the data shown below.

Address and data are written in hexadecimal notation.

|    | Address |    | Address |
|----|---------|----|---------|
| 4D | 0       | 2D | 8       |
| 33 | 1       | FF | 9       |
| 37 | 2<br>3  | FF | Α       |
| 37 | 3       | FF | В       |
| 30 | 4       | FF | С       |
| 32 | 5       | FF | D       |
| 45 | 6       | FF | E       |
| 32 | 7       | FF | F       |
|    |         |    |         |

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type of package being ordered fill out the appropriate 80P6N Mark Specification Form (for M37702E2-XXXFP) and attach to the Writing to PROM Order Confirmation Form.

※3. Comments

GZZ-SH02-55A<99A0>

## MELPS 7700 WRITING TO PROM ORDER CONFIRMATION FORM SINGLE-CHIP 16-BIT MICROCOMPUTER M37702E2AXXXFP MITSUBISHI ELECTRIC

ROM number

|         | Date :                    |                         |
|---------|---------------------------|-------------------------|
| t       | Section head<br>signature | Supervisor<br>signature |
| Receipt |                           |                         |
| Re      |                           |                         |
|         |                           |                         |
|         |                           |                         |

Note : Please fill in all items marked \*\*

|   |          | Company        | TEL    |   |   |      |       | Responsible<br>officer | Supervisor |
|---|----------|----------------|--------|---|---|------|-------|------------------------|------------|
| * | Customer | name           |        | ( | ) | ance | tures |                        |            |
|   |          | Date<br>issued | Date : |   |   | Issu | signa |                        |            |

#### %1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.


Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce writing to PROM based on this data. We shall assume the responsibility for errors only if the written PROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas

| <br> | 1                      |
|------|------------------------|
|      | (hexadecimal notation) |

EPROM Type :



(1) Set "FF<sub>16</sub>" in the shaded area.

(2) Address 0<sub>16</sub> to 0F<sub>16</sub> are the area for storing the data on model designation. This area must be written with the data shown below. Address and data are written in hexadecimal

notation. Address Address 4D 0 41 8 33 1 FF 9 37 2 FF Α 3 FF в 37 30 4 FF С 5 FF D 32 6 Е 45 FF

FF

F

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type of package being ordered fill out the appropriate 80P6N Mark Specification Form (for M37702E2AXXXFP) and attach to the Writing to PROM Order Confirmation Form.

32

7

## Appendix. 7 ROM ordering method

GZZ-SH04-07A<0ZA0>

## MELPS 7700 WRITING TO PROM ORDER CONFIRMATION FORM SINGLE-CHIP 16-BIT MICROCOMPUTER M37702E2BXXXFP MITSUBISHI ELECTRIC

ROM number

|         | Date:                     |                         |  |  |  |  |
|---------|---------------------------|-------------------------|--|--|--|--|
|         | Section head<br>signature | Supervisor<br>signature |  |  |  |  |
| Receipt |                           |                         |  |  |  |  |
| Re      |                           |                         |  |  |  |  |
|         |                           |                         |  |  |  |  |

Note : Please fill in all items marked \*\*


|   |          | Company        |        | TEL |   |      | s     | Responsible<br>officer | Supervisor |
|---|----------|----------------|--------|-----|---|------|-------|------------------------|------------|
| * | Customer | name           |        | (   | ) | ance | iture |                        |            |
|   |          | Date<br>issued | Date : |     |   | lssu | signa |                        | ſ          |

#### %1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce writing to PROM based on this data. We shall assume the responsibility for errors only if the written PROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.



% 2. Mark specification

Mark specification must be submitted using the correct form for the type of package being ordered fill out the appropriate 80P6N Mark Specification Form (for M37702E2BXXXFP) and attach to the Writing to PROM Order Confirmation Form.

% 3. Comments

305

ROM number

GZZ-SH03-67A<07A0>

## MELPS 7700 WRITING TO PROM ORDER CONFIRMATION FORM SINGLE-CHIP 16-BIT MICROCOMPUTER M37702E4-XXXFP **MITSUBISHI ELECTRIC**

| - <u></u> |                           |                         |
|-----------|---------------------------|-------------------------|
|           | Date :                    |                         |
| Receipt   | Section head<br>signature | Supervisor<br>signature |

Note : Please fill in all items marked \*\*

| * |          | Company<br>name |        | TEL | , | ce<br>res           | Responsible<br>officer | Supervisor |
|---|----------|-----------------|--------|-----|---|---------------------|------------------------|------------|
| * | Customer | Date<br>issued  | Date : | (   | ) | Issuanc<br>signatur |                        |            |

%1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.


Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce writing to PROM based on this data. We shall assume the responsibility for errors only if the written PROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

(1)

Checksum code for entire EPROM areas

EPROM Type :



Set "FF<sub>16</sub>" in the shaded area. Address  $0_{16}$  to  $0F_{16}$  are the area for storing the (2) data on model designation. This area must be

written with the data shown below. Address and data are written in hexadecimal notation.

(hexadecimal notation)

|                | Address |    | Address |
|----------------|---------|----|---------|
| 4D             | 0       | 2D | 8       |
| 33             | 1       | FF | 9       |
| 37             | 2       | FF | A       |
| 37             | 3       | FF | В       |
| 30             | 4       | FF | C       |
| 32             | 5       | FF | D       |
| 32<br>45<br>34 | 6       | FF | E       |
| 34             | 7       | FF | F       |
|                |         |    |         |

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type of package being ordered fill out the appropriate 80P6N Mark Specification Form (for M37702E4-XXXFP) and attach to the Writing to PROM Order Confirmation Form.

GZZ-SH03-70A<07A0>

## MELPS 7700 WRITING TO PROM ORDER CONFIRMATION FORM SINGLE-CHIP 16-BIT MICROCOMPUTER M37702E4AXXXFP MITSUBISHI ELECTRIC

| ROM     |                           |                         |  |  |  |  |
|---------|---------------------------|-------------------------|--|--|--|--|
|         |                           |                         |  |  |  |  |
|         | Date :                    |                         |  |  |  |  |
| +       | Section head<br>signature | Supervisor<br>signature |  |  |  |  |
| Receipt |                           |                         |  |  |  |  |
|         |                           |                         |  |  |  |  |

Note : Please fill in all items marked \*\*

|   |          | Company        |        | TEL |   |      | s     | Responsible officer | Supervisor |
|---|----------|----------------|--------|-----|---|------|-------|---------------------|------------|
| * | Customer | name           |        | (   | ) | ance | ature |                     |            |
|   |          | Date<br>issued | Date : |     |   | lssu | signe |                     |            |

%1. Confirmation


Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce writing to PROM based on this data. We shall assume the responsibility for errors only if the written PROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.



EPROM Type :



- (1) Set "FF<sub>16</sub>" in the shaded area.
- (2) Address 0<sub>16</sub> to 0F<sub>16</sub> are the area for storing the data on model designation. This area must be written with the data shown below. Address and data are written in hexadecimal notation.

|    | Address |    | Address |
|----|---------|----|---------|
| 4D | 0       | 41 | 8       |
| 33 | 1       | FF | 9       |
| 37 | 2       | FF | A       |
| 37 | 3       | FF | в       |
| 30 | 4       | FF | С       |
| 32 | 5       | FF | D       |
| 45 | 6       | FF | Е       |
| 34 | 7       | FF | F       |
|    | ,       |    |         |

% 2. Mark specification

Mark specification must be submitted using the correct form for the type of package being ordered fill out the appropriate 80P6N Mark Specification Form (for M37702E4AXXXFP) and attach to the Writing to PROM Order Confirmation Form.

ROM number

GZZ-SH03-38A<01A0>

## MELPS 7700 WRITING TO PROM ORDER CONFIRMATION FORM SINGLE-CHIP 16-BIT MICROCOMPUTER M37702E4BXXXFP MITSUBISHI ELECTRIC

|         | Date :                    |                         |
|---------|---------------------------|-------------------------|
| Receipt | Section head<br>signature | Supervisor<br>signature |

Note : Please fill in all items marked \*\*

| * | Company  |                |        | Responsible officer | Supervisor | ]  |         |  |  |  |
|---|----------|----------------|--------|---------------------|------------|----|---------|--|--|--|
| * | Customer | name           |        | (                   | )          | Ĕ  | latures |  |  |  |
|   |          | Date<br>issued | Date : |                     |            | SS | signe   |  |  |  |

%1. Confirmation


Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce writing to PROM based on this data. We shall assume the responsibility for errors only if the written PROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas

EPROM Type :



(1) Set "FF<sub>16</sub>" in the shaded area.

(2) Address 0<sub>16</sub> to 0F<sub>16</sub> are the area for storing the data on model designation. This area must be written with the data shown below.
 Address and data are written in hexadecimal

(hexadecimal notation)

| notatio | n.      |    |         |  |  |  |
|---------|---------|----|---------|--|--|--|
|         | Address |    | Address |  |  |  |
| 4D      | 0       | 42 | 8       |  |  |  |
| 33      | 1       | FF | 9       |  |  |  |
| 37      | 2       | FF | Α       |  |  |  |
| 37      | 3       | FF | В       |  |  |  |
| 30      | 4       | FF | С       |  |  |  |
| 32      | 5       | FF | D       |  |  |  |
| 45      | 6       | FF | E       |  |  |  |
| 34      | 7       | FF | F       |  |  |  |
|         |         |    |         |  |  |  |

% 2 . Mark specification


Mark specification must be submitted using the correct form for the type of package being ordered fill out the appropriate 80P6N Mark Specification Form (for M37702E4BXXXFP) and attach to the Writing to PROM Order Confirmation Form.

### 80P6N (80-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

#### A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi IC Catalog Name



#### Appendix 8. IC socket

1. IC socket

EPROM version of M37702 group (with 80-pin ceramic LCC package) can use IC sockets described below.

●IC sockets for LCC package(80D0) provided by YAMAICHI ELECTRONICS Co., Ltd.

Type name : IC61-0804-046

Type name : IC61-0804-034 (low profile model for mounting on printed circuit board)




Fig. 7 IC socket (type name : IC61-0804-046) by YAMAICHI ELECTRONICS Co., Ltd. outline

### Appendix 8. IC socket




Fig. 8 IC socket (type name : IC61-0804-034) by YAMAICHI ELECTRONICS Co., Ltd. outline

#### [Precaution when using IC socket]

- 1. The profile of IC61-0804-046 is higher than IC61-0804-034. IC61-0804-046 is an exclusive use of mounting on printed circuit board and easy to solder.
- 2. Use IC61-0804-046 and IC61-0804-034 sockets for evaluation.
  - Do not use these IC sockets mounting EPROM models for mass production.

#### 2. Example of printed circuit board mount pad

Figure 9 shows the example of printed circuit board mount pad. This mount pad can mount 80P6N package, and IC61-0804-046 and IC61-0804-034 sockets provided by YAMAICHI ELECTRONICS Co., Ltd. which is described in "1. IC socket".

The mount pad shown in Figure 9 is one of examples. The user should consider the mounting condition and the standard when specifying the dimension for mass production board.




Fig. 9 Example of mount pad on printed circuit board


#### Appendix 9. M66800SP/FP

#### 1. Overview

The M66800SP/FP is a 16M-byte external memory control IC for the M37702 group. It uses a MAST (Mitsubishi Advanced Schottky TTL) process to enable fast operation.

#### 2. Features

- Supports no wait operation of the M37702 group under the following conditions:
   (1) Using 120ns (Max.) access time memory at source oscillating frequency of 12MHz
   (2) Using 100ns (Max.) access time memory at source oscillating frequency of 13MHz
- Internal read/write control circuit with independent read/write output
- Two internal octal latch circuits for address
- Internal chip selectable circuit that can fully decode 16M bytes
- Internal Ready signal generation circuit
- Pin assignment that facilitates connection to M37702 group



## Appendix 10. Instruction code table

# Appendix 10. Instruction code table INSTRUCTION CODE TABLE-1

| $\bigwedge$                    | D <sub>3</sub> ~D <sub>0</sub> | 0000 | 0001      | 0010    | 0011     | 0100    | 0101    | 0110  | 0111       | 1000 | 1001    | 1010 | 1011 | 1100    | 1101    | 1110  | 1111    |
|--------------------------------|--------------------------------|------|-----------|---------|----------|---------|---------|-------|------------|------|---------|------|------|---------|---------|-------|---------|
| D <sub>7</sub> ~D <sub>4</sub> | exadecimal .<br>notation       | 0    | 1         | 2       | 3        | 4       | 5       | 6     | 7          | 8    | 9       | A    | в    | с       | D       | E     | F       |
| 0000                           | 0                              | BRK  | ORA       |         | ORA      | SEB     | ORA     | ASL   | ORA        | РНР  | ORA     | ASL  | PHD  | SEB     | ORA     | ASL   | ORA     |
| 0000                           | 0                              |      | A,(DIR,X) |         | A,SR     | DIR,b   | A,DIR   | DIR   | A,L(DIR)   | глг  | A,IMM   | A    | FNU  | ABS,b   | A,ABS   | ABS   | A,ABL   |
| 0001                           | 1                              | BPL  | ORA       | ORA     | ORA      | CLB     | ORA     | ASL   | ORA        | CLC  | ORA     | DEC  | TAS  | CLB     | ORA     | ASL   | ORA     |
|                                |                                |      | A,(DIR),Y | A,(DIR) | A,(SR),Y | DIR,b   | A,DIR,X | DIR,X | A,L(DIR),Y | 020  | A,ABS,Y | A    |      | ABS,b   | A,ABS,X | ABS,X | A,ABL,X |
| 0010                           | 2                              | JSR  | AND       | JSR     | AND      | BBS     | AND     | ROL   | AND        | PLP  | AND     | ROL  | PLD  | BBS     | AND     | ROL   | AND     |
|                                | -                              | ABS  | A,(DIR,X) | ABL     | A,SR     | DIR,b,R | A,DIR   | DIR   | A,L(DIR)   |      | A,IMM   | A    |      | ABS,b,R | A,ABS   | ABS   | A,ABL   |
| 0011                           | 3                              | вмі  | AND       | AND     | AND      | BBC     | AND     | ROL   | AND        | SEC  | AND     | INC  | TSA  | BBC     | AND     | ROL   | AND     |
|                                |                                | Dim  | A,(DIR),Y | A,(DIR) | A,(SR),Y | DIR,b,R | A,DIR,X | DIR,X | A,L(DIR),Y | 020  | A,ABS,Y | A    |      | ABS,b,R | A,ABS,X | ABS,X | A,ABL,X |
| 0100                           | 4                              | RTI  | EOR       | Note 1  | EOR      | MVP     | EOR     | LSR   | EOR        | РНА  | EOR     | LSR  | PHG  | JMP     | EOR     | LSR   | EOR     |
| 0100                           |                                |      | A,(DIR,X) | Note 1  | A,SR     |         | A,DIR   | DIR   | A,L(DIR)   |      | A,IMM   | А    | The  | ABS     | A,ABS   | ABS   | A,ABL   |
| 0101                           | 5                              | BVC  | EOR       | EOR     | EOR      | MVN     | EOR     | LSR   | EOR        | CLI  | EOR     | PHY  | TAD  | JMP     | EOR     | LSR   | EOR     |
|                                |                                |      | A,(DIR),Y | A,(DIR) | A,(SR),Y |         | A,DIR,X | DIR,X | A,L(DIR),Y |      | A,ABS,Y |      |      | ABL     | A,ABS,X | ABS,X | A,ABL,X |
| 0110                           | 6                              | RTS  | ADC       | PER     | ADC      | LDM     | ADC     | ROR   | ADC        | PLA  | ADC     | ROR  | RTL  | JMP     | ADC     | ROR   | ADC     |
|                                | Ŭ                              |      | A,(DIR,X) |         | A,SR     | DIR     | A,DIR   | DIR   | A,L(DIR)   |      | A,IMM   | A    |      | (ABS)   | A,ABS   | ABS   | A,ABL   |
| 0111                           | 7                              | BVS  | ADC       | ADC     | ADC      | LDM     | ADC     | ROR   | ADC        | SEI  | ADC     | PLY  | TDA  | JMP     | ADC     | ROR   | ADC     |
|                                |                                |      | A,(DIR),Y | A,(DIR) | A,(SR),Y | DIR,X   | A,DIR,X | DIR,X | A,L(DIR),Y | JEI  | A,ABS,Y | FLI  | TDA  | (ABS,X) | A,ABS,X | ABS,X | A,ABL,X |
| 1000                           | 8                              | BRA  | STA       | BRA     | STA      | STY     | STA     | STX   | STA        | DEY  | Note 2  | ТХА  | РНТ  | STY     | STA     | STX   | STA     |
| 1000                           | 0                              | REL  | A,(DIR,X) | REL     | A,SR     | DIR     | A,DIR   | DIR   | A,L(DIR)   | DET  | Note 2  | IAA  | FUI  | ABS     | A,ABS   | ABS   | A,ABL   |
| 1001                           | 9                              | BCC  | STA       | STA     | STA      | STY     | STA     | STX   | STA        | ΤΥΑ  | STA     | тхѕ  | тхү  | LDM     | STA     | LDM   | STA     |
| 1001                           | 5                              | всс  | A,(DIR),Y | A,(DIR) | A,(SR),Y | DIR,X   | A,DIR,X | DIR,Y | A,L(DIR),Y |      | A,ABS,Y | 172  | 171  | ABS     | A,ABS,X | ABS,X | A,ABL,X |
| 1010                           | А                              | LDY  | LDA       | LDX     | LDA      | LDY     | LDA     | LDX   | LDA        | TAY  | LDA     | ТАХ  | PLT  | LDY     | LDA     | LDX   | LDA     |
| 1010                           |                                | IMM  | A,(DIR,X) | ІММ     | A,SR     | DIR     | A,DIR   | DIR   | A,L(DIR)   | IAT  | A,IMM   | IAA  | FLI  | ABS     | A,ABS   | ABS   | A,ABL   |
| 1011                           | в                              | BCS  | LDA       | LDA     | LDA      | LDY     | LDA     | LDX   | LDA        | CLV  | LDA     | тѕх  | түх  | LDY     | LDA     | LDX   | LDA     |
|                                | В                              | 003  | A,(DIR),Y | A,(DIR) | A,(SR),Y | DIR,X   | A,DIR,X | DIR,Y | A,L(DIR),Y | 0LV  | A,ABS,Y | 137  | 117  | ABS,X   | A,ABS,X | ABS,Y | A,ABL,X |
| 1100                           | c                              | CPY  | СМР       | CLP     | СМР      | CPY     | СМР     | DEC   | СМР        | INY  | CMP     | DEX  | wіт  | CPY     | CMP     | DEC   | CMP     |
| 1100                           | Ŭ                              | IMM  | A,(DIR,X) | ІММ     | A,SR     | DIR     | A,DIR   | DIR   | A,L(DIR)   |      | A,IMM   | DEX  | VVII | ABS     | A,ABS   | ABS   | A,ABL   |
| 1101                           | D                              | BNE  | CMP       | CMP     | CMP      | PEI     | CMP     | DEC   | СМР        | CLM  | СМР     | рнх  | STP  | JMP     | СМР     | DEC   | СМР     |
| 1101                           | D                              | DINE | A,(DIR),Y | A,(DIR) | A,(SR),Y |         | A,DIR,X | DIR,X | A,L(DIR),Y | OLM  | A,ABS,Y | PHX  | 51P  | L(ABS)  | A,ABS,X | ABS,X | A,ABL,X |
| 1110                           | E                              | CPX  | SBC       | SEP     | SBC      | CPX     | SBC     | INC   | SBC        | INX  | SBC     | NOP  | PSH  | СРХ     | SBC     | INC   | SBC     |
| 1110                           | Ē                              | IMM  | A,(DIR,X) | ІММ     | A,SR     | DIR     | A,DIR   | DIR   | A,L(DIR)   | INA  | A,IMM   | NUP  | P3FI | ABS     | A,ABS   | ABS   | A,ABL   |
| 1111                           | E                              | BEQ  | SBC       | SBC     | SBC      | PEA     | SBC     | INC   | SBC        | SEM  | SBC     | PLX  | PUL  | JSR     | SBC     | INC   | SBC     |
| 1111 F                         |                                |      | A,(DIR),Y | A,(DIR) | A,(SR),Y | PEA     | A,DIR,X | DIR,X | A,L(DIR),Y |      | A,ABS,Y | PLA  | PUL  | (ABS,X) | A,ABS,X | ABS,X | A,ABL,X |

Note 1 : 42<sub>16</sub> specifies the contents of the INSTRUCTION CODE TABLE-2

About the second word's codes, refer to the INSTRUCTION CODE TABLE-2 2 : 89<sub>16</sub> specifies the contents of the INSTRUCTION CODE TABLE-3 About the third word's codes, refer to the INSTRUCTION CODE TABLE-2.

## Appendix 10. Instruction code table

### **INSTRUCTION CODE TABLE-2** (The first word's code of each instruction is 42<sub>16</sub>)

|                       | D <sub>3</sub> ~D <sub>0</sub> | 0000 | 0001      | 0010    | 0011     | 0100 | 0101    | 0110               | 0111               | 1000 | 1001    | 1010 | 1011 | 1100 | 1101    | 1110 | 1111    |
|-----------------------|--------------------------------|------|-----------|---------|----------|------|---------|--------------------|--------------------|------|---------|------|------|------|---------|------|---------|
| D <sub>7</sub> ~D₄ He | exadecimal<br>notation         | 0    | 1         | 2       | 3        | 4    | 5       | 6                  | 7                  | 8    | 9       | A    | В    | с    | D       | E    | F       |
|                       |                                |      | ORA       |         | ORA      |      | ORA     |                    | ORA                |      | ORA     | ASL  |      |      | ORA     |      | ORA     |
| 0000                  | 0                              |      | B,(DIR,X) |         | B,SR     |      | B,DIR   |                    | B,L(DIR)           |      | B,IMM   | в    |      |      | B,ABS   |      | B,ABL   |
| 0001                  |                                |      | ORA       | ORA     | ORA      |      | ORA     |                    | ORA                |      | ORA     | DEC  | TDO  |      | ORA     |      | ORA     |
| 0001                  | 1                              |      | B,(DIR),Y | B,(DIR) | B,(SR),Y |      | B,DIR,X |                    | B,L(DIR),Y         |      | B,ABS,Y | в    | TBS  |      | B,ABS,X |      | B,ABL,X |
| 0010                  |                                |      | AND       |         | AND      |      | AND     |                    | AND                |      | AND     | ROL  |      |      | AND     |      | AND     |
| 0010                  | 2                              |      | B,(DIR,X) |         | B,SR     |      | B,DIR   |                    | B,L(DIR)           |      | B,IMM   | в    |      |      | B,ABS   |      | B,ABL   |
| 0011                  | 2                              |      | AND       | AND     | AND      |      | AND     |                    | AND                |      | AND     | INC  | TOD  |      | AND     |      | AND     |
| 0011                  | 3                              |      | B,(DIR),Y | B,(DIR) | B,(SR),Y |      | B,DIR,X |                    | B,L(DIR),Y         |      | B,ABS,Y | в    | TSB  |      | B,ABS,X |      | B,ABL,X |
| 0100                  |                                |      | EOR       |         | EOR      |      | EOR     |                    | EOR                | DUD  | EOR     | LSR  |      |      | EOR     |      | EOR     |
| 0100                  | 4                              |      | B,(DIR,X) |         | B,SR     |      | B,DIR   |                    | B,L(DIR)           | РНВ  | B,IMM   | в    |      |      | B,ABS   |      | B,ABL   |
| 0101                  |                                |      | EOR       | EOR     | EOR      |      | EOR     |                    | EOR                |      | EOR     |      |      |      | EOR     |      | EOR     |
| 0101                  | 5                              |      | B,(DIR),Y | B,(DIR) | B,(SR),Y |      | B,DIR,X |                    | B,L(DIR),Y         |      | B,ABS,Y |      | TBD  |      | B,ABS,X |      | B,ABL,X |
|                       |                                |      | ADC       | 1       | ADC      |      | ADC     |                    | ADC                |      | ADC     | ROR  |      |      | ADC     |      | ,ADC    |
| 0110                  | 6                              |      | B,(DIR,X) | 1       | B,SR     |      | B,DIR   |                    | B,L(DIR)           | PLB  | в,імм   | в    |      |      | B,ABS   |      | B,ABL   |
|                       |                                |      | ADC       | ADC     | ADC      |      | ADC     |                    | ADC                |      | ADC     |      |      |      | ADC     |      | ADC     |
| 0111                  | 7                              |      | B,(DIR),Y | B,(DIR) | B,(SR),Y |      | B,DIR,X |                    | B,L(DIR),Y         |      | B,ABS,Y |      | TDB  | -    | B,ABS,X |      | B,ABL,X |
|                       |                                |      | STA       | }       | STA      |      | STA     |                    | STA                |      |         |      |      |      | STA     | 1    | STA     |
| 1000                  | 8                              |      | B,(DIR,X) | l       | B,SR     |      | B,DIR   |                    | B,L(DIR)           |      |         | тхв  |      |      | B,ABS   |      | B,ABL   |
|                       |                                |      | STA       | STA     | STA      |      | STA     | L- 181 - 181 - 181 | STA                |      | STA     |      |      |      | STA     |      | STA     |
| 1001                  | 9                              |      | B.(DIR).Y | B.(DIR) | B,(SR),Y |      | B,DIR,X |                    | B,L(DIR),Y         | TYB  | B,ABS,Y |      |      |      | B,ABS,X |      | B,ABL,X |
|                       |                                |      | LDA       |         | LDA      | ~    | LDA     |                    | LDA                |      | LDA     |      |      |      | LDA     |      | LDA     |
| 1010                  | Α                              |      | B,(DIR,X) |         | B,SR     |      | B,DIR   |                    | B,L(DIR)           | TBY  | B,IMM   | твх  |      |      | B,ABS   | 1    | B,ABL   |
|                       |                                |      | LDA       | LDA     | LDA      |      | LDA     |                    | LDA                |      | LDA     |      |      |      | LDA     |      | LDA     |
| 1011                  | В                              |      | B,(DIR),Y | B,(DIR) | B,(SR),Y |      | B,DIR,X |                    | B,L(DIR),Y         |      | B,ABS,Y |      |      |      | B,ABS,X |      | B,ABL,X |
|                       |                                |      | CMP       |         | CMP      |      | CMP     |                    | CMP                |      | CMP     |      |      |      | CMP     |      | CMP     |
| 1100                  | С                              |      | B.(DIR,X) |         | B,SR     |      | B,DIR   |                    | B,L(DIR)           |      | B,IMM   |      |      |      | B,ABS   |      | B,ABL   |
|                       |                                |      | CMP       | CMP     | CMP      |      | CMP     |                    | CMP                |      | CMP     |      |      |      | CMP     | 1    | CMP     |
| 1101                  | D                              |      | B.(DIR).Y | B.(DIR) | B,(SR),Y |      | B,DIR,X |                    | B,L(DIR),Y         |      | B,ABS,Y |      |      |      | B,ABS,X |      | B,ABL,X |
|                       |                                |      | SBC       | 1       | SBC      |      | SBC     |                    | SBC                |      | SBC     |      |      |      | SBC     |      | SBC     |
| 1110                  | E                              |      | B,(DIR,X) |         | B,SR     |      | B,DIR   |                    | B,L(DIR)           |      | в,імм   |      |      |      | B,ABS   |      | B,ABL   |
|                       |                                |      | SBC       | SBC     | SBC      |      | SBC     |                    | SBC                |      | SBC     |      |      |      | SBC     |      | SBC     |
| 1111                  | F                              |      | B,(DIR),Y | B,(DIR) | B,(SR),Y |      | B,DIR,X |                    | B,L(DIR),Y         |      | B,ABS,Y |      |      | 1    | B,ABS,X | {    | B,ABL,X |
|                       |                                |      | 1. 11.    |         |          |      | 1       |                    | 100 million (1971) |      |         |      |      | L    |         |      |         |

## Appendix 10. Instruction code table

| INSIR                             |                                |      | ODE     | IAD        |        | (me  | 11151 | wor  | usc      | oue  | or ea |      | istruc | Juon | 15 05 | 16)  |       |
|-----------------------------------|--------------------------------|------|---------|------------|--------|------|-------|------|----------|------|-------|------|--------|------|-------|------|-------|
| $\bigwedge$                       | D <sub>3</sub> ~D <sub>0</sub> | 0000 | 0001    | 0010       | 0011   | 0100 | 0101  | 0110 | 0111     | 1000 | 1001  | 1010 | 1011   | 1100 | 1101  | 1110 | 1111  |
| D <sub>7</sub> ~D <sub>4</sub> He | exadecimal<br>notation         | 0    | 1       | 2          | 3      | 4    | 5     | 6    | 7        | 8    | 9     | Α    | в      | с    | D     | E    | F     |
| 0000                              | 0                              |      | MPY     |            | MPY    |      | MPY   |      | MPY      |      | MPY   |      |        |      | MPY   |      | MPY   |
| 0000                              | Ů                              |      | (DIR,X) |            | SR     |      | DIR   |      | L(DIR)   |      | імм   |      | 1      |      | ABS   |      | ABL   |
| 0001                              | 1                              |      | MPY     | MPY        | MPY    |      | MPY   |      | MPY      |      | MPY   |      |        |      | MPY   |      | MPY   |
| 0001                              |                                |      | (DIR),Y | (DIR)      | (SR),Y |      | DIR,X |      | L(DIR),Y |      | ABS,Y |      |        |      | ABS,X |      | ABL,X |
| 0010                              | 2                              |      | DIV     |            | DIV    |      | DIV   |      | DIV      | ХАВ  | DIV   |      |        |      | DIV   |      | DIV   |
| 0010                              | 2                              |      | (DIR,X) |            | SR     |      | DIR   |      | L(DIR)   |      | ІММ   |      |        |      | ABS   |      | ABL   |
| 0011                              | 3                              |      | DIV     | DIV        | DIV    |      | DIV   |      | DIV      |      | DIV   |      |        |      | DIV   |      | DIV   |
| 0011                              | 3                              |      | (DIR),Y | (DIR)      | (SR),Y |      | DIR,X |      | L(DIR),Y |      | ABS,Y |      |        |      | ABS,X |      | ABL,X |
| 0100                              | 4                              |      |         |            |        |      |       |      |          |      | RLA   |      |        |      |       |      |       |
| 0100                              | 4                              |      |         |            |        |      |       |      |          |      | ІММ   |      |        |      |       |      |       |
| 0101                              | 5                              |      |         |            |        |      |       |      |          |      |       |      |        |      |       |      |       |
| 0110                              | 6                              |      |         |            |        |      |       |      |          |      |       |      |        |      |       |      |       |
| 0111                              | 7                              |      |         |            |        |      |       |      |          |      |       |      |        |      |       |      |       |
| 1000                              | 8                              |      |         |            |        |      |       |      |          |      |       |      |        |      |       |      |       |
| 1001                              | - 9                            |      |         |            |        |      |       |      |          |      |       |      |        |      |       |      |       |
| 1010                              | A                              |      |         |            |        |      |       |      |          |      |       |      |        |      |       |      |       |
| 1011                              | в                              |      |         |            |        |      |       |      |          |      |       | `    |        |      |       |      |       |
| 1100                              | с                              |      |         | LDT<br>IMM |        |      |       |      |          |      |       |      |        |      |       |      |       |
| 1101                              | D                              |      |         |            |        |      |       |      |          |      |       |      |        |      |       |      |       |
| 1110                              | E                              |      |         |            |        |      |       |      |          |      |       |      |        |      |       |      |       |
| 1111                              | F                              |      |         |            |        |      |       |      |          |      |       |      |        |      |       |      |       |

### INSTRUCTION CODE TABLE-3 (The first word's code of each instruction is 89<sub>16</sub>)

### Appendix 11. Machine instructions

### Appendix 11. Machine instructions MACHINE INSTRUCTIONS

|                   |   |   |      |     |                |    | _            |    |     |                |     | Ac      | ldre | ssi | ng             | mo   | de           |     | _ |           |   |          | _  |   |                  |           |
|-------------------|---|---|------|-----|----------------|----|--------------|----|-----|----------------|-----|---------|------|-----|----------------|------|--------------|-----|---|-----------|---|----------|----|---|------------------|-----------|
| Symbol            | Function  | Details   |      | ИP  |                | MM | -            | 4  |     | 1              | DIR |         | DIR  |     |                | IR,> |              | DIR | 1 | (D        | - |          |    |   | DIR              | <u> </u>  |
|                   |   |   | ор   | n # | +-+            | -  | -+           | op | n # |                | n   | _       | n    | -   |                |      | _            | ρn  |   |           | - | <u> </u> |    | _ | p n              | -         |
| ADC<br>(Note 1,2) | $A_{CC}, C \leftarrow A_{CC} + M + C$   | Adds the carry, the accumulator and the memory contents<br>The result is entered into the accumulator When the D<br>flag is "0", binary additions is done, and when the D flag is<br>"1", decimal addition is done  |      |     | 69<br>42<br>69 | 4  | _            |    |     | 65<br>42<br>65 |     | 3       |      |     | 75<br>42<br>75 |      |              |     |   |           |   |          | 9  |   | 1 8<br>2 10<br>1 | 11        |
| AND<br>(Note 1,2) | $A_{CC} \leftarrow A_{CC} \wedge M$   | Obtains the logical product of the contents of the accumu-<br>lator and the contents of the memory The result is en-<br>tered into the accumulator  |      |     | 29<br>42<br>29 | 4  |              |    |     | 25<br>42<br>25 |     | 2       |      |     | 35<br>42<br>35 |      |              |     |   |           |   |          | 9  |   | 1 8<br>2 10      |           |
| ASL<br>(Note 1)   | $m=0$ $\boxed{C} \leftarrow \boxed{b_{15}} \qquad b_{0} \leftarrow 0$ $m=1$ $\boxed{C} \leftarrow \boxed{b_{7}} \qquad b_{0} \leftarrow 0$  | Shifts the accumulator or the memory contents one bit to<br>the left "0" is entered into bit 0 of the accumulator or the<br>memory The contents of bit 15 (bit 7 when the m flag is<br>"1") of the accumulator or memory before shift is entered<br>into the C flag |      |     |                |    | 4            |    | 2 1 |                | 7   | 2       |      |     | 16             | 7    | 2            |     |   |           |   |          |    |   |                  |           |
| BBC<br>(Note 3,5) | Mb=0.3  | Tests the specified bit of the memory Branches when all the contents of the specified bit is "0"  |      |     |                |    |              |    |     |                |     |         |      |     |                |      |              |     |   |           |   |          |    |   |                  |           |
| BBS<br>(Note 3,5) | Mb=1 '  | Tests the specified bit of the memory Branches when all the contents of the specified bit is "1"  |      |     |                |    |              |    |     |                |     |         |      |     |                |      |              |     |   |           |   |          |    |   |                  |           |
| BCC<br>(Note 3)   | C=0 ''  | Branches when the contents of the C flag is "0"   |      |     |                |    |              |    |     |                |     |         |      |     |                |      |              |     |   |           |   |          |    |   |                  |           |
| BCS<br>(Note 3)   | C=1 ?   | Branches when the contents of the C flag is "1"   |      |     |                |    |              |    |     |                |     |         |      |     |                |      |              |     |   |           |   |          |    |   |                  |           |
| BEQ<br>(Note 3)   | Z=1 °   | Branches when the contents of the Z flag is "1"   |      |     |                |    |              |    |     |                |     |         |      |     |                |      |              |     |   |           |   |          |    |   |                  |           |
| BMI<br>(Note 3)   | N=1 °   | Branches when the contents of the N flag is "1"   |      |     |                |    |              |    |     |                |     |         |      |     |                |      |              |     |   |           |   |          |    |   |                  |           |
| BNE<br>(Note 3)   | Z=0 °   | Branches when the contents of the Z flag is "0"   |      |     |                | Ĩ  |              |    |     |                |     |         |      |     |                |      |              |     |   |           |   |          |    | T |                  |           |
| BPL<br>(Note 3)   | N=0 ?   | Branches when the contents of the N flag is "0"   |      |     |                |    |              |    |     |                |     |         |      |     |                |      |              |     |   |           |   |          |    |   |                  |           |
| BRA<br>(Note 4)   | PC←PC±offset<br>PG←PG+1<br>(carry occured)<br>PG←PG-1<br>(borrow occured)   | Jumps to the address indicated by the program counter<br>plus the offset value  |      |     |                |    |              |    |     |                |     |         |      |     |                |      |              |     |   |           |   |          |    |   |                  |           |
| BRK               | $\begin{array}{l} PC \leftarrow PC + 2\\ M(s) \leftarrow PC_{H}\\ S \leftarrow S^{-1}\\ M(s) \leftarrow PC_{H}\\ S \leftarrow S^{-1}\\ M(s) \leftarrow PC_{L}\\ S \leftarrow S^{-1}\\ M(s) \leftarrow PS_{H}\\ S \leftarrow S^{-1}\\ M(s) \leftarrow PS_{L}\\ S \leftarrow S^{-1}\\ I^{-1}\\ PC_{L} \leftarrow AD_{L}\\ PC_{L} \leftarrow AD_{H}\\ PC_{H} \leftarrow AD_{H}\\ PG \leftarrow O_{16} \end{array}$ | Executes software interruption  | 00 1 | 5 2 |                |    |              |    |     |                |     |         |      |     |                |      |              |     |   |           |   |          |    |   |                  |           |
| BVC<br>(Note 3)   | V=0 °   | Branches when the contents of the V flag is "0"   |      |     |                |    |              |    |     |                |     |         |      |     |                |      |              |     |   |           |   |          |    |   |                  |           |
| BVS<br>(Note 3)   | V=1 ?   | Branches when the contents of the V flag is "1"   |      |     |                |    |              |    |     |                |     |         |      |     |                |      |              |     |   |           |   |          |    | T |                  |           |
| CLB<br>(Note 5)   | Mb⊷0  | Makes the contents of the specified bit in the memory "0"   |      |     |                |    |              |    |     |                |     | 1       | 48   | 3   |                | T    | T            |     |   |           | 1 |          |    |   |                  |           |
| CLC               | C←0   | Makes the contents of the C flag "0"  |      | 2 1 |                |    | T            |    |     |                |     |         |      |     |                |      |              |     |   |           |   |          |    |   | T                |           |
| CLI               | 1⊷0   | Makes the contents of the I flag "0"  | +-+  | 2 1 | -              |    |              |    |     |                |     |         |      |     |                |      |              |     |   |           |   |          |    |   | T                |           |
| CLM               | <b>m</b> ⊷0   | Makes the contents of the m flag "0"  | D8   | 2 1 | -              |    | 4            | +  | 1   |                | _   | 4       | 1    | L   | Ц              | 4    | 1            | 1   |   | $\square$ |   |          | Ц  |   | $\perp$          | $\square$ |
| CLP               | PSb⊷0   | Specifies the bit position in the processor status register by the bit<br>pattern of the second byte in the instruction, and sets "0" in that bit   |      |     |                | 4  | 2            |    |     |                |     |         |      |     |                |      |              |     |   |           |   |          |    |   |                  |           |
| CLV               | V⊷0   | Makes the contents of the V flag "0"  | B8   | 2 1 |                |    | $\downarrow$ | _  | 1   |                |     | $\perp$ | 1    | 1   | $\square$      | _    | $\downarrow$ |     | L |           |   |          |    |   | 1                |           |
| CMP<br>(Note 1,2) | A <sub>CC</sub> M   | Compares the contents of the accumulator with the contents of the memory  |      |     | C9             | 2  |              |    |     | C5             | 4   | 2       |      |     | D5<br>42       |      |              |     |   |           |   |          | 11 |   | 01 8<br>2 10     | 11        |

| Γ        |      |            |           |      |           | _      |           |            |     |           |           |           |                 |              |             |           |            |             |     |            |              |     | A         | dd  | res       | sır       | ng  | ma | ode | ,   |     |     |    |    |           |      |       |               |      |           |      | -         | -     |   |          |            |          |     |   |   |       | T  | F  | Proc | es | sor | sta  | tus | reç | giste | ər |    |
|----------|------|------------|-----------|------|-----------|--------|-----------|------------|-----|-----------|-----------|-----------|-----------------|--------------|-------------|-----------|------------|-------------|-----|------------|--------------|-----|-----------|-----|-----------|-----------|-----|----|-----|-----|-----|-----|----|----|-----------|------|-------|---------------|------|-----------|------|-----------|-------|---|----------|------------|----------|-----|---|---|-------|----|----|------|----|-----|------|-----|-----|-------|----|----|
| L(       | DIR  | ) L        | (DI       | R),1 | 1         | AE     | s         | F          | B   | S,b       | F         | AB        | S,>             | ~            | AB          | S,        | 1          | AE          | ΒL  | T          | AB           | L,) | ĸ         | (A) | BS        | ) [       | L() | AB | S)  | (AE | 3S, | x)  | s  | тк | T         | R    | EL    | T             | DIR, | b, F      | T    | ABS       | S,b,F | 1 | s        | R          | (:       | SR) | Y | в | LK    | 10 |    | 8    |    |     |      |     |     |       | 1  | 6  |
| op       | n    | # 0        | p r       | 1#   | 0         | o r    | #         |            |     |           |           |           |                 |              |             |           |            | op I I      | n t |            |              |     |           |     |           |           |     |    |     |     |     |     | ор | n  | # 0       |      |       |               |      |           |      |           |       |   |          |            |          |     |   |   | n   ‡ |    | IP |      | N  |     |      | 4   | f   |       | -  | -  |
|          | 10 : |            |           |      |           |        |           |            | 1   | ť         |           |           |                 |              | 79 (        |           |            |             |     |            |              |     |           | -   | +         | +         | ÷   | -  | +   | Ť   | +   | -   | ÷  | 1  | Ŧ         | Ť    | Ť     | Ť             | 1    | ť         | Ť    | +         | ╀     |   |          |            |          | 8   |   | Ť | ť     | 1. | τ- | -    | +  | -   | +    | +   | -   | -     | z  | -  |
| [ ]      |      |            |           |      |           | 1      |           | 1          |     |           |           |           |                 | 1            | ł           | 1         | ł          |             |     |            |              |     |           |     |           | ł         | ł   | ł  |     |     |     |     |    |    | ł         |      |       |               |      | ł         |      |           | 1     |   |          |            |          |     |   |   |       | 1  |    |      |    |     |      |     |     |       |    |    |
| 42<br>67 | 12 : | 3 4        | 2 1:<br>7 | 3 3  | 42<br>60  | 2 6    | 4         |            |     |           | 42        | 2 8<br>D  | 3               |              | 12 8<br>79  | 3         | 4  4<br> 6 | 12  8<br>5F | 3 ! | 2  4<br> 7 | 12  !<br>F   | 9 ! | 5         |     |           |           |     |    |     |     |     |     |    |    | l         |      |       |               |      |           |      |           |       | 6 | 2 7<br>3 | 3          | 42       | 10  | 3 |   |       | 1  |    |      |    |     |      |     |     |       |    |    |
|          | 10 : | _          | _         | 1 2  | _         | +-     | 3         | t          | +   | $\dagger$ | _         | _         |                 | _            | 39 (        | 5         | _          |             | 5   | _          | _            | 7   | 4         |     | +         | +         |     | +  | +   | +   | -   | -   | +  | +  | +         | +    | +     | +             | +    | +         | +    | +         | +     |   |          | _          | _        | 8   | 2 | + | +     | †. | +. | 1.   | N  |     | 1.   | 1.  |     |       | z  |    |
|          |      |            | 1         |      |           |        | 1         | 1          |     |           |           |           |                 |              |             |           | ļ          |             |     |            |              |     | 1         |     | 1         |           |     |    |     | 1   |     |     | 1  |    | ł         |      |       |               |      |           |      |           |       | 1 |          |            |          |     |   |   |       |    |    |      | 1  |     |      |     |     |       | -  |    |
| 42<br>27 | 12   | 3 4        | 2 1:      | 3 3  | 4:        | 2 6    | 4         |            |     |           | 4:        | 2 8<br>D  | 3               | 4            | 12 1<br>39  | 3         | 4 4        | 12  8<br>2F | 3   | 5 4        | 12) !<br>IF  | 9 ! | 5         |     |           |           |     |    |     |     |     |     |    |    |           | ł    |       |               |      |           |      |           |       | 4 | 2 7<br>3 | 3          | 42       | 10  | 3 |   |       |    |    |      |    |     |      |     |     |       |    |    |
| H        | +    | -          | +         | ╀    |           | _      | ' 3       | +          | ╈   | +         | _         | E 8       |                 | -            | -           | +         | Ŧ          |             | ╉   | ſ          | +            | +   | -         | +   | +         | +         | -   | -  | 4   | +   | -   | -   | +  | +  | +         | ┽    | +     | +             | ╉    | +         | ╈    | ┽         | +     | + | +        | +          | 1        |     |   | + | +     |    | †. | 1.   | N  |     |      |     |     |       | z  | r  |
|          |      |            | 1         |      |           | ľ      |           |            |     |           | 1.        |           | 1               |              |             |           |            |             |     |            |              |     | 1         |     |           |           |     |    |     |     |     |     |    |    |           | ł    |       |               | ł    |           |      |           |       |   |          |            |          |     |   |   |       |    |    |      | 1  |     |      |     |     |       | -  |    |
|          |      |            |           |      |           |        |           |            |     |           |           | ł         |                 | 1            |             |           |            |             |     |            |              |     |           |     |           |           |     |    |     |     |     |     |    |    |           |      |       |               |      | ł         |      |           |       | 1 |          |            |          |     |   |   |       |    |    |      |    |     |      |     |     |       |    |    |
|          |      |            |           |      |           |        |           |            |     |           | ł         | ł         |                 |              |             |           |            |             |     |            |              |     |           |     |           |           |     |    |     |     |     |     |    |    |           |      |       |               |      |           |      |           | 1     |   |          |            |          |     |   |   |       | 1  |    |      |    |     |      |     |     |       |    | Ĺ  |
|          | T    | 1          | T         | t    | 1         | t      | T         | t          | T   | T         | 1         | ↑         | t               | 1            | 1           | t         | 1          | 1           | t   | 1          | 1            | +   | 1         | 1   | 1         | 1         |     | 1  | 1   | 1   | 1   |     | 1  | 1  | T         | t    | ╈     | 3             | 4 7  | 1         | 1 30 | c a       | 3 5   | 5 | t        | $\uparrow$ | t        |     |   | 1 | 1     | •  | •  | •    | •  | 1.  |      | •   | •   | •     | •  |    |
|          |      |            |           |      |           |        | 1         |            |     |           |           |           |                 |              |             | 1         |            |             |     |            |              | _   |           |     |           |           | _   |    |     |     |     | _   |    |    |           |      |       |               |      |           |      |           |       |   |          |            |          |     |   |   |       |    |    |      |    |     |      |     |     |       |    |    |
|          |      |            |           |      |           |        |           |            |     | -         |           |           |                 |              |             |           | 1          |             |     |            |              |     |           |     |           | 1         |     |    |     |     | 1   |     |    | ł  |           |      |       | 2             | 4 7  | 4         | 1 20 | 6         | 3 5   | 5 |          |            | ł        |     |   |   |       | 1. | 1. |      | ŀ  | ·   |      | •   | ·   | •     | •  | •  |
| H        | -    | +          | +         | +    | +         | +      | +         | +          | +-  | +         | +         | +-        | +               | 4            | +           | +         | +          | +           | +   | +          | +            | +   | -         | +   | +         | +         | _   | -  | _   | -   |     | -   | +  | +  | +         | -    | +     | +             | +    | +         | ╀    | +         | +     | + | +        | +          | ╞        |     | - | + | +     | +  | +  | +    | +  | ⊢   | L_   | -   |     |       | -  | L  |
|          |      |            |           |      |           |        |           |            |     |           |           |           |                 |              |             |           | 1          |             |     |            |              |     |           |     |           |           |     |    |     |     | ļ   |     |    |    | ę         | 90   | 4   2 | 4             |      | 1         |      |           |       |   |          |            |          |     |   |   |       | ŀ  | 1. |      | ·  | ŀ   | •    | •   | •   | •     | •  | ľ  |
| Н        |      | ╉          | +         | +    | ╈         | ╀      | +         | +          | ╈   | +         | +         | +         | +               | +            | +           | +         | +          | ╉           | +   | +          | +            | +   | +         | ╉   | +         | ┥         |     | -  | -   | +   |     | -   | -  | +  | +         | 30   | 4     | $\frac{1}{2}$ | +    | +         | ╉    | +         | +     | + | ╀        | +          | ╀        | -   |   | + | +     | +. | 1. | +.   | 1. | 1.  |      | 1.  |     |       |    | t. |
|          |      |            |           |      |           |        |           |            | 1   |           |           |           |                 |              |             |           |            |             | 1   |            |              |     |           |     |           |           |     |    |     |     | 1   |     |    |    | ľ         |      | 1     |               |      |           |      |           |       | 1 |          |            |          |     |   |   |       |    |    |      |    |     |      |     |     |       |    |    |
|          |      |            |           |      | Τ         | Τ      |           |            | T   | T         |           |           | Τ               |              |             | T         |            |             |     |            |              | T   | Τ         |     |           |           |     |    |     | 1   |     |     |    | T  | F         | -0   | 4 2   | 2             | T    |           |      | T         |       | T | T        | T          | T        |     |   | T | 1     |    |    |      |    | •   | •    | •   | •   | •     | •  |    |
|          |      | -          |           | 1    |           | 1      | 1         | 1          | +   | +         | 1         | -         | 1               | 4            | -           | 4         | +          | +           | +   | 4          | $\downarrow$ | 4   | 4         | 4   | _         | 4         | _   | 4  | _   | 4   | -   | _   | _  | 4  | 4         | 4    | 4     | +             | 1    | 1         | 4    | +         | _     | 1 |          |            |          |     |   | - | +     | -  | -  | _    |    |     |      |     |     |       | _  | _  |
|          |      |            | ł         |      |           |        |           |            | ł   |           |           | ł         |                 |              |             |           |            |             |     |            |              |     |           |     |           |           |     |    |     |     |     |     |    |    | 3         | 30   | 4 2   | 2             |      |           |      |           |       |   | ļ        |            |          |     |   |   |       |    |    | ·    | ·  | ·   | •    | •   | •   | •     | •  | 1  |
| H        | +    | +          | +         | +    | ╀         | ╀      | +-        | +          | +-  | +         | +         | +         | +               | +            | +           | +         | +          | +           | +   | +          | +            | +   | +         | +   | -         | +         | -   | -  | -   | +   | -   | -   | -  | +  | +         | 00   |       | +             | +    | +         | ╈    | +         | +     | ╉ | +        | +          | ╞        | -   | - | + | +     | +- | +. | +-   |    |     | •    | •   | -   |       | -  | ⊦  |
|          |      | ł          |           |      | ł         | ł      |           |            |     |           |           |           | ł               |              |             |           |            |             |     |            |              |     |           |     |           |           |     |    |     |     |     |     |    |    | ſ         |      | 1     | 1             |      |           |      |           | 1     |   |          |            |          |     |   |   |       | 1  | 1  | 1    | .  | 1.  | ŀ    | 1   | 1   | •     | 1  | 1  |
|          |      | 1          | 1         | t    | t         | t      | 1         | t          | t   | t         | t         | +         | T               | 1            | 1           | 1         | 1          | T           | t   | t          | t            | 1   | 1         | +   | 1         | 1         | 1   | 1  | -   | 1   | 1   | -   | 1  | +  | 1         | 0    | 4 2   | 2             | t    | t         | t    | T         | +     | t | 1        | 1          | 1        |     |   |   | +     | 1. |    | 1.   | •  | •   | 1.   | 1.  |     | •     |    | Γ. |
|          |      |            |           |      |           |        |           |            |     |           |           |           |                 |              |             |           |            |             |     |            |              |     |           |     |           |           |     |    |     |     |     |     |    |    |           |      |       |               |      |           |      |           |       |   |          |            |          |     |   |   |       |    |    |      |    | 1   |      |     |     |       |    |    |
|          |      |            |           |      | 1         |        |           |            | 1   |           |           |           | ļ               |              |             |           |            |             | l   |            |              |     |           |     |           |           |     |    |     |     |     |     |    |    | 8         | 30   | 4 2   | 2             | T    | T         | T    | T         |       |   |          | ł          |          |     |   |   |       |    |    | •    | •  | •   | •    | •   | •   | •     | •  | ŀ  |
|          |      |            |           |      |           |        |           |            | ł   |           |           |           |                 |              |             |           |            |             |     |            |              |     |           |     |           |           |     |    |     |     |     |     |    |    |           | 1    |       |               |      |           |      |           |       |   |          |            |          |     |   |   |       |    | ł  |      |    | ł   |      | 1   |     |       |    |    |
|          |      |            |           |      |           | ļ      |           |            |     | 1         |           |           |                 | 1            |             |           |            |             |     |            |              |     |           |     |           |           |     |    |     |     |     |     |    |    | a         | 32 4 | 4 3   | 3             |      |           | ł    |           |       |   |          |            |          |     |   |   |       |    |    |      |    | 1   |      | ł   |     |       |    |    |
|          |      |            |           |      |           |        |           |            |     |           | 1         | 1         | 1               | _            | _           | 1         |            |             | 1   | 1          |              | 1   | 1         |     | 1         | 1         | _   |    | 4   | 4   | 1   | _   | 4  | 4  | 1         | 1    | 1     |               | 1    | 1         | 1    |           | _     |   |          |            |          |     |   | _ |       |    |    |      |    |     |      |     |     |       | _  | L  |
|          |      |            |           |      |           |        |           | ł          |     |           |           |           |                 |              |             |           | ł          |             |     |            |              |     |           |     |           |           |     |    |     |     |     |     |    | }  |           |      |       |               |      | 1         |      |           |       |   | 1        |            |          |     |   |   |       |    | 1. |      | •  | •   | •    | •   | ·   | •     | •  | •  |
|          |      |            |           |      |           |        |           |            |     |           |           |           |                 |              |             |           |            |             |     |            |              |     | 1         |     |           |           |     |    | 1   |     | ł   | ļ   |    |    |           |      |       |               | ł    |           |      |           |       |   | ł        |            |          |     |   |   |       |    |    |      |    |     |      |     |     |       |    |    |
|          |      |            |           |      |           |        |           |            |     |           |           |           |                 |              |             |           |            |             |     |            |              |     |           | ł   |           |           |     |    |     |     |     |     |    |    |           |      |       |               |      |           |      |           |       |   |          |            |          |     |   |   |       |    |    |      | ļ  |     |      |     |     |       |    |    |
|          |      |            |           | 1    |           |        |           |            |     |           |           |           |                 |              |             |           |            |             |     |            |              |     |           |     | ł         |           |     |    |     |     |     |     |    |    |           |      |       |               |      |           |      | ł         |       |   |          |            |          |     |   |   |       |    |    |      | ł  |     |      |     |     |       |    | l  |
|          |      |            |           | ł    |           | ł      |           |            |     | 1         |           |           |                 |              |             | ł         |            |             |     |            |              |     |           |     |           |           |     |    |     |     |     |     |    |    |           |      |       |               |      |           |      |           |       |   |          |            |          |     |   |   | ł     |    |    |      |    |     |      |     |     |       |    |    |
|          |      |            | 1         | 1    |           |        |           |            |     |           |           |           | ļ               |              |             |           |            |             |     |            |              |     |           |     |           | 1         |     |    |     |     |     |     |    |    |           |      |       |               | ł    |           |      |           |       |   |          |            |          |     |   |   |       |    |    |      |    |     |      |     |     |       |    |    |
|          |      |            |           | ł    |           |        |           |            |     |           |           |           | ļ               |              |             | 1         |            |             |     |            |              |     |           |     |           |           |     | 1  |     |     |     |     |    |    |           |      |       |               |      | l         |      |           |       |   |          |            |          |     |   |   |       | ł  |    |      | ł  |     |      |     |     |       |    |    |
|          |      |            |           | ţ    |           |        | 1         | ł          | ł   | ł         |           | ł         | ł               |              |             | 1         |            |             | ł   |            |              |     |           |     |           |           |     |    |     |     |     |     |    |    |           |      |       |               |      | ł         |      |           |       |   |          |            |          |     |   |   | 1     |    |    |      | 1  | ļ   | ļ    |     |     |       |    |    |
|          |      |            |           | ł    |           |        |           |            |     |           |           |           |                 |              |             | 1         |            |             | 1   |            | 1            |     |           |     |           |           |     |    |     |     |     |     |    |    |           |      |       |               |      |           |      |           |       |   |          |            |          |     |   |   |       |    |    |      | ł  |     | }    |     |     |       |    |    |
|          |      |            |           |      |           | ł      |           |            |     | 1         |           |           | ł               |              | ł           | I         |            |             |     |            |              |     |           |     |           |           |     |    |     |     |     |     |    |    |           |      |       |               |      |           |      |           |       | 1 |          |            |          |     |   |   |       |    |    |      |    |     | ł    |     |     |       |    |    |
|          | _    | $\perp$    |           | L    |           | 1      | L         |            |     | 1         |           |           |                 | 1            | 1           |           | 1          |             | 1   | 1          |              |     |           |     |           |           |     |    | _   | _   | _   |     | _  |    | 1         |      | 1     |               | 1    | 1         |      |           |       |   |          | 1          |          |     |   |   |       |    |    |      |    |     |      |     |     |       |    |    |
|          |      |            |           |      |           |        |           | ł          | ł   |           |           |           |                 |              |             |           |            |             |     |            |              |     |           |     |           |           |     |    |     |     |     |     |    |    | 5         | 50   | 4 2   | 2             |      |           |      |           |       |   |          |            |          |     |   |   |       | •  |    | •    | •  | •   | •    | •   | •   | •     | •  | •  |
| Н        | +    | +          | +         | +    | +         | +      | +         | ┞          | +   | +         | +         | +         | +               | +            | +           | +         | +          |             | +   | +          | +            | +   | +         | +   | +         | -         | +   | 4  | 4   | 4   | +   | 4   | -  | -  | +         | +    | +     | +             | +    | +         | +    | +         | +     | + | +        | +          | 1        | Н   | 4 | + |       | 1  | -  | +-   | -  | -   | -    | -   |     | -     |    | ŀ  |
|          |      |            |           |      |           | ł      |           |            |     |           |           |           |                 |              |             |           |            |             |     |            |              |     |           |     |           |           |     |    |     |     |     |     |    |    | 7         | 0    | 4   2 | 1             |      |           |      |           | 1     | 1 |          | 1          |          |     |   |   |       | 1. | 1. | •    | •  | •   | •    | ·   | •   | •     | •  | ľ  |
| Η        | +    | +          | +         | +    | +         | +      | $\dagger$ | In         | ; 9 |           | t         | +         | $^{+}$          | +            | +           | +         | +          | +           | +   | ╉          | +            | +   | +         | +   | ╉         | ╉         | ┥   | +  | +   | +   | +   | +   | +  | +  | +         | +    | +     | +             | +    | t         | +    | +         | +     | + | +        | +          | +        |     | - | + | +     | 1. |    | 1.   | •  |     |      |     |     |       |    |    |
|          |      |            |           |      |           | 1      |           | 1          |     |           | 1         |           |                 |              |             |           |            |             |     |            |              |     |           |     |           |           |     |    |     |     |     |     |    |    |           |      |       |               | 1    | 1         |      |           |       | 1 |          |            |          |     |   |   |       |    | ľ  | 1    |    |     | ľ    |     |     | ,     |    | ľ  |
| Π        |      | T          | t         | T    | T         | T      | t         | t          | T   | t         | T         | t         | T               | 1            | 1           | T         | 1          | 1           | t   | t          | 1            | 1   | 1         | 1   | 1         | 1         | 1   | 1  | 1   | 1   | 1   | 1   | 1  | 1  | +         | t    | T     | T             | T    | 1         | t    | 1         | 1     | 1 | t        | t          | t        |     |   | + | 1     | 1. |    | •    | •  | •   | •    | •   | •   | •     | •  | 0  |
|          | +    | $^{+}$     | T         | t    | t         | t      | ┢         | t          | t   | t         | f         | t         | t               | 1            | 1           | t         | t          | $\dagger$   | t   | t          | Ť            | 1   | 1         |     | 1         | 1         | 1   | 1  | 1   | +   | 1   |     | 1  | +  | 1         | +    | t     | $\dagger$     | t    | t         | 1    | 1         | 1     |   | 1        | 1          | t        |     | 1 | + | 1     | -  | -  | •    | -  |     |      |     | _   | 0     |    | -  |
| Η        | +    | $\dagger$  | t         | 1    | $\dagger$ | +      | +         | t          | t   | t         | t         | +         | $\dagger$       | +            | 1           | 1         | +          | +           | +   | ╉          | $^{+}$       | +   | 1         | +   | $\dagger$ | +         | -   | +  | +   | +   | +   | 1   | +  | 1  | $\dagger$ | +    | t     | t             | t    | t         | 1    | $\dagger$ | +     | + | t        | +          | F        | H   | 1 | + | +     |    |    | 1.   |    |     |      |     |     |       |    |    |
| H        | +    | +          | $\dagger$ | 1    | t         | $^{+}$ | +         | $\uparrow$ | +   | 1         | $\dagger$ | +         | +               | $^{\dagger}$ | +           | $\dagger$ | +          | +           | +   | ╈          | ╉            | +   | $\dagger$ | +   | ╉         | $\dagger$ | +   | +  | +   | +   | +   | +   | +  | +  | +         | +    | +     | $^{+}$        | +    | $\dagger$ | +    | +         | +     | + | +        | +          | ŀ        |     | + | + | +     | +- | +  | 1.   | +  |     | _    | L   | L   |       | _  | _  |
|          |      |            |           |      |           |        |           |            |     |           | 1         |           |                 |              |             |           |            |             |     |            |              |     |           |     |           |           |     |    | -1  |     |     |     |    |    |           |      |       |               | 1    |           |      |           |       |   |          |            |          |     |   |   |       | 1  |    |      | c  | ome | es ' | '0" |     | .9    | 50 |    |
|          |      | 1          |           | T    | T         | T      | T         | T          | T   | T         | T         | T         | T               | 1            | T           | T         | T          | T           | T   | T          | T            | T   | T         | 1   | T         | 1         | 1   | 1  | 1   | T   | 1   | 1   | 1  | 1  | T         | T    | T     | T             | T    | T         | T    | T         | T     | T | T        | 1          | T        | Π   | 1 |   | 1     | •  |    | •    | •  | 0   | •    | •   | •   | •     | •  |    |
| C7       | 10 2 | 2 0        | 711       | 1 2  | c         | 4      | 3         | T          | T   | T         | D         | D 6       | 5 3             | 3 10         | <b>09</b> 6 | 5         | 3 0        | FE          | 5 4 | 10         | F            | 7   | 4         | 1   | +         | T         | 1   | 1  | 1   | 1   | 1   | 1   |    | 1  | 1         | t    | t     | T             | T    | T         | t    | T         | t     | c | 3 5      | 2          | D3       | 8   | 2 | 1 | 1     |    |    | •    | N  | •   | •    | •   | •   |       |    |    |
| [ ]      | 1    | 1          |           |      | 1         |        |           |            |     |           | 1         | ł         |                 |              |             | 1         | ł          |             |     |            |              |     |           |     |           |           |     |    |     |     |     |     |    |    |           |      |       |               |      | 1         |      |           |       |   |          |            | 1        |     |   |   |       |    |    |      |    |     |      |     |     |       |    |    |
| 42<br>C7 | 12 3 | 3  42<br>⊓ | 2 13<br>7 | 3 3  | 42        | 2 6    | 4         |            |     |           | 42<br>DI  | 2 8<br>Di | <sup>ہ</sup>  ' | 4  4         | 12 8<br>09  | 3         | 4  4<br> C | 2 8<br>F    | 5   | 5 4<br>D   | 2  9<br>)F   | 9 1 | 5         |     |           |           |     |    |     |     |     |     |    |    |           |      |       |               |      |           |      |           |       | 4 | 2 7<br>3 | 3          | 42<br>D3 | 10  | 3 |   |       |    |    |      |    |     |      |     |     |       |    |    |
| 4        |      | 1          | 1         | 1    | 1         | 1      | 1         | 1          | 1   | 1         | 1         | 1         |                 | 1            |             | _         | Ľ          | <u> </u>    | _1_ |            | <u> </u>     |     |           |     |           |           |     | _  | _   |     |     | _ 1 |    | _  | 1         | _ 1_ | 1     | .1            | 1    | 1         | 1    | 1         | 1     | Ľ | 1        | 1          | 173      | 1.1 |   | 1 | 1     | 1  | 1  | 1    | 1  | 1   | _    | 1   | -   |       | _  |    |

|                    |   |   | Г  |   |   |                |    |     |    |            |        |     | _ | Add | ires | sin    | g n | nod         | e  |      |        |            |    | _          |          |          |      | -  |
|--------------------|---|---|----|---|---|----------------|----|-----|----|------------|--------|-----|---|-----|------|--------|-----|-------------|----|------|--------|------------|----|------------|----------|----------|------|----|
| Symbol             | Function  | Details   | T  | M | - | IN             | им | 1   |    | A          | T      | DI  | R | D   | IR,t | 5      | DIF | <b>а,</b> Х | D  | IR,Y | T      |            | ۹) | (DI        | R,X)     | ((       | DIR) | Y, |
|                    |   |   | ор | n | # | ор             | n  | # ( | ор | n  ‡       | ‡ 0    | p n | # | op  | n    | # 0    | p n | #           | ор | n ‡  | ‡ 0    | p n        | #  | op         | n #      | ор       | n    | #  |
| CPX<br>(Note 2)    | х-м   | Compares the contents of the index register X with the contents of the memory   |    |   |   | E0             | 2  | 2   |    |            | E      | 4 4 | 2 |     |      |        |     |             |    |      |        |            |    |            |          |          |      |    |
| CPY<br>(Note 2)    | Ү—М   | Compares the contents of the index register Y with the contents of the memory   |    |   |   | C0             | 2  | 2   |    |            | С      | 4 4 | 2 |     |      |        |     |             |    |      |        |            |    |            |          |          |      |    |
| DEC<br>(Note 1)    | A <sub>CC</sub> ←A <sub>CC</sub> −1 or<br>M←M−1   | Decrements the contents of the accumiator or memory by 1  |    |   |   |                |    | 4   |    | 2 1<br>4 2 | 1      | 67  | 2 |     |      | D      | 6 7 | 2           |    |      |        |            |    |            |          |          |      |    |
| DEX                | <b>X</b> ← <b>X</b> −1  | Decrements the contents of the index register X by 1  | CA | 2 | 1 |                |    | 1   | 1  |            | 1      | T   | 1 |     | 1    | 1      | 1   | T           | Π  |      | t      | $\uparrow$ | H  | 1          | +        | t        | Ħ    | -  |
| DEY                | <b>Y</b> ⊷ <b>Y</b> −1  | Decrements the contents of the index register Y by 1  | 88 | 2 | 1 |                |    |     |    |            |        | Ĩ   |   |     |      |        | T   |             |    |      | T      |            |    |            | T        |          | Π    | -  |
| DIV<br>(Note 2,10) | A(quotient)←B,A/M<br>B(remainder)   | The numeral that places the contents of accumulator B to the higher order and the<br>contents of accumulator A to the lower order is divided by the contents of the memory<br>The quotient is entered into accumulator A and the remainder into accumulator B |    |   |   | 89<br>29       | 27 | 3   |    |            | 8<br>2 |     | 3 |     |      | 8<br>3 |     | 3           |    |      | 8<br>3 |            |    | 89 3<br>21 | 23       | 89<br>31 |      | 3  |
| EOR<br>(Note 1,2)  | A <sub>CC</sub> ⊷A <sub>CC</sub> ₩M   | Logical exclusive sum is obtained of the contents of the<br>accumulator and the contents of the memory. The result is<br>placed into the accumulator  |    |   |   | 49<br>42<br>49 |    |     |    |            |        | 2 6 | 2 |     |      |        | 2 7 | 2           |    |      |        | 2 8        | 3  |            | 72<br>93 | 1        | 10   |    |
| INC<br>(Note 1)    | $A_{CC} \leftarrow A_{CC} + 1$ or<br>M \leftarrow M + 1   | Increments the contents of the accumulator or memory by 1   |    |   |   |                |    | Z   |    | 2 1        |        | 6 7 | 2 |     |      | F      | 6 7 | 2           |    |      |        |            |    |            |          |          |      |    |
| INX                | x⊷x+1   | Increments the contents of the index register X by 1  | E8 | 2 | 1 |                | 1  | 1   | 1  | 1          | T      | t   | T |     | 1    |        | t   | T           |    |      | ł      | 1          | H  | 1          | +        |          |      |    |
| INY                | Y←Y+1   | Increments the contents of the index register Y by 1  | C8 | 2 | 1 |                |    |     |    |            |        | T   |   |     |      | T      | 1   | 1           |    |      | T      | T          | Π  | 1          | t        | t        | Π    | -  |
| JMP                | $\begin{array}{l} ABS\\ PC_L \leftarrow AD_L\\ PC_H \leftarrow AD_H\\ PC_H \leftarrow AD_H\\ PC_H \leftarrow AD_H\\ PG \leftarrow AD_H\\ PG \leftarrow AD_G\\ (ABS)\\ PC_L \leftarrow (AD_H, AD_L)\\ PC_H \leftarrow (AD_H, AD_L+1)\\ L(ABS)\\ PC_L \leftarrow (AD_H, AD_L+1)\\ PG \leftarrow (AD_H, AD_L+1)\\ PG \leftarrow (AD_H, AD_L+2)\\ PC_H \leftarrow (AD_H, AD_L+X)\\ PC_H \leftarrow (AD_H, AD_L+X)\\ +1)\\ \end{array}$  | Places a new address into the program counter and jumps to that new address   |    |   |   |                |    |     |    |            |        |     |   |     |      |        |     |             |    |      |        |            |    |            |          |          |      |    |
|                    | $ \begin{split} & M(S) \leftarrow PC_H \\ & S \leftarrow S - I \\ & M(S) \leftarrow PC_L \\ & S \leftarrow S - I \\ & PC_L \leftarrow AD_L \\ & PC_L \leftarrow AD_H \\ & ABL \\ & M(S) \leftarrow PG \\ & S \leftarrow S - I \\ & M(S) \leftarrow PG_H \\ & S \leftarrow S - I \\ & M(S) \leftarrow PC_H \\ & S \leftarrow S - I \\ & PC_L \leftarrow AD_H \\ & PC_L \leftarrow AD_H \\ & PG \leftarrow AD_G \\ & (ABS, X) \\ & M(S) \leftarrow PC_H \\ & S \leftarrow S - I \\ & M(S) \leftarrow PC_H \\ & S \leftarrow S - I \\ & M(S) \leftarrow PC_H \\ & S \leftarrow S - I \\ & M(S) \leftarrow PC_H \\ & S \leftarrow S - I \\ & M(S) \leftarrow PC_L \\ & S \leftarrow S - I \\ & PC_L \leftarrow (AD_H, AD_L + X \\ & + I) \\ \end{split} $ | tents of the program bank register for ABL) into the stack,<br>and jumps to the new address   |    |   |   |                |    |     |    |            |        |     |   |     |      |        |     |             |    |      |        |            |    |            |          |          |      |    |

|     |     |     | -  | -   | -  |          | -  | - |    |          | -   |          |     |     |     |            |     |   |          | -  |    |     | -  |     | F | ٨da | dre | ess              | sin |     | mo | de |    |    | -   |     |           |    |       |           |           |   |    |      |   | _        | -        |                  |            |     |     |          |    |                  |    |     |                  | Γ  | F  | ro | ce | ssc | or s | stat | tus    | re | gıs | ter |    |     |
|-----|-----|-----|----|-----|----|----------|----|---|----|----------|-----|----------|-----|-----|-----|------------|-----|---|----------|----|----|-----|----|-----|---|-----|-----|------------------|-----|-----|----|----|----|----|-----|-----|-----------|----|-------|-----------|-----------|---|----|------|---|----------|----------|------------------|------------|-----|-----|----------|----|------------------|----|-----|------------------|----|----|----|----|-----|------|------|--------|----|-----|-----|----|-----|
| .(D | IR) |     | (D | IR) | Y, | A        | B  | 5 | A  | BS       | S,b | 1        | B   | S,> |     | AE         | 3S, | Y |          | AE | 3L | T   | AE | BL, | х | ()  | ٩B  | S)               | L   | ( A | B  | S) | (A | BS | (X) | T   | ST        | ſĸ | Τ     | R         | EL        | T | DI | R,b, | R | A        | BS,      | b,R              | T          | SF  | R   | (:       | SR | ),Y              | E  | BLI | ĸ                | 10 | 9  | 8  |    | 7   | 6    | 5    | 4      | 3  | 2   | 1   | T  | 0   |
| p r | #   | F o | p  | n   | #  | op       | n  | # | ор | n        | #   | 0        | o r | 1   | ‡   | οp         | n   | # | ор       | n  | #  | ŧ   | p  | n   | # | ор  | n   | #                | 10  | р   | n  | #  | ор | n  | #   | lop | n         | 1  | ‡   c | p         | n         | # | ор | n    | # | ор       | n        | #                | o          | n   | #   | ор       | n  | #                | ор | n   | #                | _  | IP | L  | T  | V   | v    | m    | x      | D  | Ti  | Z   | :† | С   |
| T   | T   | T   | 1  |     |    | EC       | 4  | 3 |    | T        | T   | T        | T   | T   | T   | 1          |     |   |          | T  | t  | T   | 1  |     |   |     |     | T                | T   | T   | 1  |    |    |    |     | Ī   | T         | T  | T     |           | T         | 1 | 1  |      |   |          | Γ        | T                | T          | T   | T   | Ť        | t  | T                | ſ  | -   |                  | •  | •  | •  | ħ  | v   | •    | •    | •      | •  | •   | z   | :1 | С   |
| +   | +   | t   | 1  | 1   | -  | СС       | 4  | 3 |    | ŀ        | F   | t        | t   | t   | t   | +          |     |   | -        | t  | t  | ╋   | †  | -   | - | -   | -   | $\uparrow$       | t   | +   | +  | ~  | -  | -  | ┢   | t   | $\dagger$ | t  | 1     | 1         | $\dagger$ | + | +  | -    | _ |          |          | $\left  \right $ | $\uparrow$ | t   | t   | ┢        | ŀ  | +                | ┢  |     |                  | •  | •  | 1. | 1  | 1   | •    | •    | •      | 1. | •   | Z   | :† | c   |
| ╀   | +   | +   | +  | +   | -  | CE       | 7  | 3 | -  | -        | ╞   | -        | FF  | 3 3 |     | +          | -   |   | -        | ╞  | +  | +   | +  | -   | - | _   | -   | $\left  \right $ | +   | +   | -  | -  |    | -  | ╞   | ╞   | -         | +  | ╉     | +         | +         | - | -  | -    | - | $\vdash$ | ╞        | -                | ╞          | ┢   | ┝   | ┝        | ╞  | $\left  \right $ | ╞  | -   | $\left  \right $ |    |    | +  | +  | v   |      |      | .      |    | .   | Z   | +  | -   |
|     |     |     |    |     |    |          | ĺ  |   |    |          |     |          |     |     |     |            |     |   |          |    |    |     |    |     |   |     |     |                  |     |     |    |    |    |    |     |     |           |    |       |           |           |   |    |      |   |          |          |                  |            |     |     |          |    |                  |    |     |                  |    |    |    |    |     |      |      |        |    |     |     |    |     |
| 1   | T   | t   |    |     |    | _        |    |   |    |          |     | t        | T   | t   | t   |            |     |   |          | t  | T  | t   | 1  |     | - |     |     |                  | t   | 1   |    | -  |    |    | E   | L   | t         | t  |       |           |           |   |    |      | _ |          |          |                  |            |     |     | T        |    |                  |    |     |                  | •  | •  | 1. | 1  | N   | •    | •    | •      | •  | •   | z   | :† | •   |
| -   |     |     |    | -   |    |          | 00 |   | _  |          | -   |          |     | -   |     |            |     |   |          |    |    |     |    | -   |   |     | -   | -                | +   | _   | -  | -  |    | _  | -   |     | +         | +  | +     | +         | +         | 4 | -  | _    | _ | -        | -        | -                |            | -   | -   | -        | -  | L                | -  | _   |                  | •  | -  | +- | 1  | -+- | •    |      |        | -  | -   | z   | -  | •   |
| 7   | 5 3 | 3   |    | 36  |    | 89<br>2D | 29 | 4 |    |          |     | 3[       |     | 1   |     | 39 :<br>39 | 31  |   | 89<br>2F |    |    | 3   |    | 32  | 5 |     |     |                  |     | ł   |    |    |    |    |     |     |           |    |       |           |           |   |    |      |   |          |          |                  | 23         |     | ) 3 | 89<br>33 |    | 3                |    |     |                  | •  | •  | 1  |    | 1   | v    | •    | •      | •  | ľ   | Z   | -  | C   |
| 711 | 0 2 | 5   | 7  | 11  | 2  | 4D       | 4  | 3 | -  | -        | ŀ   | 50       | D e | 5 3 | 3 5 | 59         | 6   | 3 | 4F       | 6  | 4  | 5   | F  | 7   | 4 | -   |     | t                | T   | t   | 1  | -  |    | -  | ŀ   | ſ   | t         | t  | †     | $\dagger$ | +         | 1 | 1  | 1    | - | $\vdash$ | t        | ŀ                | 43         | 3 5 | 2   | 53       | 8  | 2                | 1- |     |                  | •  | •  | •  | ti | v   | •    | •    | •      | •  | •   | z   | :† | •   |
| 21: | 2 3 | 4   |    | 13  |    | 42<br>4D | 6  | 4 |    |          |     | 4:<br>50 |     | 3 4 |     | 12<br>59   | 8   |   | 42<br>4F |    | 5  | 5 4 |    | 9   | 5 |     |     |                  |     |     |    |    |    |    |     |     |           |    |       |           |           |   |    |      |   |          |          |                  | 42         |     | 3   | 42       |    | 3                |    |     |                  |    |    | l  |    |     |      |      |        |    |     |     |    |     |
|     |     |     | 1  |     |    | EE       | 7  | 3 |    |          | -   | +        | -   | 3 3 | -   |            |     | ~ | 41       |    | T  |     |    |     | _ |     |     |                  | T   |     | 1  |    |    |    |     |     |           |    |       |           | 1         | 1 |    |      |   |          |          |                  | 4          |     |     | 53       |    |                  |    | -   |                  | •  | •  |    | 1  | N   | •    | •    | •      | •  | •   | z   | +  | •   |
| -   | +   |     |    |     | _  |          |    | _ |    |          |     |          |     | +   | +   | +          |     | 1 |          |    | -  | +   | +  | +   | _ | _   | -   | -                | +   | +   | -  | -  | -  |    |     | ŀ   |           |    | +     | -         | -         | - |    | -    |   |          | -        |                  | +-         | -   |     |          |    | -                |    |     |                  | •  |    |    |    | 4   | -    | •    | <br> - |    |     | Z   | +  |     |
| t   | 1   | ╈   | 1  | 1   | -  | -        |    |   |    | $\vdash$ |     | ŀ        | 1   | Ť   | t   | +          | -   |   |          | t  | t  | t   | +  | 1   |   |     |     | t                | t   | +   | 1  | 1  | -  |    | ŀ   |     | t         | 1  | t     | 1         | ╎         | 1 |    | 1    | - | $\vdash$ | $\vdash$ | t                | $\uparrow$ | t   | t   | t        | ┢  | ╞                | 1. |     |                  | •  | •  | -  | +- | +-  | +    | •    | •      | •  | +   | +   | -  | •   |
| ſ   | T   | T   | 1  | 1   |    | 4C       | 2  | 3 |    |          |     | T        | T   | 1   | T   | 1          |     |   | 50       | 4  | 4  | Ţ   | 1  | 1   |   | 6C  | 4   | 3                | D   | с   | 8  | 3  | 7C | 6  | 3   | T   | T         | T  | Ţ     | 1         | 1         | T |    |      |   |          | T        | T                | T          | T   | T   | T        | ĺ  | 1                | 1  |     |                  | •  | •  | •  |    | •   | •    | •    | •      | •  | •   | ŀ   | t  | •   |
|     |     |     |    |     |    | 20       | 6  | 3 |    |          |     |          |     |     |     |            |     |   | 22       | 8  | 4  |     |    |     |   |     |     |                  |     |     |    |    | FC | 8  | 3   |     |           |    |       |           |           |   |    |      |   |          |          |                  |            |     |     |          |    |                  |    |     |                  |    | •  | •  |    |     | •    | •    |        | •  |     |     |    | - • |
|     |     |     |    |     |    |          |    |   |    |          |     |          |     |     |     |            |     |   |          |    |    |     |    |     |   |     |     |                  |     |     |    |    |    |    |     |     |           |    |       |           |           |   |    |      |   |          |          |                  |            |     |     |          |    |                  |    |     |                  |    |    |    |    |     |      |      |        |    |     |     |    |     |

## Appendix 11: Machine instructions

|                    |   |   |    |       |          |   |        |    |   |     |         |            | Ad | dre | SSI | ng       | ma     | ode | •  |      | _   |     |    |          |      |     |                    | _    |
|--------------------|---|---|----|-------|----------|---|--------|----|---|-----|---------|------------|----|-----|-----|----------|--------|-----|----|------|-----|-----|----|----------|------|-----|--------------------|------|
| Symbol             | Function  | Details   | L  | 1P    | _        | М |        |    | A |     |         | IR         | 1  |     |     |          |        |     |    | IR,Y | -   | DI  | (۶ | (D       | IR,X | ) ( | DIR                | 1),1 |
|                    |   |   | ор | n   # | F op     | n | #      | ор | n | # c | p r     | 1#         | ор | n   | #   | ор       | n      | #   | ор | n    | # 0 | n   | #  | ор       | n    | # 0 | p n                | ŧ    |
| LDA<br>(Note 1,2)  | A <sub>CC</sub> ← M   | Enters the contents of the memory into the accumulator  |    |       |          | 4 | 2<br>3 |    |   | Ā   |         | 4 2<br>5 3 |    |     |     |          | 5<br>7 |     |    |      |     | 2 8 | 3  |          |      |     | 81 8<br>2 10<br>81 | Ł    |
| LDM<br>(Note 5)    | M ← IMM   | Enters the immediate value into the memory  |    | T     | T        |   |        |    |   | 6   | 4       | 1 3        | T  |     |     | 74       | 5      | 3   |    |      | T   |     |    |          |      | T   | T                  | T    |
| LDT                | DT ← IMM  | Enters the immediate value into the data bank register  |    |       | 89<br>C2 |   | 3      |    |   |     |         |            |    |     |     |          |        |     |    |      |     |     |    |          |      | T   | T                  | T    |
| LDX<br>(Note 2)    | х ⊷ м   | Enters the contents of the memory into index register X   |    |       | A2       | 2 | 2      |    |   | 1   | 64      | 1 2        |    |     |     |          |        |     | B6 | 5 2  | 2   |     |    |          |      | T   |                    | T    |
| LDY<br>(Note 2)    | Y ← M   | Enters the contents of the memory into index register Y   |    |       | A0       | 2 | 2      |    |   | ľ   | 4 4     | 1 2        |    |     |     | B4       | 5      | 2   |    |      |     |     |    |          |      | T   | T                  | T    |
| LSR<br>(Note 1)    | $m=0$ $0 \rightarrow b_{15} \ b_0 \rightarrow C$ $m=1$ $0 \rightarrow b_7 \ b_0 \rightarrow C$  | Shifts the contents of the accumulator or the contents of the memory one bit to the right The bit 0 of the accumulator or the memory is entered into the C flag "0" is entered into bit 15 (bit 7 when the m flag is "1") |    |       |          |   |        |    | 2 |     | 67      | 7 2        |    |     |     | 56       | 7      | 2   |    |      |     |     |    |          |      |     |                    |      |
| MPY<br>(Note 2,11) | B, A←A * M  | Multiplies the contents of accumulator A and the contents of the mem-<br>ory The higher order of the result of operation are entered into accu-<br>mulator B, and the lower order into accumulator A                      |    |       | 89<br>09 |   | 5 3    |    |   |     | 91<br>5 | 8 3        |    |     |     | 89<br>15 | 19     | 3   |    |      | 89  | 202 |    | 89<br>01 | 21 : | 3 8 | 9 22<br>1          | 2 3  |
| MVN<br>(Note 8)    | Mn+ı+-Mm+ı  | Transmits the data block The transmission is done from the lower order address of the block   |    |       |          |   |        |    |   |     |         |            |    |     |     |          |        |     |    |      |     |     |    |          |      |     |                    |      |
| MVP<br>(Note 9)    | Mn—ı•-Mm—ı  | Transmits the data block Transmission is done form the<br>higher order address of the data block  |    |       |          |   |        |    |   |     | T       |            |    |     |     |          |        |     |    |      |     |     |    |          |      |     |                    | Ī    |
| NOP                | PC-PC+1   | Advances the program counter, but performs nothing else   | EA | 2 1   | T        |   | l      |    |   | T   | T       | 1          | T  |     |     |          |        |     | 1  | 1    | 1   | T   |    |          |      | T   | T                  | t    |
| ORA<br>(Note 1,2)  | A <sub>CC</sub> ←A <sub>CC</sub> VM   | Logical sum per bit of the contents of the accumulator and<br>the contents of the memory is obtained. The result is en-<br>tered into the accumulator   |    |       |          | 4 | 2<br>3 |    |   | 4   |         | 1 2<br>5 3 |    |     |     |          | 5<br>7 |     |    |      | i_  | 2 8 | 3  |          |      |     | 1 8<br>2 10        |      |
| PEA                | M(S)←IMM <sub>2</sub><br>S←S−1<br>M(S)←IMM <sub>1</sub><br>S←S−1  | The 3rd and the 2nd bytes of the instruction are saved into the stack, in this order  |    |       |          |   |        |    |   |     |         |            |    |     |     |          |        |     |    |      |     |     |    |          | '    | Ť   |                    |      |
| PEI                |   | Specifies 2 sequential bytes in the direct page in the 2nd<br>byte of the instruction, and saves the contents into the<br>stack   |    |       |          |   |        |    |   |     |         |            |    |     |     |          |        |     |    |      |     |     |    |          |      |     |                    |      |
| PER                | $\begin{array}{l} EAR \leftarrow PC + IMM_2, IMM_1\\ M(S) \leftarrow EAR_H\\ S \leftarrow S - I\\ M(S) \leftarrow EAR_L\\ S \leftarrow S - I \end{array}$ | Regards the 2nd and 3rd bytes of the instruction as 16-bit<br>numerals, adds them to the program counter, and saves<br>the result into the stack  |    |       |          |   |        |    |   |     |         |            |    |     |     |          |        |     |    |      |     |     |    |          |      |     |                    |      |
| PHA                | $\begin{array}{l} m=0 \\ M(S) - A_{H} \\ S - S - 1 \\ M(S) - A_{L} \\ S - S - 1 \\ m=1 \\ M(S) - A_{L} \\ S - S - 1 \end{array}$                          | Saves the contents of accumulator A into the stack  |    |       |          |   |        |    |   |     |         |            |    |     |     |          |        |     |    |      |     |     |    |          |      |     |                    |      |
| РНВ                | $m=0$ $M(S) \leftarrow B_{H}$ $S \leftarrow S-1$ $M(S) \leftarrow B_{L}$ $S \leftarrow S-1$   | Saves the contents of accumulator B into the stack  |    |       |          |   |        |    |   |     |         |            |    |     |     |          |        |     |    |      |     |     |    |          |      |     |                    |      |
|                    | m=1<br>  M(S)←BL<br>  S←S−1   |   |    |       |          |   |        |    |   |     |         |            |    |     |     |          |        |     |    |      |     |     |    |          |      |     |                    |      |

;

|            |           |            | -        |     |                  |          |                  |       |   | -  |    |                  |               |         |    |   | -        | -      |     | - |          | -  |                  | -                |            |               | A | dd | ire | ss               | in               | g   | mo | bd | e                | _ | _   |     |      | -  | - |    | -   | -                | -        | _    |      |           |    |      |   |                  |     |   |           |      |     | -  |     |                     | Т         | _ | P   | ro | ce | 550 | or : | sta | tus      | re | gi | ste | r  | - |
|------------|-----------|------------|----------|-----|------------------|----------|------------------|-------|---|----|----|------------------|---------------|---------|----|---|----------|--------|-----|---|----------|----|------------------|------------------|------------|---------------|---|----|-----|------------------|------------------|-----|----|----|------------------|---|-----|-----|------|----|---|----|-----|------------------|----------|------|------|-----------|----|------|---|------------------|-----|---|-----------|------|-----|----|-----|---------------------|-----------|---|-----|----|----|-----|------|-----|----------|----|----|-----|----|---|
| L([        | DIR       | ) 1        | L([      | DIR | ),Y              | 1        | AE               | s     |   | A  | BS | 5,b              | T             | AB      | S, | х | A        | B      | S,۱ | 1 | A        | B  | L                | 1                | ٨B         | L,)           | ĸ | (A | B   | S)               | L                | ( A | ١B | S) | (/               | B | 5,X | )   | s    | гк |   | F  | RE. | L                | 1        | DIR, | ,b,R | 1         | AB | S,b, | R | Γ                | SF  | 2 | (         | SR   | ),Y | 1  | в   | ĸ                   | 1         | 0 | 9   | 8  |    | 7   | 6    | 5   | 4        | 3  | 2  | 2   | 1  | 0 |
| op         | n  ‡      | ŧ          | pp       | n   | #                | op       | r                |       | # | ор | n  | #                | 10            | p       | n  | # | op       | r      |     | # | ор       | n  | #                | 0                | p r        | 1             | # | ор | n   | #                | 0                | p   | n  | #  | ор               | n | \$  | ‡ 0 | p    | 7  | # | ор | n   | #                | lop      | r    | 1    | ‡   0     | p  | n    | # | ор               | n   | # | or        | n    | #   |    |     | 1                   | ŧ         |   | IPI | _  | 1  | 1   | ٧    | m   | x        | C  | )  | 1   | z  | С |
|            | 0 2       |            |          |     |                  |          |                  |       |   | ÷  | -  | t                |               |         |    |   |          |        |     |   |          |    |                  |                  | F 7        |               |   |    | -   | t                | t                | +   |    | -  | Ē                | t | T   | T   | +    | 1  | 1 | ÷  | _   | F                | F        | t    | t    | t         | 1  | 1    | _ | A3               | 5   | 2 | B         | 3 8  | 2   | t  | t   | $^{+}$              | -         | • |     | Τ. | t  | -   | •    |     |          | 1. | -  | •   | -  | • |
| ł          |           | 1          | 1        |     |                  | Ł        |                  |       |   |    |    | ł                |               |         |    |   |          |        |     |   |          |    |                  |                  | Į.         |               |   |    |     |                  |                  |     |    |    |                  |   | 1   |     |      |    |   |    |     |                  |          |      |      |           |    |      |   |                  |     |   |           |      |     |    |     |                     |           |   |     |    | 1  | 1   |      |     |          |    |    |     |    |   |
| 42 1<br>A7 | 2 3       | 3  4<br> E | 12<br>37 | 13  | 3                | 42<br>A[ |                  | 5   · | 4 |    |    |                  | 4<br>B        | 2<br>D  | B  | 4 | 42<br>BS | 8      | 3   | 4 | 42<br>AF | 8  | 5                | 4<br>B           | 2 9<br>F   | 3             | 5 |    |     |                  |                  |     |    |    |                  |   |     |     |      |    |   |    |     |                  |          | ł    | j    |           |    |      |   | 42<br>A3         | 2 7 |   | 42<br>B   |      | 3   |    |     |                     |           |   |     |    | ł  |     |      |     |          |    |    |     |    |   |
|            | 1         | 1          |          |     |                  | 90       | 5                | 5     | 4 |    |    | T                | 9             | E       | 6  | 4 |          | T      | T   |   |          |    | T                | T                | T          | T             |   |    |     | t                | T                | 1   |    | -  |                  | T | T   | T   | T    | 1  |   |    |     | ſ                |          | T    | T    | T         | 1  |      |   | Γ                | T   | T | T         | T    | T   | T  | ſ   | T                   | T         | • | •   | ŀ  | 1  | •   | •    | •   | •        | •  | •  | •   | •  | • |
| +          | +         | +          |          | -   | -                | ŀ        | ł                | +     | 1 | -  | -  | ŀ                | $\uparrow$    |         |    |   | ŀ        | $\mid$ | +   |   | -        |    |                  | $\left  \right $ |            | $\dagger$     | - | -  |     |                  | +                | 1   |    |    |                  | ŀ | -   | t   | t    |    |   |    |     | $\left  \right $ |          | +    | t    | +         | 1  | 1    |   | $\left  \right $ | ╞   | ł | t         |      | 1   | ł  | +   | $\dagger$           | $\dagger$ | · | •   | .  | +  | ·   | •    | •   | •        | •  | +  | •†  | •  | • |
| +          | +         | 1          | -        |     | -                | AI       |                  | 1     | 3 | -  |    |                  | ╈             | +       | 1  | ~ | B        | e      | 5   | 3 | -        |    |                  | t                | ╈          | +             |   | -  | -   | $\vdash$         | $\left  \right $ | +   |    |    |                  | ŀ | t   | t   | t    |    | - | -  | -   | $\vdash$         | t        | t    | t    | $\dagger$ | +  | -    | - | t                | +   | t | t         | +    | +   | t  | +   | ┢                   | t         | • | •   | •  |    | 4   | •    | •   | •        | •  | •  | •   | z  | • |
| +          | $\dagger$ | +          |          |     |                  | A        |                  | •     | 3 | -  |    | -                | в             | c       | 6  | 3 | ╞        | T      | t   | 1 | -        |    |                  | ł                | $\uparrow$ | +             | - |    |     |                  |                  | 1   | -  |    |                  | - | 1   | ł   | +    | 1  | - |    |     |                  | -        | t    |      | +         | +  |      |   |                  | ╞   |   | $\dagger$ |      |     |    | t   | +                   | ╉         | • | •   | •  | 1  | 1   | •    | •   | ŀ        | •  | +  | •   | z  | • |
| +          | +         | +          | -        | _   | $\left  \right $ | 48       | ;                | ,     | 3 | -  | -  | $\left  \right $ | 5             | E       | 8  | 3 | -        | ┢      | +   | + | -        | _  | $\left  \right $ | +                | ╉          | +             | + | -  | -   | $\left  \right $ | ł                | ╉   |    |    | ╞                | - | +   | +   | +    | +  | - |    |     | $\left  \right $ | -        | +    | +    | +         | +  | +    |   |                  | ł   | t | t         |      |     | -  | +   | ╈                   | ╉         |   | •   |    | (  | 5   | •    | •   | •        |    | 1. | •   | z  | с |
|            |           |            |          |     |                  |          |                  |       |   |    |    |                  |               |         |    |   |          |        |     |   |          |    |                  |                  |            |               |   |    |     |                  |                  |     |    |    |                  |   |     |     |      |    |   |    |     |                  |          |      |      |           |    |      |   |                  |     |   |           |      |     |    |     |                     |           |   |     |    |    |     |      |     |          |    |    |     |    |   |
| 39 2<br>07 | 24 3      | 3 8        | 39<br>17 | 25  | 3                | 89<br>00 | 91               | 8     | 4 |    |    |                  | 8             | 92<br>D | 20 | 4 | 89<br>19 | 92     | 0   | 4 | 89<br>0F | 20 | 5                | 8                | 92<br>F    | 1             | 5 |    |     |                  |                  |     |    |    |                  |   |     |     |      |    |   |    |     |                  |          |      |      |           |    |      |   | 89<br>03         | 19  | 3 | 89<br>13  | 3 22 | 2 3 |    |     |                     |           | • | •   | •  | 1  | ۷   | •    | •   | •        | •  | •  | •   | z  | 0 |
|            | ļ         |            |          |     |                  |          |                  |       |   |    |    |                  |               |         |    |   |          |        |     |   |          |    |                  |                  |            |               |   |    |     |                  |                  |     |    |    |                  |   |     |     |      |    |   |    |     |                  |          |      |      |           |    |      |   |                  |     |   |           |      |     | 54 |     | 7 3<br>  <br>  <br> | 3         | • | •   | ŀ  | 1  | ·   | •    | •   | •        | •  |    | •   | •  | • |
|            |           | T          |          |     |                  | T        | T                | T     |   | -  |    |                  |               | 1       |    |   |          |        | T   |   |          |    |                  | T                |            | T             |   |    |     |                  | T                |     |    |    |                  |   |     | ł   | T    |    |   |    |     |                  | ſ        | -    | T    | +         |    |      |   |                  |     |   | t         |      |     | 44 | 4 9 | 93                  | 3         | • | •   | •  |    | •   | •    | •   | •        | •  | •  | •   | •  | • |
| -          | -         | +          | -        | _   |                  | -        | $\left  \right $ | +     | - | _  | -  | -                | +             | +       | -  |   | -        | ╞      | +   | + | _        |    |                  | ╞                | -          | +             | 4 | _  |     |                  | +                | +   | -  |    | -                | - | -   | +   | +    | +  | - | _  |     | L                | ŀ        | +    | +    | +         | -  | _    |   | -                | -   | - | +         | +    | +   | ŀ  | 2   | ×7<br>              | 1         |   |     |    | -  | +   | •    | •   |          |    |    | +   |    | - |
| <br>)7 1   | 0 2       | 2 1        | 17       | 11  | 2                | 0r       |                  | +     | 3 | -  | -  | ┝                | $\frac{1}{1}$ |         | 6  | 3 | 10       | 9 6    | ;   | 3 | OF       | 6  | 4                | 1                | F 7        | ,             | 4 | -  | -   | ┝                | ╀                | +   | -  |    | -                | + | +   | +   | +    | +  |   |    | _   | $\vdash$         | $\vdash$ | +    | +    | +         | +  | +    | - | 03               | 5   | 2 | 13        | 3 8  | 2   | +  | +   | +                   | +         | - | •   | -  | 1  | -   |      |     | <u> </u> | •  | +  | +   | -+ | • |
| - į        | 2 3       |            |          |     | J                |          |                  |       |   |    |    |                  | Ā             | 2       | 8  | 4 | 42       | 2 8    |     | 4 | 42       |    | 5                | 4                | 2 9        | 1             | 1 |    |     |                  |                  |     |    |    |                  |   |     |     |      |    |   |    |     |                  |          |      |      |           |    |      |   |                  | 7   | 1 |           |      | 1   |    |     |                     |           |   |     |    |    |     |      |     |          |    |    |     | -  |   |
| //         | +         |            | -        |     | ╞                | 0        | 1                | +     | + | -  | -  |                  | f             | D       | +  |   | 19       | 1      | +   | + | 0F       |    | -                | 1                |            | $\frac{1}{1}$ | + | _  |     |                  | +                | +   |    | -  | $\left  \right $ | - | -   | F   | 4 9  | 5  | 3 | -  |     | -                | $\vdash$ | +    | +    | +         |    |      |   | 03               |     |   |           | 5    | ╞   | ╞  | +   | +                   | ╀         | • | •   | •  | +  | •   | •    | •   | •        | .  | .  | •   | •  | • |
|            |           |            |          |     |                  |          |                  |       |   | _  |    |                  |               |         |    | _ |          |        |     |   |          |    |                  |                  |            |               |   |    |     |                  |                  |     |    |    |                  |   |     |     |      |    |   |    |     |                  |          |      |      |           |    |      |   |                  |     |   |           |      |     |    |     |                     |           | _ |     |    |    | +   |      |     |          |    |    |     |    |   |
|            |           |            |          | •   |                  |          |                  |       |   |    |    |                  |               |         |    |   |          |        |     |   |          |    |                  |                  |            |               |   |    |     |                  |                  |     |    |    |                  |   |     |     | 14 9 | 5  | 2 |    |     |                  |          |      |      |           |    |      |   |                  |     |   |           |      |     |    |     |                     |           | • | •   | •  |    | •   | •    | •   | •        | •  |    | •   | •  | • |
| +          |           | 1          |          |     |                  | t        | t                | 1     |   |    |    |                  | t             | †       |    |   | ŀ        | t      | t   |   |          |    |                  | t                | t          | +             | 1 | -  |     | t                | t                | t   |    |    | ŀ                | Ī | t   | 6   | 2 :  | 5  | 3 | -  |     | F                | t        | t    | t    | +         | 1  |      | - | t                | T   | ŀ | t         | t    | ł   | t  | t   | t                   | ╀         | • | •   | •  | t  | •   | •    | •   | •        | •  | •  | •   | •  | • |
|            |           |            | _        |     |                  |          |                  |       |   |    |    |                  |               |         |    | _ |          |        |     |   |          |    |                  |                  |            |               |   |    |     |                  |                  |     |    |    |                  |   |     |     |      |    |   |    |     |                  |          |      |      |           |    |      |   |                  |     |   |           |      |     |    |     |                     |           |   |     |    |    |     |      |     |          |    |    |     |    |   |
|            |           |            |          |     |                  |          |                  |       |   |    |    |                  |               |         |    |   |          |        |     |   |          |    |                  |                  |            |               |   |    |     |                  |                  |     |    |    |                  |   |     | 4   | 8    | 4  | 1 |    |     |                  |          |      |      |           |    |      |   |                  |     |   |           |      |     |    |     |                     |           | • | •   | •  |    | •   | •    | •   | •        | •  | •  |     | •  | • |
|            |           |            |          |     |                  |          |                  |       |   |    |    |                  |               |         |    |   |          |        |     |   |          |    |                  |                  |            |               |   |    |     |                  |                  |     |    |    |                  |   |     | 4   | 2 (  | 5  | 2 |    |     |                  |          |      |      |           |    |      |   |                  |     |   |           |      |     |    |     |                     |           | • | •   | •  |    | •   | •    | •   | •        | •  | •  | •   | •  | • |

## Appendix 11. Machine instructions

•

|        | 1  |  | T  |    |   |    |    |   |    |     |      |     | A | ddi  | ress | sing | , m | ode | e  |            |    |     |    |      |      |    |             |
|--------|--|--|----|----|---|----|----|---|----|-----|------|-----|---|------|------|------|-----|-----|----|------------|----|-----|----|------|------|----|-------------|
| Symbol | Function   | Details  | T  | IM | Р | 11 | MN | 1 |    | A   | Τ    | DIF |   |      | R,b  | 1    |     |     |    | R,Y        | (  | DIR | )] | (DIF | 1,X) | ([ | DIR),       |
| PHD    | M(S)←DPR <sub>H</sub><br>S←S−1<br>M(S)←DPR <sub>L</sub><br>S←S−1   | Saves the contents of the direct page register into the stack                  | ор | n  | # | ор | n  | # | ор | n # | e op | n   | # | op I | n #  | : of | n   | #   | ор | n #        | or | ) n | #  | op n | #    | op | n           |
| PHG    | M(S)←PG<br>S←S−1   | Saves the contents of the program bank register into the stack                 | ŀ  | T  |   |    |    |   | 1  | t   | 1    | T   |   |      | 1    |      |     |     |    |            |    |     | 1  | 1    | T    |    |             |
| РНР    | M(S)←PS <sub>H</sub><br>S←S-1<br>M(S)←PS <sub>L</sub><br>S←S-1   | Saves the contents of the program status register into the stack               |    |    |   |    |    |   |    |     |      |     |   |      |      |      |     |     |    |            |    |     |    |      |      |    |             |
| РНТ    | M(S)←DT<br>S←S−1   | Saves the contents of the data bank register into the stack                    |    |    |   |    |    |   |    |     | T    |     |   |      |      |      |     |     |    |            |    |     | 1  |      |      |    |             |
| РНХ    |  | Saves the contents of the index register X into the stack                      |    |    |   |    |    |   |    |     |      |     |   |      |      |      |     |     |    |            |    |     |    |      |      |    |             |
| РНҮ    |  | Saves the contents of the index register Y into the stack $\label{eq:saves}$ ) |    |    |   |    |    |   |    |     |      |     |   |      |      |      |     |     |    |            |    |     |    |      |      |    |             |
| PLA    | $\begin{array}{l} m=0 \\ S \leftarrow S+1 \\ A_{L} \leftarrow M(S) \\ S \leftarrow S+1 \\ A_{H} \leftarrow M(S) \\ m=1 \\ S \leftarrow S+1 \\ A_{L} \leftarrow M(S) \end{array}$ | Restores the contents of the stack on the accumulator A                        |    |    |   |    |    |   |    |     |      |     |   |      |      |      |     |     |    |            |    |     |    |      |      |    |             |
| PLB    | $\begin{array}{l} m=0 \\ S \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$  | Restores the contents of the stack on the accumulator B                        |    |    |   |    |    |   |    |     |      |     |   |      |      |      |     |     |    |            |    |     |    |      |      |    |             |
| PLD    | S←S+1<br>DPRL←M(S)<br>S←S+1<br>DPRH←M(S)   | Restores the contents of the stack on the direct page reg-<br>ister            |    |    |   |    |    |   |    |     |      |     |   |      |      |      |     |     |    |            |    |     |    |      |      |    |             |
| PLP    | S←S+1<br>PSL←M(S)<br>S←S+1<br>PSH←M(S)   | Restores the contents of the stack on the processor status register            |    |    |   |    |    |   |    |     |      |     |   |      |      |      |     |     |    |            |    |     |    |      |      |    |             |
| PLT    | S←S+1<br>DT←M(S)   | Restores the contents of the stack on the data bank reg-<br>ister              |    |    |   |    |    | T | T  |     | T    |     |   |      | 1    |      |     |     |    | $\uparrow$ |    |     | 1  | 1    |      |    | $ \uparrow$ |
| PLX    | $\begin{array}{l} x=0\\ S\leftarrow S+1\\ X_{L}\leftarrow M(S)\\ S\leftarrow S+1\\ X_{H}\leftarrow M(S)\\ x=1 \end{array}$   | Restores the contents of the stack on the index register X                     |    |    |   |    |    |   |    |     |      |     |   |      |      |      |     |     |    |            |    |     |    |      |      |    |             |
|        | S←S+1<br>XL←M(S)   |  |    |    |   |    |    |   |    |     |      |     |   |      |      |      |     |     |    |            |    |     |    |      |      |    |             |

| <u> </u> |     |             |               |     |      |   |    |    | _ |    |    |   | - |   |     |   |     | _  |     | - |   |     |    |    | -  | _ | Ad | dre | ess | sin |    | ma | bd | e |    |      |    | _  |   |   |   |    |   |    |     |   |   |    |     |   |   |   |   |     |    |   |   | -   |   | <b>–</b> |     | Pro | ce | ss | or   | sta  | tus | re | gis | ste | er. | _ |
|----------|-----|-------------|---------------|-----|------|---|----|----|---|----|----|---|---|---|-----|---|-----|----|-----|---|---|-----|----|----|----|---|----|-----|-----|-----|----|----|----|---|----|------|----|----|---|---|---|----|---|----|-----|---|---|----|-----|---|---|---|---|-----|----|---|---|-----|---|----------|-----|-----|----|----|------|--|-----|----|-----|-----|-----|---|
|          | DIF | <b>a</b> )] | L(I           | DIF | R).Y | Ţ | AF | 35 | Т | AF | 3S | b | A | B | s.) | x | A   | BS | 5.Y | Т | A | BL. |    | AI | 3L |   | -  |     |     |     | _  | _  | _  | - | BS | ; X) | Г  | ST | к | Τ | R | EL | Т | DI | R,b | R | A | BS | b,R | Т | s | R | Т | (SI | R) | Y | F | 3LF | < | 10       |     |     |    |    |      |  |     |    | 2   |     |     | 0 |
| _        | n   |             | _             |     |      | _ |    |    |   | _  |    |   |   |   |     |   | _   |    |     |   |   |     |    |    |    |   |    |     |     |     |    |    |    |   |    |      |    |    |   |   |   |    | _ |    |     | _ | _ |    | _   | _ | _ |   |   |     |    |   |   |     |   |          | 1P  | _   | +  | -+ |      | <u>}                                    </u> | +   | +  |     | -+- |     | _ |
| \$       |     |             | <sup>op</sup> |     |      |   |    |    |   |    |    | 1 |   |   |     |   | op. |    |     |   |   |     | 11 | °P |    |   |    |     |     |     | ~~ |    |    | ~ |    |      | 08 |    |   |   |   |    |   |    |     |   |   |    |     |   |   |   |   | op  |    | 1 | Ψ |     | - | •        | -   | -   | +  | •  | •    | •  | •   | +  | +-  |     | •   | • |
|          | +   |             | -             |     | t    | ľ | T  |    | T | 1  |    |   |   | 1 |     |   |     |    |     | T |   |     | -  |    | -  |   |    |     | t   | t   |    |    |    | - |    | 1-   | 4E | 3  | 1 | t | 1 |    |   |    | -   |   |   | t  |     |   | 1 | 1 | 1 |     |    | 1 |   |     | - | •        | •   | 1   | •  | •  | •    | •  | •   |    | 1.  | •   | •   | • |
|          |     |             |               |     |      |   |    |    |   |    |    |   |   |   |     |   |     |    |     |   |   |     |    |    |    |   |    |     |     |     |    |    |    |   |    |      | 08 | 4  | 1 |   |   |    |   |    |     |   |   |    |     |   |   |   |   |     |    |   |   |     |   | •        | •   | 1   | •  | •  | •    | •  | •   | ŀ  | 1.  |     | •   | • |
|          |     |             |               |     |      | T | T  | 1  | Ť |    |    |   |   |   | T   |   |     |    |     | T |   |     |    |    |    |   |    |     | Ì   | t   |    |    |    |   |    |      | 8E | 3  | 1 | T | T |    |   |    |     |   | ſ | Ī  |     | Ť | T | 1 | 1 |     |    | 1 |   |     |   | •        | •   | ŀ   | •  | •  | •    | •  | •   | •  | ŀ   | •   | •   | • |
|          |     |             |               |     |      |   |    |    |   |    |    |   |   |   |     |   |     |    |     |   |   |     |    |    |    |   |    |     |     |     |    |    |    |   |    |      | Dł | 4  | 1 |   |   |    |   |    |     |   |   |    |     |   |   |   |   |     |    |   |   |     |   | •        | •   |     |    | •  | •    | •  | •   | •  | •   | •   | •   | • |
|          |     |             |               |     |      |   |    |    |   |    |    |   |   |   |     |   |     |    |     |   |   |     |    |    |    |   |    |     |     |     |    |    |    |   |    |      | 5A | 4  | 1 |   |   |    |   |    |     |   |   |    |     |   |   |   |   |     |    |   |   |     |   | •        | •   |     |    | •  | •    | •  | •   | •  | •   |     | •   | • |
|          |     |             |               |     |      |   |    |    |   |    |    |   |   |   |     |   | ~   |    |     |   | , |     |    |    |    |   |    |     |     |     |    |    |    |   |    |      | 68 | 5  | 1 |   |   |    | , |    |     |   |   |    |     |   |   |   |   |     |    |   |   |     |   | •        | •   |     |    | N  | •    | •  | •   | •  | •   |     | z   | • |
|          |     |             |               |     |      |   |    |    |   |    |    |   |   |   |     |   |     |    |     |   |   |     |    |    |    |   |    |     |     |     |    |    |    |   |    |      | 42 | 7  | 2 |   |   |    |   |    |     |   |   |    |     |   |   |   |   |     |    |   |   |     |   | •        | •   |     |    | N  | •    | •  | •   | •  | •   |     | Z   | • |
|          |     |             |               |     |      |   |    |    |   |    |    |   |   |   |     |   |     |    |     |   |   |     |    |    |    |   |    |     |     |     |    |    |    |   |    |      | 2B | 5  | 1 |   |   |    |   |    |     |   |   |    |     |   |   |   |   |     |    |   |   |     |   | •        | •   |     |    | •  | •    | •  | •   | •  |     |     | •   | • |
|          |     |             |               |     |      |   |    |    |   |    |    |   |   |   |     |   |     |    |     |   |   |     |    |    |    |   |    |     |     |     |    |    |    |   |    |      | 28 |    |   |   |   |    |   |    |     |   |   |    |     |   |   |   |   |     |    |   |   |     |   | V        | alu |     |    | -1 | 1 17 | n si   | ac  |    |     | ~   |     |   |
|          |     | _           |               |     |      |   |    |    |   |    |    |   |   |   |     |   |     |    |     |   |   |     |    |    | -  |   |    |     |     |     |    |    |    |   |    |      | AE |    |   |   |   |    |   |    |     |   |   |    |     |   |   |   |   |     |    |   |   |     |   |          | •   |     | 1  |    | •    | •  | •   |    |     |     |     | • |
|          |     |             |               |     |      |   |    |    |   |    |    |   |   |   |     |   |     |    |     |   |   |     |    |    |    |   |    |     |     |     |    |    |    |   |    |      | FA | 5  | 1 |   |   |    |   |    |     |   |   |    |     |   |   |   |   |     |    |   |   |     |   | •        | •   |     |    | N  | •    | •  | •   | •  | •   |     | z   | • |

|                   |  |  | L  |    |   |          |     |     |      |     | -    |            | A | dd | res        | sing | g m             | od | e  |     |     |      |       |   | _   |                     |   |
|-------------------|--|--|----|----|---|----------|-----|-----|------|-----|------|------------|---|----|------------|------|-----------------|----|----|-----|-----|------|-------|---|-----|---------------------|---|
| Symbol            | Function   | Details  | -  | MF | - |          | им  |     | 4    |     | +-   | DI         |   |    | R,b        | -    | _               | -  | -  | IR, | -   | _    | <br>+ | - |     | (DIF                | - |
| PLY               |  | Restores the contents of the stack on the index register Y   | op | n  | # | ор       | n ‡ | ‡ 0 | ip r | n # | t of | n          | # | op | <u>n</u> ‡ | t of | <u>,</u>        | #  | op | n   | # 1 | op I |       | n | # 0 | op n                | # |
| PSH<br>(Note 6)   | M(S)←A, B, X…  | Saves the registers among accumulator, index register,<br>direct page register, data bank register, program bank<br>register, or processor status register, specified by the bit<br>pattern of the second byte of the instruction into the stack |    |    |   |          |     |     |      |     |      |            |   |    |            |      |                 |    |    |     |     |      |       |   |     |                     |   |
| PUL<br>(Note 7)   | A, B, X…←M(S)  | Restores the contents of the stack to the registers among accumulator, Index register, direct page register, data bank register, or processor status register, specified by the bit pattern of the second byte of the instruction                |    |    |   |          |     |     |      |     | T    |            |   |    |            |      |                 |    |    |     |     |      |       |   |     |                     |   |
| RLA<br>(Note 13)  | $m=0$ n bit rotate left $ \begin{array}{c} \hline \\ - \hline \\ \hline \\ - \hline \hline \\ - \hline \\ - \hline \hline \\ - \hline \\ - \hline \hline \\ - \hline \hline \\ - \hline \hline \\ - \hline \hline \\ - \hline \hline \\ - \hline \hline \\ - \hline \hline \\ - \hline \hline \\ - \hline \hline \\ - \hline \hline \\ - \hline \hline \\ - \hline \hline \hline \\ - \hline \hline \hline \\ - \hline \hline \hline \\ - \hline \hline \hline \\ - \hline \hline \hline \hline$ | Rotates the contents of the accumulator A, n bits to the left  |    |    |   | 89<br>49 | 6+  | 3   |      |     |      |            |   |    |            |      |                 |    |    |     |     |      |       |   |     |                     |   |
| ROL<br>(Note 1)   | $m=0$ $(-b_{15} b_{0} - C)$ $m=1$ $(-b_{7} b_{0} - C)$   | Links the accumulator or the memory to C flag, and rotates result to the left by 1 bit   |    |    |   |          |     |     | 2 4  | 2 1 |      | 5 7        | 2 |    |            | 36   | 5 7             | 2  |    |     |     |      |       |   |     |                     |   |
| ROR<br>(Note 1)   | $m=0$ $f_{m}=0$ $m=1$ $f_{m}=0$  | Links the accumulator or the memory to C flag, and rotates result to the right by 1 bit  |    |    |   |          |     | 4   |      | 2 1 |      | 5 7        | 2 |    |            | 76   | 5 7             | 2  |    |     |     |      |       |   |     |                     |   |
| RTI               | $\begin{array}{c} S \!$  | Returns from the interruption routine  | 40 | 11 | 1 |          |     |     |      |     |      |            |   |    |            |      |                 |    |    |     |     |      |       |   |     |                     |   |
| RTL               | $\begin{array}{l} S \leftarrow S + 1 \\ PC_L \leftarrow M(S) \\ S \leftarrow S + 1 \\ PC_H \leftarrow M(S) \\ S \leftarrow S + 1 \\ PG \leftarrow M(S) \end{array}$  | Returns from the subroutine The contents of the program bank register are also restored.   | 6B | 8  | 1 |          |     |     |      |     |      |            |   |    |            |      |                 |    |    |     |     |      |       |   |     |                     |   |
| RTS               | S←S+1<br>PC <sub>L</sub> ←M(S)<br>S←S+1<br>PC <sub>H</sub> ←M(S)   | Returns from the subroutine The contents of the program bank register are not restored   | 60 | 5  | 1 |          |     |     |      |     |      |            |   |    |            |      |                 |    |    |     |     |      |       |   |     |                     |   |
| SBC<br>(Note 1,2) | A <sub>CC</sub> , C←A <sub>CC</sub> −M− <del>¯</del> C   | Subtracts the contents of the memory and the borrow from the contents of the accumulator   |    |    |   |          | 2 : |     |      |     |      | 5 4<br>2 6 |   |    |            |      | 5 5<br>2 7<br>5 |    |    |     | -   |      | 1     | 9 | 34  | F1 8<br>12 10<br>F1 | 1 |

|                     |     |    |     | _ | _ | _  |   |   | _ |   |   | _ | _  |   |   |     |   |     |     |                |   |   |    | _ |   | A | dd | res | SSI | ng | g n | 10 | de |   |   | <br>      |               |   | _ |   |    |     |   | _ |   |    |     |   |     | -   |     |     |                  |    |   |   | _      | T |    |     |     |     |      |      |     | us i               |    |    |   |     |
|---------------------|-----|----|-----|---|---|----|---|---|---|---|---|---|----|---|---|-----|---|-----|-----|----------------|---|---|----|---|---|---|----|-----|-----|----|-----|----|----|---|---|-----------|---------------|---|---|---|----|-----|---|---|---|----|-----|---|-----|-----|-----|-----|------------------|----|---|---|--------|---|----|-----|-----|-----|------|------|-----|--------------------|----|----|---|-----|
|                     |     |    |     |   |   |    | B |   |   |   |   |   | A  |   |   |     |   |     |     |                |   |   |    |   |   |   |    |     |     |    |     |    |    |   |   | 5         |               |   |   |   | EL |     |   |   |   |    | BS, |   |     | s   |     |     | SF               |    |   |   |        |   | 0  | 9   | _   |     |      |      |     | 4                  | -  |    | + | _   |
| op r                | 1 # | or | p r | 1 | # | ор | n | # | 0 | p | 1 | # | ор | n | # | ŧ o | p | n   | #   | ор             | n | # | op | r | 1 | ‡ | οp | n   | #   | op | n   | 1  | ‡  | р | n |           |               |   |   | n | 1  | ‡ ( | p | n | # | ор | n   | # | i o | p r | 1 ‡ | ‡ 0 | p r              | 1# | 1 | p | י<br>1 | ‡ | l  | PL  |     | N   | V    | n    | n   | x                  | D  | T  | z | : 0 |
|                     |     |    |     |   |   |    |   |   |   |   |   |   |    |   |   |     |   |     |     |                |   |   |    |   |   |   |    |     |     |    |     |    |    |   |   | 74        | 5             | 1 |   |   |    |     |   |   |   |    |     |   |     |     |     |     |                  |    |   |   |        |   | •  | •   | •   | N   | •    | •    |     | •                  | •  | •  | z |     |
|                     |     |    |     |   |   |    |   |   |   |   |   |   | _  |   |   |     |   |     |     |                |   |   |    |   |   |   |    |     |     |    |     |    |    |   |   | 21<br>21  | 12<br>+<br>1+ | 2 |   |   |    |     |   |   |   |    |     |   |     |     |     |     |                  |    |   |   |        |   | •  | •   | •   | •   | •    | •    | •   | •                  | •  | •  | • | •   |
|                     |     |    |     |   |   |    |   |   |   |   |   |   |    |   |   |     |   |     |     |                |   |   |    |   |   |   |    |     |     |    |     |    |    |   |   | SB<br>311 | 14<br>+<br>+4 | 2 |   |   |    |     |   |   |   |    |     |   |     |     |     |     |                  |    |   |   |        |   | It | be  | cor | me  | s ı  | ts   | va  | nte<br>ilue<br>har | э. | An |   |     |
|                     |     |    |     |   |   |    |   |   |   |   |   |   |    |   |   |     |   |     |     |                |   |   |    |   |   |   |    |     |     |    |     |    |    |   |   |           |               |   |   |   |    |     |   |   |   |    |     |   |     |     |     |     |                  |    |   |   |        |   | •  | •   | •   | •   | •    | •    | •   | •                  | •  | •  | • |     |
|                     |     |    |     |   |   | 2E | 7 | 3 |   |   |   |   | 3E | 8 | 3 |     |   |     |     |                |   |   |    |   |   |   |    |     |     |    |     |    |    |   |   |           |               |   |   |   |    |     |   |   |   |    |     |   |     |     |     |     |                  |    |   |   |        |   | •  | •   | •   | N   | •    |      | •   | •                  | •  | •  | Z | c   |
|                     |     |    |     |   |   | 6E | 7 | 3 |   |   |   |   | 7E | 8 | 3 | 5   |   |     |     |                |   |   |    |   |   |   |    |     |     |    |     |    |    |   |   |           |               |   |   |   |    |     |   |   |   |    |     |   |     |     |     |     |                  |    |   |   |        |   | •  | •   | •   | N   | •    | •    | •   | •                  | •  | •  | z | C   |
|                     |     |    |     |   |   |    |   |   |   |   |   |   |    |   |   |     |   |     |     |                |   |   |    |   |   |   |    |     |     |    |     |    |    |   |   |           |               |   |   |   |    |     |   |   |   |    |     |   |     |     |     |     |                  |    |   |   |        |   | Va | lue |     | ave | id i | I. s | sta | lick               |    |    |   | 1   |
|                     |     |    |     |   |   |    |   |   |   |   |   |   |    |   |   |     |   |     |     |                |   |   |    |   |   |   |    |     |     |    |     |    |    |   |   |           |               |   |   |   |    |     |   |   |   |    |     |   |     |     |     |     |                  |    |   |   |        |   |    |     |     |     |      |      |     | •                  |    |    |   |     |
|                     |     |    |     |   |   |    |   |   |   |   |   |   |    |   |   |     |   |     |     |                |   |   |    |   |   |   |    |     |     |    |     |    |    |   |   |           |               |   |   | - |    |     |   |   |   |    |     |   |     |     |     |     |                  |    |   |   |        |   | •  |     |     |     | •    |      |     |                    |    | •  |   |     |
| E7 1<br>42 1:<br>E7 |     | 1  |     |   |   | J  |   |   | 1 |   |   |   |    |   |   | 1   |   | - 1 | - 1 | EF<br>42<br>EF |   |   | L  |   |   |   |    |     |     |    |     |    |    |   |   |           |               |   |   |   |    |     |   |   |   |    |     |   |     |     |     |     | 3 8<br>2 10<br>3 |    |   |   |        |   | ·  | •   | •   | N   | v    | •    |     | •                  | •  | •  | Z | C   |

|                 |                   |   |                     |     |     |     |   |    |   |     |      |            | Ado | dres | sin | ıg ı | moc        | le   |     |   |    |       |      |        |     |     |     |
|-----------------|-------------------|---|---------------------|-----|-----|-----|---|----|---|-----|------|------------|-----|------|-----|------|------------|------|-----|---|----|-------|------|--------|-----|-----|-----|
| Symbol          | Function          | Details   | IN                  | 1P  |     | IM  | м |    | Α |     | D    | IR         | C   | IR,  | 5   | DI   | R,X        | 1    | DIR | Y | (D | IR)   | ([   | DIR,X  | 0 ( | DIR | ),Y |
|                 |                   |   | opr                 | n # | ‡ 0 | ρn  | # | ор | n | # ( | op I | n #        | op  | n    | # 0 | pp   | n #        | t of | n   | # | op | n   ‡ | i op | n      | # 0 | pn  | #   |
| SEB<br>(Note 5) | Mb+1              | Makes the contents of the specified bit in the memory "1"   |                     |     | T   |     |   |    |   |     |      |            | 04  | 8    | 3   |      | T          |      |     |   |    |       |      |        |     |     |     |
| SEC             | C←1               | Makes the contents of the C flag "1"  | 38 2                | 2 1 |     |     |   |    |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     |     |
| SEI             | 1⊷1               | Makes the contents of the I flag "1"  | 78 2                | 2 1 |     |     |   |    |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      | ·      |     |     |     |
| SEM             | m⊷1               | Makes the contents of the m flag "1"  | F8 2                | 2 1 |     | Ţ   |   |    |   |     |      |            |     | Π    |     |      |            |      |     |   |    | Τ     |      |        |     |     |     |
| SEP             | PSb←1             | Set the specified bit of the processor status register's lower byte $(\mbox{PS}_{\mbox{L}})$ to "1" |                     |     | E   | 2 3 | 2 | 1  |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     |     |
| STA<br>(Note 1) | M←A <sub>CC</sub> | Stores the contents of the accumulator into the memory  |                     |     |     |     |   |    |   |     |      | 4 2<br>5 3 |     |      | 4   |      | 5 2<br>7 3 |      |     |   |    |       |      | 7<br>9 |     | 29  | 1   |
| STP             |                   | Stops the oscillation of the oscillator   | DB 3                | 3 1 | T   |     | 1 |    |   |     | 1    |            |     | Π    | 1   | 1    |            | 1    |     |   | 1  |       |      |        | ╈   | t   |     |
| STX             | мх                | Stores the contents of the index register X into the memory   | $\uparrow \uparrow$ | 1   | 1   |     | T |    |   | 1   | 36   | 4 2        | T   | H    | 1   | 1    | 1          | 96   | 5 5 | 2 | -  |       | T    |        | 1   | 1   |     |
| STY             | M←Y               | Stores the contents of the index register Y into the memory   | $\square$           |     | T   |     | T |    |   | 1   | 34   | 4 2        | 1   | Π    | 5   | 94   | 5 2        | 2    |     |   |    | T     | T    |        | 1   | T   |     |
| TAD             | DPR←A             | Transmits the contents of the accumulator A to the direct page register.                            | 5B 2                | 2 1 | T   |     | T |    |   |     | T    |            |     |      |     |      |            | T    |     |   |    |       |      | Π      |     | T   |     |
| TAS             | S←A               | Transmits the contents of the accumulator A to the stack pointer.                                   | 1B 2                | 2 1 | i   | T   |   | t  |   | T   | T    |            | T   |      |     | 1    |            | t    |     |   | 1  |       | T    |        | T   | T   |     |
| ТАХ             | X←A               | Transmits the contents of the accumulator A to the index register X.                                | + + +               | 2 1 | T   |     | T |    |   |     |      |            | ľ   |      |     | 1    |            | T    |     |   |    |       |      |        |     | T   |     |
| TAY             | Y←A               | Transmits the contents of the accumulator A to the index register Y                                 | A8 2                | 2 1 | 1   |     |   |    |   |     | T    |            |     |      |     |      |            |      |     |   | T  |       |      | Π      |     |     |     |
| TBD             | DPR←B             | Transmits the contents of the accumulator B to the direct page register                             | 42<br>5B            | 4 2 | 2   |     |   |    |   |     |      |            |     |      |     | I    |            |      |     |   | T  |       |      |        |     | T   |     |
| TBS             | S←B               | Transmits the contents of the accumulator B to the stack pointer                                    | 42 4<br>1B          | 4 2 | 2   |     |   |    |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     |     |
| твх             | Х←В               | Transmits the contents of the accumulator B to the index register X                                 | 42<br>AA            | 4 2 | 2   |     |   |    |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     |     |
| TBY             | Ү⊷В               | Transmits the contents of the accumulator B to the index register Y                                 | 42<br>A8            | 4 2 | 2   |     |   |    |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     |     |
| TDA             | A←DPR             | Transmits the contents of the direct page register to the accumulator A                             | 7B 2                | 2 1 | 1   |     |   |    |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     |     |
| TDB             | B⊷DPR             | Transmits the contents of the direct page register to the accumulator B                             | 42<br>7B            | 4 2 | 2   |     |   |    |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     |     |
| TSA             | A←S               | Transmits the contents of the stack pointer to the accumulator A                                    | 3B 3                | 2 1 | 1   |     |   |    |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     |     |
| TSB             | B⊷S               | Transmits the contents of the stack pointer to the accumu-<br>lator B                               | 42<br>3B            | 4 2 | 2   |     |   |    |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     |     |
| тѕх             | x⊷s               | Transmits the contents of the stack pointer to the index register X                                 | BA 2                | 2 1 | 1   |     |   |    |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     |     |
| ТХА             | A⊷X               | Transmits the contents of the index register X to the accumulator A                                 | 8A :                | 2 1 | 1   |     |   |    |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     |     |
| тхв             | B←X               | Transmits the contents of the index register ${\sf X}$ to the accumulator ${\sf B}$                 | 42<br>8A            | 4 2 | 2   |     |   |    |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     |     |
| тхѕ             | S←X               | Transmits the contents of the index register X to the stack pointer.                                | 9A :                | 2 1 | 1   |     |   |    |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     |     |
| тхү             | Y←X               | Transmits the contents of the index register X to the index register Y                              | 9B                  | 2   | 1   |     |   |    |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     |     |
| ΤΥΑ             | A⊷Y               | Transmits the contents of the index register Y to the accumulator A                                 | 98                  | 2   | 1   |     |   |    |   | Ī   |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     |     |
| түв             | B←Y               | Transmits the contents of the index register Y to the accu-<br>mulator B                            | 42<br>98            | 4   | 2   |     |   |    |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     |     |
| түх             | X⊷Y               | Transmits the contents of the index register $\mathbf{\dot{Y}}$ to the index register $\mathbf{X}$  | BB                  | 2   | 1   |     |   |    |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     |     |
| WIT             |                   | Stops the internal clock  | СВ                  | 3   | 1   |     |   |    |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     | L   |
| ХАВ             | A≒B               | Exchanges the contents of the accumulator A and the con-<br>tents of the accumulator B              | 89<br>28            | 6   | 2   |     |   |    |   |     |      |            |     |      |     |      |            |      |     |   |    |       |      |        |     |     |     |

|                  | _         | -            |         |     |              | -        |    |   |          |                  | _    | - |          |   |   |   |   |   |   | -        | -   |           |    |          |   | _ | Δ,        | dd | re | se |                  | <u> </u> |   | bc  | e  |   |   |                   |   | _  |   |                  | _ |    |   |    |     |                  |              |    |          |          |   |                  |       |   | -        | -  |    |    | -       |   | Г |    | Pr | 00 |        | or       | et | atu | 19  | ner er | liet | er.   |    |
|------------------|-----------|--------------|---------|-----|--------------|----------|----|---|----------|------------------|------|---|----------|---|---|---|---|---|---|----------|-----|-----------|----|----------|---|---|-----------|----|----|----|------------------|----------|---|-----|----|---|---|-------------------|---|----|---|------------------|---|----|---|----|-----|------------------|--------------|----|----------|----------|---|------------------|-------|---|----------|----|----|----|---------|---|---|----|----|----|--------|----------|----|-----|-----|--------|------|-------|----|
| L(C              |           | <u>ار</u>    | (D      | (D) | V            | ~        | BS |   | <b>_</b> | BS               | 2 10 | Т |          |   | ~ | Т |   |   | v | Г        | AE  |           | Т  | A        |   |   |           |    |    |    |                  |          |   |     |    |   |   | T                 | s | Th | _ | Г                |   | EL | Т | DI | 0.6 | o,R              | T            | 10 | <u> </u> |          | Т |                  |       | Т | ( )      |    | ,Y |    |         | _ | 1 |    |    |    |        |          |    |     |     |        |      | 1     | Te |
|                  |           |              |         |     |              |          |    |   |          |                  |      |   |          |   |   |   |   |   |   |          |     |           |    |          |   |   |           |    |    |    |                  |          |   |     |    |   |   |                   |   |    |   | 1                |   |    |   |    |     |                  |              |    |          |          |   | S                |       |   |          |    |    |    |         |   |   |    | _  |    | _      |          | +  | _   |     |        | -    | ÷     | +  |
| ор г             | 1#        | ‡ 0          | p       | n i | # (          | p        | n  |   |          |                  |      |   | p        | n | # | 0 | p | n | # | o        | r   | 1         | #] | ор       | n | # | 0         | p  | n  | #  | 0                | ρ        | n | #   | op | r | 1 | ‡ 0               | p | n  | # | op               | r | 1  | # | ор | n   | #                | 0            | хp | n        | #        | 0 | p   1            | n   i | # | p        | n  | #  | ор | n       | # | L | IP | Ľ  |    | Ν      | -        | n  |     | -+  | D      | T    | z     | 0  |
|                  |           |              | ł       |     |              |          |    |   | 00       | 9                | 4    | • |          |   |   |   |   |   |   |          |     |           |    |          |   |   |           |    |    |    |                  |          |   |     |    |   |   |                   |   |    |   |                  |   |    |   |    |     |                  |              |    |          |          | ł |                  |       |   |          |    |    |    |         |   | ŀ |    | •  | •  | •      | ŀ        | •  | •   | •   | ·      | •    | •     | ŀ  |
|                  | T         |              | T       |     |              |          |    |   |          |                  |      | T | 1        |   |   |   |   |   | _ |          | ľ   | T         |    |          | _ | Ĺ | T         | Ī  |    |    | T                | 1        |   |     | Ē  |   | t | İ                 | T |    |   |                  | T | T  |   |    |     |                  | t            |    |          |          | t | T                | T     |   |          |    |    |    |         |   | • | 1. | ۰Ť | •  | •      | •        | •  | •   | •   | •      | •    | •     | 1  |
| -                |           | _            | 4       |     | _            | -        | _  | _ | _        |                  |      | _ |          | _ | _ | + |   |   | _ |          | -   | ļ         | _  | _        |   |   | 1         | 4  | _  |    | Ļ                | 4        | _ | _   | -  | 1 | Ļ | ļ                 | _ |    |   |                  | Ļ | +  | _ | _  | _   | ļ_               | 1            | _  | _        |          | - | 1                | -     | - | _        | _  |    |    | -       |   | ŀ | +- | -  | •  | •      | ŀ        | ŀ  | _   | -+  | •      | 1    | ŀ     | ⊢  |
|                  | +-        | ╉            | +       | -   | +            | +        |    | _ | _        |                  | +    | + |          | - | - | + | + | - | - | ╞        | +   | +         | -  | -        |   | - | ╀         | +  | ~  |    | +                | +        | - | _   | -  | + | ┼ | +                 | + | _  | _ | -                | + | +  | + | -  | -   | -                | ╞            | -  | -        | -        | ╞ | +                | +     | + | -        | _  |    |    | -       | - | • | -  | +  | •  | •      | L        | 1  | _   |     | •      | •    | •<br> | -  |
|                  |           |              |         |     | 1            |          |    |   |          |                  |      |   |          |   | _ |   |   |   |   |          |     |           |    |          |   |   |           |    | _  |    |                  |          |   |     |    |   |   |                   |   |    |   |                  |   |    |   |    |     |                  |              |    |          |          |   |                  |       |   |          |    |    |    |         |   |   |    |    |    |        |          |    | "1  |     |        |      |       |    |
| 87 1             |           | 1            | J       | Ţ   |              | - }      |    |   |          |                  |      |   |          |   |   |   |   |   |   |          |     |           |    | 9F       |   |   |           |    | 1  |    |                  |          |   |     |    | j |   |                   |   |    |   |                  |   | ļ  |   |    |     |                  | Ì            |    |          |          |   |                  | 1     |   |          |    | 2  |    |         |   | • |    | •  | •  | •      | •        | ŀ  | •   | •   | •      | •    | •     | ŀ  |
| 42 1<br>87       | 2 3       | 34           | 21<br>7 | 3   | 3 4          | 12<br>ID | 7  | 4 |          |                  |      | 4 | 12<br>ID | 7 | 4 | 4 | 2 | 7 | 4 | 42<br>8F | 2 8 | 3         | 5  | 42<br>9F | 9 | 5 |           |    |    |    |                  |          |   |     |    |   |   |                   |   |    |   |                  | Į |    |   |    |     |                  |              |    |          |          | 4 | 2<br>3           | 7     | 3 | 12<br>93 | 10 | 3  |    |         |   |   |    |    |    |        | ĺ        |    |     |     |        |      |       |    |
|                  |           | t            | T       |     |              |          |    |   |          | Γ                |      |   |          |   |   |   |   |   |   |          | 1   |           |    |          | ~ |   | T         |    |    |    | T                | 1        |   |     | t  |   | T |                   |   |    |   |                  |   |    | T |    | -   |                  |              |    |          |          | ľ | T                | T     |   |          |    |    |    |         |   | • | •  | •  | •  | •      | •        | 1. | •   | •   | •      | •    | •     | •  |
| 4                |           | 1            | 4       | 4   |              | BE       |    |   |          |                  |      | + | 4        |   | _ | 1 | 4 |   |   |          | -   |           | _  |          |   | - | 1         | -  |    |    |                  | 1        | - |     |    |   | + | 4                 | - | _  |   | L                |   | -  | _ | _  |     |                  | -            | -  | _        |          |   | -                | -     | _ | _        | _  |    |    |         | _ | • | +- |    | •  | •      | <u> </u> |    |     | -+  | •      | •    | •     | ┢  |
| $\left  \right $ | +         | +            | +       | +   | -            | C        | 5  | 3 | _        | $\left  \right $ | -    | + | -        | - | - | + | + |   |   |          | +   | +         | -  | _        |   | - | ╀         | +  | -  |    | $\left  \right $ | +        | _ |     | ┞  | + | + | +                 | + |    | _ | ┞                | + | +  | + | -  |     | -                | ╞            | +  | -        | -        | ╀ | +                | +     | + | +        | -  | _  | -  | -       | L | • | +  | _  | •  | •      | <u> </u> |    |     | -+  | •      | •    | •     | +  |
|                  |           |              |         |     |              |          |    | _ |          |                  |      |   |          | _ |   |   |   |   |   | L        |     |           |    |          |   |   |           |    |    |    |                  |          |   |     |    |   |   |                   |   | _  |   |                  |   |    |   |    |     |                  |              |    |          |          | ļ |                  |       |   |          | _  |    |    |         |   |   |    |    | _  | _      |          |    |     |     | _      |      |       |    |
| ļļ               | +         | +            | +       | +   | -            | +        | -  | _ | _        | -                | 1    | + | +        |   |   | + | + | - |   | -        | -   | +         |    | _        |   |   | +         | -  | _  |    | -                | +        | - |     | -  | ╞ | + | +                 | - | -  |   | -                | - | +  | - |    |     | -                | +            | +  | _        | -        | ╞ | +                | +     | + | -        |    | _  |    | -       | _ | · | +- | -+ | •  | •<br>N | -        | +- | +   | •   | •      | -    | •     | +  |
|                  |           |              |         |     |              |          |    |   |          |                  |      |   |          |   |   |   |   |   | - |          |     |           |    |          |   |   |           |    |    |    |                  |          |   |     |    |   |   |                   |   |    |   |                  |   |    |   |    |     |                  |              |    |          |          |   |                  |       |   |          |    |    |    |         |   |   |    |    |    |        |          | ŀ  |     |     |        |      | z     | L  |
|                  |           |              |         |     |              |          |    |   |          |                  | ł    |   |          |   |   |   |   |   |   |          | ł   |           |    |          |   |   |           |    |    |    |                  |          |   |     |    |   |   |                   |   |    |   |                  |   |    |   |    |     |                  |              |    |          |          |   |                  |       |   |          |    |    |    |         |   | . | 1. | •  | •  | N      | •        | •  | •   | •   | ·      | •    | z     | ŀ  |
|                  |           | T            | 1       | 1   | T            | 1        |    |   |          | t                | T    | t | 1        |   |   | t | 1 |   |   |          | t   | T         |    |          | - | ſ | T         | T  | -  |    | I                | 1        |   |     | ſ  | l | 1 | T                 |   | -  |   |                  | T | T  |   |    |     | 1                | T            | 1  |          |          | T | T                | 1     | 1 | 1        |    |    |    |         |   | • |    | ·  | •  | •      | •        | •  | •   | •   | •      | •    | •     |    |
| +                | +         | +            | +       | +   | +            |          |    | - |          |                  | -    | + | -        | _ | - | + | 1 | - |   |          | t   | +         | -  | -        |   |   | $\dagger$ | +  | -  |    | +                | +        |   |     | ╞  | ┢ | + | +                 | + | -  | - | ┝                | t | +  | + | -  | -   | +                | ╀            | +  | -        | ŀ        | ł | $\dagger$        | +     | + | +        | -  | _  | _  | -       | - |   | +  | •  | •  | •      | •        |    |     | •   | •      | •    | •     |    |
|                  | +         | ┼            | +       | +   | +            | +        | -  | _ | -        | -                | +    | + | -        | - | - | ╞ | + | - |   | -        | +   | +         |    | -        |   | - | +         | +  | -  |    | +                | +        | - |     | ╞  | + | + | ┦                 | + | -  |   | -                |   | +  | + | -  |     | -                | -            | _  | -        | -        |   | ┼                | +     | + | +        | -  | -  |    |         |   | • |    | •  | •  | N      |          |    | •   |     | •      | •    | z     |    |
|                  | +         | +            | +       |     | +            | -        | _  | _ |          |                  | -    | + | -        | - |   | + | + |   |   |          | -   | +         | -  | _        |   |   | +         | +  | -  |    | -                | +        | - |     | -  | 1 | + | $\left\{ \right.$ | + | -  | - | -                | - | +  | + | _  |     | -                | -            | +  | _        | -        | - | +                | +     | + | +        | _  |    | _  | -       | - |   |    | +  | •  | N      |          |    |     | •   | •      | •    | z     |    |
|                  | +         | +            | +       | -   | 4            | -        | _  | _ |          |                  | -    | + |          | _ | - | - | + | - |   |          | -   | +         |    | _        |   |   | ļ         | +  | -  |    |                  | +        |   | -   | -  | - | - | +                 | - | _  |   |                  |   | -  | + | _  |     |                  |              | _  | _        |          |   | -                | -     | 4 | _        |    |    |    |         |   |   |    |    |    |        |          |    |     |     |        | _    |       |    |
|                  |           | -            | 4       | _   |              | +        |    | _ |          |                  |      |   | -        | _ |   |   |   |   |   |          |     |           | _  | _        |   |   | ļ         | -  | _  |    |                  |          | _ |     |    |   |   | -                 |   | -  |   |                  |   | +  | - | _  |     |                  |              | -  |          |          |   |                  | -     | - |          |    | _  |    |         |   |   |    |    |    |        |          |    |     |     |        |      |       |    |
|                  |           |              |         |     |              |          |    |   |          |                  |      |   |          |   |   |   |   |   |   |          |     |           |    |          |   |   |           |    |    |    |                  |          |   |     |    |   |   |                   |   |    |   |                  |   |    |   |    |     |                  |              |    |          |          |   |                  |       |   |          |    |    |    |         |   | • |    |    | •  | N      | •        |    | •   | •   | •      | •    | z     |    |
| 4                | -         | $\downarrow$ | +       | _   | $\downarrow$ | -        | -  |   |          |                  |      | - | _        | _ |   | - | + | _ |   |          | 1   |           | _  | _        |   |   | +         | +  | -  | _  |                  | -        | _ | L., | L  |   | + | _                 |   | _  |   |                  |   |    |   | _  |     |                  | $\downarrow$ | -  |          |          |   | 1                | -     | 4 | -        | _  | _  | _  | _       |   | - |    |    | _  | N      | <u> </u> | +  | -   | -+  | - 1    |      | z     | +  |
|                  |           | $\downarrow$ | 4       | +   |              |          |    |   | _        |                  | ļ    |   |          |   |   |   |   |   |   |          |     |           |    |          |   |   |           |    |    |    |                  |          | _ |     |    |   | - |                   |   |    |   |                  |   |    |   |    |     |                  |              |    |          |          |   | +                |       | 1 |          |    | _  |    |         |   | • |    |    |    | N      |          | ŀ  |     |     | •      |      | z     |    |
|                  |           |              |         |     |              |          |    |   |          |                  |      |   |          |   |   |   |   |   |   |          |     |           |    |          |   |   |           |    |    |    |                  |          |   |     |    |   |   |                   |   |    |   |                  |   |    |   |    |     |                  |              |    |          |          |   |                  |       |   |          |    |    |    |         |   |   | ŀ  |    |    |        | •        |    |     | •   |        |      | z     |    |
|                  |           |              |         |     |              |          |    |   |          |                  |      |   |          |   |   |   |   |   |   |          |     |           | J  |          |   |   |           |    |    |    |                  |          |   |     |    |   |   |                   |   |    |   |                  |   |    |   |    |     |                  |              |    |          |          | ľ |                  |       |   |          |    |    |    |         |   | • |    | •  | •  | N      | •        | •  | •   | ·   | •      | •    | z     | •  |
|                  |           |              | T       |     |              |          |    |   |          |                  |      |   |          |   |   |   |   |   |   |          |     |           |    |          |   |   |           |    |    |    |                  |          |   |     |    |   |   |                   |   |    |   |                  |   | T  |   |    |     |                  | T            |    |          |          | T |                  |       |   |          |    |    |    |         |   | • | •  | ·  | •  | N      | •        | •  | ·   | •   | •      | •    | z     | •  |
| T                |           | t            | T       | 1   | 1            | 1        |    | - |          |                  | T    | Ţ | 1        |   |   | T | 1 |   | _ | ſ        | Ì   | t         | 1  |          | - |   | t         | T  |    |    | t                | 1        |   |     | ſ  |   | t | 1                 |   |    |   |                  |   | t  |   |    |     | T                | t            |    |          |          | t | t                |       | 1 |          |    |    |    |         |   | • | •  | ·  | •  | •      | •        |    | •   | •   | •      | •    | •     | •  |
|                  | $\dagger$ | $\dagger$    | +       | +   |              | 1        |    | _ | -        | -                | +    | + | +        |   | - | ╋ |   |   |   | t        | t   | $\dagger$ | 1  | -        |   |   | 1         | +  |    |    | t                |          |   | -   | ŀ  |   | ╎ | +                 |   |    | - | $\left  \right $ | 1 | +  | 1 | -  |     | -                | ╀            | +  | -        |          | t | +                | ╉     | + | +        | -  |    |    | -       | - | ŀ | +. | ·† | •  | N      | -        | •  | ·†  | •   | •      | •    | z     | •  |
| $\left  \right $ | +         | +            | +       | +   | +            | +        | -  | - | _        | -                | +    | + | +        | - | - | ╎ | + | + |   | ┞        | ┝   | +         | -  |          |   | - | +         | +  | -  |    | +                | +        | - |     | ╞  |   | + | +                 | + |    | _ | ┞                | ┢ | +  | + | -  |     | $\left  \right $ | ╀            | +  | -        | $\vdash$ | + | +                | -     | + | +        | -  | -  |    | -<br> . | - | + | 1. | •  | •  | N      | •        | +  | •   | •   | •      | •    | z     |    |
| $\left  \right $ | +         | +            | +       | +   | +            | -        | _  | - |          |                  | +    | - | +        | - | - | ╞ | + | - |   |          |     | +         | +  | -        |   |   |           | +  | _  | _  |                  | +        | _ | _   |    |   | + | +                 | + | -  |   | -                |   |    | + | -  | -   |                  |              | -  |          | -        |   | +                | +     | + |          | -  |    |    | -       | - | 1 | 1  |    |    |        |          | İ. | 1   |     |        |      | z     | l  |
|                  | +         | +            | +       | +   | +            | +        | _  | _ | L        |                  | Ļ    |   | _        |   | - | + | + |   |   | ┞        | -   | +         | _  | _        |   |   | Ļ         | +  | _  |    | +                | +        | _ | _   | -  | + | + | +                 | - |    |   |                  | + | +  | - |    | -   |                  | +            | +  |          | -        | - | $\left  \right $ | +     | + | -        |    | _  |    | -       |   |   |    | ł  |    |        |          |    |     |     |        |      | z     |    |
|                  |           |              |         |     |              |          |    |   |          |                  |      |   |          |   |   |   |   |   |   |          |     |           |    |          |   |   |           |    |    |    |                  |          |   |     |    |   |   |                   |   |    |   |                  |   |    |   |    |     |                  |              |    |          |          |   |                  |       |   |          |    |    |    |         |   |   |    |    | _  |        |          |    |     |     |        |      |       |    |
| $\square$        | 1         |              | 4       |     |              | 4        |    |   | L        | 1_               |      | _ |          |   |   | 4 |   | _ |   |          | -   | 1         |    |          |   |   | 1         | -  | _  |    |                  | -        | _ |     |    |   |   | 4                 |   | _  |   |                  |   | 1  |   | _  |     |                  | 1            | _  |          |          |   | 1                | 1     | 1 | _        |    |    |    |         |   | • | 1  | 1  |    |        | 1        | 1  | 1   | - 1 |        |      | •     |    |
|                  |           |              |         |     |              |          |    |   |          |                  |      |   |          |   |   |   |   |   |   |          |     |           |    |          |   |   |           |    |    |    |                  |          |   |     |    |   |   |                   |   |    |   |                  |   |    |   |    |     |                  |              |    |          |          |   |                  |       |   |          |    |    |    |         |   | ŀ |    | •  | •  | N      | •        | •  | •   | •   | •      | •    | z     |    |

### Appendix 11. Machine instructions

### Symbols in machine instructions table

| Symbol      | Description  | Symbol                          | Description   |
|-------------|--|---------------------------------|---|
| IMP         | Implied addressing mode                              | $\forall$                       | Exclusive OR  |
| IMM         | Immediate addressing mode                            | -                               | Negation  |
| А           | Accumulator addressing mode                          | ←                               | Movement to the arrow direction   |
| DIR         | Direct addressing mode                               | Acc                             | Accumulator   |
| DIR, b      | Direct bit addressing mode                           | Acch                            | Accumulator's upper 8 bits  |
| DIR, X      | Direct indexed X addressing mode                     | Accl                            | Accumulator's lower 8 bits  |
| DIR, Y      | Direct indexed Y addressing mode                     | А                               | Accumulator A   |
| (DIR)       | Direct indirect addressing mode                      | A <sub>H</sub>                  | Accumulator A's upper 8 bits  |
| (DIR, X)    | Direct indexed X indirect addressing mode            | AL                              | Accumulator A's lower 8 bits  |
| (DIR), Y    | Direct indirect indexed Y addressing mode            | В                               | Accumulator B   |
| L (DIR)     | Direct indirect long addressing mode                 | В <sub>н</sub>                  | Accumulator B's upper 8 bits  |
| L (DIR), Y  | Direct indirect long indexed Y addressing mode       | BL                              | Accumulator B's lower 8 bits  |
| ABS         | Absolute addressing mode                             | х                               | Index register X  |
| ABS, b      | Absolute bit addressing mode                         | Х <sub>н</sub>                  | Index register X's upper 8 bits   |
| ABS, X      | Absolute indexed X addressing mode                   | XL                              | Index register X's lower 8 bits   |
| ABS, Y      | Absolute indexed Y addressing mode                   | Y                               | Index register Y  |
| ABL         | Absolute long addressing mode                        | Yн                              | Index register Y's upper 8 bits   |
| ABL, X      | Absolute long indexed X addressing mode              | YL                              | Index register Y's lower 8 bits   |
| (ABS)       | Absolute indirect addressing mode                    | S                               | Stack pointer   |
| L (ABS)     | Absolute indirect long addressing mode               | PC                              | Program counter   |
| (ABS, X)    | Absolute indexed X indirect addressing mode          | PCH                             | Program counter's upper 8 bits  |
| STK         | Stack addressing mode                                | PCL                             | Program counter's lower 8 bits  |
| REL         | Relative addressing mode                             | PG                              | Program bank register   |
| DIR, b, REL | Direct bit relative addressing mode                  | DT                              | Data bank register  |
| ABS, b, REL | Absolute bit relative addressing mode                | DPR                             | Direct page register  |
| SR          | Stack pointer relative addressing mode               | DPRH                            | Direct page register's upper 8 bits                                       |
| (SR), Y     | Stack pointer relative indirect indexed Y addressing | DPR∟                            | Direct page register's lower 8 bits                                       |
|             | mode   | PS                              | Processor status register   |
| BLK         | Block transfer addressing mode                       | PS <sub>H</sub>                 | Processor status register's upper 8 bits                                  |
| С           | Carry flag   | PS∟                             | Processor status register's lower 8 bits                                  |
| Z           | Zero flag  | PSb                             | Processor status register's b-th bit                                      |
| I           | Interrupt disable flag                               | M(S)                            | Contents of memory at address indicated by stack                          |
| D           | Decimal operation mode flag                          |                                 | pointer   |
| x           | Index register length selection flag                 | Mb                              | b-th memory location  |
| m           | Data length selection flag                           | AD <sub>G</sub>                 | Value of 24-bit address's upper 8-bit (A <sub>23</sub> ~A <sub>16</sub> ) |
| V           | Overflow flag  | AD <sub>H</sub>                 | Value of 24-bit address's middle 8-bit $(A_{15} \sim A_8)$                |
| Ν           | Negative flag  | ADL                             | Value of 24-bit address's lower 8-bit $(A_7 \sim A_0)$                    |
| IPL         | Processor interrupt priority level                   | ор                              | Operation code  |
| +           | Addition   | n                               | Number of cycle   |
| _           | Subtraction  | #                               | Number of byte  |
| *           | Multiplication                                       | i                               | Number of transfer byte or rotation                                       |
| 1.          | Division   | i <sub>1</sub> , i <sub>2</sub> | Number of registers pushed or pulled                                      |
| $\wedge$    | Logical AND  |                                 |   |
| $\vee$      | Logical OR   |                                 |   |

### Appendix 11. Machine instructions

The number of cycles shown in the table is described in case of the fastest mode for each instruction. The number of cycles shown in the table is calculated for  $DPR_L=0$ . The number of cycles in the addressing mode concerning the DPR when  $DPR_L\neq0$  must be incremented by 1. The number of cycles shown in the table differs according to the bytes fetched into the instruction queue buffer, or according to whether the memory read/write address is odd or even It also differs when the external region memory is accessed by BYTE="H".

Note 1. The operation code at the upper row is used for accumulator A, and the operation at the lower row is used for accumulator B.

Note 2. When setting flag m=0 to handle the data as 16-bit data in the immediate addressing mode, the number of bytes increments by 1.

Note 3. The number of cycles increments by 2 when branching.

- Note 4. The operation code on the upper row is used for branching in the range of -128~+127, and the operation code on the lower row is used for branching in the range of -32768~+32767.
- Note 5. When handling 16-bit data with flag m=0, the byte in the table is incremented by 1.

#### Note 6.

| Type of register | Α | В | Х | Y | DPR | DT | PG | PS |
|------------------|---|---|---|---|-----|----|----|----|
| Number of cycles | 2 | 2 | 2 | 2 | 2   | 1  | 1  | 2  |

The number of cycles corresponding to the register to be pushed are added. The number of cycles when no pushing is done is 12. I<sub>1</sub> indicates the number of registers among A, B, X, Y, DPR, and PS to be saved, while i<sub>2</sub> indicates the number of registers among DT and PG to be saved

#### Note 7.

| Type of register | Α | В | Х | Y | DPR | DT | PS |
|------------------|---|---|---|---|-----|----|----|
| Number of cycles | 3 | 3 | 3 | 3 | 4   | 3  | 3  |

The number of cycles corresponding to the register to be pulled are added. The number of cycles when no pulling is done is 14. it indicates the number of registers among A, B, X, Y, DT, and PS to be restored, while I<sub>2</sub>=1 when DPR is to be restored

Note 8. The number of cycles is the case when the number of bytes to be transfered is even.

When the number of bytes to be transfered is odd, the number is calculated as;

7 + (1/2) × 7 + 4

Note that, (i/2) shows the integer part when i is divided by 2

Note 9. The number of cycles is the case when the number of bytes to be transfered is even

When the number of bytes to be transfered is odd, the number is calculated as;

 $9 + (1/2) \times 7 + 5$ 

Note that, (1/2) shows the integer part when i is divided by 2

Note 10. The number of cycles is the case in the 16-bit +8-bit operation The number of cycles is incremented by 16 for-32-bit +16-bit operation

Note 11. The number of cycles is the case in the 8-bit×8-bit operation. The number of cycles is incremented by 8 for 16-bit×16-bit operation.

Note 12. When setting flag x=0 to handle the data as 16-bit data in the immediate addressing mode, the number of bytes increments by 1

Note 13. When flag m is 0, the byte in the table is incremented by 1

, .

### CONTACT ADDRESSES FOR FURTHER INFORMATION

#### JAPAN

Semiconductor Marketing Division Mitsubishi Electric Corporation 2-3, Marunouchi 2-chome Chiyoda-ku, Tokyo 100, Japan Telex: 24532 MELCO J Telephone<sup>•</sup> (03) 3218-3473 (03) 3218-3499 Facsimile<sup>•</sup> (03) 3214-5570

Overseas Marketing Manager Kıta-Itamı Works 4-1, Mizuhara, Itami-shi, Hyogo-ken 664, Japan Telex: 526408 KMELCO J Telephone (0727) 82-5131 Facsımıle: (0727) 72-2329

#### HONG KONG =

Mitsubishi Electric (H K ) Ltd. 41st fl , Manulife Tower, 169, Electric Road, North Point, Hong Kong Telex 60800 MELCO HX Telephone 510-0555 Facsimile 510-9830, 510-9822, 510-9803

#### SINGAPORE =

MELCO SALES SINGAPORE PTE LTD 230 Upper Bukit Timah Road # 03-01/15 Hock Soon Industrial Complex Singapore 2158 Telex RS 20845 MELCO Telephone 4695255 Facsimile: 4695347

#### TAIWAN =

MELCO-TAIWAN CO., Ltd. 1st fl, Chung-Ling Bldg., 363, Sec. 2, Fu-Hsing S Road, Taipei R O.C Telephone. (02) 735-3030 Facsimile (02) 735-6771 Telex. 25433 CHURYO "MELCO-TAIWAN"

### U.S.A.

Mistubishi Electronics America, Inc 1050 East Arques Avenue Sunnyvale, CA 94086 Telephone (408) 730-5900 Facsimile (408) 730-4972

#### SAN DIEGO

Mitsubishi Electronics America, Inc 16980 Via Tazon, Suite 220 San Diego, CA 92128 Telephone (619) 451-9618 Facsimile (619) 592-0242

#### DENVER

Mitsubishi Electronics America, Inc 4600 South Ulster Street Metropoint Building, 7th Floor Denver, CO 80237 Telephone (303) 740-6775 Facsimile: (303) 694-0613

#### SOUTHWEST

Mitsubishi Electronics America, Inc. 991 Knox Street Torrance, CA 90502 Telephone (213) 515-3993 Facsimile: (213) 217-5781

#### SOUTH CENTRAL

Mitsubishi Electronics America, Inc. 1501 Luna Road, Suite 124 Carrollton, TX 75006 Telephone: (214) 484-1919 Facsimile: (214) 243-0207

#### NORTHERN

Mitsubishi Electronics America, Inc 15612 Highway 7 # 243 Minnetonka, MN 55345 Telephone (612) 938-7779 Facsimile (612) 938-5125

### NORTH CENTRAL

Mitsubishi Electronics America, Inc 800 N Bierman Circle Mt Prospect, IL 60056 Telephone (312) 298-9223 Facsimile: (312) 298-0567

#### NORTHEAST

Mitsubishi Electronics America, Inc 200 Unicorn Park Drive Woburn, MA 01801 Telephone (617) 932-5700 Facsimile. (617) 938-1075

#### MID-ATLANTIC

Mitsubishi Electronics America, Inc 800 Cottontail Lane Somerset, NJ 08873 Telephone (201) 469-8833 Facsimile. (201) 469-1909

#### SOUTH ATLANTIC

Mitsubishi Electronics America, Inc 2500 Gateway Center Blvd., Suite 300 Morrisville NC 27560 Telephone (404) 368-4850 Facsimile: (404) 662-5208

#### SOUTHEAST

Mitsubishi Electronics America, Inc. Town Executive Center 6100 Glades Road # 210 Boca Raton, FL 33433 Telephone: (407) 487-7747 Facsimile: (407) 487-2046

#### CANADA

Mitsubishi Electronics America, Inc 6185 Ordan Drive, Unit #110 Mississauga, Ontario, Canada L5T 2E1 Telephone: (416) 670-8711 Facsimile (416) 670-8715

Mitsubishi Electronics America, Inc 300 March Road, Suite 302 Kanata, Ontario, Canada K2K 2E2 Telephone (416) 670-8711 Facsimile: (416) 670-8715

#### WEST GERMANY =

Mitsubishi Electric Europe GmbH Headquarters: Gothear Str 8 4030 Ratingen 1, West Germany Telex 8585070 MED D Telephone: (02102) 4860 Facsimile (02102) 486-115

Munich Office<sup>•</sup> Arabellastraße 31 8000 Munchen 81, West Germany Telex 5214820 Telephone. (089) 919006-09 Facsımıle (089) 9101399

#### FRANCE =

Mitsubishi Electric Europe GmbH 55, Avenue de Colmar 92563 Rueil Malmaison Cedex Telex 632326 Telephone 47087871 Facsimile. 47513622

#### ITALY :

Mitsubishi Electric Europe GmbH Centro Direzionale Colleoni Palazzo Cassiopea 1 20041 Agrate Brianza I-Milano Telephone' (039) 636011 Facsimile: (039) 6360120

#### SWEDEN =

Mitsubishi Electric Europe GmbH Lastbilsvagen 6B 5-19149 Sollentuna, Sweden Telex 10877 (meab S) Telephone: (08) 960468 Facsimile (08) 966877

#### U.K. =

Mitsubishi Electric (U.K.) Ltd. Travellers Lane Hatfield Herts AL10 8×B, England, U K. Telephone: (0044) 7072 76100 Facsimile (0044) 7072 78692

#### AUSTRALIA =

Mitsubishi Electric Australia Pty Ltd. 348 Victoria Road Rydalmere Nsw 2116, Australia Private Bag No 2 Rydalmere Nsw 2116 Telex: MESYDAA 126614 Telephone' (02) 684-7200 Facsimile (02) 638-7072

### MITSUBISHI SEMICONDUCTORS USER'S MANUAL M37702/M37703 Group

Dec. First Edition 1991 Editioned by Committee of editing of Mitsubishi Semiconductor USER'S MANUAL

Published by Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

©1991 MITSUBISHI ELECTRIC CORPORATION

# MITSUBISHI SEMICONDUCTORS M37702 Group M37703 Group



If these products or technologies fall under Japanese and/or COCOM strategic restrictions, diversion contrary thereto is prohibited.

H-EA004-A Printed in Japan (ROD) © 1991 MITSUBISHI ELECTRIC CORPORATION

New publication, effective Dec. 1991. Specifications subject to change without notice.