

'77

**MITSUBISHI  
LSI  
DATA BOOK**

'77 MITSUBISHI LSI DATA BOOK

 MITSUBISHI ELECTRIC

 **MITSUBISHI  
ELECTRIC**

---

---

INDEXES

**1**

---

---

ORDERING INFORMATION AND PACKAGE OUTLINES

**2**

---

---

GENERAL INFORMATION

**3**

---

---

MICROPROCESSORS

**4**

---

---

RANDOM-ACCESS MEMORIES

**5**

---

---

READ-ONLY MEMORIES

**6**

---

---

SHIFT REGISTERS

**7**

---

---

LSIs FOR PERIPHERAL CIRCUITS

**8**

---

---

MELPS 8 SOFTWARE


**9**

---

---

APPLICATIONS

**10**



'77

**MITSUBISHI  
LSI  
DATA BOOK**

All values shown in this catalogue are subject to change for product improvement.

The information, diagrams and all other data included herein are believed to be correct and reliable. However, no responsibility is assumed by Mitsubishi Electric Corporation for their use, nor for any infringements of patents or other rights belonging to third parties which may result from their use.

This data book is prepared to provide reference information on Mitsubishi microprocessors, IC memories and LSIs for peripheral circuits.

Mitsubishi has recently completed the development of a new concept in digital computer design. MELPS 8 (Mitsubishi Electric LSI Processor Series 8) is the family name of 8-bit parallel CPU, IC memories and LSIs for their peripheral circuits incorporating these new concepts. The design and manufacture include proprietary technology developed over many years of experience as a leader in the electronics industry.

The MELPS 8 family has been developed with the total system in mind. This has resulted in a form of computer architecture with a built-in high degree of system modularity that will accommodate a large variety of I/O controllers and other commercial applications. A powerful application-oriented instruction set has been incorporated. Most important, however, this approach of total design provides the user the opportunity to substantially reduce system costs while simultaneously expanding operational capabilities.

The MELPS 8 microprocessor M58710S is an 8-bit parallel central processing unit fabricated on a single chip using an N-channel silicon-gate process. While the latest state-of-the-art technology is used in this CPU, it is still compatible with the Intel 8080A in pin configuration, electrical characteristics, timing and software. A description and the specifications of the M58710S microprocessor are included in this data book. The user will find it easy to substitute this CPU in present systems and future systems being developed.

Mitsubishi's new MELPS 8 family represents more than just a continuing commitment to total coordinated hardware and software design. Because it is a full commitment to provide users with cost-effective hardware and a full range of software, the users can easily take full advantage of the powerful MELPS 8 family.

Software must be evaluated along with the hardware when selecting a microprocessor. Savings a user may anticipate if he selects cheap hardware will soon disappear when the cost of developing an application program is added. A full range of software has been developed to assist users in implementing their applications. This includes such aids as simulators, cross compilers, assemblers, cross assemblers and a full subroutine library. The software support has even been extended to automatic design programs to assist in the development of special mask-ROMs made to customers' specifications.

Mitsubishi Electric is a billion dollar high-technology corporation operating world-wide to supply a broad range of products for industries such as communications, information processing, automatic control and aerospace. We pioneered the development of microelectronic devices. Since

the introduction of our first MOS ICs in 1968, we have been producing a wide variety of products such as MOS LSIs for desk-top calculators, C-MOS LSIs for wrist watches and 16-digit P-channel silicon gate microprocessors for electric cash registers. Mitsubishi has played a significant role in the evolution of microprocessors for almost a decade.

Microelectronic technology has made giant strides since the introduction of the Intel 8080A. The performance of current devices has improved by magnitudes while the cost is a fraction of that of earlier devices. Manufacturing controls have been developed to increase the reliability of newer devices. The MELPS 8 is an industry leader in performance, reliability and cost because of advanced system architecture, manufacturing experience and quality control. A user would be well advised to consider Mitsubishi for their future needs of microelectronic devices.

**Koji Suzaki, Mgr.**  
Semiconductor Marketing Div.,  
Mitsubishi Electric Corp.

<b>1</b>	<b>INDEXES</b>	Page
	Index By Function .....	1- 2
	Index By Type Designation.....	1- 4
	Selection Guide .....	1- 5
	Guide to Interchangeabilities.....	1- 6
<b>2</b>	<b>ORDERING INFORMATION AND PACKAGE OUTLINES</b>	
	Ordering Information.....	2- 2
	Package Outlines .....	2- 3
	TYPES 16P1, 16K1.....	2- 3
	TYPES 16S1, 18P1.....	2- 4
	TYPES 22P1, 22S1.....	2- 5
	TYPES 24P1, 24S1.....	2- 6
	TYPES 24S10, 28K1.....	2- 7
	TYPES 40P1, 40B1.....	2- 8
	TYPE 40S1.....	2- 9
<b>3</b>	<b>GENERAL INFORMATION</b>	
	Terminology .....	3- 2
	Symbology.....	3- 7
	Quality Assurance and Reliability Testing.....	3- 9
	Precautions in Handling MOS ICs.....	3- 13
<b>4</b>	<b>MICROPROCESSORS</b>	
	M58710S 8-Bit Parallel CPU.....	4-12
<b>5</b>	<b>RANDOM-ACCESS MEMORIES</b>	
	M58531P 256-Bit (256-Word by 1-Bit) Static Random-Access Memory .....	5- 3
	M58533P 1024-Bit (1024-Word by 1-Bit) Dynamic Random-Access Memory .....	5- 7
	M58751P, M58751S 1024-Bit (1024-Word by 1-Bit) Static Random-Access Memory .....	5-13
	M-58755S-1, M58755S-2, M58755S-3 4096-Bit (4096-Word by 1-Bit) Dynamic Random-Access Memory .....	5-17
	M58721P, M58721S 1024-Bit (256-Word by 4-Bit) Static Random-Access Memory .....	5-27
	M58722P, M58722S 1024-Bit (256-Word by 4-Bit) Static Random-Access Memory .....	5-31
	M58723P, M58723S 1024-Bit (256-Word by 4-Bit) Static Random-Access Memory .....	5-35
	M58756K, M58756S 4096-Bit (4096-Word by 1-Bit) Dynamic Random-Access Memory .....	5-41

**6 READ-ONLY MEMORIES**

	Page
Development of Custom Mask ROMs .....	6- 2
M58730-XXXS 8192-Bit (1024-Word by 8-Bit) Mask-Programmable ROM .....	6- 3
M58730-001S 8192-Bit (1024-Word by 8-Bit) Mask-Programmed ROM	
Subroutine 1: Integer Arithmetic Operations .....	6- 8
M58731-XXXP, M58731-XXXS 16384-Bit (2048-Word by 8-Bit) Mask-Programmable ROM .....	6- 9
M58731-001S 16384-Bit (2048-Word by 8-Bit) Mask-Programmed ROM,	
MELPS 8 Basic Operating Monitor BOM-B .....	6-14
M58563S, M58563S-1 2048-Bit (256-Word by 8-Bit or 512-Word by 4-Bit) Erasable and	
Electrically Reprogrammable ROM .....	6-15
M58651S 4096-Bit (1024-Word by 4-Bit) Electrically Alterable ROM .....	6-20
M54700K, M54700P, M54700S 1024-Bit (256-Word by 4-Bit) Field Programmable ROM .....	6-26
M54730K, M54730P, M54730S 256-Bit (32-Word by 8-Bit) Field Programmable ROM with	
Open Collector Outputs .....	6-31

**7 SHIFT REGISTERS**

M58502P 1024-Bit (256-Word by 4-Bit) Dynamic Shift Register .....	7- 3
M58503P 1024-Bit (512-Word by 2-Bit) Dynamic Shift Register .....	7- 3
M58504P 1024-Bit (1024-Word by 1-Bit) Dynamic Shift Register .....	7- 3

**8 LSIs FOR PERIPHERAL CIRCUITS**

M58609-XXS Keyboard Encoder .....	8- 3
M58609-04S Keyboard Encoder (JIS Code Standard Product) .....	8- 7
M58620-XXXS Keyboard Encoder .....	8- 9
M58620-001S Keyboard Encoder (JIS Code Standard Product) .....	8-14
M58740P, M58740S Programmable Peripheral Interface .....	8-17
M54450P Clock Generator and Driver for CPU M58710S .....	8-21
M54451K System Controller and Bus Driver for CPU M58710S .....	8-25
M54452P 8-Bit Input/Output Port with Three-State Outputs .....	8-29


**9 MELPS 8 SOFTWARE**

Software Codes .....	9- 2
Available Materials .....	9- 3
General Description .....	9- 4
Development of Application Programs .....	9- 5
MELPS 8 PL/μ Cross Compiler .....	9- 7
MELPS 8 Cross Assembler .....	9-11
MELPS 8 Simulator .....	9-17

**10 APPLICATIONS**

MELPS 8 Program Library .....	10- 2
MELPS 8 Subroutine 1: Integer Arithmetic Operations Mask ROM M58730-001S .....	10- 6

**CONTACT ADDRESSES FOR FURTHER INFORMATION**





# INDEX BY FUNCTION

Type	Alternative designation	Circuit function and organization	Application notes	Structure	Ambient operating temp. Ta (°C)
------	-------------------------	-----------------------------------	-------------------	-----------	---------------------------------

## Microprocessors

M58710S	8080A	8-Bit Parallel CPU	78 instructions	N, Si	0 ~ 70
---------	-------	--------------------	-----------------	-------	--------

## Static RAMs

M58531P		256-Bit (256 × 1) Static RAM		P, Si	-10 ~ 75
M58721P ★	2101A-4	1024-Bit (256 × 4) Static RAM		N, Si, ED	0 ~ 70
M58721S ★★					
M58722P ★	2111A-4	1024-Bit (256 × 4) Static RAM		N, Si, ED	0 ~ 70
M58722S ★★					
M58723P ★	2112A-4	1024-Bit (256 × 4) Static RAM		N, Si, ED	0 ~ 70
M58723S ★★					
M58751P ★	2102A-4	1024-Bit (1024 × 1) Static RAM		N, Si, ED	0 ~ 70
M58751S					

## Dynamic RAMs

M58533P		1024-Bit (256 × 1) Dynamic RAM		P, Si	0 ~ 70
M58755S-1 ★	2107B	4096-Bit (4096 × 1) Dynamic RAM		N, Si	0 ~ 70
M58755S-2 ★	2107B	4096-Bit (4096 × 1) Dynamic RAM		N, Si	0 ~ 70
M58755S-3 ★	2107B	4096-Bit (4096 × 1) Dynamic RAM		N, Si	0 ~ 70
M58756K ★★	2104	4096-Bit (4096 × 1) Dynamic RAM		N, Si	0 ~ 70
M58756S ★					

## Mask ROMs

M58730-XXXX		8192-Bit (1024 × 8) Mask-Programmable ROM	Custom product	N, Si	0 ~ 70
M58730-001S		8192-Bit (1024 × 8) Mask-Programmed ROM	Subroutine 1 : integer arithmetic operations	N, Si	0 ~ 70
M58731-XXXX ★★	8316	16384-Bit (2048 × 8) Mask-Programmable ROM	Custom product	N, Si, ED	0 ~ 70
M58731-XXXX ★					
M58731-001S ★					
		1638-Bit (2048 × 8) Mask-Programmed ROM	MELPS 8 basic operating monitor BOM-B	N, Si, ED	0 ~ 70

## Field Programmable ROMs

M58563S ★	1702A	2048-Bit (256 × 8 or 512 × 4) Erasable and Electrically Reprogrammable ROM	512 × 4-bit organization is also possible. Electrical programming, ultraviolet erasing	P, Si, FA	0 ~ 70
M58563S-1 ★	1702A	2048-Bit (256 × 8 or 512 × 4) Erasable and Electrically Reprogrammable ROM	512 × 4-bit organization is also possible. Electrical programming, ultraviolet erasing	P, Si, FA	0 ~ 70
M58651S ★★	2401	4096-Bit (1024 × 4) Electrically Alterable ROM	Electrical programming and erasing	P, Al	0 ~ 70
M54700K ★	6300	1024-Bit (256 × 4) Field Programmable ROM	Ni-Cr fuse programming	B	0 ~ 75
M54700P ★					
M54700S					
M54730K ★	6330	256-Bit (32 × 8) Field Programmable ROM with Open Collector Outputs	Ni-Cr fuse programming	B	0 ~ 75
M54730P ★					
M54730S					

## Shift Registers

M58502P		1024-Bit (256 × 4) Dynamic Shift Register		P, Si	-10 ~ 75
M58503P		1024-Bit (512 × 2) Dynamic Shift Register		P, Si	-10 ~ 75
M58504P		1024-Bit (1024 × 1) Dynamic Shift Register		P, Si	-10 ~ 75

## LSIs for Peripheral Circuits

M58609-XXS		Keyboard Encoder	for reed switch, 88 keys, 4 mode shifts 9-bit output	P, Al	-20 ~ 75
M58609-04S		Keyboard Encoder (JIS code standard product)		P, Al	-20 ~ 75
M58620-XXXS		Keyboard Encoder	for solid-state switch, 91 keys, 4 mode shifts, 10-bit output	P, Al	-20 ~ 75
M58620-001S		Keyboard Encoder (JIS code standard product)		P, Al	-20 ~ 75
M58740P ★★	8255	Programmable Peripheral Interface	I/O port for CPU M58710S. 24 I/O pins	N, Si, ED	0 ~ 75
M58740S ★					
M54550P ★	8244	Clock Generator and Driver for CPU M58710S	CPU M58710S	B	0 ~ 75
M54551K ★	8228	System Controller and Bus Driver for CPU M58710S	Bidirectional bus driver for data bus isolation	B, S	0 ~ 75
M54552P	8212	8-Bit Input/Output Port with Three-State Outputs		B, S	0 ~ 75

Note 1 ★=New product; ★★=Under development

2 N=N-channel, P=P-channel; Si=Silicon gate, Al=Aluminum gate, ED=Enhancement depletion mode, FA=FAMOS; B=Bipolar S=Schottkey

# INDEX BY FUNCTION

1

Supply voltage				Clock voltage V $\phi$	Electrical characteristics					Package outline	Interchangeable products		Page
V <sub>DD</sub>	V <sub>CC</sub>	V <sub>SS</sub> GND	V <sub>EE</sub>		Typ pwr dissipation (mW)	Max ac- cess time (ns)	Max cycle time (ns)	Max fre- quency (MHz)	TTL com- patibility		Mfr.	Type	
12V ± 5%	5V ± 5%	0V	-5V ± 5%	V <sub>DD</sub> ± 1.0V	780	---	---	2	YES	40S 1	INTEL	C8080	4-2
---	-9V ± 5%	5V ± 5%	---	---	360	1,500	1,500	---	YES	16P 1	INTEL	P1101A	5-3
---	5V ± 5%	0V	---	---	150	450	450	---	YES	22P 1 22S 1	INTEL	P2101A-4 C2101A-4	5-27
---	5V ± 5%	0V	---	---	150	450	450	---	YES	18P 1 18S 1	INTEL	P2111A-4 C2111A-4	5-31
---	5V ± 5%	0V	---	---	150	450	450	---	YES	16P 1 16S 1	INTEL	P2112A-4 C2112A-4	5-35
---	5V ± 5%	0V	---	---	100	450	450	---	YES	16P 1 16S 1	INTEL	P2102A-4 C2102A-4	5-13
	0V	16V ± 5%	V <sub>SS</sub> + 3.5V ± 0.5V	16V ± 5%	270	300	580	---	NO	18P 1	INTEL	P1103	5-7
12V ± 10%	5V ± 10%	0V	-5V ± 10%	V <sub>DD</sub> ± 1V	300	200	400	---	YES	22S 1	INTEL TI	C2107B TMS4060-2	5-17
12V ± 10%	5V ± 10%	0V	-5V ± 10%	V <sub>DD</sub> ± 1V	240	270	470	---	YES	22S 1	INTEL TI	C2107B-4 TMS4060	5-17
12V ± 10%	5V ± 10%	0V	-5V ± 10%	V <sub>DD</sub> ± 1V	350	150	320	---	YES	22S 4	INTEL TI	C2107B TMS4060 2	5-17
12V ± 10%	5V ± 10%	0V	-5V ± 10%	2.4V	450	300	425	---	YES	16K 1 16S 1	INTEL MOSTEK	C2104 4096	5-41
12V ± 5%	5V ± 5%	0V	-5V ± 5%	---	250	850	---	---	YES	24S 1	INTEL	C8308	6-3
12V ± 5%	5V ± 5%	0V	-5V ± 5%	---	250	850	---	---	YES	24S 1	---	---	6-8
---	5V ± 5%	0V	---	---	200	850	---	---	YES	24P 1 24S 1	INTEL	P8316 A C8316 A	6-9
---	5V ± 5%	0V	---	---	200	850	---	---	YES	24S 1	---	---	6-14
-9V ± 5%	-9V ± 5%	5V ± 5%	V <sub>SS</sub>	---	300	1,000	1,000	---	YES	24S 10	INTEL	C1702A	6-15
-9V ± 5%	-9V ± 5%	5V ± 5%	V <sub>SS</sub>	---	300	1,500	1,500	---	YES	24S 10	INTEL	C1702A-6	6-15
---	-14V ± 1V	5V ± 5%	---	-14V ± 1V	80	2,000	2,000	---	YES	24S 1	NCR	2404	6-20
---	5V ± 5%	0V	---	---	450	60	60	---	YES	16K 1 16P 1 16S 1	MMI	6300J 6300N 6300	6-26
---	5V ± 5%	0V	---	---	450	50	50	---	YES	16K 1 16P 1 16S 1	MMI	6330J 6330N 6330	6-31
---	-5V ± 5%	5V ± 5%	---	-11V ± 1V	15	---	---	3t	YES	16P 1	INTEL	P1402A	7-3
---	-5V ± 5%	5V ± 5%	---	-11V ± 1V	15	---	---	3t	YES	16P 1	---	---	7-3
---	-5V ± 5%	5V ± 5%	---	-11V ± 1V	15	---	---	3t	YES	16P 1	---	---	7-3
-12V ± 1V	0V	5V ± 10%	---	---	70	---	---	0.1	YES	40B 1	GI	AY-5-2376	8-3
-12V ± 1V	0V	5V ± 10%	---	---	70	---	---	0.1	YES	40B 1	---	---	8-7
-12V ± 10%	0V	5V ± 10%	---	---	350	---	---	---	YES	40B 1	---	---	8-9
-12V ± 10%	0V	5V ± 10%	---	---	350	---	---	---	YES	40B 1	---	---	8-14
---	5V ± 5%	0V	---	---	200	---	---	---	YES	40P 1 40S 1	INTEL	P8255 C8255	8-17
---	5V ± 5%	0V	---	---	450	---	---	---	YES	16P 1	INTEL	P8224	8-21
---	5V ± 5%	0V	---	---	550	---	---	---	YES	28K 1	INTEL	D8228	8-25
---	5V ± 5%	0V	---	---	450	25 *	---	---	YES	24P 1	INTEL	P8212	8-29

\* : Propagation delay time t : Data frequency

# INDEX BY TYPE DESIGNATION

Type	Structure	Function	Circuit function	Page
M54550P	B, S	I/O	Clock Generator and Driver for CPU M58710S	8 - 21
M54551K	B, S	I/O	System Controller and Bus Driver for CPU M58710S	8 - 25
M54552P	B, S	I/O	8-Bit Input/Output Port with Three-State Output	8 - 29
M54700P	B	PROM	1024-Bit (256 × 4) Field Programmable ROM	6 - 26
M54700K				
M54700S				
M54730P	B	PROM	256-Bit (32 × 8) Field Programmable ROM with Open Collector Outputs	6 - 31
M54730K				
M54730S				
M58502P	P, Si	S/R	1024-Bit (256 × 4) Dynamic Shift Register	7 - 3
M58503P	P, Si	S/R	1024-Bit (512 × 2) Dynamic Shift Register	7 - 3
M58504P	P, Si	S/R	1024-Bit (1024 × 1) Dynamic Shift Register	7 - 3
M58531P	P, Si	RAM	256-Bit (256 × 1) Static RAM	5 - 3
M58533P	P, Si	RAM	1024-Bit (256 × 1) Dynamic RAM	5 - 7
M58563S	P, Si, FA	PROM	2048-Bit (256 × 8 or 512 × 4) Erasable and Electrically Reprogrammable ROM	6 - 15
M58563S-1	P, Si, FA	PROM	2048-Bit (256 × 8 or 512 × 4) Erasable and Electrically Reprogrammable ROM	6 - 15
M58651S	P, AI	PROM	4096-Bit (1024 × 4) Electrically Alterable ROM	6 - 20
M58609-04S	P, AI	I/O	Keyboard Encoder (JIS Code Standard Product)	8 - 7
M58609-XXS	P, AI	I/O	Keyboard Encoder	8 - 3
M58620-001S	P, AI	I/O	Keyboard Encoder (JIS Code Standard Product)	8 - 14
M58620-XXXS	P, AI	I/O	Keyboard Encoder	8 - 9
M58710S	N, Si	CPU	8-Bit Parallel CPU	4 - 2
M58721P	N, Si, ED	RAM	1024-Bit (256 × 4) Static RAM	5 - 27
M58721S				
M58722P	N, Si, ED	RAM	1024-Bit (256 × 4) Static RAM	5 - 31
M58722S				
M58723P	N, Si, ED	RAM	1024-Bit (256 × 4) Static RAM	5 - 35
M58723S				
M58730-001S	N, Si	ROM	8192-Bit (1024 × 8) Mask-Programmed ROM	6 - 8
M58730-XXXS	N, Si	ROM	8192-Bit (1024 × 8) Mask-Programmable ROM	6 - 3
M58731-001S	N, Si, ED	ROM	16384-Bit (2048 × 8) Mask-Programmed ROM	6 - 14
M58731-XXXXP	N, Si, ED	ROM	16384-Bit (2048 × 8) Mask-Programmable ROM	6 - 9
M58731-XXXS				
M58740P	N, Si, ED	I/O	Programmable Peripheral Interface	8 - 17
M58740S				
M58751P	N, Si, ED	RAM	1024-Bit (1024 × 1) Static RAM	5 - 13
M58751S				
M58755S-1	N, Si	RAM	4096-Bit (4096 × 1) Dynamic RAM	5 - 17
M58755S-2	N, Si	RAM	4096-Bit (4096 × 1) Dynamic RAM	5 - 17
M58755S-3	N, Si	RAM	4096-Bit (4096 × 1) Dynamic RAM	5 - 17
M58756K	N, Si	RAM	4096-Bit (4096 × 1) Dynamic RAM	5 - 41
M58756S				

**MITSUBISHI LSIs**  
**SELECTION GUIDE**

**1**

Words	Bits/word			
	1	2	4	8
32				PROMs M54730P/M54730S/ M54730K
256	RAMs M58531P		RAMs M58721P / M58721S M58722P / M58722S M58723P / M58723S PROMs M54700P/M54700S / M54700K S/Rs M58502P	PROMs M58563S M58563S-1
512		S/Rs M58503P	PROMs M58563S M58563S-1	
1024	RAMs M58751P/M58751S M58533P S/Rs M58504P		EAROMs M58651S	ROMs M58730-XXXX M58730-001S
2048				ROMs M58731-XXXXP/ M58731-XXXX M58731-001S
4096	RAMs M58755S-1 M58755S-2 M58755S-3 M58756K M58756S			

**GUIDE TO INTERCHANGEABILITIES**

Function	Mitsubishi Electric	Circuit organization	Advanced Micro Devices	American Microsystems	Electronic Arrays
CPU	M58710 S	8-bit parallel	AM9080A		
Static RAMs	M58531P	256 × 1 bit			
	M58721P	256 × 4 bit			
	M58721S	256 × 4 bit			
	M58722P	256 × 4 bit			
	M58722S	256 × 4 bit			
	M58723P	256 × 4 bit			
	M58723S	256 × 4 bit			
	M58751P	1024 × 1 bit			
M58751S	1024 × 1 bit			S3102	
Dynamic RAMs	M58533P	1024 × 1 bit		S2103	
	M58755S-1	4096 × 1 bit		S4021-1	
	M58755S-2	4096 × 1 bit			
	M58755S-3	4096 × 1 bit		S4021-4	μPD411D-3
	M58756K	4096 × 1 bit			
	M58756S	4096 × 1 bit		S4096-3	
Mask ROMs	M58730-XXXXS	1024 × 8 bit			
	M58730-001S	1024 × 8 bit			
	M58731-XXXXP	2048 × 8 bit			
	M58731-XXXXS	2048 × 8 bit			
	M58731-001S	2048 × 8 bit			
Field Programmable ROMs	M58563S	256 × 8 or 512 × 4 bit FAMOS			
	M58563S-1	256 × 8 or 512 × 4 bit FAMOS			
	M58651S	1024 × 4 bit EAROM			
Fusible PROMs	M54700K	256 × 4 bit			
	M54700P	256 × 4 bit			
	M54700S	256 × 4 bit			
	M54740K	32 × 8 bit			
	M54730P	32 × 8 bit			
	M54730S	32 × 8 bit			
Dynamic Shift Registers	M58502P	256 × 4 bit	AM1402A		
	M58503P	512 × 2 bit	AM1403A		
	M58504P	1024 × 1 bit	AM1404A		
I/O devices	M58609-XXS	Keyboard encoder			
	M58609-04S	Keyboard encoder			
	M58620-XXXXS	Keyboard encoder			
	M58620-001S	Keyboard encoder			
	M54550P	Clock generator/driver			
	M54551K	System controller/bus driver			
	M54552P	8-bit I/O port	AM8212		
	M58740P	Programmable periph. interface			
M58740S	Programmable periph. interface				

# GUIDE TO INTERCHANGEABILITIES

**1**

Fairchild Semiconductor	Fujitsu	Hitachi	Intel	Intersil	Monolithic Memories	Mostek
			C8080			
			C1101A	IM7501		MK4007P
		HM45102	P2101A-4			
	MB8101		C2101A-4			
			P2111A-4			
	MB8111		C2111A-4			
			P21112A-4			
	MB8112		C2112A-4			
			P2102A-4	IM7552-1CPE		MK4102P-1
			C2102A-4	IM7552-1CDE		
3524-5	MB8103	HM3503	C1103			MK4006-6P
	MB8107		C2107B			
			C2107B-4			
	MB8108		C2107B			
			D2104			
F4096DC	MB8214		C2104			MK4096
			C8308			
			P8316A			
			C8316A			
	MB8513		C1702A			
			C1702A-6			
					6300N	
					6300	
					6330N	
					6330	
			C1402	IM7702		
				IM7703		
				IM7704		
			P8224			
			D8228			
	MB471		P8212			
			P8255			
			C8255			

As of April, 1976.

# GUIDE TO INTERCHANGEABILITIES

Function	Mitsubishi Electric	Circuit organization	Motorola Semiconductor Products	National Semiconductor	Nippon Electric
CPU	M58710 S	8-bit parallel		INS8080A	$\mu$ PD8080A
Static RAMs	M58531P	256 $\times$ 1 bit		MM1101AN	$\mu$ PD402D
	M58721P	256 $\times$ 4 bit			
	M58721S	256 $\times$ 4 bit			$\mu$ PD2101
	M58722P	256 $\times$ 4 bit			
	M58722S	256 $\times$ 4 bit			$\mu$ PD2111
	M58723P	256 $\times$ 4 bit			
	M58723S	256 $\times$ 4 bit			
	M58751P	1024 $\times$ 1 bit			
Dynamic RAMs	M58533P	1024 $\times$ 1 bit		MM1103D	$\mu$ PD404D
	M58755S-1	4096 $\times$ 1 bit			$\mu$ PD411D
	M58755S-2	4096 $\times$ 1 bit	6606L		
	M58755S-3	4096 $\times$ 1 bit			$\mu$ PD411D-3
	M58756K	4096 $\times$ 1 bit			
	M58756S	4096 $\times$ 1 bit	6604		$\mu$ PD414D
Mask ROMs	M58730-XXXS	1024 $\times$ 8 bit			
	M58730-001S	1024 $\times$ 8 bit			
	M58731-XXXP	2048 $\times$ 8 bit			
	M58731-XXXS	2048 $\times$ 8 bit			
	M58731-001S	2048 $\times$ 8 bit			
Field Programmable ROMs	M58563S	256 $\times$ 8 or 512 $\times$ 4 bit FAMOS		MM1702A	
	M58563S-1	256 $\times$ 8 or 512 $\times$ 4 bit FAMOS			
	M58651S	1024 $\times$ 4 bit EAROM			
Fusible PROMs	M54700K	256 $\times$ 4 bit			
	M54700P	256 $\times$ 4 bit			
	M54700S	256 $\times$ 4 bit			
	M54740K	32 $\times$ 8 bit			
	M54730P	32 $\times$ 8 bit			
	M54730S	32 $\times$ 8 bit			
Dynamic Shift Registers	M58502P	256 $\times$ 4 bit		MM1402A	
	M58503P	512 $\times$ 2 bit		MM1403A	
	M58504P	1024 $\times$ 1 bit		MM1404A	
I/O devices	M58609-XXS	Keyboard encoder			
	M58609-04S	Keyboard encoder			
	M58620-XXXS	Keyboard encoder			
	M58620-001S	Keyboard encoder			
	M54550P	Clock generator/driver			$\mu$ PB8224D
	M54551K	System controller/bus driver			$\mu$ PB8228D
	M54552P	8-bit I/O port			$\mu$ PB8212D
	M58740P	Programmable periph. interface			
M58740S	Programmable periph. interface			$\mu$ PD8255C	



10/10/10  
10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

10/10/10

---

## ORDERING INFORMATION AND PACKAGE OUTLINES


---

**2**

# ORDERING INFORMATION


## FUNCTION CODE

Mitsubishi integrated circuits may be ordered using a simplified alphanumeric type-code which defines the function of the ICs and the package style.




## PACKAGE CODE


Package style may be specified by using the following simplified alphanumeric code.



**TYPE 16P1 16-PIN MOLDED PLASTIC DIL**




**TYPE 16K1 16-PIN GLASS-SEALED CERAMIC DIL**




**MITSUBISHI LSIs**  
**PACKAGE OUTLINES**


**TYPE 16S1 16-PIN METAL-SEALED CERAMIC DIL**




**TYPE 18P1 18-PIN MOLDED PLASTIC DIL**



**TYPE 22P1 22-PIN MOLDED PLASTIC DIL**




**TYPE 22S1 22-PIN METAL-SEALED CERAMIC DIL**




**PACKAGE OUTLINES**


**TYPE 24P1 24-PIN MOLDED PLASTIC DIL**




**TYPE 24S1 24-PIN METAL-SEALED CERAMIC DIL**



**TYPE 24S10 24-PIN METAL-SEALED CERAMIC DIL WITH QUARTZ LID**




**TYPE 28K1 28-PIN GLASS-SEALED CERAMIC DIL**




**MITSUBISHI LSIs**  
**PACKAGE OUTLINES**


**TYPE 40P1 40-PIN MOLDED PLASTIC DIL**




**TYPE 40B1 40-PIN RESIN-SEALED CERAMIC DIL**



**TYPE 40S1 40-PIN METAL-SEALED CERAMIC DIL**





---

## GENERAL INFORMATION

---

## GENERAL

**Semiconductor** A material with resistivity usually in the range between metals and insulators, in which the electrical charge carrier concentration increases with increasing temperature range.

**Extrinsic semiconductor** A semiconductor with charge carrier concentration dependent upon impurities or other imperfections.

**N-type semiconductor** An extrinsic semiconductor in which the conduction electron density exceeds the mobile hole density.

**P-type semiconductor** An extrinsic semiconductor in which the mobile hole density exceeds the conduction electron density.

**Junction** A region of transition between semiconducting regions of different electrical properties.

**PN junction** A junction between P- and N-type semiconductor materials.

**Depletion layer** A region in which the mobile charge carrier density is insufficient to neutralize the net fixed charge density of donors and acceptors.

**Breakdown (of a reverse-biased PN junction)** A phenomenon, the initiation of which is observed as a transition from a state of dynamic resistance to a state of substantially lower dynamic resistance for increasing the magnitude of a reverse current.

**Semiconductor device** A device whose essential characteristics are due to the flow of charge carriers within a semiconductor.

**Reverse voltage** The voltage across a junction or a diode when biased in the direction corresponding to the higher resistance.

**Breakdown voltage** The reverse voltage at which the reverse current through a junction becomes greater than a specified value.

**Case temperature** The temperature measured at a specified point on the case of a semiconductor device.

**Storage temperature** The temperature at which a semiconductor device is stored without any voltage applied.

## INTEGRATED CIRCUITS

**Microelectronics** The concept of the construction and use of highly miniaturized electronic circuits.

**Microcircuit** A microelectronic device, having a high equivalent circuit-element and/or component density, which is considered as a single unit.

Note: A microcircuit may be a microassembly or an integrated (micro) circuit.

**Integrated circuit** A circuit in which a number of circuit elements are inseparably associated and electrically inter-

connected, so that, for the purpose of specification, testing, commerce and maintenance, it is considered indivisible.

Note: For this definition, a circuit element does not have an envelope or external connection and is not specified or sold as a separate item.

**Integrated microcircuit** A microcircuit in which a number of circuit elements are inseparably associated and electrically interconnected, so that, for the purpose of specification, testing, commerce and maintenance, it is considered indivisible.

Note 1: For this definition, a circuit element does not have an envelope or external connection and is not specified or sold as a separate item.

2: Where no misunderstanding is possible, the term 'integrated microcircuit' may be abbreviated to 'integrated circuit'

3: Further qualifying terms may be used to describe the technique used in the manufacture of a specific integrated microcircuit.

Examples of the use of qualifying terms are:

semiconductor monolithic integrated circuit,  
semiconductor multichip integrated circuit,  
thin film integrated circuit,  
thick film integrated circuit,  
hybrid integrated circuit.

**Microassembly** A microcircuit consisting of various components and/or integrated microcircuits which are constructed separately and which can be tested before being assembled and packaged.

Note 1: For this definition, a component has external connections and possibly an envelope as well and it also can be specified and sold as a separate item.

2: Further qualifying terms may be used to describe the form of the components and/or the assembly techniques used in the construction of a specific microassembly.

Examples of use of qualifying terms are:

semiconductor multichip microassembly,  
discrete component microassembly.

**Integrated electronics** The art and technology of the design, fabrication and use of integrated circuits.

**Worst-case conditions (for a single characteristic)** The values of the applied conditions which individually are chosen from within a specified range and together produce the most unfavorable value for a considered characteristic.

Note: Worst-case conditions for different characteristics may be different.

## DIGITAL INTEGRATED CIRCUITS

**Digital signal** The variation with time of a physical quantity that is used for the transmission of information or for information processing, and that has a finite number of nonoverlapping ranges of values.

Note 1: The physical quantity may be voltage, or current, or impedance, etc.

2: For convenience, each range of values can be represented by a single value—e.g., the nominal value.

**Binary signal** A digital signal with only two possible ranges of values.

Note: For convenience, each range of values can be represented by a single value—e.g., the nominal value.

**Low range (of a binary signal)** The range of least positive (most negative) levels of a binary signal.

Note: This range is often denoted by 'L-range,' and any level in the range by 'L-level.'

**High range (of a binary signal)** The range of most positive (least negative) levels of a binary signal.

Note: This range is often denoted by 'H-range,' and any level in the range by 'H-level.'

**Digital circuit** A circuit which is designed to operate by means of digital signals at the input(s) and at the output(s).

Note 1: In this definition, it is understood that 'inputs' and 'outputs' exclude static power supplies.

2: In some digital circuits—e.g., certain types of astable circuits—the inputs need not exist.

**Binary circuit** A digital circuit designed to operate with binary signals.

Note: The pairs of ranges of values of the binary signals may be different at different terminals.

**Input configuration (input pattern) (of a binary circuit)** A combination of the L-levels and H-levels at the input terminals at a given instant.

**Output configuration (output pattern) (of a binary circuit)** A combination of the L-levels and H-levels at the output terminals at a given instant.

Note: When there is no possibility of ambiguity, the output configuration (output pattern) may be represented by the level (expressed as L-level or H-level) of the signal at a stated output terminal of the circuit (the reference output terminal).

**Input terminal** A terminal by means of which an applied signal may modify the output configuration (output pattern) of the circuit—either directly or indirectly—by modifying the ways in which the circuit reacts to signals at other terminals.

**Combinatorial (digital) circuit** A digital circuit in which there exists one, and only one, combination of the digital signals at the outputs for each possible combination of digital signals at the inputs.

**Sequential (digital) circuit** A digital circuit in which there exists at least one combination of the digital signals at the inputs for which there is more than one corresponding combination of the digital signals at the outputs.

Note: These combinations at the outputs are determined by previous history—e.g., as a result of internal memory or delay.

**Elementary combinatorial circuit** A binary combinatorial (digital) circuit which has only one output terminal, and in which the output signal accepts the value occurring only once in the function if, and only if, the signals applied to all the input terminals are either all in the H-range or all in the L-range.

Note 1: Because the output signal value (occurring only once in the function table) can lie either in the H-range or in the L-range, there are four types of elementary combinatorial circuits.

According to the assignment of the signal values L and H to the binary values 0 and 1 of Boolean algebra, the following 'logic operations can be realized by means of the four types of elementary combinatorial circuits: AND, OR, NAND, NOR.

2: Nonelementary combinatorial circuits can be formed by combining elementary combinatorial circuits or by combining elementary combinatorial circuits with inverters.

**3**

**Function table** A representation of the necessary or possible relations between the values of the digital signals at the inputs and the outputs of a digital circuit, these values of the digital signals being indicated either by using electrical values directly or by stating the electrical significance of the symbols—e.g., L and H for binary circuits. Generally, every column indicates the values of the digital signals at an input or at an output of the digital circuit; every row indicates the combination of values of the digital signals at the input(s) and the resulting values of the digital signals at the output(s); whenever the value of the digital signal at an output is not determined, it should be indicated by a question mark; whenever the value of a digital signal at an input has no influence, it should be indicated by the symbol L/H or X.

**Truth table (for a relation between digital variables)** A representation of the logic relationship between one or more independent digital variables and one or more dependent digital variables, by means of a table which, for each possible combination of the values of the independent variables, gives the appropriate values of the dependent variables.

Note: The distinction between 'function table' and 'truth table' is fundamentally necessary, because the same digital circuit may fulfill several different logic operations, according to the arbitrary assignment of the values of the digital variables to the values of the digital electrical quantities.

**Input loading factor (of a bipolar digital circuit)** A factor which indicates the ratio of the input current of a specified input terminal of a digital circuit to the input current of a particular circuit which is chosen as a reference load.

Note: The reference load should preferably be chosen in such a way that the input loading factor becomes an integer.

**Output loading capability (of a bipolar digital circuit)** A factor which indicates the ratio of the maximum output current of a specified output terminal of a digital circuit to the input current of a particular circuit which is chosen as a reference load.

Note: The reference load should preferably be chosen in such a way that the output loading capability becomes an integer.

**Excitation** An input configuration (input pattern), or change in input configuration (input pattern), that can cause the circuit to change its output configuration (output pattern), either directly, or in conjunction with an already existing state of preparedness; or put the circuit in a state of preparedness; or either cancel or modify an already existing state of preparedness.

Note 1: The repetition or reiteration of a given excitation will not necessarily produce the same effect.

2: In some cases, an excitation can also maintain an output configuration (output pattern) which it could have produced.

**Expander circuit** An auxiliary circuit which can be used to expand the number of inputs of equal influence of an associated circuit without modifying the function of the associated circuit.

**Binary inverter** A binary circuit which has only one input terminal and one output terminal, and in which a signal value L (or H) at the input produces a signal value H (or L) at the output.

**Function (sequential) matrix** A table having several inputs which gives the possible output configurations for each input configuration(s) and from which the output configuration(s) resulting from a transition from each individual input configuration to any other input configuration can be read directly.

Note: Where appropriate, a function (sequential) matrix may be completed by additional data or details concerning time conditions—e.g., transition times for the input levels, delay time, duration of the input configuration to produce a desired new output configuration.

## **SEQUENTIAL CIRCUITS**

**Master-slave arrangement** An arrangement of two bistable circuits such that one of them, called the 'slave,' reproduces the output configuration of the other circuit, called the 'master.' The transfer of information from the master to the slave is produced by means of an appropriate signal.

**Register** An arrangement of bistable circuits by means of which information may be accepted, stored and restituted.

Note: The register may form part of another memory and is of a specified capacity.

**Shift Register** A register that, by means of an appropriate control signal, can transfer information between consecutive bistable circuits with the sequence being preserved.

**Counter** A sequential circuit for storing numbers that permits such numbers to be incremented or decremented by a defined constant, including unity.

## **TIME INTERVALS BETWEEN INPUT SIGNALS**

**Setup time ( $t_{su}$ ) (of a digital circuit)** The time interval between the application of a signal which is maintained at a specified input terminal and a consecutive active transition at another specified input terminal.

Note 1: The setup time is measured between the instants at which the magnitudes of the two signals pass through specified values within the transition of the signal levels.

2: The setup time is the actual time between two events and may be insufficient to accomplish the setup. A minimum value is specified which is the shortest interval for which correct operation of the digital circuit is guaranteed.

3: The setup time may have a negative value, in which case the minimum limit for which correct operation of the digital circuit is guaranteed defines the longest interval between the active transition and the application of the other signal.

**Hold time ( $t_h$ ) (of a digital circuit)** The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

Note 1: The hold time is measured between the instants at which the magnitudes of the two signals pass through specified values within the transitions of the signal levels.

2: The hold time is the actual time between two events and may be insufficient to accomplish the intended result.

A minimum value is specified which is the shortest interval for which correct operation of the digital circuit is guaranteed.

3: The hold time may have a negative value, in which case the minimum limit for which correct operation of the digital circuit is guaranteed defines the longest interval between the change of the signal and the active transition.

**Resolution time ( $t_{res}$ ) (of a digital circuit)** The time interval between the cessation of one input pulse and the commencement of the next input pulse applied to the same input terminal.

Note 1: The resolution time is measured between the instants at which the magnitude of the input signal passes through specified values within the transitions of the signal levels.

2: The resolution time is the actual time between two pulses and may be insufficient to ensure that both pulses are recognized. A minimum value is specified which is the shortest interval for which correct operation of the digital circuit is guaranteed.

## SWITCHING TIMES OF BINARY CIRCUITS

**High-level to low-level (low-level to high-level) propagation time ( $t_{PHL}$  and  $t_{PLH}$ )** The time interval between specified reference points on the input and on the output pulses, when the output is going to the low (high) level and when the device is driven and loaded by typical devices of stated type.

Note: The mean value between the upper limit of the input low range and the lower limit of the input high range is generally used as the specified reference level.

**High-level to low-level (low-level to high-level) delay time ( $t_{DHL}$  and  $t_{DLH}$ )** The time interval between specified reference points on the input and on the output pulses, when the output is going to the low (high) level and when the device is driven and loaded by specified networks.

**High-level to low-level (low-level to high-level) transition time ( $t_{THL}$  and  $t_{TLH}$ )** The time interval between specified reference points on the edge of the output pulse when the output is going to the low (high) level and when a specified input signal is applied through a specified network and the output is loaded by another specified network.

## INTEGRATED CIRCUIT MEMORIES

**Memory cell (memory element)** The smallest subdivision of a memory into which a unit of data has been or can be entered, in which it is or can be stored, and from which it can be retrieved.

**Integrated circuit memory** An integrated circuit consisting of memory cells (elements) and usually including associated circuits such as those for address selection, amplifiers, etc.

**Read-only memory (ROM)** A memory intended to be read only.

Note: Unless otherwise specified, the term 'read-only memory' implies that the content is unalterable, and defined by its structure.

**Fixed-programmed read-only memory** A read-only memory in which the data contents of each cell (element) are determined during manufacture and are thereafter unalterable.

**Mask-programmed read-only memory** A fixed-programmed read-only memory in which the data contents of each cell (element) are determined during manufacture by the use of a mask.

**Field-programmable read-only memory** A read-only memory that, after being manufactured, can have the data content of each memory cell (element) altered.

**Programmable read-only memory (PROM)** A read-only memory that can have the data content of each memory cell (element) altered once only.

**Reprogrammable read-only memory** A read-only memory that can have the data content of each memory cell (element) altered more than once.

**Read/write memory** A memory in which each cell (element) may be selected by applying appropriate electrical input signals, and in which the stored data may be either: a) sensed at appropriate output terminals; or b) changed in response to other similar electrical input signals.

**Static read/write memory** A memory in which the data are retained in the absence of control signals.

Note 1: The words 'read/write' may be omitted from the term when no misunderstanding will result.

2: A static memory may use dynamic addressing or sensing circuits.

**Dynamic read/write memory** A memory in which the cells (elements) require the repetitive application of control signals in order to retain the data stored.

Note 1: The words 'read/write' may be omitted from the term when no misunderstanding will result.

2: Such repetitive application of the control signals is normally called a refresh operation.

3: A dynamic memory may use static addressing or sensing circuits.

4: This definition applies whether the control signals are generated inside or outside the integrated circuit.

**Volatile memory** A memory whose data content is lost when the power supply is disconnected.

**Random-access memory (RAM)** A memory that permits access to any of its address locations in any desired sequence.

## **MICROPROCESSOR INTEGRATED CIRCUITS**

**Microprocessor integrated circuit** An integrated circuit capable of:

1. Accepting coded instructions at one or more terminals.
2. Carrying out, in accordance with the instructions received, all of:
  - a. the acceptance of coded data for processing and/or storage;
  - b. arithmetic and logical operations on the input data together with any relevant data stored in the microprocessor integrated circuit;
  - c. the delivery of coded data.
3. Accepting and/or delivering signals controlling and/or describing the operation or state of the microprocessor integrated circuit.

Note: The instructions may be fed in, built in, or held in an internal store.

Note: The definitions of terms described here are extracted from IEC publication 147-0. Some of the terms for integrated circuit memories and microprocessors are under consideration.

**FOR DIGITAL INTEGRATED CIRCUITS**

Symbol	Parameter—definition
$C_i$	Input capacitance
$C_o$	Output capacitance
$C_{i/o}$	Input/output terminal capacitance
$C_{i(\phi)}$	Input capacitance of clock input
$f$	Frequency
$f(\phi)$	Clock frequency
$I$	Current—the current into an integrated circuit terminal is defined as a positive value and the current out of a terminal is defined as a negative value
$I_{BB}$	Supply current from $V_{BB}$
$I_{BB(AV)}$	Average supply current from $V_{BB}$
$I_{CC}$	Supply current from $V_{CC}$
$I_{CC(AV)}$	Average supply current from $V_{CC}$
$I_{CC(PD)}$	Power-down supply current from $V_{CC}$
$I_{DD}$	Supply current from $V_{DD}$
$I_{DD(AV)}$	Average supply current from $V_{DD}$
$I_{GG}$	Supply current from $V_{GG}$
$I_{GG(AV)}$	Average supply current from $V_{GG}$
$I_i$	Input current
$I_{IH}$	High-level input current—the value of the input current when $V_{OH}$ is applied to the input considered
$I_{IL}$	Low-level input current—the value of the input current when $V_{OL}$ is applied to the input considered
$I_{OH}$	High-level output current—the value of the output current when $V_{OH}$ is applied to the output considered
$I_{OL}$	Low-level output current—the value of the output current when $V_{OL}$ is applied to the output considered
$I_{OZ}$	Off-state (high-impedance-state) output current—the current into an output having a three-state capability with input conditions so applied that it will establish, according to the product specification, the off (high-impedance) state at the output
$I_{OZH}$	Off-state (high-impedance-state) output current, with high-level voltage applied to the output
$I_{OZL}$	Off-state (high-impedance-state) output current, with low-level voltage applied to the output
$I_{OS}$	Short-circuit output current
$I_{SS}$	$V_{SS}$ supply current
$P_d$	Power dissipation
$R_i$	Input resistance
$R_L$	External load resistance
$R_{OFF}$	Off-state output resistance
$R_{ON}$	On-state output resistance
$t_a$	Access time—the time interval between the application of a specified input pulse during a read cycle and the availability of valid data signals at an output
$t_a(AD)$	Address access time—the time interval between the application of an address input pulse and the availability of valid data signals at an output
$t_a(CE)$	Chip enable access time
$t_a(CS)$	Chip select access time
$t_c$	Cycle time
$t_c(REF)$	Refresh cycle time—the time interval between successive signals that are intended to restore the level in a dynamic memory cell to its original level
$t_c(RD)$	Read cycle time—the time interval between the start of a read cycle and the start of the next cycle
$t_c(RMW)$	Read-modify-write cycle time—the time interval between the start of a cycle in which the memory is read and new data are entered, and the start of the next cycle
$t_c(WR)$	Write cycle time—the time interval between the start of a write cycle and the start of the next cycle
$t_{dV}(AD)$	Data valid time with respect to address—the time interval following an initial change of address during which data stored at the initial address continues to be valid at the output
$t_{dV}(CE)$	Data valid time with respect to chip enable—the time interval following chip enable during which output data continues to be valid
$t_{dV}(CS)$	Data valid time with respect to chip select—the time interval following chip select during which output data continues to be valid
$t_d$	Delay time—the time between the specified reference points on two pulses
$t_d(\phi)$	Delay time between clock pulses—e.g., symbology: delay time, clock 1 to clock 2 or clock 2 to clock 1
$t_{DHL}$	High-level to low-level delay time—the time interval between specified reference points on the input and on the output pulses, when the output is going to low (high) level and when the device is driven and loaded by specified networks
$t_{DLH}$	Low-level to high-level delay time—the low (high) level and when the device is driven and loaded by specified networks
$t_f$	Fall time
$t_h$	Hold time—the time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal
$t_h(AD)$	Address hold time
$t_h(CE)$	Chip enable hold time
$t_h(CS)$	Chip select hold time
$t_h(DA)$	Data hold time

# MITSUBISHI LSIs

## SYMBOLGY

Symbol	Parameter—definition
$t_{h(RD)}$	Read hold time
$t_{h(WR)}$	Write hold time
$t_{PHL}$	High-level to low-level propagation time—the time interval between specified reference points on the input and on the output pulses when the output is
$t_{PLH}$	Low-level to high-level propagation time—the going to the low (high) level and when the device is driven and loaded by typical devices of stated type
$t_r$	Rise time
$t_{su}$	Setup time—the time interval between the application of a signal which is maintained at a specified input terminal and a consecutive active transition at another specified input terminal
$t_{su(AD)}$	Address setup time
$t_{su(AD-WR)}$	Address setup time with respect to write
$t_{su(CE-P)}$	Chip enable setup time with respect to precharge
$t_{su(CS)}$	Chip select setup time
$t_{su(CS-WR)}$	Chip select setup time with respect to write
$t_{su(DA)}$	Data setup time
$t_{su(P-CE)}$	Precharge setup time with respect to chip enable
$t_{su(RD)}$	Read setup time
$t_{su(WR)}$	Write setup time
$t_{THL}$	High-level to low-level transition time—the time interval between specified reference points on the edge of the output pulse when the output is going to
$t_{TLH}$	Low-level to high-level transition time—the low (high) level and when a specified input signal is applied through a specified network and the output is loaded by another specified network
$t_w$	Pulse width—the time interval between specified reference points on the leading and trailing edges of the waveforms
$t_w(CE)$	Chip enable pulse width
$t_w(CEH)$	Chip enable high pulse width
$t_w(CEL)$	Chip enable low pulse width
$t_w(CS)$	Chip select pulse width
$t_w(RD)$	Read pulse width
$t_w(WR)$	Write pulse width
$t_w(\phi)$	Clock pulse width
$t_{wr}$	Write recovery time—the time interval between the termination of a write pulse and the initiation of a new cycle
$T_a$	Ambient temperature
$T_{opr}$	Operating temperature
$T_{stg}$	Storage temperature
$V_{BB}$	$V_{BB}$ supply voltage
$V_{CC}$	$V_{CC}$ supply voltage
$V_{DD}$	$V_{DD}$ supply voltage
$V_{GG}$	$V_{GG}$ supply voltage
$V_i$	Input voltage
$V_{IH}$	High-level input voltage—the value of the permitted high-state voltage at the input
$V_{IL}$	Low-level input voltage—the value of the permitted low-state voltage range at the input
$V_o$	Output voltage
$V_{OH}$	High-level output voltage—the value of the guaranteed high-state voltage range at the output
$V_{OL}$	Low-level output voltage—the value of the guaranteed low-state voltage range at the output

Note: The symbols shown here are, with some exceptions, extracted from IEC publication 148.

# QUALITY ASSURANCE AND RELIABILITY TESTING

3

## 1. PLANNING

In recent years, advances in integrated circuits have been rapid, with increasing density and speed accompanied by decreasing cost. Because of these advances, it is now practical and economically justifiable to use these devices in systems of greater complexity and in which they were previously considered too expensive. All of these advances add up to increased demand.

We at Mitsubishi foresaw this increased demand and organized our production facilities to meet it. We also realized that simply increasing production to meet the demand was not enough and that positive steps would have to be taken to assure the reliability of our products.

This realization resulted in development of our Quality Assurance System. The system has resulted in improved productus, and Mitsubishi is able to supply its customers' needs with ICs of high reliability and stable quality. This system is the key to future planning for improved design, production and quality assurance.

## 2. QUALITY ASSURANCE SYSTEM

The Quality Assurance System imposes quality controls on Mitsubishi products from the initial conception of a new product to the final delivery of the product to the customer. A diagram of the total system is shown in Fig. 1. For ease of understanding, the system is divided into three stages.

### 2.1 Quality Assurance in the Design Stage

The characteristics of the bread-board devices are carefully checked to assure that all specifications are met. Standard integrated circuits and high-quality discrete components are used. During the design stage, extensive use is made of a sophisticated CAD program, which is updated to always include the latest state-of-the-art techniques.

### 2.2 Quality Assurance in the Limited-Manufacturing Stage

Rigid controls are maintained on the environment, incoming material and manufacturing equipment such as tools and test equipment. The products and materials used are subjected to stringent tests and inspections as they are manufactured. Wafer production is closely monitored.

Finally, a tough quality assurance test and inspection is made before the product is released for delivery to a customer. This final test includes a complete visual inspection, and electrical characteristics tests. A sampling technique is used to conduct tests under severe operating conditions to assure that the products meet reliability specifications. Pictures of some of the test equipment used are shown in Figs. 2 ~ 5.

### 2.3 Quality Assurance in the Full Production Stage

Full production of a product is not started until it has been confirmed that it can be manufactured to meet quality and reliability specifications. The controls, tests and inspection

procedures developed in §2.2 are continued. The closest monitoring assures that they are complied with.

## 3. RELIABILITY CONTROL

### 3.1 Reliability Tests

The newly established Reliability Center for Electronic Components of Japan has established a qualification system for electronic components. Reliability test methods and procedures are developed to mainly meet MIL-STD-883 and EIAJ-IC-121 specifications. Details of typical tests used on Mitsubishi ICs are shown in Table 1.

Table 1 Typical reliability test items and conditions

Group	Item	Test condition
1	High temperature operating life	Maximum operating ambient temperature 1000h
	High temperature storage life	Maximum storage temperature 1000h
	Humidity (steady state) life	65°C 95%RH 500h
2	Soldering heat	260°C 10s
	Thermal shock	0~100°C 15 cycles, 10min/cycle
	Temperature cycle	Minimum to maximum storage temperature, 10 cycles of 1h/cycle
3	Soldering	230°C, 5s, use rosin flux
	Lead integrity	Tension: 340g 30s Bending stress: 225g, ±30°, 3 times
	Vibration	20G, X, Y, Z each direction, 4 times 100~2000Hz—4 min/cycle
	Dropping	75cm, 3 times, wood plate, Y <sub>1</sub> direction
	Constant acceleration	20000G, Y <sub>1</sub> direction, 1 min

### 3.2 Failure Analysis

Devices that have failed during reliability or acceleration tests are analyzed to determine the cause of failure. This information is fed back to the process engineering section and manufacturing section so that improvements can be made to increase reliability. A summary of failure analysis procedures is shown in Table 2.

Table 2 Summary of failure analysis procedures

Step	Description
1. External examination	<ul style="list-style-type: none"> <li>○ Inspection of leads, plating, soldering and welding</li> <li>○ Inspection of materials, sealing and package marking</li> <li>○ Visual inspection of other items of the specifications</li> <li>○ Use of stereo microscopes, metallurgical microscopes, X-ray photographic equipment, fine leakage and gross leakage testers in the examination</li> </ul>
2. Electrical tests	<ul style="list-style-type: none"> <li>○ Checking for open circuits, short circuits and parametric degradation by electrical parameter measurement</li> <li>○ Observation of characteristics by a synchroscope or a curve tracer and checking of important physical characteristics by electrical characteristics</li> <li>○ Stress tests such as environmental or life tests, if required</li> </ul>
3. Internal examination	<ul style="list-style-type: none"> <li>○ Removal of the cover of the device, the optical inspection of the internal structure of the device</li> <li>○ Checking of the silicon chip surface</li> <li>○ Measurement of electrical characteristics by probes, if applicable</li> <li>○ Use of SEM, XMA and infrared microscanner if required</li> </ul>
4. Chip analysis	<ul style="list-style-type: none"> <li>○ Use of metallurgical analysis techniques to supplement analysis of the internal examination</li> <li>○ Slicing for cross-sectional inspection</li> <li>○ Analysis of oxide film defects</li> <li>○ Analysis of diffusion defects</li> </ul>

# QUALITY ASSURANCE AND RELIABILITY TESTING

Fig. 1 Quality assurance system




Fig. 2 Large-scale test system for LSIs




Fig. 3. Monitored temperature cycling tester





Fig. 4 Helium leakage tester



Fig. 5 Operating life tester



# QUALITY ASSURANCE AND RELIABILITY TESTING

## 4. TYPICAL RESULTS OF RELIABILITY TESTS AND FAILURE ANALYSES

### 4.1 Results of Reliability Test

Formerly, sufficient reliability for memory MOS LSIs was obtained by using metal-sealed ceramic packages, but with the development of high reliability plastic molding technology, production has been shifted to plastic molded memory MOS LSIs.

The following tests were performed:

1. Operating life test: Durability is tested at high temperature under operating state conditions by applying clock pulse inputs as shown in Fig. 6.
2. DC biased test: Durability is tested at high temperature biasing DC voltage, as shown in Fig. 7.
3. High temperature storage: The durability of devices stored at high temperatures is tested.

Typical results of memory MOS LSI life tests are shown in Table 3. The failure rate computed from this reliability data using an appropriate acceleration factor is 0.1 FIT or less (1 FIT =  $10^{-9}$ /hour) per bit, about the same as, or less than, for core memories.

Fig. 6 Operating life test procedure (for M58755 4K-bit dynamic RAM)




Fig. 7 DC biased test procedure (for M58751 1K-bit static RAM)




Table 3 Typical results of memory MOS LSI life tests

Type number	Package	Test	Temp. °C	No. of samples	Component hours	No. of failures	Remarks
M58533S	28-pin metal sealed ceramic DIL	Operating life	55°C	38	114,000	0	
			80°C	20	20,000	0	
		DC biased	125°C	15	15,000	0	
			80°C	20	20,000	0	
M58533P	28-pin plastic molded DIL	Operating life	125°C	15	20,000	0	
			80°C	20	20,000	0	
		DC biased	125°C	40	60,000	0	
M58531P	16-pin plastic molded DIL	Operating life	80°C	20	20,000	0	
			125°C	20	20,000	0	Functional failure
		DC biased	125°C	20	20,000	0	
M58751P	16-pin plastic molded DIL	Operating life	80°C	40	80,000	0	
			125°C	120	160,000	0	
		DC biased	125°C	40	80,000	0	
M58755S	22-pin ceramic DIL	Operating life	150°C	5	5,000	0	
			200°C	5	5,000	0	
		DC biased	125°C	66	137,000	0	
Total						2	

### 4.2 Typical Results of Failure Analyses

Accelerated testing under conditions more severe than normal operating conditions is used to observe failures of moisture resistance, of wire bonding, of surge voltage destruction and of vapor-deposited aluminum interconnection. Typical results are shown below.

#### 4.2.1. Failure in Moisture Resistance

An example of the results of steam pressure testing, performed to evaluate the moisture resistance of a plastic molded package, is shown in Fig. 8. The vapor-deposited aluminum interconnection was corroded due to moisture penetration.

# QUALITY ASSURANCE AND RELIABILITY TESTING

### 4.2.2. Failure of Wire Bonding

An example of a failure during the monitored temperature cycling test for evaluating the reliability of the wire bonding of the inner leads of the IC is shown in Fig. 9. The cause of this failure may have been the opening of the inner lead bonding because of a difference in thermal expansion coefficients of metal and resin producing a stress on the inner lead.

### 4.2.3. Failure Due to Surge Voltage

Many integrated circuits fail in the field due to a surge voltage. Surge voltage marginal tests have been performed to reproduce this failure for analysis of the destruction.

Examples of failures during this test are shown in Figs. 10 ~ 13. Figs. 10 and 11 indicate the existence of a bridge that was confirmed by an X-ray microanalyzer. Figs. 12 and 13 indicate the existence of a hot spot that was confirmed by an infrared microscanner.

### 4.2.4. Failure of Vapor-Deposited Interconnections

Fig. 14 shows an open-circuit vapor-deposited aluminum

interconnection, at a high current density region, caused by the operating life test. This test is performed as a step stress test to investigate IC degradation and failure by temperature and voltage. This phenomenon is due to aluminum electromigration, which is observed when high-current loads are applied to a vapor-deposited aluminum interconnection.

## 5. CONCLUSION

Mitsubishi Electric's Quality Assurance System is being expanded to provide stronger emphasis on the following points:

1. Establishment of quality and reliability levels that satisfy customers' requirements.
2. Expansion of the reliability tests of wafers and assembly processes for better evaluation, and standardization of circuit and design rules.
3. Establishment of procedures for speeding up the introduction of new technology and improved methods that raise reliability and to improve the accelerated life tests for better failure analysis.
4. Establishment of a system for collecting data on failures in the field, which will then be analyzed to develop improved methods for increasing reliability.

We welcome and appreciate the cooperation of our customers in developing design specifications, establishing quality levels, controlling incoming inspections, developing assembly and adjusting processes and collecting field data. Mitsubishi is anxious to work with its customers to develop ICs of increased reliability that meet their requirements.




Fig.9 Lift off of bonded gold inner lead, analyzed by metallurgical microscope




Fig.12 Hot spot at bonding head, analyzed by infrared microscanner




Fig. 8 Corrosion of vapor-deposited aluminum interconnection, analyzed by metallurgical microscope




Fig. 13 Junction in Fig. 12 after removal of aluminum, analyzed by metallurgical microscope




Fig.11 Enlargement of aluminum bridge in Fig. 10, analyzed by XMA-Al ka





Fig. 14 Electromigration of aluminum interconnection, analyzed by SEM



**PRECAUTIONS IN HANDLING MOS ICs**

A MOS transistor has a very thin oxide insulator under the gate electrode on the silicon substrate. It is operated by altering the conductance ( $g_m$ ) between source and drain to control mobile charges in the channel formed by the applied gate voltage.

If a high voltage were applied to a gate terminal, the insulator-film under the gate electrode could be destroyed, and all Mitsubishi MOS IC/LSIs contain internal protection circuits at each input terminal to prevent this. It is inherently necessary to apply reverse bias to the P-N junctions of a MOS IC/LSI.

Under certain conditions, however, it may be impossible to completely avoid destruction of the thin insulator-film due to the application of unexpectedly high voltage or thermal destruction due to excessive current from a forward biased P-N junction. The following recommendations should be followed in handling MOS devices.

**1. KEEPING VOLTAGE AND CURRENT TO EACH TERMINAL BELOW MAXIMUM RATINGS**

1. The recommended ranges of operating conditions provide adequate safety margins. Operating within these limits will assure maximum equipment performance and quality.
2. Forward bias should not be applied to any terminal since excessive current may cause thermal destruction.
3. Output terminals should not be connected directly to the power supply. Short-circuiting of a terminal to a power supply having low impedance may cause burn-out of the internal leads or thermal destruction due to excessive current.

**2. KEEPING ALL TERMINALS AT THE SAME POTENTIAL DURING TRANSPORT AND STORAGE**

When MOS IC/LSIs are not in use, both input and output terminals can be in a very high impedance state so that they are easily subjected to electrostatic induction from AC fields of the surrounding space or from charged objects in their vicinity. For this reason, MOS IC/LSIs should be protected from electrostatic charges while being transported and stored by conductive rubber-foam, aluminum foil, shielded boxes or other protective precautions.

**3. KEEPING ELECTRICAL EQUIPMENT, WORK TABLES AND OPERATING PERSONNEL AT THE SAME POTENTIAL**

1. All electric equipment, work table surfaces and operat-

ing personnel should be grounded. Work tables should be covered with copper or aluminum plates of good conductivity, and grounded. One method of grounding personnel, after making sure that there is no potential difference with electrical equipment, is by the use of a wristwatch metallic ring, etc. attached around the wrist and grounded in series with a  $1M \Omega$  resistor. Be sure that the grounding meets national regulations on personnel safety.

2. Current leakage from electric equipment must be prevented not only for personnel safety, but also to avert the destruction of MOS IC/LSIs, as described above. Items such as testers, curve-tracers and synchroscopes must be checked for current leakage before being grounded.

**4. PRECAUTIONS FOR MOUNTING OF MOS IC/LSIs**

1. The printed wiring lines to input and output terminals of MOS IC/LSIs should not be close to or parallel to high-voltage or high-power signal lines. Turning power on while the device is short-circuited, either by a solder bridge made during assembly or by a probe during adjusting and testing, may cause maximum ratings to be exceeded, which may result in the destruction of the device.
2. When input/output, or input and/or output, terminals of a MOS IC/LSIs (now open-circuits) are connected, we must consider the possibility of current leakage and take precautions similar to §2 above. To reduce such undesirable trouble, it is recommended that an interface circuit be inserted at the input or output terminal, or a resistor with a resistance that does not exceed the output driving capability of the MOS IC/LSI be inserted between the power supply and the ground.
3. A filter circuit should be inserted in the AC power supply line to absorb surges which can frequently be strong enough to destroy a MOS IC/LSI.
4. Terminal connections should be made as described in the catalog while being careful to meet specifications.
5. Ungrounded metal plates should not be placed near input or output terminals of any MOS IC/LSIs, since destruction of the insulation may result if they become electrostatically charged.
6. Equipment cases should provide shielding from electrostatic charges for more reliable operation. When a plastic case is used, it is desirable to coat the inside of the case with conductive paint and to ground it. This is considered necessary even for battery-operated equipment.



---

# MICROPROCESSORS

---

**4**

# M58710S

Alternative Designation 8080A


## 8-BIT PARALLEL CPU

The M58710S is an 8-bit parallel central processing unit (CPU) fabricated on a single chip using a high-speed N-channel silicon-gate MOS process, in a ceramic DIL package.


### FEATURES

- Basic machine instructions: 78
- Execution time (at clock frequency 2MHz): 2μs
- Directly accessible memory capacity: 65536 bytes
- Number of input/output ports: 256 each
- Multi-level interruption
- Direct memory access (DMA) operation
- All outputs are fully TTL-compatible; I<sub>OL</sub> = 1.9mA
- Unlimited subroutine nesting
- Interchangeable with the Intel's 8080A in pin-to-pin connections and machine instructions.

### PIN CONFIGURATION (TOP VIEW)



### BLOCK DIAGRAM



**8-BIT PARALLEL CPU**

**PIN DESCRIPTIONS**

Pin	Name	Input or output	Function significance
A <sub>0</sub> } A <sub>15</sub>	Address bus	Out	Provides the address signal to external memory up to 65536 bytes or denotes the I/O device number for up to 256 input and 256 output devices. Address terminals are three-state, and remain in the floating state during the HLT instruction execute cycle (T <sub>WH</sub> ) or in the hold state.
D <sub>0</sub> } D <sub>7</sub>	Data bus	In/Out	Provides bidirectional transfer of instructions and data between CPU and the external memory or the I/O ports. Status signals are also transferred. When $\overline{WR}$ is low, data goes to memory or output ports. When DBIN is high, the data is received by the CPU. The status signals are sent on the data bus, synchronizing with SYNC. Like the address bus; the data bus maintains the floating state during the HLT instruction execute cycle (T <sub>WH</sub> ) and in the hold state.
SYNC	Synchronizing signal	Out	Indicates the beginning of machine cycles M <sub>1</sub> through M <sub>5</sub> . The status signals for each cycle are sent out on the data bus while SYNC is active, and are latched in the external registers during SYNC.
DBIN	Data bus input control signal	Out	Indicates to the external circuits that the data bus is in the input mode, in which the CPU receives instructions or data from memory or input ports. The CPU receives instructions or data on the data bus when DBIN is high.
READY	Ready signal	In	Indicates to the CPU that data from memory or input/output ports is valid on the data bus. When the READY signal is not high in the T <sub>2</sub> state, the CPU will enter a waiting state (T <sub>W</sub> ) and the WAIT signal goes high. When READY is high, its state advances from T <sub>2</sub> or T <sub>W</sub> to T <sub>3</sub> . This READY signal is used to synchronize the CPU with slower memory or input/output ports.
WAIT	Wait state signal	Out	Indicates that the CPU has entered a waiting state. When the WAIT signal is high, the CPU is in a waiting state (T <sub>W</sub> ) and the output on the address bus and the data bus is kept stable.
$\overline{WR}$	Write control signal	Out	Indicates timing of a data write-in operation to memory or output ports. When $\overline{WR}$ is low, data on the data bus is valid; when the WAIT signal is high, it is kept low.
HOLD	Hold request signal	In	When READY is high, the CPU enters the hold state provided that: <ul style="list-style-type: none"> <li>• the CPU is in the HLD instruction execute state (T<sub>WH</sub>).</li> <li>• the CPU is in the T<sub>2</sub> or T<sub>W</sub> state and the READY signal is high.</li> </ul> When the CPU is in the hold state, the data bus and the address bus will be in the floating state, and will be used with the memory or input/output ports regardless of CPU operation.
HLDA	Hold acknowledge signal	Out	When high, indicates that the CPU is in the hold state and the address bus and the data bus will be in the floating state.
INTE	Interrupt enable control signal	Out	When high, indicates that an interruption will be accepted by the CPU. It is set to high by instruction EI and is reset to low by instruction DI. It is automatically reset to low at state T <sub>1</sub> of machine cycle M <sub>1</sub> when an interrupt is accepted, and is also reset by the RESET signal.
INT	Interrupt request signal	In	Indicates to the CPU M58710S that an interrupt is being requested. When the INT is high, the interrupt request will be accepted by the CPU unless HLDA is high or INTE is low. If INT is accepted, INTE will go low and status information INTA will be transferred to the data bus as an interrupt request signal.
RESET	Reset signal	In	When high, the program counter is reset to '0' and instruction NOP is set to the instruction register. INTE is reset to low, and the CPU will not accept interrupts. While RESET is high, the address bus and the data bus remain in the floating state; when RESET goes low, the program will start at location 0. The data registers, accumulator, stack pointer and flag flip-flops are not reset by this signal. No synchronization is necessary for the RESET signal, but the high level must be kept for a minimum of 3 clock cycles.

4


**8-BIT PARALLEL CPU**

**BASIC TIMING**

Execution of instructions proceeds in two stages: 1) fetch, and 2) analyze and execute.

Fig. 1 shows the consecutive relationship between stages 1 and 2, after which it is determined whether or not there has been an interrupt request. If there has not, the next instruction is fetched immediately; if there has, it is fetched after completing the necessary interrupt processing. One cycle of this loop completes the execution of one instruction.

**Fig. 1 Execution of basic instructions**



There are five machine cycles ( $M_1, M_2, M_3, M_4$  and  $M_5$ ) and the fetching, analysis, and execution of a single instruction requires from 1 to 5 machine cycles.

Each cycle consists of from three to five states ( $T_1, T_2, T_3, T_4$  and  $T_5$ ), the actual number depending upon the instruction being executed. The duration of one state is defined by successive low-to-high transitions of the  $\phi_1$  clock. (500ns at a clock frequency of 2MHz).


There is also another state  $T_W$ , situated between  $T_2$  and  $T_3$  (see Fig. 2) and controlled by the external signals READY and HOLD, and instruction HLT. The duration of  $T_W$  is an integral multiple of the clock cycle.

The first machine cycle ( $M_1$ ) in every instruction cycle is a fetch cycle, and the address for memory read is sent on the address bus.  $M_1$  is composed of states  $T_1 \sim T_4$  or  $T_1 \sim T_5$ , as shown in Fig. 2. Machine cycles  $M_2, M_3, M_4$  and  $M_5$  are

usually composed of three states ( $T_1 \sim T_3$ ), with the exception of the instruction XTHL, which requires five states:  $T_1 \sim T_5$ .

When the clock period is 500ns and there is no  $T_W$ ,  $M_1$  requires  $2\mu s$  or  $2.5\mu s$ , and the other machine cycles require  $1.5\mu s$  to execute an instruction. When  $T_W$  exists, the execution time increases accordingly. Since the minimum instruction cycle requires four states ( $T_1 \sim T_4$ ) of machine cycle  $M_1$ , the minimum instruction execution time is  $2\mu s$ .

**Fig. 2 Machine cycle states (hatched blocks indicate a state that may not be required)**




**INTERRUPT**

When an interrupt is requested, the decision whether to accept it or not is taken after the instruction in progress is completed; that is, during the last state of the last machine cycle.

When interrupt is requested and the CPU is in the interrupt-enable state (signal INTE is high), the CPU accepts the interrupt and begins a special interrupt machine cycle  $M_1$  in which the program counter is not incremented and the CPU sends out status information INTA (the interrupt acknowledge signal). During state  $T_3$  of special interrupt machine cycle  $M_1$ , the external interrupt control circuit sends the interrupt instruction corresponding to interrupt factors on the data bus, and the CPU fetches and executes this instruction. This instruction is a special one-byte call (instruction RST) or a special three-byte call (instruction CALL) which facilitates the processing of interrupts.

**8-BIT PARALLEL CPU**

**Fig. 3 Basic instruction cycle**



- Besides the states shown in Fig.3, there is a state T<sub>H</sub>, in which the CPU stays in the hold state after the machine cycle.
- States T<sub>W</sub>, T<sub>4</sub> and T<sub>5</sub> are optional.

**Table 1 Status information**

Data bus	Signal symbol	Status information designation	Function
D <sub>0</sub>	INTA	Interrupt acknowledge	Goes high when the CPU accepts the interrupt request signal from the INT terminal.
D <sub>4</sub>	W <sub>0</sub>	Write mode	Goes high when the current machine cycle is in a read mode, and falls when in a write (output) mode.
D <sub>2</sub>	STACK	Stack	Goes high when the address bus holds the pushdown stack address from the stack pointer.
D <sub>3</sub>	HLTA	HLT instruction acknowledge	Goes high when the CPU executes the HLT instruction and maintains the halt state.
D <sub>4</sub>	OUT	Output instruction acknowledge	Goes high when the address bus contains the address of an output device and the data bus contains the output data. (The address of an output device is contained simultaneously in the upper 8 bits and the lower 8 bits of the address bus.)
D <sub>5</sub>	M <sub>1</sub>	M <sub>1</sub> status	Goes high when the CPU is in the fetch cycle for the first byte of an instruction.
D <sub>6</sub>	INP	Input instruction acknowledge	Goes high when the address bus contains the address of an input device and the data bus receives the input data. (The address of an output device is contained simultaneously in the upper 8 bits and the lower 8 bits of the address bus.)
D <sub>7</sub>	MEMR	Memory read	Goes high when the data bus is used for memory read data.

- Hatched portions indicate periods during which input data should be kept stable.
- The address data is valid during the period designated by solid lines.
- The period of T<sub>W</sub> depends on the condition of the READY signal.

**STATUS INFORMATION**


The M58710S sends out 8 bits of status information on data bus (D<sub>7</sub>~D<sub>0</sub>) at the first state of each machine cycle (M<sub>1</sub>·T<sub>1</sub>) synchronizing with signal SYNC that indicates the function of each machine cycle. The status signal will be latched in the external register by signal SYNC·φ<sub>1</sub>. Table 1 gives the functions of the status information that will be sent out on the data bus.

**Table 2 Status**

Status information	Mode No.										
		1	2	3	4	5	6	7	8	9	10
Data bus bit	Status signal name	Instruction fetch	Memory read	Stack read	Input read	Interrupt acknowl.	Halt acknowledge	Interrupt acknowl. while halt	Memory write	Stack write	Output write
D <sub>0</sub>	INTA	0	0	0	0	1	0	1	0	0	0
D <sub>4</sub>	W <sub>0</sub>	1	1	1	1	1	1	1	0	0	0
D <sub>2</sub>	STACK	0	0	1	0	0	0	0	0	0	1
D <sub>3</sub>	HLTA	0	0	0	0	0	1	1	0	0	0
D <sub>4</sub>	OUT	0	0	0	0	0	0	0	0	0	1
D <sub>5</sub>	M <sub>1</sub>	1	0	0	0	1	0	1	0	0	0
D <sub>6</sub>	INP	0	0	0	1	0	0	0	0	0	0
D <sub>7</sub>	MEMR	1	1	1	0	0	1	0	0	0	0

**8-BIT PARALLEL CPU**

**CPU STATE TRANSITION DIAGRAM**



**8-BIT PARALLEL CPU**

**INSTRUCTION CODE LIST**

D <sub>3</sub> ~D <sub>0</sub>	D <sub>7</sub> ~D <sub>4</sub> Hexadecimal notation	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0	NOP	(NOP)	(NOP)	(NOP)	MOV B, B	MOV D, B	MOV H, B	MOV M, B	ADD B	SUB B	ANA B	ORA B	RNZ	RNC	RPO	RP
0001	1	LXI B	LXI D	LXI H	LXI SP	MOV B, C	MOV D, C	MOV H, C	MOV M, C	ADD C	SUB C	ANA C	ORA C	POP B	POP D	POP H	POP PSW
0010	2	STAX B	STAX D	SHLD	STA	MOV B, D	MOV D, D	MOV H, D	MOV M, D	ADD D	SUB D	ANA D	ORA D	JNZ	JNC	JPO	JP
0011	3	INX B	INX D	INX H	INX SP	MOV B, E	MOV D, E	MOV H, E	MOV M, E	ADD E	SUB E	ANA E	ORA E	JMP	OUT	XTHL	DI
0100	4	INR B	INR D	INR H	INR M	MOV B, H	MOV D, H	MOV H, H	MOV M, H	ADD H	SUB H	ANA H	ORA H	GNZ	CNC	GPO	CP
0101	5	DCR B	DCR D	DCR H	DCR M	MOV B, L	MOV D, L	MOV H, L	MOV M, L	ADD L	SUB L	ANA L	ORA L	PUSH B	PUSH D	PUSH H	PUSH PSW
0110	6	MVI B	MVI D	MVI H	MVI M	MOV B, M	MOV D, M	MOV H, M	HLT	ADD M	SUB M	ANA M	ORA M	ADI	SUI	ANI	ORI
0111	7	RLC	RAL	DAA	STC	MOV B, A	MOV D, A	MOV H, A	MOV M, A	ADD A	SUB A	ANA A	ORA A	RST 0	RST 2	RST 4	RST 6
1000	8	(NOP)	(NOP)	(NOP)	(NOP)	MOV C, B	MOV E, B	MOV L, B	MOV A, B	ADC B	SBB B	XRA B	CMP B	RZ	RC	RPE	RM
1001	9	DAD B	DAD D	DAD H	DAD SP	MOV C, C	MOV E, C	MOV L, C	MOV A, C	ADC C	SBB C	XRA C	CMP C	RET	(RET)	PCHL	SPHL
1010	A	LDAX B	LDAX D	LHLD	LDA	MOV C, D	MOV E, D	MOV L, D	MOV A, D	ADC D	SBB D	XRA D	CMP D	JZ	JC	JPE	JM
1011	B	DCX B	DCX D	DCX H	DCX SP	MOV C, E	MOV E, E	MOV L, E	MOV A, E	ADC E	SBB E	XRA E	CMP E	(JMP)	IN	XCHG	EI
1100	C	INR C	INR E	INR L	INR A	MOV C, H	MOV E, H	MOV L, H	MOV A, H	ADC H	SBB H	XRA H	CMP H	CZ	CC	CPE	CM
1101	D	DCR C	DCR E	DCR L	DCR A	MOV C, L	MOV E, L	MOV L, L	MOV A, L	ADC L	SBB L	XRA L	CMP L	CALL	(CALL)	(CALL)	(CALL)
1110	E	MVI C	MVI E	MVI L	MVI A	MOV C, M	MOV E, M	MOV L, M	MOV A, M	ADC M	SBB M	XRA M	CMP M	ACI	SBI	XRI	CPI
1111	F	RRC	RAR	CMA	CMC	MOV C, A	MOV E, A	MOV L, A	MOV A, A	ADC A	SBB A	XRA A	CMP A	RST 1	RST 3	RST 5	RST 7

**4**

This list shows the machine codes and corresponding machine instructions. D<sub>3</sub>~D<sub>0</sub> indicate the lower 4 bits of the machine code and D<sub>7</sub>~D<sub>4</sub> indicate the upper 4 bits. Hexadecimal numbers are also used to indicate this code. The instruction may consist of one, two, or three bytes, but only the first byte is listed.

 indicates a three-byte instruction.  
 indicates a two-byte instruction.  
 ( ) is not a formal instruction, but if this code is accessed, the instruction in parentheses may be executed. This is not, however, guaranteed.

**8-BIT PARALLEL CPU**

**MACHINE INSTRUCTIONS**

Item Instr. class.	Mnemonic	Instruction code					16mal notation	No. of states	No. of bytes	No. of cycles	Functions	Flags				Address bus		Data bus		
		D7 D6	D5 D4	D3	D2 D1	D0						S	Z	P	CY2	CY1	Contents	Mach. cycle*	Contents	I/O
Data transfer	MOV r <sub>1</sub> , r <sub>2</sub>	0 1	D D D	S S S	S S S		5	1	1	(r <sub>1</sub> ) ← (r <sub>2</sub> )	Where, M = (H) (L)	X	X	X	X			(r)	M4	
	MOV M, r	0 1	1 1 0	S S S	S S S		7	1	2	(M) ← (r)	Where, M = (H) (L)	X	X	X	X	M	M4	(M)	M4	
	MOV r, M	0 1	D D D	S S S	S S S		7	1	2	(r) ← (M)	Where, M = (H) (L)	X	X	X	X	M	M4	(M)	M4	
	MVI r, n	0 0	D D D	1 1 0			7	2	2	(r) ← n	Where, M = (H) (L)	X	X	X	X			<B2>	M4	
	MVI M, n	0 0	1 1 0	1 1 0			3	6	10	(M) ← n	Where, M = (H) (L)	X	X	X	X	M	M5	<B2>	M5	
	LXI B, m	0 0	0 0 0	0 0 1			0	1	10	(C) ← <B2> (B) ← <B3>	Where, m = <B3> <B2>	X	X	X	X			<B2> <B3>	M2 M3	
	LXI D, m	0 0	0 1 0	0 0 1			1	1	10	(E) ← <B2> (D) ← <B3>	Where, m = <B3> <B2>	X	X	X	X			<B2> <B3>	M2 M3	
	LXI H, m	0 0	1 0 0	0 0 1			2	1	10	(L) ← <B2> (H) ← <B3>	Where, m = <B3> <B2>	X	X	X	X			<B2> <B3>	M2 M3	
	LXI SP, m	0 0	1 1 0	0 0 1			3	1	10	(SP) ← m		X	X	X	X			<B2> <B3>	M2 M3	
	SPHL	1 1	1 1 1	0 0 1			F	9	5	(SP) ← (H) (L)		X	X	X	X					
	STAX B	0 0	0 0 0	0 1 0			0	2	7	((B)(C)) ← (A)		X	X	X	X	(B) (C)	M4	(A)	O	M4
	STAX D	0 0	0 1 0	0 1 0			1	2	7	((D)(E)) ← (A)		X	X	X	X	(D) (E)	M4	(A)	O	M4
	LDA B	0 0	0 0 1	0 1 0			0	A	7	(A) ← ((B)(C))		X	X	X	X	(B) (C)	M4	((B)(C))	I	M4
	LDA D	0 0	0 1 1	0 1 0			1	A	7	(A) ← ((D)(E))		X	X	X	X	(D) (E)	M4	((D)(E))	I	M4
	STA m	0 0	1 1 0	0 1 0			3	2	13	(m) ← (A)		X	X	X	X	m	M4	(A)	O	M4
	LDA m	0 0	1 1 1	0 1 0			3	A	13	(A) ← (m)		X	X	X	X	m	M4	(m)	I	M4
SHLD m	0 0	1 0 0	0 1 0			2	2	16	(m) ← (L) (m+1) ← (H)		X	X	X	X	m m+1	M4 M5	(L) (H)	O O	M4 M5	
LHLD m	0 0	1 0 1	0 1 0			2	A	16	(L) ← (m) (H) ← (m+1)		X	X	X	X	m m+1	M4 M5	(m) (m+1)	I I	M4 M5	
XCHG	1 1	1 0 1	0 1 1			E	B	4	(H) (L) ↔ (D) (E)		X	X	X	X						
XTHL	1 1	1 0 0	0 1 1			E	3	18	(H) (L) ↔ ((SP)+1) ((SP))		X	X	X	X	(SP) (SP)+1	M2 M3	((SP) ((SP)+1))	I I	M2 M3	
Arithmetic, logical, compare	ADD r	1 0	0 0 0	S S S			4	1	1	(A) ← (A) + (r)	Where, M = (H) (L)	0	0	0	0					
	ADD M	1 0	0 0 0	1 1 0			8	6	7	(A) ← (A) + (M)	Where, M = (H) (L)	0	0	0	0	M	M4	(M)	I	M4
	ADI n	1 1	0 0 0	1 1 0			C	6	7	(A) ← (A) + n	Where, M = (H) (L)	0	0	0	0			<B2>	I	M4
	ADC r	1 0	0 0 1	S S S			8	E	4	(A) ← (A) + (r) + (CY2)	Where, M = (H) (L)	0	0	0	0			(M)	I	M4
	ADC M	1 0	0 0 1	1 1 0			8	E	7	(A) ← (A) + (M) + (CY2)	Where, M = (H) (L)	0	0	0	0	M	M4	(M)	I	M4
	ACI n	1 1	0 0 1	1 1 0			C	E	7	(A) ← (A) + n + (CY2)	Where, M = (H) (L)	0	0	0	0			<B2>	I	M4
	DAD B	0 0	0 0 1	0 0 1			0	9	10	(H) (L) ← (H) (L) + (B) (C)		X	X	0	X					
	DAD D	0 0	0 1 1	0 0 1			1	9	10	(H) (L) ← (H) (L) + (D) (E)		X	X	0	X					
	DAD H	0 0	1 0 1	0 0 1			2	9	10	(H) (L) ← (H) (L) + (H) (L)		X	X	0	X					
	DAD SP	0 0	1 1 1	0 0 1			3	9	10	(H) (L) ← (H) (L) + (SP)		X	X	0	X					
	SUB r	1 0	0 1 0	S S S			4	1	1	(A) ← (A) - (r)	Where, M = (H) (L)	0	0	0	0			(M)	I	M4
	SUB M	1 0	0 1 0	1 1 0			9	6	7	(A) ← (A) - (M)	Where, M = (H) (L)	0	0	0	0	M	M4	(M)	I	M4
	SUI n	1 1	0 1 0	1 1 0			D	6	7	(A) ← (A) - n	Where, M = (H) (L)	0	0	0	0			<B2>	I	M4
	SBB r	1 0	0 1 1	S S S			4	1	1	(A) ← (A) - (r) - (CY2)	Where, M = (H) (L)	0	0	0	0			(M)	I	M4
	SBB M	1 0	0 1 1	1 1 0			9	E	7	(A) ← (A) - (M) - (CY2)	Where, M = (H) (L)	0	0	0	0	M	M4	(M)	I	M4
	SBI n	1 1	0 1 1	1 1 0			D	E	7	(A) ← (A) - n - (CY2)	Where, M = (H) (L)	0	0	0	0			<B2>	I	M4
ANA r	1 0	1 0 0	S S S			4	1	1	(A) ← (A) ∧ (r)	Where, M = (H) (L)	0	0	0	0			(M)	I	M4	
ANA M	1 0	1 0 0	1 1 0			A	6	7	(A) ← (A) ∧ (M)	Where, M = (H) (L)	0	0	0	0	M	M4	(M)	I	M4	
ANI n	1 1	1 0 0	1 1 0			E	6	7	(A) ← (A) ∧ n	Where, M = (H) (L)	0	0	0	0			<B2>	I	M4	
XRA r	1 0	1 0 1	S S S			4	1	1	(A) ← (A) ⊕ (r)	Where, M = (H) (L)	0	0	0	0			(M)	I	M4	
XRA M	1 0	1 0 1	1 1 0			A	E	7	(A) ← (A) ⊕ (M)	Where, M = (H) (L)	0	0	0	0	M	M4	(M)	I	M4	
XRI n	1 1	1 0 1	1 1 0			E	E	7	(A) ← (A) ⊕ n	Where, M = (H) (L)	0	0	0	0			<B2>	I	M4	
ORA r	1 0	1 1 0	S S S			4	1	1	(A) ← (A) ∨ (r)	Where, M = (H) (L)	0	0	0	0			(M)	I	M4	
ORA M	1 0	1 1 0	1 1 0			9	6	7	(A) ← (A) ∨ (M)	Where, M = (H) (L)	0	0	0	0	M	M4	(M)	I	M4	
ORI n	1 1	1 1 0	1 1 0			F	6	7	(A) ← (A) ∨ n	Where, M = (H) (L)	0	0	0	0			<B2>	I	M4	
CMP r	1 0	1 1 1	S S S			4	1	1	(A) - (r)	Compare; Where, M = (H) (L)	0	0	0	0			(M)	I	M4	
CMP M	1 0	1 1 1	1 1 0			9	E	7	(A) - (M)	Compare; Where, M = (H) (L)	0	0	0	0	M	M4	(M)	I	M4	
CP1 n	1 1	1 1 1	1 1 0			F	E	7	(A) - n	Compare; Where, M = (H) (L)	0	0	0	0			<B2>	I	M4	
Register increment/decrement	INR r	0 0	D D D	1 0 0			5	1	1	(r) ← (r) + 1	Where, M = (H) (L)	0	0	0	X			(M)	I	M4
	INR M	0 0	1 1 0	1 0 0			3	4	10	(M) ← (M) + 1	Where, M = (H) (L)	0	0	0	X	M	M4	(M)	I	M4
	DCR r	0 0	D D D	1 0 1			5	1	1	(r) ← (r) - 1	Where, M = (H) (L)	0	0	0	X			(M)	I	M4
	DCR M	0 0	1 1 0	1 0 1			3	5	10	(M) ← (M) - 1	Where, M = (H) (L)	0	0	0	X	M	M4	(M)	I	M4
	INX B	0 0	0 0 0	0 1 1			0	3	5	(B) (C) ← (B) (C) + 1		X	X	X	X					
	INX D	0 0	0 1 0	0 1 1			1	3	5	(D) (E) ← (D) (E) + 1		X	X	X	X					
	INX H	0 0	1 0 0	0 1 1			2	3	5	(H) (L) ← (H) (L) + 1		X	X	X	X					
	INX SP	0 0	1 1 0	0 1 1			3	3	5	(SP) ← (SP) + 1		X	X	X	X					
DCX B	0 0	0 0 1	0 1 1			0	B	5	(B) (C) ← (B) (C) - 1		X	X	X	X						
DCX D	0 0	0 1 1	0 1 1			1	B	5	(D) (E) ← (D) (E) - 1		X	X	X	X						
DCX H	0 0	1 0 1	0 1 1			2	B	5	(H) (L) ← (H) (L) - 1		X	X	X	X						
DCX SP	0 0	1 1 1	0 1 1			3	B	5	(SP) ← (SP) - 1		X	X	X	X						
Rotate & shift contents of accumulator	RLC	0 0	0 0 0	1 1 1			0	7	4	1	Left shift CY2 ← A7 A6 ..... A1 A0	X	X	0	X					
	RRC	0 0	0 0 1	1 1 1			0	F	4	1	Right shift CY2 ← A7 A6 ..... A1 A0	X	X	0	X					
	RAL	0 0	0 1 0	1 1 1			1	7	4	1	Left shift CY2 ← A7 A6 ..... A1 A0	X	X	0	X					
	RAR	0 0	0 1 1	1 1 1			1	F	4	1	Right shift CY2 ← A7 A6 ..... A1 A0	X	X	0	X					
Accumulator compen.	CMA	0 0	1 0 1	1 1 1			2	F	4	1	(A) ← (A)		X	X	X	X				
	DAA	0 0	1 0 0	1 1 1			2	7	4	1	Results of binary addition are adjusted to BCD		0	0	0	0				
	STC	0 0	1 1 0	1 1 1			3	7	4	1	(CY2) ← 1		X	X	X	X				
Carry set	CMC	0 0	1 1 1	1 1 1			3	F	4	1	(CY2) ← (CY2)		X	X	X	X				

\*: State is T<sub>1</sub>. †: State is T<sub>2</sub>.

**8-BIT PARALLEL CPU**

Item Instr. class.	Mnemonic	Instruction code				16 mal notatin	No. of states	No. of bytes	No. of cycles	Functions	Flags				Address bus		Data bus				
		D7 D6	D5 D4 D3	D2 D1 D0							S	Z	P	CY2	CY1	Contents	Mach. cycle*	Contents	I/O	Mach. cycle**	
Jump	JMP m	1 1	0 0 0	0 1 1	C 3	10	3	3	(PC) ← m	X	X	X	X			<B2>	I	M2			
	PCHL	1 1	1 0 1	0 0 1	E 9	5	1	1	(PC) ← (H) (L)	X	X	X	X			<B2>	I	M3			
	JC m	1 1	0 1 1	0 1 0	D A	10	3	3	(CY2) = 1	X	X	X	X								
	JNC m	1 1	0 1 0	0 1 0	D 2	10	3	3	(CY2) = 0	X	X	X	X								
	JZ m	1 1	0 0 1	0 1 0	C A	10	3	3	(Z) = 1	X	X	X	X			<B2>	I	M2			
	JNZ m	1 1	0 0 0	0 1 0	C 2	10	3	3	(Z) = 0	X	X	X	X			<B2>	I	M3			
	JP m	1 1	1 1 0	0 1 0	F 2	10	3	3	(S) = 0	X	X	X	X								
	JM m	1 1	1 1 1	0 1 0	F A	10	3	3	(S) = 1	X	X	X	X								
	JPE m	1 1	1 0 1	0 1 0	E A	10	3	3	(P) = 1	X	X	X	X								
	JPO m	1 1	1 0 0	0 1 0	E 2	10	3	3	(P) = 0	X	X	X	X								
Subroutine call	CALL m	1 1	0 0 1	1 0 1	C D	17	3	5	((SP)-1) ((SP)-2) ← (PC)+3, (PC) ← m (SP) ← (SP)-2	X	X	X	X			<B2>	I	M2			
	RST n	1 1	A A A	1 1 1		11	1	3	((SP)-1) ((SP)-2) ← (PC)+1, (PC) ← n × 8, (SP) ← (SP)-2 Where 0 ≤ n ≤ 7	X	X	X	X			(SP)-1	M4	<B2>	I	M3	
	CC m	1 1	0 1 1	1 0 0	D C	17	11	3	(CY2) = 1	X	X	X	X								
	CNC m	1 1	0 1 0	1 0 0	D 4	17	11	3	(CY2) = 0	X	X	X	X								
	CZ m	1 1	0 0 1	1 0 0	C C	17	11	3	(Z) = 1	X	X	X	X			<B2>	I	M2			
	CNZ m	1 1	0 0 0	1 0 0	C 4	17	11	3	(Z) = 0	X	X	X	X			<B2>	I	M3			
	CP m	1 1	1 1 0	1 0 0	F 4	17	11	3	(S) = 0	X	X	X	X			(SP)-1	M4	<B2>	I	M3	
	CM m	1 1	1 1 1	1 0 0	F C	17	11	3	(S) = 1	X	X	X	X			(SP)-2	M5	<B2>	I	M4	
	CPE m	1 1	1 0 1	1 0 0	E C	17	11	3	(P) = 1	X	X	X	X								
	CPO m	1 1	1 0 0	1 0 0	E 4	17	11	3	(P) = 0	X	X	X	X								
Return	RET	1 1	0 0 1	0 0 1	C 9	10	1	3	(PC) ← ((SP)+1) ((SP)), (SP) ← (SP)+2	X	X	X	X			(SP)+1	M4	((SP))	I	M4	
	RC	1 1	0 1 1	0 0 0	D 8	11	5	3/1	(CY2) = 1	X	X	X	X								
	RNC	1 1	0 1 0	0 0 0	D 0	11	5	3/1	(CY2) = 0	X	X	X	X								
	RZ	1 1	0 0 1	0 0 0	C 8	11	5	3/1	(Z) = 1	X	X	X	X			(SP)	M4	((SP))	I	M4	
	RNZ	1 1	0 0 0	0 0 0	C 0	11	5	3/1	(Z) = 0	X	X	X	X			(SP)+1	M5	((SP)+1)	I	M5	
	RP	1 1	1 1 0	0 0 0	F 0	11	5	3/1	(S) = 0	X	X	X	X								
	RM	1 1	1 1 1	0 0 0	F 8	11	5	3/1	(S) = 1	X	X	X	X								
	RPE	1 1	1 0 1	0 0 0	E 8	11	5	3/1	(P) = 1	X	X	X	X								
RPO	1 1	1 0 0	0 0 0	E 0	11	5	3/1	(P) = 0	X	X	X	X									
Input/output control	IN n	1 1	0 1 1	0 1 1	D B	10	2	3	(A) ← (input buffer) ← (input device of number n)	X	X	X	X			<B2>	B2	M5	(input data)	I	M5
	OUT n	1 1	0 1 0	0 1 1	D 3	10	2	3	(Output device of number n) ← (A)	X	X	X	X			<B2>	B2	M5	(input data)	I	M5
Interrupt control	E I	1 1	1 1 1	0 1 1	F B	4	1	1	(INTE) ← 1	X	X	X	X			<B2>	B2	M5	(A)	O	M5
	D I	1 1	1 1 0	0 1 1	F 3	4	1	1	(INTE) ← 0	X	X	X	X								
Stack control	PUSH PSW	1 1	1 1 0	1 0 1	F 5	11	1	3	((SP)-1) ← (A), ((SP)-2) ← (F)	X	X	X	X			(SP)-1	M4	(A)	O	M4	
	PUSH B	1 1	0 0 0	1 0 1	C 5	11	1	3	(SP) ← (SP)-2	X	X	X	X			(SP)-2	M5	(F)	O	M5	
	PUSH D	1 1	0 1 0	1 0 1	D 5	11	1	3	((SP)-1) ← (B), ((SP)-2) ← (C)	X	X	X	X			(SP)-1	M4	(B)	O	M4	
	PUSH H	1 1	1 0 0	1 0 1	E 5	11	1	3	(SP) ← (SP)-2	X	X	X	X			(SP)-2	M5	(C)	O	M5	
	POP PSW	1 1	1 1 0	0 0 1	F 1	10	1	3	((SP)-1) ← (H), ((SP)-2) ← (L)	X	X	X	X			(SP)-1	M4	(H)	O	M4	
	POP B	1 1	0 0 0	0 0 1	C 1	10	1	3	(SP) ← (SP)-2	X	X	X	X			(SP)-2	M5	(L)	O	M5	
	POP D	1 1	0 1 0	0 0 1	D 1	10	1	3	(SP) ← (SP)+2	X	X	X	X			(SP)+1	M5	((SP)+1)	I	M5	
	POP H	1 1	1 0 0	0 0 1	E 1	10	1	3	(SP) ← (SP)+2	X	X	X	X			(SP)+1	M5	((SP)+1)	I	M5	
Others	HLT	0 1	1 1 0	1 1 0	7 6	7	1	1	(PC) ← (PC)+1	X	X	X	X			(SP)+1	M5	((SP)+1)	I	M5	
	NOP	0 0	0 0 0	0 0 0	0 0	4	1	1	(PC) ← (PC)+1	X	X	X	X								

\*: State is T1. \*\*: State is T2.

Symbol	Meaning	Symbol	Meaning	Symbol	Meaning		
r	Register	S S S or D D D	Bit pattern designating register or memory.	—	Data is transferred in direction shown		
m	Two-byte data			Register	( )	Contents of register or memory location	
n	One-byte data			S S S	v	Inclusive OR	
<B2>	Second byte of instruction			or	∨	Exclusive OR	
<B3>	Third byte of instruction			D D D	∧	Logical AND	
AAA	Binary representation for RST instruction n			B	0 0 0 0	1's complement	
F	8-bit data from the most to the least significant bit s, z, 0, cy1, 0, p, 1, cy2			C	0 0 1 0	X	Content of flag is not changed after execution
PC	Program counter			D	0 1 0 0	○	Content of flag is set or reset after execution
SP	Stack pointer			E	0 1 1 0	I	Input mode
				H	1 0 0 0	O	Output mode
		L	1 0 0 1				
		M	1 1 0 0				
		A	1 1 1 1				

**8-BIT PARALLEL CPU**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V <sub>DD</sub>	Supply voltage	With respect to V <sub>BB</sub> (substrate)	-0.3~20	V
V <sub>CC</sub>	Supply voltage		-0.3~20	V
V <sub>SS</sub>	Supply voltage		-0.3~20	V
V <sub>I</sub>	Input voltage		-0.3~20	V
P <sub>d</sub>	Maximum power dissipation	T <sub>a</sub> = 25°C	1500	mW
T <sub>opr</sub>	Operating free-air temperature		0 ~ 70	°C
T <sub>stg</sub>	Storage temperature		-65 ~ 150	°C

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>BB</sub>	Supply voltage	-4.75	-5	-5.25	V
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
V <sub>DD</sub>	Supply voltage	11.4	12	12.6	V
V <sub>SS</sub>	Supply voltage		0		V
V <sub>IH</sub>	High-level input voltage	3.3		V <sub>CC</sub> + 1	V
V <sub>IL</sub>	Low-level input voltage	-1		0.8	V
V <sub>IH</sub> (φ)	High-level clock input voltage	9		V <sub>DD</sub> + 1	V
V <sub>IL</sub> (φ)	Low-level clock input voltage	-1		0.8	V
T <sub>opr</sub>	Operating free-air temperature	0		70	°C

**ELECTRICAL CHARACTERISTICS** ( T<sub>a</sub> = 0 ~ 70°C, V<sub>DD</sub> = 12V ± 5%, V<sub>CC</sub> = 5V ± 5%, V<sub>BB</sub> = -5V ± 5%, V<sub>SS</sub> = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits		Unit	
			Min	Typ		Max
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1.9mA. All output			0.45	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -150μA	3.7			V
I <sub>BB</sub>	V <sub>BB</sub> supply current	Operating at t <sub>c</sub> (φ) = 480ns. T <sub>a</sub> = 25°C (Note 2)		-0.01	-1	mA
I <sub>CC</sub>	V <sub>CC</sub> supply current		60	75	mA	
I <sub>DD</sub>	V <sub>DD</sub> supply current		40	70	mA	
I <sub>I</sub>	Input current, except clock and data bus		0 ≤ V <sub>I</sub> ≤ V <sub>CC</sub>			±10
I <sub>I</sub> (φ)	Clock input current	0 ≤ V <sub>I</sub> (φ) ≤ V <sub>DD</sub>			±10	μA
I <sub>I</sub> (DB)	Input current, data bus (Note 3)	0 ≤ V <sub>I</sub> (DB) ≤ V <sub>IL</sub> V <sub>IL</sub> ≤ V <sub>I</sub> (DB) ≤ V <sub>CC</sub>			10 -100	μA
I <sub>I</sub> (HOLD)	Input current during hold, address or data bus	At hold state 0.45V ≤ V <sub>O</sub> ≤ V <sub>CC</sub>			10 -100 -2	μA mA
C <sub>i</sub> (φ <sub>1</sub> )	Input capacitance, clock input (φ <sub>1</sub> )	V(φ <sub>1</sub> ) = 0V V(φ <sub>2</sub> ) = 0V V <sub>I</sub> = 0V V <sub>O</sub> = 0V } f = 1MHz, 25mVr.m.s		20	25	pF
C <sub>i</sub> (φ <sub>2</sub> )	Input capacitance, clock input (φ <sub>2</sub> )			15	20	pF
C <sub>i</sub>	Input capacitance, any input except clock			5	10	pF
C <sub>o</sub>	Output capacitance			5	20	pF

Note 1 : Current flowing into an IC is positive; out is negative.

2 : t<sub>c</sub>(φ) = t<sub>d</sub>(φ<sub>1H</sub>·φ<sub>2</sub>) + t<sub>r</sub>(φ<sub>2</sub>) + t<sub>w</sub>(φ<sub>2</sub>) + t<sub>f</sub>(φ<sub>2</sub>) + t<sub>d</sub>(φ<sub>2</sub>·φ<sub>1</sub>) + t<sub>r</sub>(φ<sub>1</sub>)

3 : Active pull-up resistors will be switched on to the data bus when DBIN is high and data input voltage is more positive than V<sub>IH</sub> min.

**8-BIT PARALLEL CPU**

**TIMING REQUIREMENTS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 12\text{V} \pm 5\%$ ,  $V_{CC} = 5\text{V} \pm 5\%$ ,  $V_{BB} = -5\text{V} \pm 5\%$ ,  $V_{SS} = 0\text{V}$ , unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$t_c(\phi)$	Clock cycle time (Note 4)	480		2000	ns
$t_r(\phi)$	Clock rise time	0		50	ns
$t_f(\phi)$	Clock fall time	0		50	ns
$t_w(\phi_1)$	Clock 1 pulse width	60			ns
$t_w(\phi_2)$	Clock 2 pulse width	220			ns
$t_d(\phi_1L-\phi_2)$	Delay time, clock 1 to clock 2	0			ns
$t_d(\phi_2-\phi_1)$	Delay time, clock 2 to clock 1	70			ns
$t_d(\phi_1H-\phi_2)$	Delay time, clock 1 high to clock 2	80			ns
$t_{su}(DA-\phi_1)$	Data setup time with respect to clock 1	30			ns
$t_{su}(DA-\phi_2)$	Data setup time with respect to clock 2	150			ns
$t_{su}(\text{HOLD})$	Hold setup time	140			ns
$t_{su}(\text{INT})$	Interrupt setup time	120			ns
$t_{su}(\text{RDY})$	Ready setup time	120			ns
$t_h(\text{DA})$	Data hold time	$t_{PD}(\text{DBI})$			ns
$t_h(\text{HOLD})$	Hold input hold time	0			ns
$t_h(\text{INT})$	Interrupt hold time	0			ns
$t_h(\text{RDY})$	Ready hold time	0			ns


Note 4 :  $t_c(\phi) = t_d(\phi_1L-\phi_2) + t_r(\phi_2) + t_w(\phi_2) + t_r(\phi_2) + t_d(\phi_2-\phi_1) + t_r(\phi_1)$

4

**SWITCHING CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 12\text{V} \pm 5\%$ ,  $V_{CC} = 5\text{V} \pm 5\%$ ,  $V_{BB} = -5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ , unless otherwise noted)

Symbol	Parameter	Test conditions (Note 5)	Limits			Unit
			Min	Typ	Max	
$t_{PD}(\text{AD})$	Propagation delay time, clock 2 to address outputs	$R_L = 2.1\text{k}\Omega$ , $C_L = 100\text{pF}$			200	ns
$t_{PD}(\text{DA})$	Propagation delay time, clock 2 to data bus	$R_L = 2.1\text{k}\Omega$ , $C_L = 100\text{pF}$			220	ns
$t_{PD}(\text{CONT})$	Propagation delay time, clocks to control outputs	$R_L = 2.1\text{k}\Omega$ , $C_L = 50\text{pF}$			120	ns
$t_{PD}(\text{DBI})$	Propagation delay time, clock 2 to DBIN output	$R_L = 2.1\text{k}\Omega$ , $C_L = 50\text{pF}$	25		140	ns
$t_{PD}(\text{INT})$	Propagation delay time, clock 2 to INTE output	$R_L = 2.1\text{k}\Omega$ , $C_L = 50\text{pF}$			200	ns
$t_{PD}(\text{DI})$	Time for data bus to enter input mode				$t_{PD}(\text{DBI})$	ns
$t_{PXZ}$	Disable time to high-impedance state during hold address output and data bus				120	ns
$t_d(\overline{\text{WR}}-\text{AD})$	Delay time, write signal to address output	$R_L = 2.1\text{k}\Omega$ , $C_L = 100\text{pF}$		$t_d(\phi_1H-\phi_2)$		ns
$t_d(\text{AD}-\overline{\text{WR}})$	Delay time, address output to write signal	$R_L = 2.1\text{k}\Omega$ , $C_L = 100\text{pF}$		Note 6		ns
$t_d(\overline{\text{WR}}-\text{DA})$	Delay time, write signal to data output	$R_L = 2.1\text{k}\Omega$ , $C_L = 100\text{pF}$		$t_d(\phi_1H-\phi_2)$		ns
$t_d(\text{DA}-\overline{\text{WR}})$	Delay time, data output to write signal	$R_L = 2.1\text{k}\Omega$ , $C_L = 100\text{pF}$		Note 7		ns

Note 5 : Load circuit :




6 :  $t_d(\text{AD}-\overline{\text{WR}}) = 2t_c(\phi) - t_d(\phi_1H-\phi_2) - t_r(\phi) - 140\text{ns}$

7 :  $t_d(\text{DA}-\overline{\text{WR}}) = t_c(\phi) - t_c(\phi_1H-\phi_2) - t_r(\phi) - 170\text{ns}$

**8-BIT PARALLEL CPU**

**TIMING DIAGRAM**



Note 1: This timing diagram shows timing relationships only, it does not represent any specific machine cycle.

- 2: Time measurements are made at the following reference voltages: Clock voltage H = 8.0V, L = 1.0V; input voltage, H = 3.3V, L = 0.8V; output voltage, H = 2.0V, L = 0.8V
- 3: Data on the data bus must be stable for this period in the input mode. Requirements  $t_{su}(DA-\phi1)$ ,  $t_{su}(DA-\phi2)$ ,  $t_h(DA)$  must be satisfied.
- 4: The ready signal must be stable for this period during state  $T_2$  or  $T_W$ . External synchronization is required.
- 5: The hold signal must be stable for this period during state  $T_2$  or  $T_W$  when entering the hold mode and during states  $T_3$ ,  $T_4$ ,  $T_5$ ,  $T_{WH}$  and  $T_H$  when in the hold mode. External synchronization is not required.
- 6: The interrupt signal INT must be stable for the period immediately before the last state of any instruction in order to be recognized on the following machine cycle  $M_1$ . External synchronization is not required.

**8-BIT PARALLEL CPU**


**APPLICATIONS**

**A Basic System Using the M58710S**

The configuration of a system using the M58710S will depend on the functions of the system. A typical basic

system is shown in Fig. 1, and a summary of its operation is as follows:

**Fig. 1 An example of a basic system using the M58710S**



1. After the CPU receives the two phase clocks  $\phi_1$  and  $\phi_2$  from the clock generator and the external reset signal, the address bus provides the address to memory location zero.
2. At the same time the CPU sends out status signals, which are latched temporarily in the status latch (flip-flops in which status information is latched). The status signals alert external circuits as to the state of the machine cycle that the CPU is ready to execute. When the CPU calls for data or instructions to be read from memory, status signal MEMR is applied to the multiplexer, and the 8-bit data from memory is read into the CPU through the bidirectional data bus across the multiplexer.
3. The 8-bit data coming from memory is decoded as an instruction. If it is a register-reference-arithmetic instruction, it is executed in the CPU; if it is a move-to-memory instruction, the CPU outputs the memory location to the address bus and data to be written on the data bus

- in the next machine cycle (Note 1). The memory write in operation is executed by write control signal WR.
4. During input and output operation, the CPU outputs the I/O device number to the address bus, outputs a status signal (INP in the input mode; OUT in the output mode) and executes the read/write operation to the I/O devices using the bidirectional data bus.
5. If there is a signal from terminal INT to the CPU, the CPU is in the interrupt enable state, and it sends out status information INTA (Note 2), and an interrupt instruction is sent to the CPU from the interrupt instruction generator across the multiplexer. By executing this interrupt instruction, the CPU can jump to the interrupt processing subroutine.

Note 1: Each instruction may have five machine cycles. For register-to-register transfer or arithmetic instruction, instruction fetching and execution are carried out by machine cycle  $M_1$  but memory access instructions, or 2-byte or 3-byte instructions require more than one machine cycle.  
 2: The interrupt acknowledge signal goes high when the CPU accepts an interrupt request (INT) signal.



---

## RANDOM-ACCESS MEMORIES

---



**256-BIT (256-WORD BY 1-BIT) STATIC RANDOM-ACCESS MEMORY**

**DESCRIPTION**

The M58531P is a 256-word by 1-bit P-channel silicon-gate MOS static RAM, designed for applications where ease of use is the important design object. Both inputs and outputs are fully compatible with TTL.

**FEATURES**

- Fast access time: 850ns (typ) 1,500ns (max)
- Low standby power: 0.7mW/bit (typ)
- Low operating power: 1.4mW/bit (typ)
- All inputs/outputs are fully compatible with TTL
- Three-state output and OR-tie capability
- Easy memory expansion by chip select signal
- Interchangeable with Intel's 1101A in pin configuration and electrical characteristics

**APPLICATION**

- Small-capacity memory systems

**FUNCTION**


Static design eliminates external clocks and refresh circuitry. All inputs and outputs are fully compatible with TTL.

In the write mode, address signals  $A_0 \sim A_7$  are used to select storage locations, and when signal R/W remains high the data of signal  $D_{IN}$  are written.

In the read mode, address signals  $A_0 \sim A_7$  are used to select storage locations, and when signal R/W remains low the data of the selected location is read out to the  $D_{OUT}$  terminals.

When signal  $\overline{CS}$  is high, the chip is deselected, disabling both read and write operations and enabling the OR-tie with other output terminals since the outputs are in the floating (high-impedance) state.

**PIN CONFIGURATION (TOP VIEW)**




Outline 16P1

5

The M58531P has two power supply terminals,  $V_{DD}$  for the memory cell part in which the data is stored, and  $V_D$  for the read/write control circuit. Power dissipation is low since, during standby, current is supplied only to the memory cell part for data storage, and read/write operation is not performed.

**BLOCK DIAGRAM**



**256-BIT (256-WORD BY 1-BIT) STATIC RANDOM-ACCESS MEMORY**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V <sub>DD</sub>	Supply voltage	With respect to V <sub>CC</sub>	0.3 ~ -20	V
V <sub>D</sub>	Supply voltage		0.3 ~ -20	V
V <sub>I</sub>	Input voltage		0.3 ~ -20	V
V <sub>O</sub>	Output voltage		0.3 ~ -20	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C	700	mW
T <sub>opr</sub>	Operating free-air temperature range		-10 ~ 75	°C
T <sub>stg</sub>	Storage temperature range		-40 ~ 125	°C

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = -10 ~ 75°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>DD</sub>	Supply voltage	-9.45	-9	-8.55	V
V <sub>D</sub>	Supply voltage	-9.45	-9	-8.55	V
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> -1.5		V <sub>CC</sub> -4.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> -2		V <sub>CC</sub> +0.3	V

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = -10 ~ 75°C, V<sub>CC</sub> = 5V ± 5%, V<sub>DD</sub> = -9V ± 5%, V<sub>D</sub> = -9V ± 5%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		V <sub>CC</sub> -2		V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage		V <sub>CC</sub> -1.5		V <sub>CC</sub> -4.5	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -100 μA	3.5	4.9		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2mA			0.45	V
I <sub>I</sub>	Input current	V <sub>I</sub> - V <sub>CC</sub> = -15V			-1	μA
I <sub>OZ</sub>	Off-state input current	V <sub>O</sub> - V <sub>CC</sub> = -5V, V <sub>I(CS)</sub> = V <sub>CC</sub> - 2V			-1	μA
I <sub>OH</sub>	High-level output current	V <sub>D</sub> = 0V		-2	-7	mA
I <sub>OL</sub>	Low-level output current	V <sub>O</sub> = 0.45V	2			mA
I <sub>DD</sub>	Supply current from V <sub>DD</sub>	I <sub>O</sub> = 0mA, T <sub>a</sub> = 25°C		-13	-19	mA
I <sub>D</sub>	Supply current from V <sub>D</sub>	I <sub>O</sub> = 0mA, T <sub>a</sub> = 25°C		-12	-18	mA
C <sub>i</sub>	Input capacitance	V <sub>I</sub> = V <sub>CC</sub> , f = 1MHz, T <sub>a</sub> = 25°C		7	10	pF
C <sub>o</sub>	Output capacitance	V <sub>O</sub> = V <sub>CC</sub> , f = 1MHz, T <sub>a</sub> = 25°C		7	10	pF
C(V <sub>D</sub> )	Capacitance, V <sub>D</sub> power supply	V <sub>D</sub> = V <sub>CC</sub> , f = 1MHz, T <sub>a</sub> = 25°C		20	35	pF

Note 1: Current flowing into an IC is positive; out is negative.

**SWITCHING CHARACTERISTICS** (T<sub>a</sub> = -10 ~ 75°C, V<sub>CC</sub> = 5V ± 5%, V<sub>DD</sub> = -9V ± 5%, V<sub>D</sub> = -9V ± 5%, unless otherwise noted)

**Read Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>c</sub> (RD)	Read cycle time	(Note 3)	1.5			μs
t <sub>su</sub> (CS)	Chip select setup time				1.2 (Note 2)	μs
t <sub>a</sub> (AD)	Address access time			0.85	1.5	μs

Note 2: Maximum value of t<sub>su</sub>(CS) measured at minimum read cycle (1.5 μs)

**256-BIT (256-WORD BY 1-BIT) STATIC RANDOM-ACCESS MEMORY**

**Write Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_c(WR)$	Write cycle time	(Note 3)	0.8			$\mu S$
$t_{su}(WR)$	Write setup time		0.3			$\mu S$
$t_w(WR)$	Write pulse width		0.4			$\mu S$
$t_{su}(DA)$	Data setup time		0.3			$\mu S$
$t_h(DA)$	Data hold time		0.1			$\mu S$


**Chip Select and Deselect**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_w(\overline{CS})$	Chip select pulse width	(Note 3)	0.4			$\mu S$
$t_a(\overline{CS})$	Chip select access time			0.2	0.3	$\mu S$
$t_{dv}(\overline{CS})$	Data valid time with respect to chip select			0.1	0.3	$\mu S$


Note 3: Input voltage waveform has an amplitude of 0~5V and  $t_r = t_f = 10ns$ . Output load is one TTL gate and a 20pF capacitance. Unless otherwise noted, the reference points are the 1.5V level of the output of a TTL gate ( $t_{PD} \leq 10ns$ )

**TIMING DIAGRAMS**


**Read Cycle**




**Write Cycle**



**Chip Select and Deselect**









**V<sub>D</sub> Power Supply Switching**



**5**

**256-BIT (256-WORD BY 1-BIT) STATIC RANDOM-ACCESS MEMORY**

**TYPICAL CHARACTERISTICS**



**1024-BIT (1024-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY**

**DESCRIPTION**

The M58533P is a 1024-word by 1-bit P-channel silicon-gate MOS RAM, designed for applications where utilization of the high-speed low-power characteristics peculiar to dynamic circuitry is the important design object.

**FEATURES**

- Fast access time: 300ns (max) ( $T_a = 0\sim 70^\circ\text{C}$ )
- Fast cycle time: 580ns (min) ( $T_a = 0\sim 70^\circ\text{C}$ )
- Refresh interval: 2ms (max) ( $T_a = 0\sim 70^\circ\text{C}$ )
- Low standby power:  $50\mu\text{W/bit}$  (typ)
- Low operating power:  $0.25\text{mW/bit}$  (typ)
- Output terminal has OR-tie capability
- Easy memory expansion by chip enable input
- Interchangeable with Intel's 1103 in pin configuration and electrical characteristics

**APPLICATION**

- Main memory of computers
- Memory for Chinese-character printer

**FUNCTION**


The M58533P has the following four function cycles:

**READ**—when an address is designated by address signals  $A_0\sim A_9$ , and R/W is turned high, data in the designated address is read out to the output.

**WRITE**—when an address is designated by address signals  $A_0\sim A_9$ , and the low-level write pulse is applied to the R/W terminal, data input during that time is written.

**READ/WRITE (READ-MODIFY-WRITE)**—In the write cycle, if data that is read out from the output terminals is treated as effective data during the period before the write pulse is applied, both read and write operations are

**PIN CONFIGURATION (TOP VIEW)**




Outline 18P1

performed in one cycle.

**REFRESH**—This cycle periodically refreshes the dynamically memorized data, and it is performed by designating the address of  $A_0\sim A_4$  in the read cycle.

The output can go to the floating (high-impedance) state when chip enable goes high, and the output can then be OR-tied.

**BLOCK DIAGRAM**



**1024-BIT (1024-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V <sub>DD</sub>	Supply voltage	With respect to V <sub>BB</sub>	0.3 ~ -25	V
V <sub>SS</sub>	Supply voltage		0.3 ~ -25	V
V <sub>I</sub>	Input voltage		0.3 ~ -25	V
V <sub>O</sub>	Output voltage		0.3 ~ -25	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C	700	mW
T <sub>opr</sub>	Operating free-air temperature range		0 ~ 70	°C
T <sub>stg</sub>	Storage temperature range		-40 ~ 125	°C

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = 0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit
			Min	Nom	Max	
V <sub>SS</sub>	Supply voltage		15.2	16	16.8	V
V <sub>BB</sub> - V <sub>SS</sub>	Supply voltage		3	3.5	4	V
V <sub>DD</sub>	Supply voltage	GND		0		V
V <sub>IH</sub>	High-level input voltage		V <sub>SS</sub> - 1		V <sub>SS</sub> + 1	V
V <sub>IL</sub>	Low-level input voltage		V <sub>SS</sub> - 17		V <sub>SS</sub> - 15	V
R <sub>L</sub>	Load resistance	Between $\overline{D_{OUT}}$ and V <sub>DD</sub>	0.1		1	kΩ

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 0 ~ 70°C, V<sub>SS</sub> = 16V ± 5%, V<sub>BB</sub> - V<sub>SS</sub> = 3V ~ 4V, V<sub>DD</sub> = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage, all inputs		V <sub>SS</sub> - 1		V <sub>SS</sub> + 1	V
V <sub>IL(P,CE,R/W)</sub>	Low-level input voltage, P, CE and R/W		V <sub>SS</sub> - 17		V <sub>SS</sub> - 15	V
V <sub>IL(AD,DA)</sub>	Low-level input voltage, AD and DA		V <sub>SS</sub> - 17		V <sub>SS</sub> - 14.5	V
I <sub>I</sub>	Input leakage current, all inputs	V <sub>I</sub> = 0V			- 1	μA
I <sub>OH</sub>	High-level output current	V <sub>O</sub> = 0V	- 500	- 800	- 4000	μA
I <sub>OL</sub>	Low-level output current				- 1	μA
I <sub>BB</sub>	Supply current from V <sub>BB</sub>				100	μA
I <sub>DD1</sub>	Supply current from V <sub>DD</sub>	V <sub>I(AD)</sub> = V <sub>I(P)</sub> = 0V, V <sub>I(CE)</sub> = V <sub>SS</sub> , T <sub>a</sub> = 25°C		- 37	- 56	mA
I <sub>DD2</sub>	Supply current from V <sub>DD</sub>	V <sub>I(AD)</sub> = V <sub>I(P)</sub> = V <sub>I(CE)</sub> = 0V, T <sub>a</sub> = 25°C		- 38	- 59	mA
I <sub>DD3</sub>	Supply current from V <sub>DD</sub>	V <sub>I(P)</sub> = V <sub>SS</sub> , V <sub>I(CE)</sub> = 0V, T <sub>a</sub> = 25°C		- 5.6	- 11	mA
I <sub>DD4</sub>	Supply current from V <sub>DD</sub>	V <sub>I(P)</sub> = V <sub>SS</sub> , V <sub>I(CE)</sub> = V <sub>SS</sub> , T <sub>a</sub> = 25°C		- 3	- 4	mA
I <sub>DD(AV)</sub>	Average supply current from V <sub>DD</sub>	t <sub>c</sub> = 580ns, t <sub>w(P)</sub> = 190ns, T <sub>a</sub> = 25°C		- 17	- 25	mA
C <sub>i(A0 - A9)</sub>	Input capacitance, AD	V <sub>I</sub> = V <sub>SS</sub> , V <sub>i</sub> = 25mV <sub>rms</sub> , f = 1MHz		5	7	pF
C <sub>i(P,CE)</sub>	Input capacitance, P and CE			15	18	pF
C <sub>i(R/W)</sub>	Input capacitance, R/W			11	15	pF
C <sub>i(DA)</sub>	Input capacitance, DA			3	5	pF
C <sub>O(DA)</sub>	Output capacitance		V <sub>O</sub> = V <sub>DD</sub> , V <sub>o</sub> = 25mV <sub>rms</sub> , f = 1MHz		2	3

Note 1 : Current flowing into an IC is positive; out is negative.

2 : Output voltage is defined as follows: V<sub>OH</sub> = V<sub>DD</sub> - R<sub>L</sub> · I<sub>OH</sub>, V<sub>OL</sub> = V<sub>DD</sub> - R<sub>L</sub> · I<sub>OL</sub>

**1024-BIT (1024-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY**

**TIMING REQUIREMENTS (For Read, Write, or Read-Modify-Write Cycle)**

( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{SS} = 16\text{V} \pm 5\%$ ,  $V_{BB} - V_{SS} = 3 \sim 4\text{V}$ ,  $V_{DD} = 0\text{V}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_C(\text{REF})$	Refresh cycle time	See timing diagram for read, write and read-modify-write cycles			2	ms
$t_{SU}(\text{AD-CE})$	Address setup time with respect to chip enable		115			ns
$t_{SU}(\text{CE-AD})$	Chip enable setup time with respect to address		20			ns
$t_{SU}(\text{P-CE})$	Precharge setup time with respect to chip enable		125			ns
$t_d(\text{PL-OEL})$	Delay time, precharge low to chip enable low				75	ns
$t_d(\text{PH-CEH})$	Delay time, precharge high to chip enable high				140	ns
$t_{SU}(\text{CE-P})$	Chip enable setup time with respect to precharge		85			ns

**SWITCHING CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{SS} = 16\text{V} \pm 5\%$ ,  $V_{BB} - V_{SS} = 3\text{V} \sim 4\text{V}$ ,  $V_{DD} = 0\text{V}$ , unless otherwise noted)**

**Read Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_C(\text{RD})$	Read cycle time	See timing diagram for read cycle $t_r = t_f = 20\text{ns}$ , $C_L = 100\text{pF}$	480			ns
$t_H(\text{CE})$	Chip enable hold time		165		500	ns
$t_a(\text{P, LH})$	Precharge low-to-high access time				120	ns
$t_a(\text{AD})$	Address access time	$R_{LOAD} = 100\Omega$ , $V_{REF} = 40\text{mV}$	300			ns
$t_a(\text{P, HL})$	Precharge high-to-low access time		310			ns

**Write or Read-Modify-Write Cycle**


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_C(\text{WR})$	Write-cycle time	See timing diagram for read, write and read-modify-write cycle. $C_L = 100\text{pF}$ $R_L = 100\Omega$ $V_{REF} = 40\text{mV}$ $t_r = t_f = 20\text{ns}$	580			ns
$t_C(\text{RMW})$	Read-modify-write cycle time		580			ns
$t_{SU}(\text{P-WR})$	Precharge setup time with respect to write		165			ns
$t_w(\text{WR})$	Write pulse width		50			ns
$t_{SU}(\text{WRHL})$	Write setup time with respect to high-to-low output		80			ns
$t_{SU}(\text{DA})$	Data setup time		105			ns
$t_H(\text{DA})$	Data hold time		10			ns
$t_a(\text{P, LH})$	Precharge low-to-high access time				120	ns
$t_{SU}(\text{WRLH})$	Write setup time with respect to low-to-high output	0			ns	

5


**1024-BIT (1024-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY**

**TIMING DIAGRAMS**

**Read Cycle**



**Write or Read-Modify-Write Cycle**



Note 3 : The reference level of point ① is  $V_{SS} - 2V$  . and point ② is  $V_{DD} + 2V$  .

4 :  $t_T$  is defined as the transition time between point ① and point ② .

5 :  $t_{SU(DA)}$  is referenced to point ② of the rising edge of CE or R/W .


6 :  $t_{h(DA)}$  is referenced to point ① of the rising edge of CE or R/W .

7 :  $t_a(AD) = t_{SU(AD-CE)} \min + t_d(PL-CEL) + t_a(P, LH) \max + 2t_T$


8 :  $t_a(P, HL) = t_{SU(P-CE)} \min + t_d(PH-CEH) + t_a(P, LH) \max + 2t_T$

1024-BIT (1024-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY


TYPICAL CHARACTERISTICS




AVERAGE SUPPLY CURRENT FROM  $V_{DD}$   
VS. SUPPLY VOLTAGE  $V_{SS}$




HIGH-LEVEL OUTPUT CURRENT VS.  
SUPPLY VOLTAGE  $V_{SS}$




SUPPLY VOLTAGE VS.  
CEL-PL DELAY TIME




ADDRESS ACCESS TIME VS.  
SUPPLY VOLTAGE  $V_{SS}$



SUPPLY VOLTAGE VS.  
VOLTAGE  $V_{BB} - V_{SS}$



5



**1024-BIT (1024-WORD BY 1-BIT) STATIC RANDOM-ACCESS MEMORY**

**DESCRIPTION**

The M58751P and M58751S are 1024-word by 1-bit N-channel silicon-gate MOS static RAMs, designed for applications where ease of use is the important design object. Both operate by a single 5V power supply, as does TTL, and all inputs and output are directly compatible with TTL.

**FEATURES**

- Fast access time: 450ns (max)
- Low power dissipation: 100μW/bit (typ)
- Single 5V power supply
- Data holding at 1.5V supply voltage is possible
- Requires no external clock or refreshing
- All inputs and output are directly compatible with TTL
- Three-state output and OR-tie capability
- Easy memory expansion by chip select input
- Both M58751P and M58751S are interchangeable with Intel's 2102A-4 in pin configuration and electrical characteristics

**APPLICATION**


- Small-capacity memory systems

**FUNCTION**

Static design makes the M58751P and M58751S convenient to use as they require no external clocks or refreshing, and all inputs and output are directly compatible with TTL.

During writing operation, when a location is designated by address signals A<sub>0</sub>~A<sub>9</sub> and R/W goes low, D<sub>IN</sub> at that time is written; during reading operation, when a location is designated by address signals A<sub>0</sub>~A<sub>9</sub> and R/W goes high, data of the designated address is taken from the D<sub>OUT</sub>

**PIN CONFIGURATION (TOP VIEW)**




**Outline 16P1 (M58751P)  
 16S1 (M58751S)**

terminal.

When  $\overline{CS}$  is high, the chip is in the non-selectable state, disabling both reading and writing operations of the device. In this case the output is in the floating (high impedance) state enabling OR-tie to other outputs.

The memory data is held when supply voltage drops to 1.5V, enabling battery back-up operation during power stoppages and low-power operation during standby.

**BLOCK DIAGRAM**



**1024-BIT (1024-WORD BY 1-BIT) STATIC RANDOM-ACCESS MEMORY**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage	With respect to GND	-0.3 ~ 7	V
V <sub>I</sub>	Input voltage		-0.3 ~ 7	V
V <sub>O</sub>	Output voltage		-0.3 ~ 7	V
P <sub>d</sub>	Power dissipation	M58751P	700	mW
		M58751S	1000	mW
T <sub>opr</sub>	Operating free-air temperature range	T <sub>a</sub> = 25°C	0 ~ 70	°C
T <sub>stg</sub>	Storage temperature range	M58751P	-40 ~ 125	°C
		M58751S	-65 ~ 150	°C

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = 0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.75	5.0	5.25	V
V <sub>IL</sub>	Low-level input voltage	0		0.65	V
V <sub>IH</sub>	High-level input voltage	2.2		V <sub>CC</sub>	V

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 5%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.2		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage		0		0.65	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -200 μA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2.1mA			0.4	V
I <sub>I</sub>	Input current	V <sub>I</sub> = 0 ~ 5.25V			10	μA
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> (CS) = 2.2V, V <sub>O</sub> = 2.4V ~ V <sub>CC</sub>			10	μA
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> (CS) = 2.2V, V <sub>O</sub> = 0.4V			-10	μA
I <sub>CC</sub>	Supply current from V <sub>CC</sub>	V <sub>I</sub> = 5.25 (all inputs), output open		20	40	mA
C <sub>i</sub>	Input capacitance, all inputs	V <sub>I</sub> = GND, V <sub>i</sub> = 25mV <sub>rms</sub> , f = 1 MHz		3	5	pF
C <sub>o</sub>	Output capacitance	V <sub>O</sub> = GND, V <sub>o</sub> = 25mV <sub>rms</sub> , f = 1 MHz		7	10	pF

**POWER-DOWN CHARACTERISTICS** (T<sub>a</sub> = 0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>CC(PD)</sub>	Power-down supply voltage		1.5			V
V <sub>I</sub> (CS)	Power-down chip select voltage	2.2V ≤ V <sub>CC(PD)</sub> ≤ V <sub>CC</sub>	2.2			V
		1.5V ≤ V <sub>CC(PD)</sub> ≤ 2.2V	V <sub>CC(PD)</sub>			V
I <sub>CC(PD1)</sub>	Power-down supply current	V <sub>CC</sub> = 1.5V, all inputs = 1.5V		13	25	mA
I <sub>CC(PD2)</sub>	Power-down supply current	V <sub>CC</sub> = 2.0V, all inputs = 2.0V		15	30	mA

Note : Current flowing into an IC is positive ; out is negative.

**1024-BIT (1024-WORD BY 1-BIT) STATIC RANDOM-ACCESS MEMORY**

**SWITCHING CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise noted)


**Read Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{c(RD)}$	Read cycle time	Input pulse $V_{IH} = 2.2V$ $V_{IL} = 0.65V$ $t_r = t_f = 20ns$	450			ns
$t_a(AD)$	Address access time				450	
$t_a(\overline{CS})$	Chip select access time				230	
$t_{dv}(AD)$	Data valid time with respect to address	Reference level 1.5V	40			ns
$t_{dv}(\overline{CS})$	Data valid time with respect to chip select	Load = 1TTL, $C_L = 100pF$	0			ns

**TIMING REQUIREMENTS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise noted)

**Write Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{c(WR)}$	Write cycle time	Input pulse $V_{IH} = 2.2V$ $V_{IL} = 0.65V$ $t_r = t_f = 20ns$	450			ns
$t_{su}(AD)$	Address setup time		20			
$t_{w(WR)}$	Write pulse width		300			
$t_h(DA)$	Data hold time	Reference level = 1.5V	50			ns
$t_{su}(DA)$	Data setup time	Load = 1TTL, $C_L = 100pF$	300			ns
$t_{WR}$	Write recovery time		0			ns
$t_{su}(\overline{CS})$	Chip select setup time		300			ns




**Power-Down Operation**


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su(PD)}$	Power-down setup time		0			ns
$t_{R(PD)}$	Power-down recovery time		$t_{c(RD)}$			ns

**TIMING DIAGRAMS**


**Read Cycle**



**Write Cycle**









**Power-Down Operation**



**1024-BIT (1024-WORD BY 1-BIT) STATIC RANDOM-ACCESS MEMORY**

**TYPICAL CHARACTERISTICS**



# MITSUBISHI LSIs

## M58755S-1, M58755S-2, M58755S-3

Alternative Designation 2107B

### 4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY

#### DESCRIPTION

The M58755S series consists of three 4096-word by 1-bit dynamic RAMs, fabricated with the N-channel silicon-gate MOS process. These RAMs are designed for large-capacity memory systems where high speed, low power dissipation and low cost are important design objects.

#### FEATURES

Symbol	M58755S-1	M58755S-2	M58755S-3
Access time (max)	200ns	270ns	150ns
Cycle time (min)	400ns	470ns	320ns
Minimum cycle power dissipation (typ)	300mW	240mW	350mW

- Low standby power: 0.03μW/bit (typ)
- Voltage range for all power supplies ( $V_{DD}$ ,  $V_{CC}$ ,  $V_{BB}$ ):  $\pm 10\%$
- Refresh interval: 2ms ( $T_a = 0\sim 70^\circ\text{C}$ )
- Refresh addresses:  $A_0, A_1, A_2, A_3, A_4, A_5$
- All input terminals except CE are directly TTL compatible
- Memory expansion is enabled by chip select input
- Output can be in the floating (high-impedance) state when  $\overline{\text{CS}}$  is high or CE is low.
- Interchangeable with Intel's 2107B and TI's TMS4060


#### APPLICATION

- Main memory unit for computers

#### FUNCTION

A location is designated by address signals  $A_0\sim A_{11}$ , and reading from and writing to that location is controlled by

#### PIN CONFIGURATION (TOP VIEW)




NC= NO CONNECTION

Outline 22S1

R/W. When  $\overline{\text{CS}}$  is high, the chip is in the non-selectable state, disabling both read and write operations.

The devices are dynamic RAMs, and must be refreshed every 2ms to hold data stored in the memory cells. Refreshing is performed by reading sequentially the 64 locations designated by the 6 address signals  $A_0\sim A_5$ .

#### BLOCK DIAGRAM



# M58755S-1, M58755S-2, M58755S-3

Alternative Designation 2107B

## 4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V <sub>DD</sub>	Supply voltage	With respect to V <sub>BB</sub> (substrate)	-0.3~20	V
V <sub>CC</sub>	Supply voltage		-0.3~20	V
V <sub>SS</sub>	Supply voltage		-0.3~20	V
V <sub>I</sub>	Input voltage		-0.3~20	V
V <sub>O</sub>	Output voltage		-0.3~20	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C	1000	mW
T <sub>opr</sub>	Operating free-air temperature range		0~70	°C
T <sub>stg</sub>	Storage temperature range		-55~150	°C

### RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = 0~70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>DD</sub>	Supply voltage	10.8	12	13.2	V
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>SS</sub>	Supply voltage		0		V
V <sub>BB</sub>	Supply voltage	-4.5	-5	-5.5	V
V <sub>IH(CE)</sub>	High-level chip enable input voltage	V <sub>DD</sub> -1		V <sub>DD</sub> +1	V
V <sub>IH</sub>	High-level input voltage, all inputs except chip enable	2.4		V <sub>CC</sub> +1	V
V <sub>IL(CE)</sub>	Low-level chip enable input voltage	-1		1	V
V <sub>IL</sub>	Low-level input voltage, all inputs except chip enable	-1		0.6	V

### ELECTRICAL CHARACTERISTICS

(T<sub>a</sub> = 0~70°C, V<sub>DD</sub> = 12V ± 10%, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, V<sub>BB</sub> = -5V ± 10%, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH(CE)</sub>	High-level chip enable input voltage		V <sub>DD</sub> -1		V <sub>DD</sub> +1	V
V <sub>IH</sub>	High-level input voltage, all inputs except chip enable		2.4		V <sub>CC</sub> +1	V
V <sub>IL(CE)</sub>	Low-level chip enable input voltage		-1		1	V
V <sub>IL</sub>	Low-level input voltage, all inputs except chip enable		-1		0.6	V
I <sub>I(CE)</sub>	Input current, chip enable input	V <sub>I</sub> = V <sub>DD</sub> + 1V		0.01	2	μA
I <sub>I</sub>	Input current, all inputs except chip enable	V <sub>I</sub> = 6.5V		0.01	10	μA
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2mA	2.4		V <sub>CC</sub>	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2mA	0		0.45	V
I <sub>OZ</sub>	Off-state output current	V <sub>OZ</sub> = 0~V <sub>CC</sub>	-10		10	μA
I <sub>DD1</sub>	Supply current from V <sub>DD</sub>	V <sub>IL(CE)</sub> = -1V ~ 0.6V		10	200	μA
I <sub>DD2</sub>	Supply current from V <sub>DD</sub>	V <sub>IH(CE)</sub> = V <sub>IH</sub> , V <sub>IL(CS)</sub> = V <sub>IL</sub>		10	25	mA
I <sub>CC</sub>	Supply current from V <sub>CC</sub>	V <sub>IL(CE)</sub> = V <sub>IL</sub> or V <sub>IH(CS)</sub> = V <sub>IH</sub>		0.01	10	μA
I <sub>BB</sub>	Supply current from V <sub>BB</sub>			0.01	100	μA
I <sub>DD(AV)</sub>	Average supply current from V <sub>DD</sub>	M58755S-1	t <sub>w(CE)</sub> = 230ns, t <sub>c</sub> = 400ns	25	40	mA
		M58755S-2	t <sub>w(CE)</sub> = 300ns, t <sub>c</sub> = 470ns	20	35	mA
		M58755S-3	t <sub>w(CE)</sub> = 180ns, t <sub>c</sub> = 310ns	29	45	mA
C <sub>i(CE)</sub>	Input capacitance, chip enable input	V <sub>IL</sub> = V <sub>SS</sub> , V <sub>BB</sub> = -5V, f = 1MHz		17	25	pF
C <sub>i</sub>	Input capacitance, all inputs except chip enable	V <sub>IL</sub> = V <sub>SS</sub> , V <sub>BB</sub> = -5V, f = 1MHz		5	7	pF
C <sub>o</sub>	Output capacitance	V <sub>OL</sub> = V <sub>SS</sub> , V <sub>BB</sub> = -5V, f = 1MHz		5	7	pF

Note 1 : Current flowing into an IC is positive; out is negative.


**4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY**

**TYPICAL CHARACTERISTICS (M58755S-1)**


**SUPPLY CURRENT FROM V<sub>DD</sub> VS. TIME**




**V<sub>DD</sub> VS. V<sub>BB</sub> OPERATING REGION**




**AVERAGE SUPPLY CURRENT FROM V<sub>DD</sub> VS. AMBIENT TEMPERATURE**




**ADDRESS ACCESS TIME VS. AMBIENT TEMPERATURE**



**AVERAGE SUPPLY CURRENT FROM V<sub>BB</sub> VS. AMBIENT TEMPERATURE**



**REFRESH CYCLE TIME VS. AMBIENT TEMPERATURE**



**5**

**4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY**

**TIMING REQUIREMENTS M58755S-1** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 12\text{V} \pm 10\%$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ ,  $V_{BB} = -5\text{V} \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_C(\text{REF})$	Refresh cycle time				2	ms
$t_W(\text{CEL})$	Chip enable low pulse width		130			ns
$t_r(\text{CE})$	Chip enable pulse rise time				40	ns
$t_f(\text{CE})$	Chip enable pulse fall time				40	ns
$t_{su}(\text{AD})$	Address setup time		0			ns
$t_{su}(\overline{\text{CS}})$	Chip select setup time		0			ns
$t_h(\text{AD})$	Address hold time		100			ns
$t_h(\overline{\text{CS}})$	Chip select hold time		100			ns

**Read Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_C(\text{RD})$	Read cycle time	$t_r = t_f = 20\text{ns}$	400			ns
$t_W(\text{CEH})$	Chip enable high pulse width		230		4000	ns
$t_{su}(\text{RD})$	Read setup time		-10			ns
$t_h(\text{RD})$	Read hold time		0			ns

**Write or Read-Modify-Write Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_C(\text{WR})$	Write cycle time	$t_r = t_f = 20\text{ns}$	400			ns
$t_C(\text{RMW})$	Read-modify-write cycle time		520			ns
$t_W(\text{CEH})$	Chip enable high pulse width, write cycle		230		4000	ns
$t_W(\text{CEH})$	Chip enable high pulse width, read-modify-write cycle		350		4000	ns
$t_{su}(\text{RD})$	Read setup time		-10			ns
$t_h(\text{RD})$	Read hold time		180			ns
$t_{su}(\text{WR})$	Write setup time		150			ns
$t_W(\text{WR})$	Write pulse width		50			ns
$t_d(\text{WR})$	Write delay time		150			ns
$t_{su}(\text{DA})$	Data setup time		0			ns
$t_h(\text{DA})$	Data hold time		0			ns

**SWITCHING CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 12\text{V} \pm 10\%$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ ,  $V_{BB} = -5\text{V} \pm 10\%$ , unless otherwise noted)

**Read Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_a(\text{CE})$	Chip enable access time	$C_L = 50\text{pF}$ , Load=1 TTL, $V_{REF} = 2.0\text{V}$ $t_{su}(\text{AD}) = 0\text{ns}$ , $t_r = t_f = 20\text{ns}$			180	ns
$t_a(\text{AD})$	Address access time				200	ns
$t_{dv}(\text{CE})$	Data valid time with respect to chip enable		0			ns


**Read-Modify-Write Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_a(\text{CE})$	Chip enable access time	$C_L = 50\text{pF}$ , Load=1 TTL, $V_{REF} = 2.0\text{V}$ $t_{su}(\text{AD}) = 0\text{ns}$ , $t_r = t_f = 20\text{ns}$			180	ns
$t_a(\text{AD})$	Address access time				200	ns
$t_{dv}(\text{CE})$	Data valid time with respect to chip enable		0			ns


**4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RANDOM ACCESS MEMORY**

**TIMING DIAGRAMS**

**Read Cycle**



**Write or Read-Modify-Write Cycle**



Note 4 : Hatching indicates the state is unknown or changing.

5 :  $V_{SS}+0.6V$  is the reference level for point ①, and  $V_{SS}+2.4V$  for point ②.

6 :  $V_{SS}+2.0V$  is the reference level for point ③, and  $V_{DD}-2.0V$  for point ④.

7 : The transition time ( $t_T$ ) of the CE Pulse is defined as the transition time from ③ to ④ and from ④ to ③.

8 : The level of the dotted line should be kept high during read-modify-write cycle.

9 : Numbers in parentheses ( ) indicate the minimum timing value in ns.

**5**

**4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY**

**TIMING REQUIREMENTS M58755S-2** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 12\text{V} \pm 10\%$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ ,  $V_{BB} = -5\text{V} \pm 10\%$ , unless otherwise noted)

**Read, Write or Read-Modify-Write Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{\text{O}}(\text{REF})$	Refresh cycle time				2	ms
$t_{\text{W}}(\text{CEL})$	Chip enable low pulse width		130			ns
$t_{\text{r}}(\text{CE})$	Chip enable pulse rise time				40	ns
$t_{\text{f}}(\text{CE})$	Chip enable pulse fall time				40	ns
$t_{\text{su}}(\text{AD})$	Address setup time		0			ns
$t_{\text{su}}(\text{CS})$	Chip select setup time		0			ns
$t_{\text{h}}(\text{AD})$	Address hold time		100			ns
$t_{\text{h}}(\text{CS})$	Chip select hold time		100			ns

**Read Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{\text{O}}(\text{RD})$	Read cycle time	$t_{\text{r}} = t_{\text{f}} = 20\text{ns}$	470			ns
$t_{\text{W}}(\text{CEH})$	Chip enable high pulse width		300		4000	ns
$t_{\text{su}}(\text{RD})$	Read setup time		-10			ns
$t_{\text{h}}(\text{RD})$	Read hold time		0			ns

**Write or Read-Modify-Write Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{\text{O}}(\text{WR})$	Write cycle time	$t_{\text{r}} = t_{\text{f}} = 20\text{ns}$	470			ns
$t_{\text{O}}(\text{RMW})$	Read-modify-write cycle time		590			ns
$t_{\text{W}}(\text{CEH})$	Chip enable high pulse width, write cycle		300		4000	ns
$t_{\text{W}}(\text{CEH})$	Chip enable high pulse width, read-modify-write cycle		420		4000	ns
$t_{\text{su}}(\text{RD})$	Read setup time		-10			ns
$t_{\text{h}}(\text{RD})$	Read hold time		250			ns
$t_{\text{su}}(\text{WR})$	Write setup time		150			ns
$t_{\text{W}}(\text{WR})$	Write pulse width		50			ns
$t_{\text{d}}(\text{WR})$	Write delay time		150			ns
$t_{\text{su}}(\text{DA})$	Data setup time		0			ns
$t_{\text{h}}(\text{DA})$	Data hold time		0			ns

**SWITCHING CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 12\text{V} \pm 10\%$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ ,  $V_{BB} = -5\text{V} \pm 10\%$ , unless otherwise noted)

**Read Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{\text{a}}(\text{CE})$	Chip enable access time	$C_L = 50\text{pF}$ , Load=1 TTL, $V_{\text{REF}} = 2.0\text{V}$			250	ns
$t_{\text{a}}(\text{AD})$	Address access time	$t_{\text{su}}(\text{AD}) = 0\text{ns}$ , $t_{\text{r}} = t_{\text{f}} = 20\text{ns}$			270	ns
$t_{\text{dv}}(\text{CE})$	Data valid time with respect to chip enable		0			ns


**Read-Modify-Write Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{\text{a}}(\text{CE})$	Chip enable access time	$C_L = 50\text{pF}$ , Load=1 TTL, $V_{\text{REF}} = 2.0\text{V}$			250	ns
$t_{\text{a}}(\text{AD})$	Address access time	$t_{\text{su}}(\text{AD}) = 0\text{ns}$ , $t_{\text{r}} = t_{\text{f}} = 20\text{ns}$			270	ns
$t_{\text{dv}}(\text{CE})$	Data valid time with respect to chip enable		0			ns


**4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY**

**TIMING DIAGRAMS**

**Read Cycle**



**Write or Read-Modify-Write Cycle**



Note 4 : Hatching indicates the state is unknown or changing.

5 :  $V_{SS}+0.6V$  is the reference level for point ①, and  $V_{SS}+2.4V$  for point ②.

6 :  $V_{SS}+2.0V$  is the reference level for point ③, and  $V_{DD}-2.0V$  for point ④.

7 : The transition time ( $t_T$ ) of the CE Pulse is defined as the transition time from ③ to ④ and from ④ to ③.

8 : The level of the dotted line should be kept high during read-modify-write cycle.

9 : Numbers in parentheses ( ) indicate the minimum timing value in ns.

5

**4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY**

**TIMING REQUIREMENTS M58755S-3** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 12\text{V} \pm 10\%$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ ,  $V_{BB} = -5\text{V} \pm 10\%$ , unless otherwise noted)  
**Read, Write or Read-Modify-Write Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{c(\text{REF})}$	Refresh cycle time				2	ms
$t_{w(\text{CEL})}$	Chip enable low pulse width		130			ns
$t_r(\text{CE})$	Chip enable pulse rise time				40	ns
$t_f(\text{CE})$	Chip enable pulse fall time				40	ns
$t_{su}(\text{AD})$	Address setup time		0			ns
$t_{su}(\overline{\text{CS}})$	Chip select setup time		0			ns
$t_h(\text{AD})$	Address hold time		100			ns
$t_h(\overline{\text{CS}})$	Chip select hold time		100			ns

**Read Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_c(\text{RD})$	Read cycle time	$t_r = t_f = 20\text{ns}$	320			ns
$t_w(\text{CEH})$	Chip enable high pulse width		180		4000	ns
$t_{su}(\text{RD})$	Read setup time		-10			ns
$t_h(\text{RD})$	Read hold time		0			ns

**Write or Read-Modify-Write Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_c(\text{WR})$	Write cycle time	$t_r = t_f = 20\text{ns}$	320			ns
$t_c(\text{RMW})$	Read-modify-write cycle time		470			ns
$t_w(\text{CEH})$	Chip enable high pulse width, write cycle		180		4000	ns
$t_w(\text{CEH})$	Chip enable high pulse width, read-modify-write cycle		300		4000	ns
$t_{su}(\text{RD})$	Read setup time		-10			ns
$t_h(\text{RD})$	Read hold time		150			ns
$t_{su}(\text{WR})$	Write setup time		150			ns
$t_w(\text{WR})$	Write pulse width		50			ns
$t_d(\text{WR})$	Write delay time		150			ns
$t_{su}(\text{DA})$	Data setup time		0			ns
$t_h(\text{DA})$	Data hold time		0			ns

**SWITCHING CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 12\text{V} \pm 10\%$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ ,  $V_{BB} = -5\text{V} \pm 10\%$ , unless otherwise noted)  
**Read Cycle**


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_a(\text{CE})$	Chip enable access time	$C_L = 50\text{pF}$ , Load=1 TTL, $V_{\text{REF}} = 2.0\text{V}$			130	ns
$t_a(\text{AD})$	Address access time	$t_{su}(\text{AD}) = 0\text{ns}$ , $t_r = t_f = 20\text{ns}$			150	ns
$t_{dv}(\text{CE})$	Data valid time with respect to chip enable		0			ns

**Read-Modify-Write Cycle**


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_a(\text{CE})$	Chip enable access time	$C_L = 50\text{pF}$ , Load=1 TTL, $V_{\text{REF}} = 2.0\text{V}$			130	ns
$t_a(\text{AD})$	Address access time		$t_{su}(\text{AD}) = 0\text{ns}$ , $t_r = t_f = 20\text{ns}$			150
$t_{dv}(\text{CE})$	Data valid time with respect to chip enable		0			ns

**4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY**

**TIMING DIAGRAMS**  
**Read Cycle**



**Write or Read-Modify-Write Cycle**



Note 4 : Hatching indicates the state is unknown or changing.

5 :  $V_{SS}+0.6V$  is the reference level for point ①, and  $V_{SS}+2.4V$  for point ②.

6 :  $V_{SS}+2.0V$  is the reference level for point ③, and  $V_{DD}-2.0V$  for point ④.

7 : The transition time ( $t_T$ ) of the CE Pulse is defined as the transition time from ③ to ④ and from ④ to ③.

8 : The level of the dotted line should be kept high during read-modify-write cycle.

9 : Numbers in parentheses ( ) indicate the minimum timing value in ns.

# M58755S-1, M58755S-2, M58755S-3

Alternative Designation 2107B

## 4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY


### APPLICATION

#### Method of Refreshing

Since 64 memory cells designated by the X address can be refreshed in 1 cycle, (either read, write or read-modify-write), a read operation for all 64 addresses selected by the 6 address signals  $A_0 \sim A_5$  must be performed within 2ms to refresh all 4096 memory cells. If the chip is refreshed during a write cycle or a read-modify-write cycle, then signal

$\overline{CS}$  must be kept low; during a read cycle,  $\overline{CS}$  can be either high or low. If a read operation is executed when the chip is in the non-designated state with  $\overline{CS}$  high, refreshing can be performed with the output terminal  $\overline{D_{OUT}}$  in the floating (high-impedance) state. Thus all the M58755Ss used in the memory system can be refreshed in only 64 cycles.

#### Recommended Driver Circuit for Chip Enable Pulse



**1024-BIT (256-WORD BY 4-BIT) STATIC RANDOM-ACCESS MEMORY**

**DESCRIPTION**

The M58721P and M58721S are 256-word by 4-bit static RAMs, fabricated with the N-channel silicon-gate MOS process and designed for simple interfacing. They operate by a single 5V supply, as does TTL, and are directly TTL-compatible.

**FEATURES**

- Fast access time: 450ns (max)
- Low power dissipation: 150μW/bit (typ)
- Single 5V supply voltage
- Data holding at 1.5V supply voltage (optional)
- No clocks or refreshing required
- All inputs and outputs are directly TTL-compatible
- All outputs are three-state, with OR-tie capability
- Simple memory expansion by chip select input
- Separate data inputs and outputs
- Interchangeable with Intel's 2101A-4 in pin configuration and electrical characteristics.

**APPLICATION**

- Small-capacity memory units


**FUNCTION**

The M58721P and M58721S have 256-word by 4-bit organization and provide separate data input and output terminals. During a write cycle, when a location is designated by address signals  $A_0 \sim A_7$  and signal R/W goes low, the data of the IN signal at that time is written.

During a read cycle, when a location is designated by address signals  $A_0 \sim A_7$  and R/W goes high, data of the designated address is taken from the DO terminal.

When signal  $\overline{CS}_1$  is high or  $\overline{CS}_2$  is low, the chip is in the

**PIN CONFIGURATION (TOP VIEW)**




**Outline 22P1 (M58721P)  
22S1 (M58721S)**

non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state useful for OR-ties with other output terminals.

When signal OD is high, the output is in the floating state, so that OD is used as an input/output select control signal for common input/output operation.

The memory data can be held at a supply voltage of 1.5V, enabling battery back-up operation during power failure and power-down operation in the standby mode.

**BLOCK DIAGRAM**



**1024-BIT (256-WORD BY 4-BIT) STATIC RANDOM-ACCESS MEMORY**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage	With respect to GND	-0.3 ~ 7	V
V <sub>I</sub>	Input voltage		-0.3 ~ 7	V
V <sub>O</sub>	Output voltage		-0.3 ~ 7	V
P <sub>d</sub>	Maximum power dissipation	M58721P	700	mW
		M58721S	1000	mW
T <sub>opr</sub>	Operating free-air ambient temperature	T <sub>a</sub> = 25°C	0 ~ 70	°C
T <sub>stg</sub>	Storage temperature	M58721P	-40 ~ 125	°C
		M58721S	-65 ~ 150	°C

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = 0 ~ 10°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
V <sub>IL</sub>	Low-level input voltage	0		0.8	V
V <sub>IH</sub>	High-level input voltage	2.2		V <sub>CC</sub>	V

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 5%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.2		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage		0		0.8	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -200 μA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 3.5 mA			0.45	V
I <sub>I</sub>	Input current	V <sub>I</sub> = 0 ~ 5.25V			10	μA
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> ( $\overline{CS}_1$ ) = 2.2V, V <sub>O</sub> = 2.4V ~ V <sub>CC</sub>			10	μA
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> ( $\overline{CS}_1$ ) = 2.2V, V <sub>O</sub> = 0.4V			-10	μA
I <sub>CC</sub>	Supply current from V <sub>CC</sub>	V <sub>I</sub> = 5.25V (all inputs), output open		30	60	mA
C <sub>i</sub>	Input capacitance, all inputs	V <sub>I</sub> = GND, f = 1MHz, 25mVrms		3	5	pF
C <sub>o</sub>	Output capacitance	V <sub>O</sub> = GND, f = 1MHz, 25mVrms		8	12	pF

Note 1 : Current flowing into an IC is positive; out is negative.

**TIMING REQUIREMENTS (For Write Cycle)** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 5%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>c</sub> (WR)	Write cycle time	Input pulse V <sub>IH</sub> = 2.2V	350			ns
t <sub>w</sub> (WR)	Write pulse width	V <sub>IL</sub> = 0.8V	250			ns
t <sub>su</sub> (AD)	Address setup time with respect to write	t <sub>r</sub> = t <sub>f</sub> = 20ns	20			ns
t <sub>wr</sub>	Write recovery time		0			ns
t <sub>su</sub> (OD)	Output disable setup time with respect to data in	Reference level = 1.5V	100			ns
t <sub>su</sub> (DA)	Data setup time	Load = 2TTL, C <sub>L</sub> = 100pF	170			ns
t <sub>h</sub> (DA)	Data hold time		0			ns
t <sub>su</sub> (CS)	Chip select setup time		250			ns


**SWITCHING CHARACTERISTICS (For Read Cycle)** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 5%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>c</sub> (RD)	Read cycle time	Input pulse V <sub>IH</sub> = 2.2V	450			ns
t <sub>a</sub> (AD)	Address access time	V <sub>IL</sub> = 0.8V			450	ns
t <sub>a</sub> (CS)	Chip select access time	t <sub>r</sub> = t <sub>f</sub> = 20ns			180	ns
t <sub>a</sub> (OD)	Output disable access time				150	ns
t <sub>pXZ</sub>	Output disable time (Note 2)	Reference level = 1.5V			100	ns
t <sub>dv</sub> (AD)	Data valid time with respect to address	LOAD = 2TTL, C <sub>L</sub> = 100pF	40			ns


Note 2 : t<sub>pXZ</sub> is with respect to  $\overline{CS}_1$ , CS<sub>2</sub>, or OD, whichever occurs first.

**1024-BIT (256-WORD BY 4-BIT) STATIC RANDOM-ACCESS MEMORY**

**TIMING DIAGRAMS**  
**Read Cycle**



**Write Cycle**



Note 3 : Hatching indicates the state is unknown.

4 : Indicates that during this period the data out is invalid for this definition of  $t_{Dv}(AD)$  and is in the floating state for this definition of  $t_{PZX}$ .

5 : OD may be kept low for the full cycle except during common input/output operation.

**POWER-DOWN OPERATION (OPTIONAL)** These characteristics are guaranteed only under custom specifications.


**Electrical Characteristics** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power-down supply voltage		1.5			V
$V_I(\overline{CS}_1)$	Power-down chip select input voltage	$2.2\text{V} \leq V_{CC(PD)} \leq V_{CC}$	2.2			V
		$1.5\text{V} \leq V_{CC(PD)} \leq 2.2\text{V}$	$V_{CC(PD)}$			V
$I_{CC(PD1)}$	Power-down supply current from $V_{CC}$	$V_{CC} = 1.5\text{V}$ , all inputs = 1.5V		15	30	mA
$I_{CC(PD2)}$	Power-down supply current from $V_{CC}$	$V_{CC} = 2.0\text{V}$ , all inputs = 2.0V		20	40	mA

**Timing Requirements** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su(PD)}$	Power-down setup time		0			ns
$t_{R(PD)}$	Power-down recovery time		$t_{c(RD)}$			ns

**Timing Diagram**







# M58721P, M58721S

Alternative Designation 2101A

## 1024-BIT (256-WORD BY 4-BIT) STATIC RANDOM-ACCESS MEMORY

### TYPICAL CHARACTERISTICS



**1024-BIT (256-WORD BY 4-BIT) STATIC RANDOM-ACCESS MEMORY**

**DESCRIPTION**

The M58722P and M58722S are 256-word by 4-bit static RAMs, fabricated with the N-channel silicon-gate MOS process and designed for simple interfacing. They operate on a single 5V supply, as does TTL, and are directly TTL-compatible.

The input and output terminals are common, and an OD terminal is provided.

**FEATURES**

- Fast access time: 450ns (max)
- Low power dissipation: 150μW/bit (typ)
- Single 5V power supply
- Data holding at 1.5V supply voltage (optional)
- No clocks or refreshing required
- All inputs and outputs are directly TTL-compatible
- All outputs are three-state, with OR-tie capability
- Simple memory expansion by chip select input
- Common data inputs and outputs
- Interchangeable with Intel's 2111A-4 in pin configuration and electrical characteristics

**APPLICATION**


- Small-capacity memory units

**FUNCTION**

The M58722P and M58722S have 256-word by 4-bit organization and provide common data input and output terminals. During a write cycle, when a location is designated by address signals A<sub>0</sub>~A<sub>7</sub>, the OD signal is kept high to keep the I/O terminals in the input mode, signal R/W goes low, and the data of the IN signal at that time is written.

During a read cycle, when a location is designated by address signals A<sub>0</sub>~A<sub>7</sub>, the OD signal is kept low to keep

**PIN CONFIGURATION (TOP VIEW)**




**Outline 18P1 (M58722P)  
18S1 (M58722S)**

the I/O terminals in the output mode, signal R/W goes high, and the data of the designated address is taken from the I/O terminals.

When signal  $\overline{CS}_1$  or  $\overline{CS}_2$  is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other output terminals.

The memory data can be held at a supply voltage of 1.5V, enabling battery back-up operation during power failure and power-down operation in the standby mode.

**BLOCK DIAGRAM**



**MITSUBISHI LSIs**  
**M58722P, M58722S**  
**Alternative Designation 2111A**

**1024-BIT (256-WORD BY 4-BIT) STATIC RANDOM-ACCESS MEMORY**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage	With respect to GND	-0.3 ~ 7	V
V <sub>I</sub>	Input voltage		-0.3 ~ 7	V
V <sub>O</sub>	Output voltage		-0.3 ~ 7	V
P <sub>d</sub>	Maximum power dissipation	M58722P	700	mW
		M58722S	1000	mW
Topr	Operating free-air ambient temperature	T <sub>a</sub> = 25°C	0 ~ 70	°C
T <sub>stg</sub>	Storage temperature	M58722P	-40 ~ 125	°C
		M58722S	-65 ~ 150	°C

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = 0 ~ 10°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
V <sub>IL</sub>	Low-level input voltage	0		0.8	V
V <sub>IH</sub>	High-level input voltage	2.2		V <sub>CC</sub>	V

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 5%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.2		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage		0		0.8	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -200 μA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 3.5 mA			0.45	V
I <sub>I</sub>	Input current	V <sub>I</sub> = 0 ~ 5.25V			10	μA
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> ( $\overline{CS}$ ) = 2.2V, V <sub>O</sub> = 2.4V ~ V <sub>CC</sub>			10	μA
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> ( $\overline{CS}$ ) = 2.2V, V <sub>O</sub> = 0.4V			-10	μA
I <sub>CC</sub>	Supply current from V <sub>CC</sub>	V <sub>I</sub> = 5.25V (all inputs), output open		30	60	mA
C <sub>I</sub>	Input capacitance, all inputs	V <sub>I</sub> = GND, f = 1MHz, 25mVrms		3	5	pF
C <sub>O</sub>	Output capacitance	V <sub>O</sub> = GND, f = 1MHz, 25mVrms		8	12	pF

Note 1 : Current flowing into an IC is positive; out is negative.

**TIMING REQUIREMENTS (For Write Cycle)** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 5%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>c</sub> (WR)	Write cycle time	Input pulse V <sub>IH</sub> = 2.2V V <sub>IL</sub> = 0.8V	350			ns
t <sub>w</sub> (WR)	Write pulse width		250			ns
t <sub>su</sub> (AD)	Address setup time with respect to write	t <sub>r</sub> = t <sub>f</sub> = 20ns	20			ns
t <sub>wr</sub>	Write recovery time		0			ns
t <sub>su</sub> (OD)	Output disable setup time with respect to data in	Reference level = 1.5V Load = 2TTL, C <sub>L</sub> = 100pF	100			ns
t <sub>su</sub> (DA)	Data setup time		170			ns
t <sub>h</sub> (DA)	Data hold time		0			ns
t <sub>su</sub> (CS)	Chip select setup time		250			ns

**SWITCHING CHARACTERISTICS (For Read Cycle)** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 5%, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>c</sub> (RD)	Read cycle time	Input pulse V <sub>IH</sub> = 2.2V V <sub>IL</sub> = 0.8V	450			ns
t <sub>a</sub> (AD)	Address access time				450	ns
t <sub>a</sub> (CS)	Chip select access time	t <sub>r</sub> = t <sub>f</sub> = 20ns			180	ns
t <sub>a</sub> (OD)	Output disable access time				150	ns
t <sub>pxz</sub>	Output disable time (Note 2)	Reference level = 1.5V LOAD = 2TTL, C <sub>L</sub> = 100pF			100	ns
t <sub>dv</sub> (AD)	Data valid time with respect to address		40			ns

Note 2 : t<sub>pxz</sub> is with respect to  $\overline{CS}$ <sub>1</sub>,  $\overline{CS}$ <sub>2</sub>, or OD, whichever occurs first.


**1024-BIT (256-WORD BY 4-BIT) STATIC RANDOM-ACCESS MEMORY**

**TIMING DIAGRAM**

**Read Cycle**



**Write Cycle**



Note 3 : Hatching indicates the state is unknown.

4 : Indicates that during this period the data out is invalid for this definition of  $t_{dv}(AD)$  and is in the floating state for this definition of  $t_{PZX}$ .

5 : The input signals from the external circuits should not be applied to the I/O terminals, for during this period they are in output mode.

**POWER-DOWN OPERATION (OPTIONAL) These characteristics are guaranteed only under custom specifications.**


**Electrical Characteristics** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power-down supply voltage		1.5			V
$V_I(\overline{CS1})$	Power-down chip select input voltage	$2.2\text{V} \leq V_{CC(PD)} \leq V_{CC}$	2.2			V
		$1.5\text{V} \leq V_{CC(PD)} \leq 2.2\text{V}$	$V_{CC(PD)}$			V
$I_{CC(PD1)}$	Power-down supply current from $V_{CC}$	$V_{CC} = 1.5\text{V}$ , all inputs = 1.5V		15	30	mA
$I_{CC(PD2)}$	Power-down supply current from $V_{CC}$	$V_{CC} = 2.0\text{V}$ , all inputs = 2.0V		20	40	mA

**Timing Requirements** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su(PD)}$	Power-down setup time		0			ns
$t_{R(PD)}$	Power-down recovery time		$t_c(RD)$			ns


**Timing Diagram**



**MITSUBISHI LSIs**  
**M58722P, M58722S**  
 Alternative Designation 2111A


**1024-BIT (256-WORD BY 4-BIT) STATIC RANDOM-ACCESS MEMORY**

**Timing Diagram**




**TYPICAL CHARACTERISTICS**


**ADDRESS ACCESS TIME VS. AMBIENT TEMPERATURE**




**ADDRESS ACCESS TIME VS. LOAD CAPACITANCE**



**LOW-LEVEL OUTPUT CURRENT VS. LOW-LEVEL OUTPUT VOLTAGE**



**SUPPLY CURRENT FROM  $V_{CC}$  VS. SUPPLY VOLTAGE  $V_{CC}$**



**1024-BIT (256-WORD BY 4-BIT) STATIC RANDOM-ACCESS MEMORY**

**DESCRIPTION**

The M58723P and M58723S are 256-word by 4-bit static RAMs fabricated with the N-channel silicon-gate MOS process and designed for simple interfacing. They operate from a single 5V supply, as does TTL, and are directly TTL-compatible.

The input and output terminals are common.

**FEATURES**

- Fast access time: 450ns (max)
- Low power dissipation: 150μW/bit (typ)
- Single 5V supply voltage
- Data holding at 1.5V supply voltage (optional)
- Requires no clocks or refreshing
- All inputs and outputs are directly TTL-compatible
- All outputs are three-state, with OR-tie capability
- Simple memory expansion by chip select input
- Common data inputs and outputs
- Interchangeable with Intel's 2112A-4 in pin configuration and electrical characteristics.

**APPLICATION**

- Small-capacity memory units


**FUNCTION**

The M58723P and M58723S have 256-word by 4-bit organization and provide common data input and output terminals. During a write cycle, when a location is designated by address signals A<sub>0</sub>~A<sub>7</sub> and signal R/W goes low, the data of the I/O signal at that time is written.

During a read cycle, when a location is designated by address signal A<sub>0</sub>~A<sub>7</sub> and R/W goes high, data of the designated address is taken from the I/O terminals.

When signal  $\overline{CS}$  is high, the chip is in the non-selectable

**PIN CONFIGURATION (TOP VIEW)**




**Output 16P1 (M58723P)  
16S1 (M58723S)**

state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other output terminals.

The memory data can be held at a supply voltage of 1.5V, enabling battery back-up operation during power failure and power-down operation in the standby mode.

**5**

**BLOCK DIAGRAM**



**1024-BIT (256-WORD BY 4-BIT) STATIC RANDOM-ACCESS MEMORY**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit	
V <sub>CC</sub>	Supply voltage	With respect to GND	-0.3~7	V	
V <sub>I</sub>	Input voltage		-0.3~7	V	
V <sub>O</sub>	Output voltage		-0.3~7	V	
P <sub>d</sub>	Maximum power dissipation	Ta = 25°C	M58723P	700	mW
			M58723S	1000	mW
T <sub>opr</sub>	Operating free-air ambient temperature		0~70	°C	
T <sub>stg</sub>	Storage temperature	M58723P	-40~125	°C	
		M58723S	-65~150	°C	

**RECOMMENDED OPERATING CONDITIONS** (Ta = 0~70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
V <sub>IL</sub>	Low-level input voltage	0		0.8	V
V <sub>IH</sub>	High-level input voltage	2.2		V <sub>CC</sub>	V

**ELECTRICAL CHARACTERISTICS** (Ta = 0~70°C, V<sub>CC</sub> = 5V ± 5%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.2		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage		0		0.8	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -200 μA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 3.5 mA			0.45	V
I <sub>I</sub>	Input current	V <sub>I</sub> = 0 ~ 5.25V			10	μA
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> ( $\overline{\text{CS}}$ ) = 2.2V, V <sub>O</sub> = 2.4V ~ V <sub>CC</sub>			10	μA
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> ( $\overline{\text{CS}}$ ) = 2.2V, V <sub>O</sub> = 0.4V			-10	μA
I <sub>CC</sub>	Supply current from V <sub>CC</sub>	V <sub>I</sub> = 5.25V (all inputs), output open		30	60	mA
C <sub>i</sub>	Input capacitance, all inputs	V <sub>I</sub> = GND, f = 1MHz, 25mVrms		3	5	pF
C <sub>o</sub>	Output capacitance	V <sub>O</sub> = GND, f = 1MHz, 25mVrms		8	12	pF

Note : Current flowing into an IC is positive; out is negative.

**TIMING REQUIREMENTS** (Ta = 0~70°C, V<sub>CC</sub> = 5V ± 5%, unless otherwise noted)

**Write Cycle 1**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>C(WR)</sub>	Write cycle time	Input pulse	350			ns
t <sub>SU(AD)</sub>	Address setup time with respect to write pulse	V <sub>IH</sub> = 2.2V	20			ns
t <sub>W(WR)</sub>	Write pulse width	V <sub>IL</sub> = 0.8V	250			ns
t <sub>WR1</sub>	Write recovery time	t <sub>r</sub> = t <sub>f</sub> = 20ns	0			ns
t <sub>SU(DA)</sub>	Data setup time	Reference level = 1.5V	170			ns
t <sub>H(DA)</sub>	Data hold time	Load = 2TTL, C <sub>L</sub> = 100pF	0			ns
t <sub>H(<math>\overline{\text{CS}}</math>)</sub>	Chip select hold time		0			ns
t <sub>SU(WR)</sub>	Write pulse setup time with respect to chip select		0			ns
t <sub>SU(<math>\overline{\text{CS}}</math>)</sub>	Chip select setup time		170			ns

**1024-BIT (256-WORD BY 4-BIT) STATIC RANDOM-ACCESS MEMORY**


**Write Cycle 2**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{c(WR)2}$	Write cycle time	Input pulse	350			ns
$t_{su(AD)2}$	Address setup time with respect to write pulse	$V_{IH} = 2.2V$	20			ns
$t_w(WR)2$	Write pulse width	$V_{IL} = 0.8V$	250			ns
$t_{wr2}$	Write recovery time	$t_r = t_f = 20ns$	0			ns
$t_{su(DA)2}$	Data setup time	Reference level = 1.5V	170			ns
$t_h(DA)2$	Data hold time	Load = 2TTL, $C_L = 100pF$	0			ns
$t_h(\overline{CS})2$	Chip select hold time		0			ns
$t_{su}(\overline{CS})2$	Chip select setup time		0			ns
$t_{PXZ(WR)2}$	Output disable time with respect to write pulse				80	ns

**SWITCHING CHARACTERISTICS (For Read Cycle)** ( $T_a = 0 \sim 70^\circ C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{c(RD)}$	Read cycle time	Input pulse	450			ns
$t_a(AD)$	Address access time	$V_{IH} = 2.2V$ , $V_{IL} = 0.8V$			450	ns
$t_a(\overline{CS})$	Chip select access time	$t_r = t_f = 20ns$			180	ns
$t_{PXZ}(\overline{CS})$	Output disable time with respect to chip select	Reference level 1.5V			100	ns
$t_{dv}(AD)$	Data valid time with respect to address	Load = 2TTL, $C_L = 100pF$	40			ns

**TIMING DIAGRAMS**  
**Read Cycle**




Note 1: In this period, the data out is valid for a definition of  $t_{dv}(AD)$  and is in the floating state for a definition of  $t_{PXZ}(\overline{CS})$

**Write Cycle 1**



**Write Cycle 2**



Note 2: The input signals from the external circuits should not be applied to the I/O terminals (keeping them three-state) for during this period the I/O terminals are in the output mode.

3.: The input signals from the external circuits can be applied to the I/O terminals since the signal  $\overline{CS}$  is delayed in relation to signal R/W.

**1024-BIT (256-WORD BY 4-BIT) STATIC RANDOM-ACCESS MEMORY**

**POWER-DOWN OPERATION (OPTIONAL)** These characteristics are guaranteed only under custom specifications.


**Electrical Characteristics** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power-down supply voltage		1.5			V
$V_I(\overline{CS})$	Power-down chip select input voltage	$2.2\text{V} \leq V_{CC(PD)} \leq V_{CC}$	2.2			V
		$1.5\text{V} \leq V_{CC(PD)} \leq 2.2\text{V}$	$V_{CC(PD)}$			V
$I_{CC(PD1)}$	Power-down supply current from $V_{CC}$	$V_{CC} = 1.5\text{V}$ , all inputs = 1.5V		15	30	mA
$I_{CC(PD2)}$	Power-down supply current from $V_{CC}$	$V_{CC} = 2.0\text{V}$ , all inputs = 2.0V		20	40	mA

**Timing Requirements** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ , unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$t_{su(PD)}$	Power-down setup time	0			ns
$t_{R(PD)}$	Power-down recovery time	$t_{c(RD)}$			ns


**Timing Diagram**




**1024-BIT (256-WORD BY 4-BIT) STATIC RANDOM-ACCESS MEMORY**

**TYPICAL CHARACTERISTICS**


**ADDRESS ACCESS TIME VS. AMBIENT TEMPERATURE**




**ADDRESS ACCESS TIME VS. LOAD CAPACITANCE**




**LOW-LEVEL OUTPUT CURRENT VS. LOW-LEVEL OUTPUT VOLTAGE**




**HIGH-LEVEL OUTPUT CURRENT VS. HIGH-LEVEL OUTPUT VOLTAGE**



**SUPPLY CURRENT FROM V\_cc VS. SUPPLY VOLTAGE V\_cc**



**SUPPLY CURRENT FROM V\_cc VS. AMBIENT TEMPERATURE**



5



**4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY**

**DESCRIPTION**

The M58756S and M58756K are 4096-word by 1-bit dynamic RAMs, fabricated with the N-channel silicon-gate MOS process. As it is composed of a dynamic circuit, it requires refreshing every 2ms.

**FEATURES**

- Fast access time: 300ns (max)
- Fast read cycle time: 425ns (min)
- Refresh interval: 2ms (max)
- Low standby power dissipation: 3μW/bit (typ)
- Low operating power dissipation: 130μW/bit (typ)
- All inputs are directly TTL-compatible
- All outputs are three-state and directly TTL-compatible; data can be latched, effective until the next cycle
- Easy memory expansion by chip select signal (CS)
- Interchangeable with Intel's 2104 in pin configuration and electrical characteristics

**APPLICATION**


- Main, memory systems for computers

**FUNCTION**

Being dynamic RAMs, the M58756S and M58756K must be refreshed every 2ms to hold data stored in the memory cells. Refresh must be performed by reading sequentially the 64 locations designated by the 6 address signals A<sub>0</sub>~A<sub>5</sub> and clock signal RAS.

The output terminals of the M58756S and M58756K are kept in the floating (high-impedance) state by clock signal  $\overline{\text{CAS}}$ , after which the data is read out from the output terminal during a read cycle.

**PIN CONFIGURATION (TOP VIEW)**



**Outline 16K1 (M58756K)  
16S1 (M58756S)**


**SUMMARY OF OPERATIONS**

Input				Output *	Refresh	Operations
RAS	$\overline{\text{CAS}}$	CS	R/W			
A	A	A	A	(Valid data)—Open—High-level	Can	Write cycle
A	A	A	I	(Valid data)—Open—(Valid data)	Can	Read cycle
A	A	I	DC	(Valid data)—Open—Open	Can	Refresh
I	A	DC	DC	(Valid data)—Open—Open	Can't	Standby Output open
I	I	DC	DC	(Valid data)—(Valid data) —(Valid data)	Can't	Standby

\* Previous cycle—between cycles—actual cycle  
 A : Operating states I: Nonoperating DC: Don't care

5

**BLOCK DIAGRAM**



# M58756K, M58756S

Alternative Designation 2104

## 4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V <sub>DD</sub>	Supply voltage	With respect to V <sub>BB</sub>	-0.3 ~ 20	V
V <sub>CC</sub>	Supply voltage		-0.3 ~ 20	V
V <sub>SS</sub>	Supply voltage		-0.3 ~ 20	V
V <sub>I</sub>	Input voltage		-0.3 ~ 20	V
V <sub>O</sub>	Output voltage		-0.3 ~ 20	V
P <sub>d</sub>	Maximum power dissipation	T <sub>a</sub> = 25°C	1000	mW
T <sub>opr</sub>	Operating free-air ambient temperature		0 ~ 70	°C
T <sub>stg</sub>	Storage temperature		-55 ~ 150	°C

### RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = 0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>DD</sub>	Supply voltage	10.8	12	13.2	V
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>SS</sub>	Supply voltage		0		V
V <sub>BB</sub>	Supply voltage	-4.5	-5	-5.5	V
V <sub>IH</sub>	High-level input voltage	2.4		6.5	V
V <sub>IL</sub>	Low-level input voltage	-1.0		0.6	V

### ELECTRICAL CHARACTERISTICS (T<sub>a</sub> = 0 ~ 70°C, V<sub>DD</sub> = 12V ± 10%, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, V<sub>BB</sub> = -5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.4		6.5	V
V <sub>IL</sub>	Low-level input voltage		-1.0		0.6	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -5.0mA	2.4		V <sub>CC</sub>	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2.0mA	0		0.4	V
I <sub>I</sub>	Input current	V <sub>I</sub> = -1.0 ~ 6.5V			10	μA
I <sub>OZ</sub>	Off-state output current	V <sub>I</sub> ( $\overline{\text{CS}}$ ) = 2.4V			10	μA
I <sub>DD1</sub>	Supply current from V <sub>DD</sub> , when chip deselected	V <sub>I</sub> ( $\overline{\text{CAS}}$ ), V <sub>I</sub> ( $\overline{\text{RAS}}$ ) = V <sub>IH</sub>		1	2	mA
I <sub>DD2</sub>	Supply current from V <sub>DD</sub> , when chip selected			1	2	mA
I <sub>DD(AV)</sub>	Average supply current from V <sub>DD</sub>	t <sub>0</sub> = 425ns, t <sub>w</sub> ( $\overline{\text{RAS}}$ ) = 125ns, T <sub>a</sub> = 25°C		43	56	mA
I <sub>CC</sub>	Supply current from V <sub>CC</sub>	V <sub>O</sub> = no load			10	μA
I <sub>BB</sub>	Supply current from V <sub>BB</sub>				75	μA
C <sub>i</sub> (AD)	Input capacitance, address terminals	V <sub>I</sub> = V <sub>SS</sub> , V <sub>BB</sub> = -5V f = 1MHz, V <sub>i</sub> = 25mVrms			10	pF
C <sub>i</sub> (DA)	Input capacitance, data input terminals				7	pF
C <sub>i</sub> (R/W)	Input capacitance, R/W terminal				7	pF
C <sub>i</sub> ( $\overline{\text{RAS}}$ )	Input capacitance, $\overline{\text{RAS}}$ terminal				7	pF
C <sub>i</sub> ( $\overline{\text{CAS}}$ )	Input capacitance, $\overline{\text{CAS}}$ terminal				7	pF
C <sub>i</sub> ( $\overline{\text{CS}}$ )	Input capacitance, $\overline{\text{CS}}$ terminal				7	pF
C <sub>o</sub>	Output capacitance	V <sub>O</sub> = V <sub>SS</sub> , V <sub>BB</sub> = -5V, f = 1MHz, V <sub>i</sub> = 25mVrms			8	pF

Note 1 : Current flowing into an IC is positive; out is negative.

**4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY**

**TIMING REQUIREMENTS (For Read, Write or Read-Modify-Write Cycle)**

( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 12\text{V} \pm 10\%$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ ,  $V_{BB} = -5\text{V} \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit
			Min	Typ	Max	
$t_{C(\text{REF})}$	Refresh cycle time				2	ms
$t_{W(\overline{\text{RAS}}\text{-H})}$	$\overline{\text{RAS}}$ high pulse width		125			ns
$t_{d(\overline{\text{RAS}}\text{-}\overline{\text{CAS}})}$	Delay time between $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$		90		2000	ns
$t_{su(\overline{\text{RA}}\text{-}\overline{\text{RAS}})}$	Row address setup time with respect to $\overline{\text{RAS}}$		0			ns
$t_{su(\overline{\text{CA}}\text{-}\overline{\text{CAS}})}$	Column address setup time with respect to $\overline{\text{CAS}}$		0			ns
$t_{su(\overline{\text{CS}}\text{-}\overline{\text{CAS}})}$	Chip select setup time with respect to $\overline{\text{CAS}}$		0			ns
$t_{h(\overline{\text{RAS}}\text{-}\overline{\text{RA}})}$	Row address hold time with respect to $\overline{\text{RAS}}$		50			ns
$t_{h(\overline{\text{CAS}}\text{-}\overline{\text{CA}})}$	Column address hold time with respect to $\overline{\text{CAS}}$		50			ns
$t_{h(\overline{\text{CAS}}\text{-}\overline{\text{CS}})}$	Chip select hold time with respect to $\overline{\text{CAS}}$		50			ns
$t_{su(\overline{\text{CAS}}\text{-}\overline{\text{RAS}})}$	$\overline{\text{CAS}}$ setup time with respect to $\overline{\text{RAS}}$		-50		50	ns
$t_{PXZ}$	Output invalid time from $\overline{\text{CAS}}$		0		80	ns
$t_T$	Transition time		5		50	ns

**SWITCHING CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 12\text{V} \pm 10\%$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ ,  $V_{BB} = -5\text{V} \pm 10\%$ , unless otherwise noted)**

**Read Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{C(\text{RD})}$	Read cycle time		425			ns
$t_{W(\overline{\text{CAS}}\text{-L})}$	$\overline{\text{CAS}}$ low pulse width		200		10000	ns
$t_{W(\overline{\text{RAS}}\text{-L})}$	$\overline{\text{RAS}}$ low pulse width		300		32000	ns
$t_{h(\overline{\text{CAS}}\text{-}\overline{\text{RAS}})}$	$\overline{\text{RAS}}$ hold time with respect to $\overline{\text{CAS}}$		200			ns
$t_{h(\overline{\text{CAS}}\text{-}\overline{\text{RD}})}$	Read hold time with respect to $\overline{\text{CAS}}$		80			ns
$t_{su(\overline{\text{RD}}\text{-}\overline{\text{CAS}})}$	Read setup time with respect to $\overline{\text{CAS}}$		0			ns
$t_{h(\overline{\text{RAS}}\text{-}\overline{\text{CAS}})}$	$\overline{\text{CAS}}$ hold time with respect to $\overline{\text{RAS}}$		300			ns
$t_a(\overline{\text{CAS}})$	$\overline{\text{CAS}}$ access time	$C_L = 50\text{pF}$ , Load = 1TTL			200	ns
$t_a(\overline{\text{RAS}})$	$\overline{\text{RAS}}$ access time	$C_L = 50\text{pF}$ , Load = 1TTL (Note 7)			300	ns

**Write Cycle**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{C(\text{WR})}$	Write cycle time		425			ns
$t_{W(\overline{\text{CAS}}\text{-L})}$	$\overline{\text{CAS}}$ low pulse width		200		10000	ns
$t_{W(\overline{\text{RAS}}\text{-L})}$	$\overline{\text{RAS}}$ low pulse width		300		32000	ns
$t_{h(\overline{\text{CAS}}\text{-}\overline{\text{RAS}})}$	$\overline{\text{RAS}}$ hold time with respect to $\overline{\text{CAS}}$		200			ns
$t_{su(\overline{\text{WR}}\text{-}\overline{\text{CAS}})}$	Write setup time with respect to $\overline{\text{CAS}}$		200			ns
$t_{h(\overline{\text{CAS}}\text{-}\overline{\text{WR}})}$	Write hold time with respect to $\overline{\text{CAS}}$		130			ns
$t_{W(\text{WR})}$	Write pulse width		200			ns
$t_{su(\overline{\text{DA}}\text{-}\overline{\text{CAS}})}$	Data setup time with respect to $\overline{\text{CAS}}$		0			ns
$t_{h(\overline{\text{CAS}}\text{-}\overline{\text{DA}})}$	Data hold time with respect to $\overline{\text{CAS}}$		130			ns
$t_{h(\overline{\text{RAS}}\text{-}\overline{\text{CAS}})}$	$\overline{\text{CAS}}$ hold time with respect to $\overline{\text{RAS}}$		300			ns

**MITSUBISHI LSIs**  
**M58756K, M58756S**

Alternative Designation 2104


**4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY**

**Read-Modify-Write Cycle**


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_c(RMW)$	Read-modify-write cycle time		595			ns
$t_w(\overline{CAS}L)$	$\overline{CAS}$ low pulse width		320		10000	ns
$t_w(\overline{RAS}L)$	$\overline{RAS}$ low pulse width		450		32000	ns
$t_{su}(WR-\overline{RAS})$	Write setup time with respect to $\overline{RAS}$		200			ns
$t_{su}(WR-\overline{CAS})$	Write setup time with respect to $\overline{CAS}$		200			ns
$t_w(WR)$	Write pulse width		200			ns
$t_{su}(RD-\overline{CAS})$	Read setup time with respect to $\overline{CAS}$		0			ns
$t_{MOD}$	Modify time		0			ns
$t_{su}(DA-WR)$	Data setup time with respect to write		0			ns
$t_h(WR-DA)$	Data hold time with respect to write		170			ns

**TIMING DIAGRAMS**

**Read Cycle**




**Write Cycle**




**4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY**

**Read-Modify-Write Cycle**



5

**RAS Only Refresh Cycle**



Note 3: Reference level for ①, ③ and ④ is 2.4V.

4: Reference level for ② is 0.6V.

5: Reference level for ⑤ is 0.4V.





6: Both rise time  $t_r$  and fall time  $t_f$  should be less than 10ns.

7:  $t_a(\overline{RAS})_{max.} = t_d(\overline{RAS}-\overline{CAS})_{min.} + t_T + t_a(\overline{CAS})_{max.}$  when  $t_d(\overline{RAS}-\overline{CAS}) > t_d(\overline{RAS}-\overline{CAS})_{min.}$

$t_a(\overline{RAS})$  increases by the amount of increase of  $t_d(\overline{RAS}-\overline{CAS})$

**4096-BIT (4096-WORD BY 1-BIT) DYNAMIC RANDOM-ACCESS MEMORY**

**TYPICAL CHARACTERISTICS**



---

## READ-ONLY MEMORIES

---

# DEVELOPMENT OF CUSTOM MASK ROMs

## DESCRIPTION

Mitsubishi can provide the following mask ROMs made to a customer's specifications.

- M58730-XXXS     1024-word by 8-bit mask ROM
- M58731-XXXS     2048-word by 8-bit mask ROM
- M58609-XXS        Keyboard encoder
- M58620-XXXS     Keyboard encoder

An automatic mask design program has been developed to assure production of mask ROMs without errors, rapidly, in accordance with the specifications of the customer. On the basis of data supplied by the customer, the program automatically generates the following:


1. The plotter instructions for automatic mask production.
2. A check list for verifying that the customer's specifications have been met.
3. A test program to assure that the production ROMs meet specifications.

### 1. M58730-XXXS and M58731-XXXS Mask ROMs

The object program for mask encoding can be in MELPS 8 binary, hexadecimal or BNPF form. The object program format is the same as the produced by a MELPS 8 cross assembler or a PL/μ cross compiler. The standard medium used for transmitting an object program is paper tape; however, magnetic tape may also be used.

### 2. M58609-XXS and M58620-XXXS Keyboard Encoders

Submit the character codes, corresponding to each key, on the coding sheet in octal form.



**8192-BIT (1024-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM**

**DESCRIPTION**

The M58730-XXXS is an 8192-bit static MOS mask-programmable read-only memory organized as 1024 words of 8 bits. It is fabricated using N-channel silicon-gate MOS technology, and is designed for fixed-memory applications such as program storage with an M58710S 8-bit parallel CPU. The inputs and outputs are TTL-compatible. Programming is performed by Mitsubishi in accordance with the customer's specifications by changing a single mask during the manufacturing cycle.

The XXX in the type code stands for a 3-digit decimal number which is assigned by Mitsubishi to identify the customer's specifications to which the ROM has been programmed.

**FEATURES**

- Fast access time: 850ns (max.)
- Two chip select inputs ( $\overline{CS}_1$ ,  $CS_2$ ) for easy memory expansion
- Three-state output; OR-tie capability
- Inputs and outputs are TTL-compatible.
- Input protection circuits for all inputs
- Pins compatible with Intel's 8308


**APPLICATION**

- Microcomputer memories

**FUNCTION**


Address inputs  $A_0 \sim A_9$  are decoded to select one of the 1024 words, and the contents of that address are read out

**PIN CONFIGURATION (TOP VIEW)**



Outline 24S1

to data outputs  $B_1 \sim B_8$ . Chip select 1 ( $\overline{CS}_1$ ) and chip select 2 ( $CS_2$ ) are used to connect two or more M58730-XXXS ROMs. When  $\overline{CS}_1$  is high or  $CS_2$  is low, all outputs are disabled and will assume a floating (high-impedance) states.



**8192-BIT (1024-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V <sub>DD</sub>	Supply voltage	With respect to V <sub>BB</sub>	-0.3~20	V
V <sub>CC</sub>	Supply voltage		-0.3~20	V
V <sub>SS</sub>	Supply voltage		-0.3~20	V
V <sub>I</sub>	Input voltage		-0.3~20	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C	1.0	W
T <sub>opr</sub>	Operating free-air temperature		0~70	°C
T <sub>stg</sub>	Storage temperature		-65~150	°C

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = 0~70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>DD</sub>	Supply voltage	11.4	12	12.6	V
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
V <sub>SS</sub>	Supply voltage		0		V
V <sub>BB</sub>	Supply voltage	-4.75	-5	-5.25	V
V <sub>IH</sub>	High-level input voltage	3.3		V <sub>CC</sub> +1	V
V <sub>IL</sub>	Low-level input voltage	V <sub>SS</sub> -1		0.8	V

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 0~70°C, V<sub>DD</sub> = 12V ± 5%, V<sub>CC</sub> = 5V ± 5%, V<sub>SS</sub> = 0V, V<sub>BB</sub> = -5V ± 5%, unless otherwise noted).

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -1			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1.9 mA			0.45	V
I <sub>I</sub>	Input current	V <sub>I</sub> = 0V ~ V <sub>CC</sub>			±10	μA
I <sub>OZ</sub>	'Off-state output current	V <sub>O</sub> = 0V ~ V <sub>CC</sub> (CS <sub>1</sub> and CS <sub>2</sub> are in a floating condition. see Timing Diagram)			10 -100	μA
I <sub>DD</sub>	V <sub>DD</sub> supply current				60	mA
I <sub>CC</sub>	V <sub>CC</sub> supply current	Output open			100	μA
I <sub>BB</sub>	V <sub>BB</sub> supply current			-0.01	-1	mA
C <sub>i</sub>	Input capacitance	T <sub>a</sub> = 25°C, V <sub>I</sub> = 0V, 1MHz, 25mV <sub>rms</sub> V <sub>DD</sub> = V <sub>CC</sub> = V <sub>SS</sub> = 0V (Note 2)			10	pF
C <sub>o</sub>	Output capacitance	T <sub>a</sub> = 25°C, V <sub>I</sub> = 0V, 1MHz, 25mV <sub>rms</sub> V <sub>DD</sub> = V <sub>CC</sub> = V <sub>SS</sub> = 0V (Note 2)			10	pF

Note 1 : The current flowing into an IC is positive; out is negative. The maximum and minimum are defined by absolute values.


2 : All terminals other than the test terminal are connected to V<sub>SS</sub> during measurement of input and output capacitance.

**8192-BIT (1024-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM**


**SWITCHING CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 12\text{V} \pm 5\%$ ,  $V_{CC} = 5\text{V} \pm 5\%$ ,  $V_{SS} = 0\text{V}$ ,  $V_{BB} = -5\text{V} \pm 5\%$ , unless otherwise noted).

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_a$	Access time	$C_L = 100\text{pF}$ , $R_L = 2.1\text{k}\Omega$ (Note 3)		400	850	ns
$t_a(\overline{CS}_1)$	Chip select access time			100	300	ns
$t_a(\overline{CS}_2)$	Chip select Access time			100	300	ns
$t_{dv}(\overline{CS}_1)$	Data valid time with respect to $\overline{CS}_1$			100	300	ns
$t_{dv}(\overline{CS}_2)$	Data valid time with respect to $\overline{CS}_2$			100	300	ns

Note 3 : Load circuit diagram:



**TIMING DIAGRAM**



Chip select 1 $\overline{CS}_1$	Chip select 2 $\overline{CS}_2$	Data output $B_1 \sim B_8$
L	L	Z
H	L	Z
L	H	O
H	H	Z

Note 1 : THE CENTER LINE INDICATES A FLOATING (HIGH-IMPEDANCE) STATE

- 2 : H indicates high-level inputs; L indicates low-level inputs.
- 3 : Z indicates floating (off) state
- 4 : O indicates that outputs are enabled.
- 5 : Rise time  $t_r \leq 20\text{ns}$ ,  
Fall time  $t_f \leq 20\text{ns}$ .

**8192-BIT (1024-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM**

**ORDERING INFORMATION**

This information covers the M58730-XXXS ROM and the object program required for the automatic mask design program. An automatic mask design program has been developed that accepts a customer's specifications and then automatically generates the following:

1. The plotter instructions for automatic mask production.
2. A check list for verifying that the customer's specifications have been met.
3. A test program to assure that the production ROMs meet specifications.

The object program for the automatic mask design program may be supplied in MELPS 8 binary, hexadecimal or BNPF form. The format of the data is the same as the output from a MELPS 8 cross assembler or a PL/I $\mu$  cross compiler. It accepts either standard punched paper tape or magnetic tape as the input medium.

A separate tape should be produced for each object program. The tape along with a printout of the truth table, for confirmation, should accompany each order.

**1. Object Program Format**

- Object program addresses are absolute.
- The data can be in either MELPS 8 binary, hexadecimal or BNPF form.
- The output tape from a MELPS 8 cross assembler, or PL/I $\mu$  cross compiler can be used.
- The hexadecimal and BNPF formats are Intel-compatible.
- The character code can be ASCII or ISO, with or without parity.


**2. Object Program Medium**

- Paper tape: 8-level, 25.4mm (1 inch) wide
- Magnetic tape: 9-track, 800 BPI, odd parity

**3. Items for Confirmation**

- The format of the object program
- Type number of the M58730-XXXS (including the 3-digit number represented by XXX)
- A truth table printout of memory state


Note : Details for preparation of the object program tape and confirmation material are given in § 4 following.



**8192-BIT (1024-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM**


**4. Object Program Preparation and Format**

**1. MELPS 8 Binary**



- A separate tape should be prepared for each object program. Two copies of the tape should be supplied.
- The final part code should be inserted at the end of each tape.
- The first address of the ROM should be indicated.
- The region outside the range from the first address to the first address + 1024 is ignored.
- The ROM addresses may be non-sequential in the object program.
- The unused area within a chip will be filled with '1's. If '1's are not suitable, appropriate digits should be indicated.
- It should be indicated whether the area to be programmed is the ROM only, the RAM only, or both.
- All parts except the text and final part are ignored.
- The levels of bit code '1' and '0' should be specified as low or high.
- At least 50 frames of sprocket holes should be punched at the start and the end of the tape.


**2. BNPF**



- This format is Intel-compatible.
- A separate tape should be prepared for each object program. Two copies of the tape should be supplied.

- The unused area within a chip should be filled with appropriate codes.
- When less than 1024 bytes are used, the unused area should be filled with appropriate codes, or a '\$' character may be inserted at the end of the used area. In the latter case, the remaining area is filled with 'L's.
- Comments, not containing any 'B' or '\$' characters, may be inserted between the 'F' and 'B'.
- The character code is ASCII or ISO, with or without parity.
- The address is incremented in sequence by the data string.
- The magnitude of the bits between the 'B' and 'F' is defined as from high order to low order.
- At least 50 frames of sprocket holes should be punched at the start and the end of the tape.
- The levels of 'P' and 'N' should be specified as either low or high.

**3. Hexadecimal**



- This format is Intel-compatible.
- A separate tape should be prepared for each object program. Two copies of the tape should be supplied.
- A record of data length zero is considered the end of one chip's data.
- The first address of the ROM should be indicated.
- The region outside the range from the first address to the first address + 1024 is ignored.
- The ROM addresses may be non-sequential in the object program.
- The unused area within a chip will be filled with '0's. If '0's are not suitable, appropriate digits should be indicated.
- The character code is ASCII or ISO code with or without parity.
- The levels of bit codes '1' and '0' should be specified as either low or high.
- At least 50 frames of sprocket holes should be punched at the start and the end of the tape.

# M58730-001S

## 8192-BIT (1024-WORD BY 8-BIT) MASK-PROGRAMMED ROM SUBROUTINE 1 INTEGER ARITHMETIC OPERATIONS

### DESCRIPTION

- The M58730-001S is an M58730-XXXS that has been developed for use with an M58710S CPU.
- It includes 18 subroutines for an M58710S 8-bit parallel CPU.
- It can perform integer arithmetic operations, logical operations and shift operations with 16-bit or 32-bit data.

### UNIT OF INFORMATION

The basic unit of an M58710S is 8 bits, but with subroutines it has two operand lengths.

- Single word length:

An operand consisting of 2 bytes (16 bits). In binary form it is capable of expressing numbers from  $-2^{15}$  to  $2^{15} - 1$ .

- Double word length:


An operand consisting of 4 bytes (32 bits). In decimal form it is equivalent to 7 decimal digits. In binary form it is capable of expressing numbers from  $-2^{31}$  to  $2^{31} - 1$ .

### NUMERICAL EXPRESSIONS

#### 1. Binary Numbers


##### 1. Single Word Length (2 Bytes)

This binary number consists of 16 bits. Negative numbers are in 2's complement form. It is capable of expressing numbers from  $-2^{15}$  to  $2^{15} - 1$ .




##### 2. Double Word Length (4 bytes)

This binary number consists of 32 bits. Negative numbers are in 2's complement form. It is capable of expressing numbers from  $-2^{31}$  to  $2^{31} - 1$ .




##### 2. Double Word Length Decimal Numbers

This decimal number consists of 32 bits. The numerical portion is seven digits and the sign is the most significant digit. It has a range of  $-10^7 + 1$  to  $10^7 - 1$ .



### SUBROUTINE REFERENCE



Note: The processing order is ①, ②, ③, ④, ⑤. A transfer vector is used to set the entry address of each subroutine.

### SUBROUTINE FUNCTIONS

- Load pseudo accumulator

The pseudo accumulator is loaded with the specified single word (2 bytes) or double word (4 bytes) data.

- Store pseudo accumulator

The contents of the pseudo accumulator, single word (2 bytes) or double word (4 bytes) data, is stored in the address location specified.

- Shift pseudo accumulator

The contents of the pseudo accumulator, 32 bits (2 words) of data, are shifted right or left n positions.

- Arithmetic right shift of pseudo accumulator

The contents of the pseudo accumulator, 32 bits (2 words) of data, are arithmetically shifted right n positions.

- Logical operations

The specified single word (2 bytes) data is logically inclusive ORed, ANDed or exclusive ORed to the contents of the pseudo accumulator, and the result retained in the pseudo accumulator.

- Binary integer add or subtract

The specified single word (2 bytes) or double word (4 bytes) binary data is binarily added to or subtracted from the contents of the pseudo accumulator, and the result is retained in the pseudo accumulator.

- Decimal integer add or subtract

The specified double word (4 bytes) decimal data is decimally added to or subtracted from the contents of the pseudo accumulator, and the result is retained in the pseudo accumulator.

- Binary integer multiply

The single word (2 bytes) data in the pseudo accumulator is multiplied by a specified single word (2 bytes) data, and the result is retained in the pseudo accumulator.

- Binary integer divide

The double word (4 bytes) data in the pseudo accumulator is divided by a specified single word (2 bytes) data, and the result is retained in the pseudo accumulator.

### RESERVED MEMORY LOCATIONS

Memory locations  $6000_{16}$  to  $63FF_{16}$  are reserved by ROM. In addition, a 50-byte RAM region, locations  $3FCE_{16}$  to  $3FFF_{16}$ , is reserved for executing the ROM programs.

**16384-BIT (2048-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM**

**DESCRIPTION**

The M58731-XXXP, S are 16,384-bit parallel output, static read-only memories organized as 2048 words of 8 bits. They are fabricated using N-channel silicon-gate ED-MOS technology. They have a single supply voltage. The inputs and outputs interface with TTL circuits without additional circuits. The M58731-XXXP, S are designed for high-density fixed-memory applications such as program storage for an M58710S 8-bit parallel CPU. Programming is performed by Mitsubishi in accordance with the customer's specifications by changing a single mask during the manufacturing cycle.

**FEATURES**

- 2048-word by 8-bit organization
- Single 5V power supply
- Low power dissipation: 31.4μW/bit (max.)
- Read access time: 850ns (max.)
- Three programmable chip select inputs (CS<sub>1</sub>, CS<sub>2</sub>, CS<sub>3</sub>) for easy memory expansion
- Three-state output for OR-ties
- All inputs and outputs are TTL-compatible
- Input protection circuits at all inputs
- Electrical characteristics and pins are compatible with Intel's 8316A.


**APPLICATION**

- High-density microcomputer memories

**FUNCTION**

When any of the 2048 addresses are selected by positive-logic input signals (A<sub>0</sub>~A<sub>10</sub>), the contents of that address in the ROM are read out to the data outputs (B<sub>1</sub>~B<sub>8</sub>). A<sub>0</sub> is the least-significant bit and A<sub>10</sub> is the most-significant bit

**PIN CONFIGURATION (TOP VIEW)**




**Outline 24P1 (M58731-XXXP)  
 24S1 (M58731-XXXS)**

of the address. The three chip select inputs are programmable during the masking process, and any combination of active high-level and active low-level may be used for chip selection. When a chip is selected, the contents of the ROM are read out; and under other conditions, the data outputs (B<sub>1</sub>~B<sub>8</sub>) are in the floating (high-impedance) state.

The XXX in the type code stands for a 3-digit decimal number which is assigned by Mitsubishi to identify the customer's specifications to which the ROM has been programmed.

**BLOCK DIAGRAM**



**16384-BIT (2048-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit	
V <sub>CC</sub>	Supply voltage	With respect to GND	-0.5 ~ 7.0	V	
V <sub>I</sub>	Input voltage		-0.5 ~ 7.0	V	
V <sub>O</sub>	Output voltage		-0.5 ~ 7.0	V	
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C	M58731-XXXP	500	mW
			M58731-XXXS	1000	mW
T <sub>opr</sub>	Operating free-air temperature range		0 ~ 70	°C	
T <sub>stg</sub>	Storage temperature range	M58731-XXXP	-40 ~ 125	°C	
		M58731-XXXS	-65 ~ 150	°C	

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = 0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.75	5.0	5.25	V
GND		0			V
V <sub>IH</sub>	High-level input voltage	2.0		V <sub>CC</sub> + 1.0	V
V <sub>IL</sub>	Low-level input voltage	-0.5		0.8	V

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 5%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -100 μA	2.2			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2.0 mA			0.45	V
I <sub>CC</sub>	Supply current from V <sub>CC</sub>	All inputs = 5.25V, output open		40	98	mA
I <sub>I</sub>	Input current	V <sub>I</sub> = 0V ~ V <sub>CC</sub>			10	μA
I <sub>OZ</sub>	Off-state input current	Floating state, V <sub>I</sub> = 0.45V ~ V <sub>CC</sub>	-20		10	μA
C <sub>i</sub>	Input capacitance	0V except test terminal, 1 MHz,		4	10	pF
C <sub>O</sub>	Output capacitance	T <sub>a</sub> = 25°C		8	15	pF


Note 1 : Current flowing into an IC is positive; out is negative.

**16384-BIT (2048-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM**

**SWITCHING CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_a$	Access time	$C_L = 100\text{pF}$ $R_L = 2.1\text{k}\Omega$ (Note 2)		400	850	ns
$t_a(\text{CS})$	Chip select access time				300	ns
$t_{dv}(\text{CS})$	Data valid time with respect to chip select		0		300	ns

**TIMING DIAGRAM**



Input pulse level	0.8 ~ 2.0V
Input pulse rise time $t_r$ (10% ~ 90%)	20ns
Input pulse fall time $t_f$ (10% ~ 90%)	20ns
Reference voltage at timing measurement	
Input	1.5V
Output	0.8 ~ 2.0V

Note 2 : Load circuit diagram :



**16384-BIT (2048-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM**

**ORDERING INFORMATION**

This information covers the M58731-XXXS ROM and the object program required for the automatic mask design program. An automatic mask design program has been developed that accepts a customer's specifications and then automatically generates the following:

1. The plotter instructions for automatic mask production.
2. A check list for verifying that the customer's specifications have been met.
3. A test program to assure that the production ROMs meet specifications.

The object program for the automatic mask design program may be supplied in MELPS 8 binary, hexadecimal or BNPF form. The format of the data is the same as the output from a MELPS 8 cross assembler or a PL/1μ cross compiler. It accepts either standard punched paper tape or magnetic tape as the input medium.

A separate tape should be produced for each object program. The tape along with a printout of the truth table, for confirmation, should accompany each order.

**1. Object Program Format**

- Object program addresses are absolute.
- The data can be in either MELPS 8 binary, hexadecimal or BNPF form.
- The output tape from a MELPS 8 cross assembler, or PL/1μ cross compiler can be used.
- The hexadecimal and BNPF formats are Intel-compatible.
- The character code can be ASCII or ISO, with or without parity.


**2. Object Program Medium**

- Paper tape: 8-level, 25.4mm (1 inch) wide
- Magnetic tape: 9-track, 800 BPI, odd parity

**3. Items for Confirmation**

- The format of the object program
- Type number of the M58731-XXXS (including the 3-digit number represented by XXX)
- The active logic level of the chip select CS<sub>1</sub>, CS<sub>2</sub> and CS<sub>3</sub>
- A truth table printout of memory state


Note : Details for preparation of the object program tape and confirmation material are given in § 4 following.



**16384-BIT (2048-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM**


**4. Object Program Preparation and Format**

**1. MELPS 8 Binary**



- A separate tape should be prepared for each object program. Two copies of the tape should be supplied.
- The final part code should be inserted at the end of each tape.
- The first address of the ROM should be indicated.
- The region outside the range from the first address to the first address + 2048 is ignored.
- The ROM addresses may be non-sequential in the object program.
- The unused area within a chip will be filled with '1's. If '1's are not suitable, appropriate digits should be indicated
- It should be indicated whether the area to be programmed is the ROM only, the RAM only, or both.
- All parts except the text and final part are ignored.
- The levels of bit code '1' and '0' should be specified as low or high.
- At least 50 frames of sprocket holes should be punched at the start and the end of the tape.


**2. BNPF**



- This format is Intel-compatible.
- A separate tape should be prepared for each object program. Two copies of the tape should be supplied.

- The unused area within a chip should be filled with appropriate codes.
- When less than 2048 bytes are used, the unused area should be filled with appropriate codes, or a '\$' character may be inserted at the end of the used area. In the latter case, the remaining area is filled with 'L's.
- Comments, not containing any 'B' or '\$' characters, may be inserted between the 'F' and 'B'.
- The character code is ASCII or ISO, with or without parity.
- The address is incremented in sequence by the data string.
- The magnitude of the bits between the 'B' and 'F' is defined as from high order to low order.
- At least 50 frames of sprocket holes should be punched at the start and the end of the tape.
- The levels of 'P' and 'N' should be specified as either low or high.

**3. Hexadecimal**



- This format is Intel-compatible.
- A separate tape should be prepared for each object program. Two copies of the tape should be supplied.
- A record of data length zero is considered the end of one chip's data.
- The first address of the ROM should be indicated.
- The region outside the range from the first address to the first address + 2048 is ignored.
- The ROM addresses may be non-sequential in the object program.
- The unused area within a chip will be filled with '0's. If '0's are not suitable, appropriate digits should be indicated.
- The character code is ASCII or ISO code with or without parity.
- The levels of bit codes '1' and '0' should be specified as either low or high.
- At least 50 frames of sprocket holes should be punched at the start and the end of the tape.

6

**MITSUBISHI LSIs**  
**M58731-001S**

**16384-BIT (2048-WORD BY 8-BIT) MASK-PROGRAMMED ROM,  
 MELPS 8 BASIC OPERATING MONITOR BOM-B**

**DESCRIPTION**

The M58731-001S is an M58731-XXXX that has been developed for use with an M58710S CPU. It contains the basic operating monitor BOM-B for an M58710S CPU. BOM-B is a monitor program that controls the execution and debugging of user's programs and is contained in 2K bytes of memory.

**FEATURES**

- A standard mask ROM useful for microcomputer control and program debugging
- Three macroinstructions and nine monitor commands
- User's monitor commands are easily added
- The BOM-B program cannot be destroyed by a user's program

**FUNCTION**

The BOM-B has 9 monitor commands and 3 macroinstructions as shown in Table 1. They are used for the following functions:

1. Controlling program execution
2. Loading programs
3. Punching memory
4. Debugging programs
5. Controlling input and output

**Start of Execution of BOM-B Program**

The execution is started at address 6800<sub>16</sub>. The following message is printed out and then a monitor command can be typed in: **MELPS 8 BOM-B A01**  
 //

**Conditions for Hardware**

1. Reserved Memory Locations

Memory locations 6800<sub>16</sub> to 6FFF<sub>16</sub> are reserved. In addition a 78-byte RAM region, locations 3FCE<sub>16</sub> to 3FFF<sub>16</sub>, is reserved for executing the ROM programs.


2. Input/Output Device Number

PTR, for keyboard input 7B<sub>16</sub> (IN 7B#)

PTP, for print output 7B<sub>16</sub> (OUT 7B#)

Status input 3B<sub>16</sub> (IN 3B#)


Where the status bits are defined as follows:



**Table 1 A list of the 9 monitor commands and the 3 macroinstructions for BOM-B**

Names of monitor commands or macroinstructions	Function	Monitor command input format or calling sequence	Parameter	
Command	G	Go to program execution	//G para 1(4) [para 2(4)] CR LF	para 1(4): Start address para 2(4): Change start address
	R	Program restart	//R CR LF	—
	L	MELPS 8 binary loader	//L CR LF	—
	H	MELPS 8 hexadecimal loader	//H CR LF	—
	T	MELPS 8 binary punch text block of memory data	//T para 1(4), para 2(4) CR LF	para 1(4): First address para 2(4): End address
	E	MELPS 8 binary punch end block	//E [para 1(4)] CR LF	para 1(4): Start address
	P	Print hexadecimal text block of memory data	//P para 1(4), para 2(4) CR LF	para 1(4): First address para 2(4): End address
	S	Substitute memory	//S para 1(4) CR LF	para 1(4): Change address
Macroinstruction	M	Print and modify register data	//M CR LF	—
	EXIT	Exit the end of a program	CALL 6806 #	
	PAUSE	Pause program execution	CALL 6803 #	
	EXIO	Execution input/output control		

Note 1: Para n(m) : A hexadecimal number (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F) of the nth parameter in one command (of an operator's input or a monitor's print-out), which has a valid length of 1 to m. If the length exceeds m, the least-significant digits are valid.  
 2:      (underline) : Indicates an input by an operator.  
 3: [      ] : The parameter may be omitted.  
 4: # : Indicates a hexadecimal number in assembler language.



**2048-BIT (256-WORD BY 8-BIT OR 512-WORD BY 4-BIT)  
 ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

**DESCRIPTION**

The M58563S are FAMOS (floating-gate avalanche-injection MOS) ultraviolet-light erasable and electrically reprogrammable 2048-bit ROMs. They incorporate P-channel silicon-gate MOS technology, are designed for microcomputer system applications, and have direct TTL compatibility for all inputs and outputs, without extra interface circuits.

Static circuitry is adopted and the device is interchangeable with Intel's 1702A.

**FEATURES**

- Full-decoded 256-word by 8-bit organization; 512-word by 4-bit organization is also available for reading.
- Easy memory expansion by chip-select ( $\overline{CS}$ ) input.
- All inputs and outputs are directly TTL-compatible and have OR-tie capability. All outputs are 3-state.
- Access time:
  - M58563S: 1  $\mu$ s (max)
  - M58563S-1: 1.5  $\mu$ s (max)
- No clocks required; the circuitry is entirely static.
- Interchangeable with Intel's 1702A.


**APPLICATION**

- Computers and peripheral equipment

**FUNCTION**

In the 256-word by 8-bit organization mode,  $V_{CC}$  to pins 22 ( $V_{CC}/\overline{MC}$ ) and 23 ( $V_{CC}/A_8$ ), low-level input to the chip-enable terminal  $\overline{CS}$  and address signals to the address inputs ( $A_0 \sim A_7$ ) make the data contents of the designated address location available at the data outputs ( $D_1 \sim D_8$ ). Applying low-level input to pin 22, using pin 23 as an

**PIN CONFIGURATION (TOP VIEW)**




**Outline 24S10**

address input, and connecting the output terminals in pairs ( $D_1, D_2$ ), ( $D_3, D_4$ ), ( $D_5, D_6$ ) and ( $D_7, D_8$ ), gives the 512-word by 4-bit organization. In this case, if  $V_{CC}/A_8$  is kept at low level, the contents of  $D_1, D_3, D_5$ , and  $D_7$  are available at the data-output terminals. If  $V_{CC}/A_8$  is kept at high level, the contents of  $D_2, D_4, D_6, D_8$  are available at the data-output terminals.

Programming is performed individually at any bit location, by applying input patterns to  $D_1 \sim D_8$  at the specified timing, address inputs to  $A_0 \sim A_7$  and the program-control signal to terminal PROG.

6

**BLOCK DIAGRAM**



# M58563S, M58563S-1

Alternative Designation 1702A

## 2048-BIT (256-WORD BY 8-BIT OR 512-WORD BY 4-BIT) ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

### ABSOLUTE MAXIMUM RATINGS Note 1

Symbol	Parameter	Conditions	Limits	Unit
V <sub>I1</sub>	Input voltage, read input	With respect to V <sub>CC</sub> (substrate)	0.3 ~ -20	V
V <sub>I2</sub>	Input voltage, write input		0.3 ~ -48	V
T <sub>opr</sub>	Operating free-air temperature		0 ~ 70	°C
T <sub>stg</sub>	Storage temperature		-65 ~ 125	°C

Note 1: Stresses above those listed above may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or at any other conditions above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods affects device reliability.

### READ OPERATION

#### Recommended Operating Conditions (T<sub>a</sub> = 0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit
			Min	Nom	Max	
V <sub>DD</sub>	Supply voltage		-8.55	-9.0	-9.45	V
V <sub>GG</sub>	Supply voltage		-8.55	-9.0	-9.45	V
V <sub>CC</sub>	Supply voltage		4.75	5.0	5.25	V
V <sub>BB</sub>	Supply voltage (Note 2)		4.75	5.0	5.25	V
V <sub>IL1</sub>	Low-level input voltage, for TTL interface		-1.0		0.65	V
V <sub>IL2</sub>	Low-level input voltage, for MOS interface		V <sub>DD</sub>		V <sub>CC</sub> -6	V
V <sub>IH</sub>	High-level input voltage		V <sub>CC</sub> -2		V <sub>CC</sub> +0.3	V

Note 2: V<sub>BB</sub> should be connected to the same power supply as V<sub>CC</sub>.

### Electrical Characteristics (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 5%, V<sub>DD</sub> = -9V ± 5%, V<sub>GG</sub> = -9V ± 5%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
I <sub>IL</sub>	Low-level input current, address, chip-select input	V <sub>IL</sub> = 0V			1	μA	
I <sub>OZ</sub>	Off-state output current	V <sub>IL</sub> = 0V, $\overline{CS} = V_{CC} - 2V$			1	μA	
I <sub>DD0</sub>	V <sub>DD</sub> supply current	M58563S	V <sub>GG</sub> = V <sub>CC</sub> , $\overline{CS} = V_{CC} - 2V$		2.4	6	mA
		M58563S-1	I <sub>OL</sub> = 0mA, T <sub>a</sub> = 25°C		2.0	5	mA
I <sub>DD1</sub>	V <sub>DD</sub> supply current	M58563S	$\overline{CS} = V_{CC} - 2V$		24	42	mA
		M58563S-1	I <sub>OL</sub> = 0mA, T <sub>a</sub> = 25°C		20	35	mA
I <sub>DD2</sub>	V <sub>DD</sub> supply current	M58563S	$\overline{CS} = 0V$ , I <sub>OL</sub> = 0mA, T <sub>a</sub> = 25°C		15	30	mA
		M58563S-1			12.5	25	mA
I <sub>DD3</sub>	V <sub>DD</sub> supply current	M58563S	$\overline{CS} = V_{CC} - 2V$ , I <sub>OL</sub> = 0mA, T <sub>a</sub> = 0°C		30		mA
		M58563S-1			25		mA
I <sub>OS1</sub>	Output clamp current	M58563S	V <sub>O</sub> = -1.0V, T <sub>a</sub> = 0°C		6		mA
		M58563S-1			5		mA
I <sub>OS2</sub>	Output clamp current	M58563S	V <sub>O</sub> = -1.0V, T <sub>a</sub> = 25°C		4.8	9.6	mA
		M58563S-1			4	8	mA
I <sub>GG</sub>	V <sub>GG</sub> supply current				1	μA	
I <sub>OL</sub>	Low-level output current	V <sub>O</sub> = 0.45V	1.6	4		mA	
I <sub>OH</sub>	High-level output current	V <sub>O</sub> = 0V	-2			mA	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1.6mA		-3	0.45	V	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -100μA	3.5	4.5		V	
C <sub>i</sub>	Input capacitance	f = 1MHz		8	10	pF	
C <sub>i</sub> (V <sub>GG</sub> )	Input capacitance, V <sub>GG</sub> input				30	pF	
C <sub>o</sub>	Output capacitance			10	15	pF	

**2048-BIT (256-WORD BY 8-BIT OR 512-WORD BY 4-BIT)  
 ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

**Timing Requirements** (  $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ ,  $V_{GG} = -9V \pm 5\%$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit
			Min	Typ	Max	
fr	Repetition frequency	M58563S			1.0	MHz
		M58563S-1			0.66	MHz
t <sub>su(AD-CS)</sub>	Address setup time with respect to chip select	M58563S			100	ns
		M58563S-1			600	ns
t <sub>su(AD-V<sub>GG</sub>)</sub>	Address setup time with respect to clocked V <sub>GG</sub> (Note 1)		†			μs


**Switching Characteristics** (  $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ ,  $V_{GG} = -9V \pm 5\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>a</sub> (AD)	Address access time	M58563S			1	μs
		M58563S-1			1.5	μs
t <sub>dv</sub> (AD)	Data valid time with respect to address				100	ns
t <sub>a</sub> (CS)	Chip select access time	V <sub>IH</sub> = 4V, V <sub>IL</sub> = 0V			900	ns
t <sub>dv</sub> (CSLH)	Data valid time with respect to chip select low-to-high-level	t <sub>r</sub> , t <sub>f</sub> ≤ 50ns			300	ns
t <sub>a</sub> (MC)	Mode change access time	Output load 50pF			400	ns
t <sub>a</sub> (A <sub>s</sub> )	Address A <sub>s</sub> access time				600	ns
t <sub>dv</sub> (V <sub>GG</sub> LH)	Data valid time with respect to clocked V <sub>GG</sub> low-to-high-level (Note 1)				5	μs


Note 1 : Power-down option.

**Timing Diagrams**


**Constant V<sub>GG</sub> Operation**



**Deselection of Data Output in OR-Tie Operation**




**Data Selection by A<sub>s</sub>**




Note 2 : The output will be retained for t<sub>dv</sub> (V<sub>GG</sub>LH) even if clocked V<sub>GG</sub> is at V<sub>CC</sub> level.

3 : If CS makes a transition from V<sub>IL</sub> to V<sub>IH</sub> while clocked V<sub>GG</sub> is at V<sub>GG</sub> level, then deselection of output occurs at t<sub>dv</sub> (CSLH)


**Data Selection by MC**



**Clocked V<sub>GG</sub> (Power-Down Option) Operation**



**Deselection of Data Output in OR-Tie Operation**



6

# M58563S, M58563S-1

Alternative Designation 1702A

## 2048-BIT (256-WORD BY 8-BIT OR 512-WORD BY 4-BIT) ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

### PROGRAM OPERATION

**Recommended Operating Conditions** ( $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 0\text{V}$ ,  $V_{BB} = 12\text{V} \pm 10\%$ ,  $V_{CC}/\overline{MC} = V_{CC}/A_8 = \overline{CS} = 0\text{V}$ , unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
$V_{IH(P)}$	High-level input voltage			0.3	V
$V_{IL1(P)}$	Low-level input voltage, data input	-46		-48	V
$V_{IL2(P)}$	Low-level input voltage, address input	-25		-48	V
$V_{IL3(P)}$	Low-level input voltage, $V_{DD}$ , program input	-46		-48	V
$V_{IL4(P)}$	Low-level input voltage, $V_{GG}$ input	-30		-40	V


**Electrical Characteristics** ( $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 0\text{V}$ ,  $V_{BB} = 12\text{V} \pm 10\%$ ,  $V_{CC}/\overline{MC} = V_{CC}/A_8 = \overline{CS} = 0\text{V}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$I_{IL1(P)}$	Low-level input current, address, data input	$ V_{IL}  \leq 48\text{V}$			10	mA
$I_{IL2(P)}$	Low-level input current, program, $V_{GG}$ input	$ V_{IL}  \leq 48\text{V}$			10	mA
$I_{BB(P)}$	Supply current, $V_{BB}$ input			0.5		mA
$I_{DDM(P)}$	Supply current, $V_{DD}$ peak maximum current	$V_{GG} = -35\text{V}$ , $V_{DD} = V_{IL2(P)} = -48\text{V}$		200		mA

**Timing Requirements** ( $T_a = 25^\circ\text{C}$ ,  $V_{BB} = 12\text{V} \pm 10\%$ ,  $\overline{CS} = V_{CC}/\overline{MC} = V_{CC}/A_8 = 0\text{V}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
	Duty cycle $V_{GG}$ , $V_{DD}$				20	%
$t_w(\text{PRO})$	Programming pulse width	$V_{DD} = V_{IL3(P)} = -48\text{V}$ , $V_{GG} = -35\text{V}$		1	3	ms
$t_{su}(\text{DA-PRO})$	Data setup time with respect to program		25			$\mu\text{s}$
$t_h(\text{DA-PROLH})$	Data hold time w/ respect to program low-to-high-level		10			$\mu\text{s}$
$t_{su}(\text{VDD, VGG-PRO})$	$V_{DD}$ , $V_{GG}$ setup time with respect to program		100			$\mu\text{s}$
$t_h(\text{VDD, VGG-PROLH})$	$V_{DD}$ , $V_{GG}$ time w/ respect to program low-to-high-level		10		100	$\mu\text{s}$
$t_{su}(\text{AD-VDD, VGG})$	Address setup time with respect to $V_{DD}$ , $V_{GG}$		25			$\mu\text{s}$
$t_h(\text{AD-VDD, VGG})$	Address hold time with respect to $V_{DD}$ , $V_{GG}$		25			$\mu\text{s}$
$t_{su}(\text{AD-PRO})$	Address setup time with respect to program		10			$\mu\text{s}$
$t_h(\text{AD-PRO})$	Address hold time with respect to program		10			$\mu\text{s}$

### Timing Diagram



**2048-BIT (256-WORD BY 8-BIT OR 512-WORD BY 4-BIT)  
ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

---

**PROGRAMMING PROCEDURE**

Before programming, find the number of pulses that are necessary to complete programming, verifying the output after application of a single programming pulse.

To program, apply 3 to 5 times this number of programming pulses.

**ERASING PROCEDURE**

The M58563S/S-1 can be erased by exposure to high-intensity short-wave ultraviolet rays at a wave length of 2537Å through the transparent quartz lid provided.

The recommended exposure is approximately 5Ws/cm<sup>2</sup>. Mitsubishi Electric's Model GL-10 short-wave ultraviolet sterilizing lamp can erase either device in 10 to 20 minutes at a distance of 2cm. If the energy of the lamp used is unknown, find the total time (t<sub>E</sub>) required to erase all bits and use a short-wave ultraviolet light exposure time of 4 to 6 times this value.

**HANDLING PRECAUTIONS FOR FAMOS DEVICES**

In addition to general handling precautions for MOS devices, the following points apply to FAMOS devices.

1. When programming, the programming voltage and duty cycle should be carefully held within the specified values. Exceeding the voltage and duty cycle may result in thermal destruction of the device.
2. Before erasing, clean the surface of the quartz lid to completely remove oily impurities, which may impede irradiation and affect the erasing characteristics. Also, scratches on the lid surface may act as refractors, and prevent erasing of some bits.
3. The electrical characteristics may be slightly affected by light entering through the transparent lid. Although in normal operation the programmed information would probably not be erased, to assure reliability it is desirable to cover the lid with opaque tape. Also, avoid programming in a brightly lit location.

# M58651S

Alternative Designation 2401

## 4096-BIT (1024-WORD BY 4-BIT) ELECTRICALLY ALTERABLE ROM

### DESCRIPTION

The M58651S is a fully decoded electrically erasable and reprogrammable ROM organized as 1024 words of 4 bits. This ROM is fabricated using P-channel MNOS technology. Data is stored by selectively applying negative writing pulses that tunnel electrons through the gate insulation onto the SiO<sub>2</sub>-Si<sub>3</sub>N<sub>4</sub> interface of the MNOS memory transistors. Data is erased by applying a negative pulse to the erase substrate of the device.


### FEATURES

- Fully decoded memory with 1024 words of 4 bits
- Two chip select inputs for easy memory expansion
- Electrically reprogrammable: 10<sup>6</sup> times (min)
- Access time: 3μs (max)
- Program time: 20ms/4 bits
- Simultaneous erasure of all data: 100ms
- Minimum data retention: 2 X 10<sup>11</sup> read accesses per word (min) between refreshing
- Power-off nonvolatile data storage life: 10 years (min)
- Three-state outputs
- Interchangeable with NCR's 2401 in pin connections and electrical characteristics

### APPLICATION

- Read-only memories which require frequent and quick reprogramming, such as prototypes or field programmed microcomputer systems

### PIN CONFIGURATION (TOP VIEW)




Outline 24S1

### FUNCTION

The following voltages should be applied to each terminal for erase, program or read operations of memory. (V<sub>SS</sub> = 0V is applicable.)

Symbol	Parameter	Erase mode	Program mode	Read mode
VDD	Supply voltage	VSS	VSS-28V	VSS-19V
VSS	Substrate supply voltage	5 V	5 V	5 V
VM	Memory voltage	VSS	VDD	VSS-10V
VR	Reference voltage	VSS	VSS	VDD
VEE	Erase substrate voltage	VSS-28V	VSS	VSS
W	Program control input	VSS-28V	VDD	VSS

### BLOCK DIAGRAM



**4096-BIT (1024-WORD BY 4-BIT) ELECTRICALLY ALTERABLE ROM**

**FUNCTIONAL OPERATIONS**

**Erasing**

Data is erased by applying a  $V_{SS} = -28V$  100ms pulse to the erase substrate voltage  $V_{EE}$ . All bits are electrically erased simultaneously.

**Programming**

Apply a low-level input to the program control terminal  $\overline{W}$ , and  $V_{DD}$  voltage to the memory voltage terminal  $V_M$ . Data is stored by selectively applying program pulses as designated by the address signals  $A_0 \sim A_9$ . At this time from 100 to 300 pulses of approximately 100 $\mu$ s pulse width should be applied to the clock  $\phi_1$  input.

Data is stored, theoretically, by selectively applying negative programming pulses that tunnel electrons through the gate insulation onto the  $SiO_2-Si_3N_4$  interface of the MNOS memory transistors.

When the programming voltage is removed, the charge trapped on the interface has changed the state from 0 to 1 (a '1' is stored).

Data to be programmed is supplied through input terminals  $D_1 \sim D_4$ .

The programming time is 20ms/4 bits. With pull-up resistors, address inputs  $A_0 \sim A_9$  and data inputs  $D_1 \sim D_4$  are TTL-compatible.

**Read Operation**

Data is read selectively by applying a  $V_{SS} = -10V$  to the memory voltage terminal  $V_M$  from the input/output terminals  $D_1 \sim D_4$  (operating now as output terminals.) Two modes can be used for read operations. In the strobed mode, the strobe input is used to sample and hold the output data. In the nonstrobed mode, the strobe terminal should be maintained as  $V_{SS} = -24 \pm 1V$  throughout the entire read cycle.

The access time is less than 3 $\mu$ s in the nonstrobed mode.

Strobed data may be accessed a minimum of  $2 \times 10^{11}$  times without refreshing and is nonvolatile in excess of ten years in the power-off state and at an ambient temperature of 70°C.

**Chip Select**


Both chip select inputs  $CS_1$  and  $CS_2$  must be at  $V_{SS}$  level to enable the data at the output terminals to be programmed into memory. These chip select inputs allow easy memory expansion, and with pull-up resistors are TTL-compatible.

**Electrically Reprogrammable**

Memory can be erased and rewritten up to  $10^6$  times.

**INTERFACES**


**With TTL**



TTL-compatible terminals

- Data input/output terminals ( $D_1 \sim D_4$ )
- Address input terminals ( $A_0 \sim A_9$ )
- Chip select input terminals ( $CS_1, CS_2$ )

**With MOS**



**4096-BIT (1024-WORD BY 4-BIT) ELECTRICALLY ALTERABLE ROM**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V <sub>DD</sub>	Supply voltage	With respect to V <sub>SS</sub>	0.3 ~ -30	V
V <sub>M</sub>	Memory voltage		0.3 ~ -30	V
V <sub>R</sub>	Reference voltage		0.3 ~ -30	V
V <sub>EE</sub>	Erase substrate voltage		0.3 ~ -30	V
V <sub>I</sub>	Input voltage		0.3 ~ -30	V
V <sub>O</sub>	Output voltage		0.3 ~ -30	V
T <sub>opr</sub>	Operating free-air temperature range			0 ~ 70
T <sub>stg</sub>	Storage temperature range		-65 ~ 150	°C

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = 0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Limits									Unit
		Erase mode			Program mode			Read mode			
		Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	
V <sub>DD</sub>	Supply voltage	4.75	V <sub>SS</sub>	V <sub>SS</sub> +0.3	V <sub>SS</sub> -29	V <sub>SS</sub> -28	V <sub>SS</sub> -27	V <sub>SS</sub> -20	V <sub>SS</sub> -19	V <sub>SS</sub> -18	V
V <sub>SS</sub>	Substrate supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	V
V <sub>M</sub>	Memory voltage		V <sub>SS</sub>			V <sub>DD</sub>		V <sub>SS</sub> -10.5	V <sub>SS</sub> -10	V <sub>SS</sub> -9.5	V
V <sub>R</sub>	Reference voltage		V <sub>SS</sub>		V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>		V <sub>DD</sub>		V
V <sub>EEH</sub>	High-level erase substrate voltage	V <sub>SS</sub> -0.4	V <sub>SS</sub>	V <sub>SS</sub> +0.3	V <sub>SS</sub> -0.4	V <sub>SS</sub>	V <sub>SS</sub> +0.3	V <sub>SS</sub> -0.4	V <sub>SS</sub>	V <sub>SS</sub> +0.3	V
V <sub>EEL</sub>	Low-level erase substrate voltage	V <sub>SS</sub> -29	V <sub>SS</sub> -28	V <sub>SS</sub> -27	V <sub>SS</sub> -0.4	V <sub>SS</sub>	V <sub>SS</sub> +0.3	V <sub>SS</sub> -0.4	V <sub>SS</sub>	V <sub>SS</sub> +0.3	V
V <sub>IH</sub> ( $\bar{W}$ )	High-level program input voltage	V <sub>SS</sub> -29	V <sub>SS</sub>	V <sub>SS</sub> +0.3	V <sub>SS</sub> -1.5	V <sub>SS</sub>	V <sub>SS</sub> +0.3	V <sub>SS</sub> -1.5	V <sub>SS</sub>	V <sub>SS</sub> +0.3	V
V <sub>IL</sub> ( $\bar{W}$ )	Low-level program input voltage	V <sub>SS</sub> -29		V <sub>SS</sub> -4.4	V <sub>SS</sub> -29		V <sub>SS</sub> -4.4	V <sub>SS</sub> -1.5	V <sub>SS</sub>	V <sub>SS</sub> +0.3	V
V <sub>IH</sub> ( $\phi_1$ )	High-level clock input voltage		V <sub>SS</sub>		V <sub>SS</sub> -0.8	V <sub>SS</sub>	V <sub>SS</sub> +0.3	V <sub>SS</sub> -0.8	V <sub>SS</sub>	V <sub>SS</sub> +0.3	V
V <sub>IL</sub> ( $\phi_1$ )	Low-level clock input voltage		V <sub>SS</sub>			V <sub>DD</sub>		V <sub>SS</sub> -25	V <sub>SS</sub> -24	V <sub>SS</sub> -23	V
V <sub>IH</sub> (ST)	High-level strobe input voltage		V <sub>SS</sub>			V <sub>DD</sub>		V <sub>SS</sub> -0.8	V <sub>SS</sub>	V <sub>SS</sub> +0.3	V
V <sub>IL</sub> (ST)	Low-level strobe input voltage		V <sub>SS</sub>			V <sub>DD</sub>		V <sub>SS</sub> -25	V <sub>SS</sub> -24	V <sub>SS</sub> -23	V
V <sub>IH</sub> (AD,CS)	High-level address, chip select input voltage		Don't care		V <sub>SS</sub> -1.5	V <sub>SS</sub>	V <sub>SS</sub> +0.3	V <sub>SS</sub> -1.5	V <sub>SS</sub>	V <sub>SS</sub> +0.3	V
V <sub>IL</sub> (AD,CS)	Low-level address, chip select input voltage		Don't care		V <sub>DD</sub>		V <sub>SS</sub> -4.4	V <sub>DD</sub>		V <sub>SS</sub> -4.4	V
V <sub>IH</sub> (DA)	High-level data input voltage		Don't care		V <sub>SS</sub> -1.5	V <sub>SS</sub>	V <sub>SS</sub> +0.3				V
V <sub>IL</sub> (DA)	Low-level data input voltage		Don't care		V <sub>DD</sub>		V <sub>SS</sub> -4.4				V

Note 1 : Can be used even when V<sub>SS</sub> = 0V

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 0 ~ 70°C, V<sub>SS</sub> = GND, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I <sub>I</sub>	Input leakage current (except pins 1, 2, 4, 5, 6, 7, 8, 23, 24)	V <sub>I</sub> = -15V (V <sub>I</sub> ( $\phi_1$ ) = V <sub>DD</sub> = -20V, all other pins = GND)			-2	$\mu$ A
I <sub>I</sub> ( $\phi_1$ )	Clock input leakage current	V <sub>I</sub> ( $\phi_1$ ) = -29V (V <sub>DD</sub> = -29V, V <sub>I</sub> ( $\bar{W}$ ) = V <sub>I</sub> (ST) = -25V, all other pins = GND)			-200	$\mu$ A
I <sub>I</sub> (V <sub>M</sub> )	Memory voltage leakage current	V <sub>I</sub> (V <sub>M</sub> ) = -29V (V <sub>DD</sub> = -29V, V <sub>I</sub> ( $\bar{W}$ ) = V <sub>I</sub> (ST) = -25V, all other pins = GND)			-200	$\mu$ A
I <sub>O</sub>	Output leakage current	V <sub>O</sub> = -15V (chip deselected)			-10	$\mu$ A
I <sub>I</sub> (V <sub>EE</sub> )	Erase substrate leakage current	V <sub>EE</sub> = -28V (V <sub>I</sub> ( $\bar{W}$ ) = V <sub>I</sub> (ST) = -25V)			-1	mA
I <sub>DD1</sub>	Supply current from V <sub>DD</sub> (read mode)	V <sub>DD</sub> = -19V (no load)		-8.5	-12	mA
I <sub>DD2</sub>	Supply current from V <sub>DD</sub> (program mode)	V <sub>DD</sub> = -28V (no load)		-18	-25	mA
V <sub>OH</sub>	High-level output voltage	C <sub>L</sub> = 100pF	V <sub>SS</sub> -1.5			V
V <sub>OL</sub>	Low-level output voltage	C <sub>L</sub> = 100pF			V <sub>SS</sub> -10	V
t <sub>S</sub>	Unpowered nonvolatile data storage time		10			year
C <sub>i</sub> (AD,CS)	Address, chip select input capacitance			6	10	pF
C <sub>i</sub> ( $\bar{W}$ )	Program input capacitance			10	20	pF
C <sub>i</sub> (ST)	Strobe input capacitance			10	15	pF
C <sub>i</sub> ( $\phi_1$ )	Clock input capacitance			40	50	pF
C <sub>i</sub> (V <sub>EE</sub> )	Erase substrate input capacitance			600	700	pF
C <sub>i/O</sub> (DA)	Data input/output capacitance			6	10	pF

Note 2 : Current flowing into an IC is positive; out is negative.

3 : Characteristics are shown at MOS load.

## 4096-BIT (1024-WORD BY 4-BIT) ELECTRICALLY ALTERABLE ROM

### TIMING REQUIREMENTS

**For Erase** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_w(V_{EE})$	VEE erase pulse width		100		1,000	ms
$t_r$	VEE rise time		0.01		1.0	ms
$t_f$	VEE fall time		0.01		1.0	$\mu\text{s}$
$t_h(V_{EE}-\bar{W})$	Erase pulse hold time with respect to program		10			$\mu\text{s}$
$t_{su}(V_{EE}-\bar{W})$	Erase pulse setup time with respect to program		10			$\mu\text{s}$

**For Programming** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$N_{\phi W}$	Number of one word programming clock pulses	$t_w(\phi_1) = 100\mu\text{s} \pm 10\%$ , 5 $\mu\text{s}$ min dead interval	100	200	300	pulses
$t_h(\phi_1-\bar{W})$	Clock $\phi_1$ hold time with respect to program		1,000			ns
$t_h(\phi_1-AD,CS)$	Clock $\phi_1$ hold time with respect to address, chip select		1,000			ns
$t_{su}(\phi_1-AD,CS)$	Clock $\phi_1$ setup time with respect to address, chip select		0			$\mu\text{s}$
$t_{su}(DA-\phi_1)$	Data input setup time with respect to clock $\phi_1$		0			$\mu\text{s}$
$t_h(DA-\phi_1)$	Data input hold time with respect to clock $\phi_1$		0			$\mu\text{s}$

**Read Cycle, For Nonstrobed Operation** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_i(ST) = V_{SS} - 24 \pm 1\text{V}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_w(\phi_1)$	Clock $\phi_1$ pulse width	$t_r(\phi_1), t_f(\phi_1) \leq 50\text{ns}$	850		2,000	ns
$t_h(\phi_1-AD)$	Clock $\phi_1$ hold time with respect to address		400			ns
$t_h(AD-\phi_1)$	Address hold time with respect to clock $\phi_1$		0			$\mu\text{s}$

**Read Cycle, For Strobed Operation** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_w(\phi_1)$	Clock $\phi_1$ pulse width	$t_r(\phi_1), t_f(\phi_1) \leq 50\text{ns}$	850		2,000	ns
$t_h(\phi_1-AD)$	Clock $\phi_1$ hold time with respect to address		400			ns
$t_h(ST-\phi_1)$	Strobe hold time with respect to clock $\phi_1$		1.5			$\mu\text{s}$
$t_w(ST)$	Strobe pulse width	$t_r(ST), t_f(ST) \leq 50\text{ns}$	850			ns

### SWITCHING CHARACTERISTICS

**For Erasing and Programming** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$N_W$	Number of times word may be rewritten				$10^6$	times

**Read Cycle For Nonstrobed Operation** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_i(ST) = V_{SS} - 24 \pm 1\text{V}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_a(AD)$	Address access time				3	$\mu\text{s}$
$t_a(\phi_1)$	Clock $\phi_1$ access time				1,750	ns
$t_{dv}(\phi_1HL)$	Data valid time with respect to clock $\phi_1$ high-to-low-level input				300	ns
$N_{RA}$	Number of read accesses per word between refreshings		$2 \times 10^{11}$			times


**Read Cycle For Strobed Operation** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$t_a(ST)$	Strobe access time			2.25	$\mu\text{s}$
$t_{dv}(STHL)$	Data valid time with respect to strobe high-to-low-level input			300	ns
$N_{RA}$	Number of read accesses per word between refreshings	$2 \times 10^{11}$			times


**4096-BIT (1024-WORD BY 4-BIT) ELECTRICALLY ALTERABLE ROM**

**TIMING DIAGRAMS**


**Erasing**




**Programming**



**Read Cycle for Nonstrobed Operation**



**Read Cycle for Strobed Operation**




**4096-BIT (1024-WORD BY 4-BIT) ELECTRICALLY ALTERABLE ROM**

**APPLICATION**

**Chip Select Circuit**

Both chip selects  $CS_1$  and  $CS_2$  must be low to keep the data outputs  $D_1 \sim D_4$  in the floating (high-impedance) state. These chip select inputs allow easy memory expansion. An example of a multichip memory with 4096 words of 4 bits is shown below.

**Fig. 1 Expansion of number of words**



# M54700K, M54700P, M54700S

Alternative Designation 6300

## 1024-BIT (256-WORD BY 4-BIT) FIELD PROGRAMMABLE ROM

### DESCRIPTION

The memory cells of the M54700K, P, S are a matrix of diodes and Ni-Cr fuse links. Data can be electrically programmed by open-circuiting fuse in the field with simple programming equipment. These 1024-bit field programmable ROMs (PROMs) are composed of an address decoder, memory, output and chip enable TTL circuits.

### FEATURES


- Field programmable ROM
- Low power dissipation: 0.40mW/bit
- Fast access time: 50ns (typ)
- 5V±5% single supply voltage
- Inputs and outputs TTL-compatible
- Open collector outputs
- Two chip enable inputs ( $\overline{E}_1$ ,  $\overline{E}_2$ ) for easy memory expansion
- Organized as 256 words of 4 bits
- 16-pin ceramic or plastic package
- Interchangeable with MMI's 6300 in pin configuration and electrical characteristics

### APPLICATION


- Programmable memory for the M58710S 8-bit parallel CPU. Used for prototype design, microprogramming and control storage.

### FUNCTION

The diode matrices of these 1024-bit ROMs are organized as 256 words of 4 bits. Their memories are accessed by address inputs  $A_0 \sim A_7$ , selecting one of 256 words. The 4 bits are



read out in parallel on data outputs  $O_1 \sim O_4$ . All inputs are TTL-compatible. An external decoder is not necessary. All outputs are open-collector outputs, so it is possible to AND-tie them to other ROMs and TTL devices. The AND-tie fanout of each output can accommodate up to 10 standard TTL loads. The chip enables  $\overline{E}_1$  and  $\overline{E}_2$  are used to inhibit data outputs  $O_1 \sim O_4$ .



**1024-BIT (256-WORD BY 4-BIT) FIELD PROGRAMMABLE ROM**

**ABSOLUTE MAXIMUM RATINGS** (Ta = 25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage		7	V
V <sub>I</sub>	Input voltage		5.5	V
V <sub>O</sub>	Output voltage		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating free-air temperature		0~75	°C
T <sub>stg</sub>	Storage temperature		-55~125	°C
V <sub>O</sub>	Output apply voltage	In case of programming	27	V
V <sub>E</sub>	Chip enable apply voltage		35	V
t <sub>w(P)</sub> /t <sub>c(P)</sub>	Duty cycle		25	%

**READ OPERATION**

**Recommended Operating Conditions** (Ta = 0~75°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V

**Electrical Characteristics** (Ta = 0~75°C, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ(Note 1)	Max	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 16mA		0.3	0.45	V
I <sub>OH</sub>	High-level output current	V <sub>OH</sub> = 5.25V			100	μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0.4V			-1.6	mA
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 2.4V			40	μA
		V <sub>I</sub> = 4.5V			60	
I <sub>CC</sub>	Supply current from V <sub>CC</sub>			85	125	mA
V <sub>IC</sub>	Input clamped voltage	I <sub>I</sub> = -10mA			-1.5	V

Note 1: Typical values are at V<sub>CC</sub> = 5V, Ta = 25°C

**Switching Characteristics** (V<sub>CC</sub> = 5V, Ta = 25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>a</sub> (AD)	Address access time (Note 3)	See Timing Diagrams and Note 4			60	ns
t <sub>a</sub> (CE)	Chip enable access time				35	ns
t <sub>dv</sub> (CE)	Data valid time with respect to chip enable				35	ns


**Timing Diagrams**



Note 2: Rise time tr ≤ 5ns; fall time tf ≤ 5ns

Note 3: The chip enable inputs E<sub>1</sub> and E<sub>2</sub> should be low-level at measurement time during address access time

Note 4: Load circuit: capacitance (CL) includes stray capacitance and input capacitance.



**1024-BIT (256-WORD BY 4-BIT) FIELD PROGRAMMABLE ROM**

**PROGRAMMING OPERATION**


**Recommended Operating Conditions**

Symbol	Test conditions	Limits			Unit
		Min	Nom	Max	
$V_{I(CEP)}$	Chip enable program input voltage	29		33	V
$V_{O(P)}$	Output apply voltage			25	V
$V_{CC(P)}$	Program input voltage	5.40	5.50	5.60	V
$V_{CC(V)}$	Program verify input voltage	4.10	4.20	4.30	V


**Timing Requirements**

Symbol	Test conditions	Limits			Unit
		Min	Typ	Max	
$t_r(P)$	Pulse rise time	10	25	100	$\mu$ s
$t_w(P)$	Pulse width	0.04		100	ms
$t_w(P)/t_{C(P)}$	Duty cycle			25	%

**Timing Diagram**



**Programming Circuit**



5. After programming is completed, apply an additional three programming pulses.

6. Test the programmed memory to verify that the outputs are low-level or high-level as desired. Both chip enable inputs  $\bar{E}_1$  and  $\bar{E}_2$  must be low-level for testing.

The word decoder circuit selects any one of 32 columns, and sets the transistor  $Tr_2$  to the on state. The bit decoder circuit selects any four of 32 rows, and supplies the base current to transistor  $Tr_1$  from chip enable input  $\bar{E}_1$ .

The fuse link is opened not by the base current, but by the collector current which is supplied to transistor  $Tr_1$  from the selected output  $O_1 \sim O_4$ , plus the base current. At this time, the other three fuse links of the selected word line are in a half-selected stage and the remaining 1020 fuse links are in a non-selected state.

**Programming (Writing) Procedure**

All 1024 Ni-Cr fuse-link memory elements are manufactured in a high-logic-level (fuse closed) output condition. To program:

1. Apply 5.5V to the supply voltage  $V_{CC}$  and select a fuse link to be programmed with address inputs  $A_0 \sim A_7$ .
2. Apply a high-logic-level to the chip enable input  $\bar{E}_2$ .
3. After applying a program pulse  $V_{I(CEP)}$  to the chip enable input  $\bar{E}_1$  (see Timing Diagrams), apply an output pulse  $V_{O(P)}$  to the fuse link of the output to be programmed. The output pulses should be separately applied to each output.
4. After programming, the fuse link is open and the output level is changed to a low-logic-level.

**Typical Programming Conditions**

Condition sequence	Pulse sequence	Pulse width $t_w(P)$ (ms)	Chip enable program voltage $V_{I(CEP)}$ (V)	Output voltage (V)
1	1 ~ 4	0.5	29	25
2	5 ~ 8	1	29	25
3	9 ~ 12	5	30	25
4	13 ~ 19	20	33	25

**1024-BIT (256-WORD BY 4-BIT) FIELD PROGRAMMABLE ROM**

**APPLICATIONS**

**Chip Enable Circuit**


The chip enable inputs  $\overline{E}_1$  and  $\overline{E}_2$  are used for activating or inhibiting output  $O_1 \sim O_4$ .  $\overline{E}_1$  and  $\overline{E}_2$  are NORed. Output is inhibited when any of the inputs are high-logic-level. Chip enable inputs  $\overline{E}_1$  and  $\overline{E}_2$  allow easy memory expansion by one of the following procedures:

**1. Expanding the Number of Bits in a Word**

For example, using three 1024-bit ROMs, each organized as 256 words of 4 bits, the number of bits in a word can be expanded as described below:

1. Apply a low-logic-level to both chip enable inputs  $\overline{E}_1$  and  $\overline{E}_2$  of each ROM.
2. Connect address inputs  $A_0 \sim A_7$  of each ROM in parallel. Memory is thus expanded and reorganized as 256 words of 12 bits.

**Fig. 1 Expansion of number of bits**




**2. Expanding the Number of Words in Memory**

For example, using three 1024-bit ROMs, each organized as 256 words of 4 bits, the number of words in memory can be expanded as described below:

1. Connect one of the chip enable inputs  $\overline{E}_1$  or  $\overline{E}_2$  of each ROM to the decoder while keeping the remaining input at low-logic-level.
2. Connect the outputs from each ROM with AND-tie connections so that each output is an open-collector output circuit or a three-state output. Memory is thus expanded and organized as 768 words of 4 bits.

**Fig. 2 Expansion of number of words**



**3. Expanding the Number of Words in Memory and the Number of Bits in a Word**

For example, using nine 1024-bit ROMs, each organized as 256 words of 4 bits, and by combining procedures 1 and 2 above, the number of words in memory along with the number of bits in a word, can be expanded as described below:


1. The chip enable input  $\overline{E}_2$  of all ROMs is connected in parallel for module selection.
2. The chip enable input  $\overline{E}_1$  activates selected ROMs the same as 2 above.

Memory is thus expanded and reorganized as 768 words of 12 bits.

6

**1024-BIT (256-WORD BY 4-BIT) FIELD PROGRAMMABLE ROM**

Fig. 3 ROM module



**Pull-up Resistors**

The outputs are open collectors; therefore, AND-tie connections are also possible, and normal loads can be connected. The resistance of a pull-up resistor  $R_L$  that may be connected between the voltage supply and the collectors of the output transistors should be determined by equations (1) and (2) as shown below:

$$R_L(\max) = \frac{\overline{V_{CC}} - \underline{V_{OH}}}{M \cdot \overline{I_{OH}} + N \cdot \overline{I_{IH}}} \quad \text{..... (1)}$$

- where,  $M$  : number of AND-ties
- $N$  : number of fanouts (number of loads)
- $\overline{V_{CC}}$  : maximum value of supply voltage
- $\underline{V_{OH}}$  : minimum value of high-level output voltage
- $\overline{I_{OH}}$  : maximum value of high-level output current at the open collector output
- $\overline{I_{IH}}$  : maximum value of high-level input current

$$R_L(\min) = \frac{\underline{V_{CC}} - \overline{V_{OL}}}{\overline{I_{OL}} - N \cdot \overline{I_{IL}}} \quad \text{..... (2)}$$

- where,  $\underline{V_{CC}}$  : minimum value of supply voltage
- $\overline{V_{OL}}$  : maximum value of low-level output voltage
- $\overline{I_{OL}}$  : maximum value of low-level output current
- $\overline{I_{IL}}$  : maximum value of low-level input current

then,

$$R_L(\min) < R_L < R_L(\max) \quad \text{..... (3)}$$

The resistance of a pull-up resistor  $R_L$  should be within the range as shown in equation (3).  $R_L(\min)$  and  $R_L(\max)$  should be calculated using the appropriate number of AND-ties and fanouts. Calculation examples of TTL load are shown below:

(1) When

$$M = 4, N = 3, \overline{V_{CC}} = 5.25V, \underline{V_{OH}} = 2.4V, \overline{I_{OH}} = 100\mu A, \overline{I_{IH}} = 40\mu A$$

$$\begin{aligned} R_L(\max) &= \frac{\overline{V_{CC}} - \underline{V_{OH}}}{M \cdot \overline{I_{OH}} + N \cdot \overline{I_{IH}}} \\ &= \frac{5.25V - 2.4V}{4 \times (100\mu A) + 3 \times (40\mu A)} \\ &= 5090\Omega \end{aligned}$$

(2) When

$$N = 3, \underline{V_{CC}} = 4.75V, \overline{V_{OL}} = 0.45V, \overline{I_{OL}} = 16mA, \overline{I_{IL}} = 1.6mA$$

$$\begin{aligned} R_L(\min) &= \frac{\underline{V_{CC}} - \overline{V_{OL}}}{\overline{I_{OL}} - N \cdot \overline{I_{IL}}} \\ &= \frac{4.75V - 0.45V}{16mA - 3 \times (1.6mA)} \\ &= 384\Omega \end{aligned}$$

**256-BIT (32-WORD BY 8-BIT) FIELD PROGRAMMABLE ROM**

**DESCRIPTION**

The memory cells of the M54730K, P, S are a matrix of diodes and Ni-Cr fuse links. Data can be electrically programmed by open-circuiting fuse in the field with simple programming equipment. These 256-bit field programmable ROMs (PROMs) are composed of an address decoder, memory, output and chip enable TTL circuits.

**FEATURES**

- Field programmable ROM
- Low power dissipation: 1.5mW/bit
- Fast access time: 45ns (typ)
- 5V±5% single supply voltage
- Inputs and outputs TTL-compatible
- Open-collector outputs
- Chip enable inputs ( $\bar{E}$ ) for easy memory expansion
- Organized as 32 words of 8 bits
- 16-pin ceramic or plastic package
- Interchangeable with MMI's 6300 in pin configuration and electrical characteristics


**APPLICATION**

- Programmable memory for the M58710S 8-bit parallel CPU. Used for prototype design, microprogramming and control strage.

**FUNCTION**


The diode matrices of these 256-bit ROMs are organized as 32 words of 8 bits. Their memories are accessed by address inputs  $A_0 \sim A_4$ , selecting one of 32 words. The 8 bits are

**PIN CONFIGURATION (TOP VIEW)**



**Outline 16K1 (M54730K)  
 16P1 (M54730P)  
 16S1 (M54730S)**

read out in parallel on data outputs  $O_1 \sim O_8$ . All inputs are TTL-compatible. An external decoder is not necessary. All outputs are open-collector outputs, so it is possible to AND-tie them to other ROMs and TTL devices. The AND-tie fanout of each output can accommodate up to 10 standard TTL loads. The chip enable  $\bar{E}$  is used to inhibit data outputs  $O_1 \sim O_8$ .



**6**

**MITSUBISHI LSIs**  
**M54730K, M54730P, M54730S**  
**Alternative Designation 6330**

**256-BIT (32-WORD BY 8-BIT) FIELD PROGRAMMABLE ROM**

**ABSOLUTE MAXIMUM RATINGS** (Ta = 25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage		7	V
V <sub>I</sub>	Input voltage		5.5	V
V <sub>O</sub>	Output voltage		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating free-air temperature		0 ~ 75	°C
T <sub>stg</sub>	Storage temperature		-55 ~ 125	°C
V <sub>O</sub>	Output apply voltage	In case of programming	27	V
t <sub>w(P)</sub> /t <sub>c(P)</sub>	Duty cycle		25	%

**READ OPERATION**

**Recommended Operating Conditions** (Ta = 0 ~ 75°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V

**Electrical Characteristics** (Ta = 0 ~ 75°C, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ(Note1)	Max	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 16mA		0.3	0.45	V
I <sub>OH</sub>	High-level output voltage	V <sub>OH</sub> = 5.25V			100	μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0.4V			-1.6	mA
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 2.4V			40	μA
		V <sub>I</sub> = 4.5V			60	
I <sub>CC</sub>	Supply current from V <sub>CC</sub>			85	125	mA
V <sub>IC</sub>	Input clamped voltage	I <sub>I</sub> = -10mA			-1.5	V

Note 1: Typical values are at V<sub>CC</sub> = 5V, Ta = 25°C

**Switching Characteristics** (V<sub>CC</sub> = 5V, Ta = 25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>a</sub> (AD)	Address access time	See Timing Diagrams			50	ns
t <sub>a</sub> (CE)	Chip enable access time				30	ns
t <sub>d</sub> (CE)	Data valid time with respect to chip enable				30	ns


**Timing Diagrams**



Note 2: Rise time  $t_r \leq 5\text{ns}$ ; fall time  $t_f \leq 5\text{ns}$

3: The chip enable input E should be low-level at measurement time during address access time

4: Load circuit: capacitance (C<sub>L</sub>) includes stray capacitance and input capacitance.



**256-BIT (32-WORD BY 8-BIT) FIELD PROGRAMMABLE ROM**

**PROGRAMMING OPERATION**


**Recommended Operating Conditions**

Symbol	Test conditions	Limits			Unit
		Min	Nom	Max	
$V_{I(CEP)}$	Chip enable program input voltage	29		33	V
$V_{O(P)}$	Output apply voltage	20		25	V
$V_{CC(P)}$	Program input voltage	5.40	5.50	5.60	V
$V_{CC(V)}$	Program verify input voltage	4.10	4.20	4.30	V


**Timing Requirements**

Symbol	Test conditions	Limits			Unit
		Min	Typ	Max	
$t_r(P)$	Pulse rise time	10	25	100	$\mu$ S
$t_w(P)$	Pulse width	0.04		100	ms
$t_w(P)/t_c(P)$	Duty cycle			25	%

**Timing Diagram**



**Programming Circuit**



6

6. Test the programmed memory to verify that the outputs are low-level or high-level as desired. Chip enable input  $\bar{E}$  must be low-level for testing.

As the chip enable input  $\bar{E}$  is kept high-level during programming, transistor  $Tr_1$  maintains the off state. The word decoder circuit selects any one of 32 words, and sets the transistor  $Tr_1$  to the on state. The collector current of the transistor  $Tr_2$ , which is supplied from the selected output  $O_1$ , opens the fuse links. At this time, the other seven fuse links of the selected word line are in a half-selected state and the other 248 fuse links are in a nonselected state.

**Programming (Writing) Procedure**

All 256 Ni-Cr fuse-link memory elements are manufactured in a high-logic-level (fuse closed) output condition. To program:

1. Apply 5.5V to the supply voltage  $V_{CC}$  and select a fuse link to be programmed with address inputs  $A_0 \sim A_4$ .
2. Apply a high-logic-level to the chip enable input  $\bar{E}$ .
3. After applying a program pulse  $V_{I(CEP)}$  to the chip enable input  $\bar{E}$  (see Timing Diagram), apply an output pulse  $V_{O(P)}$  to the fuse link of the output to be programmed. The output pulses should be separately applied to each output.
4. After programming, the fuse link is open and the output level is changed to a low-logic-level.
5. After programming is completed, apply an additional three programming pulses.

**Typical Programming Conditions**

Condition sequence.	Pulse sequence	Pulse width $t_w(P)$ (ms)	Chip enable program voltage $V_{I(CEP)}$ (V)	Output voltage (V)
1	1 ~ 4	0.5	29	25
2	5 ~ 8	1	29	25
3	9 ~ 12	5	30	25
4	13 ~ 19	20	33	25

**256-BIT (32-WORD BY 8-BIT) FIELD PROGRAMMABLE ROM**

**APPLICATIONS**

**Chip Enable Circuit**

The chip enable input  $\bar{E}$  is used for activating or inhibiting output  $O_1 \sim O_8$ . Chip enable  $\bar{E}$  allows easy memory expansion by one of the following procedures:

**1. Expanding the Number of Bits in a Word.**

For example, using three 256-bit ROMs, each organized as 32 words of 8 bits, the number of bits in a word can be expanded as described below:

1. Apply a low-logic-level to chip enable input  $\bar{E}$  of each ROM.
2. Connect address inputs  $A_0 \sim A_4$  of each ROM in parallel. Memory is thus expanded and reorganized as 32 words of 24 bits.

**2. Expanding the Number of Words in Memory**


For example, using three 256-bit ROMs, each organized as 32 words of 8 bits, the number of words in memory can be expanded as described below:

1. Connect the chip enable input  $\bar{E}$  of each ROM to the decoder.
2. Connect the outputs from each ROM with AND-tie connections.
3. Connect each address input  $A_0 \sim A_4$  commonly. Memory is thus expanded and organized as 96 words of 4 bits.

**3. Expanding the Number of Words in Memory and the Number of bits in a Word**

For example, using nine 256-bit ROMs, each organized as 32 words of 8 bits, and by combining procedures 1 and 2 above, the number of words in memory along with the number of bits in a word, can be expanded as shown in the diagram below.

Memory is thus expanded and reorganized as 96 words of 24 bits.



**Pull-up Resistors**

The outputs are open collectors; therefore, AND-tie connections are also possible, and normal loads can be

connected. The resistance of a pull-up resistor  $R_L$  that may be connected between the voltage supply and the collectors of the output transistors should be determined by equations (1) and (2) as shown below:

$$R_L(\max) = \frac{V_{CC} - V_{OH}}{M \cdot I_{OH} + N \cdot I_{IH}} \quad (1)$$

where  $M$  : number of AND-ties

$N$  : number of fanouts (number of loads)

$V_{CC}$  : maximum value of supply voltage

$V_{OH}$  : minimum value of high-level output voltage

$I_{OH}$  : maximum value of high-level output current at the open collector output

$I_{IH}$  : maximum value of high-level input current

$$R_L(\min) = \frac{V_{CC} - V_{OL}}{I_{OL} - N \cdot I_{IL}} \quad (2)$$

where  $V_{CC}$  : minimum value of supply voltage

$V_{OL}$  : maximum value of low-level output voltage

$I_{OL}$  : maximum value of low-level output current

$I_{IL}$  : maximum value of low-level input current

then

$$R_L(\min) < R_L < R_L(\max) \quad (3)$$

The resistance of a pull-up resistor  $R_L$  should be within the range as shown in equation (3).  $R_L(\min)$  and  $R_L(\max)$  should be calculated using the appropriate number of AND-ties and fanouts. Calculation examples of TTL load are shown below:

(1) When

$$M = 4, N = 3, V_{CC} = 5.25V,$$

$$V_{OH} = 2.4V, I_{OH} = 100\mu A,$$

$$I_{IH} = 40\mu A$$

$$R_L(\max) = \frac{V_{CC} - V_{OH}}{M \cdot I_{OH} + N \cdot I_{IH}} = \frac{5.25V - 2.4V}{4 \times (100\mu A) + 3 \times (40\mu A)} = 5090\Omega$$

(2) When

$$N = 3, V_{CC} = 4.75V,$$

$$V_{OL} = 0.45V, I_{OL} = 16mA,$$

$$I_{IL} = 1.6mA$$

$$R_L(\min) = \frac{V_{CC} - V_{OL}}{I_{OL} - N \cdot I_{IL}} = \frac{4.75V - 0.45V}{16mA - 3 \times (1.6mA)} = 384\Omega$$

---

**SHIFT REGISTERS**

---



# M58502P, M58503P, M58504P

## 1024-BIT DYNAMIC SHIFT REGISTER

### DESCRIPTION

The M58502P, M58503P and M58504P are 1024-bit dynamic shift registers which are fabricated with the P-channel silicon-gate MOS process and adopt capacitance pull-up circuits. The M58502P is organized as 256 words of 4 bits, the M58503P as 512 words of 2 bits, and the M58504P as 1024 words of 1 bit.

### FEATURES

- Fast data frequency: 3MHz (max)
- Fast clock frequency: 1.5MHz (max)
- Low power dissipation: 15μW/bit (typ)
- Small input capacitance: 140pF (typ)
- All inputs and outputs TTL-compatible
- M58502P interchangeable with Intel's 1402A in pin configuration and electrical characteristics

### APPLICATION


- Buffer memory for peripheral terminal equipment
- Small capacity memory system
- Analog delay line

### FUNCTION


The adoption of capacitance pull-up circuits provides fast operation at low power dissipation. The M58502P is interchangeable with Intel's 1402A in pin configuration and electrical characteristics. The M58503P and the M58504P are functionally interchangeable with Intel's 1403A, 1404A (T0-5 package). Power dissipation is only 15μW/bit, about 1/20 or less the value for Intel's 1402A, 1403A and 1404A. The read/write data frequency is fast—up to 3MHz at a clock frequency of 1.5MHz. The minimum clock frequency is 500Hz, allowing use over a wide range of frequencies. All inputs and outputs are directly compatible with TTL, so that no special interface circuit is required. The V<sub>DD</sub> supply voltage and the supply voltage for clock can be used in common.

### PIN CONFIGURATION (TOP VIEW)


#### M58502P



#### M58503P



#### M58504P



Outline 16P1

7

# M58502P, M58503P, M58504P

## 1024-BIT DYNAMIC SHIFT REGISTER

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
VDD	Supply voltage	With respect to V <sub>CC</sub>	0.3 ~ -20	V
V <sub>I</sub>	Input voltage		0.3 ~ -20	V
V <sub>φ</sub>	Clock voltage		0.3 ~ -20	V
V <sub>O</sub>	Output voltage		0.3 ~ -20	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C	600	mW
T <sub>opr</sub>	Operating free-air temperature range		-10 ~ 75	°C
T <sub>stg</sub>	Storage temperature range		-40 ~ 125	°C

### RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -10 ~ 75°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
V <sub>DD</sub>	Supply voltage	-4.75	-5	-5.25	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> -1.5		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> -15		V <sub>CC</sub> -4.2	V
V <sub>IH(φ)</sub>	High-level clock input voltage	V <sub>CC</sub> -1		V <sub>CC</sub>	V
V <sub>IL(φ)</sub>	Low-level clock input voltage	V <sub>CC</sub> -17		V <sub>CC</sub> -15	V

### ELECTRICAL CHARACTERISTICS (T<sub>a</sub> = -10 ~ 75°C, V<sub>CC</sub> = 5V ± 5%, V<sub>DD</sub> = -5V ± 5%, V<sub>IL(φ)</sub> - V<sub>CC</sub> = -15V ~ -17V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>OH</sub>	High-level output voltage	V <sub>IH</sub> = 3.5V, R <sub>L</sub> = 3K, I <sub>OH</sub> = 100μA	2.4	3.5		V
V <sub>OL</sub>	Low-level output voltage	V <sub>IL</sub> = 0.8V, R <sub>L</sub> = 3K, I <sub>OL</sub> = 1.6mA		-0.3	0.5	V
R <sub>ON</sub>	ON output resistance	V <sub>IL</sub> = 3.5V, I <sub>O</sub> = -1mA		0.5		kΩ
R <sub>OFF</sub>	OFF output resistance	V <sub>IL</sub> = 0.8V, V <sub>O</sub> = 0V	1			MΩ
I <sub>I</sub>	Input current	V <sub>IL</sub> = V <sub>CC</sub> - 17V			1	μA
I <sub>DD</sub>	Supply current from V <sub>DD</sub>	f = 1MHz, V <sub>IL(φ)</sub> = V <sub>CC</sub> - 17V		-1.5	-3	mA
C <sub>i</sub>	Input capacitance	V <sub>IL</sub> = 0V, f = 1MHz, 25mVrms			5	pF
C <sub>o</sub>	Output capacitance	V <sub>OL</sub> = 0V, f = 1MHz, 25mVrms			5	pF
C <sub>i(φ)</sub>	Clock input capacitance	V <sub>IL(φ)</sub> = 0V, f = 1MHz, 25mVrms		140	200	pF
C <sub>i(φ1-φ2)</sub>	Capacitance between clock 1 and clock 2	V <sub>IL(φ)</sub> = 0V, f = 1MHz, 25mVrms		30	45	pF


Note 1: Current flowing into an IC is positive; out is negative.

1024-BIT DYNAMIC SHIFT REGISTER

**SWITCHING CHARACTERISTICS** ( $T_a = -10 \sim 75^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$ ,  $V_{DD} = -5V \pm 5\%$ ,  $V_{IL(\phi)} - V_{CC} = -15V \sim -17V$ , unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f(DA)$	Data frequency	$R_L = 3k\Omega$			3	MHz
$f(\phi)$	Clock frequency		0.0005		1.5	MHz
$tw(\phi1)$	Clock 1 pulse width	See Timing Diagram	220		10000	ns
$tw(\phi2)$	Clock 2 pulse width		220		10000	ns
$td(\phi)$	Clock pulse delay time	$tw(\phi1), tw(\phi2) = 220\text{ns}$	60			ns
$tr(\phi)$	Clock pulse rise time	See Timing Diagram			1000	ns
$tf(\phi)$	Clock pulse fall time				1000	ns
$tsu(DA)$	Data setup time		40			ns
$th(DA)$	Data hold time		40			ns
$tPHL$	High-to-low-level output propagation time			90	ns	
$tPLH$	Low-to-high-level output propagation time			90	ns	

**TIMING DIAGRAM**



- Note 2:  $tsu(DA)$  and  $th(DA)$  have the same value concerning  $tw(\phi2)$ .
- 3: The rise time and fall time of the input waveform are less than 10ns and the output load is one TTL gate.
- 4: N equals 256 in the M58502P, 512 in the M58503P and 1024 in the M58504P.

**INTERFACE WITH TTL**




7

# M58502P, M58503P, M58504P


## 1024-BIT DYNAMIC SHIFT REGISTER

### TYPICAL CHARACTERISTICS


**POWER DISSIPATION VS. LOW-LEVEL CLOCK OUTPUT VOLTAGE**




**POWER DISSIPATION VS. SUPPLY VOLTAGE**




**LOW-LEVEL CLOCK INPUT VOLTAGE VS. SUPPLY VOLTAGE**




**LOW-LEVEL CLOCK INPUT VOLTAGE VS. PULSE WIDTH**



**EFFECTIVE INPUT CHARACTERISTICS**



**MINIMUM FREQUENCY VS. AMBIENT TEMPERATURE**



---

## LSIs FOR PERIPHERAL CIRCUITS

---



**KEYBOARD ENCODER**

**DESCRIPTION**

The M58609-XXS is a keyboard encoder for reed switches of terminal equipment. It is fabricated using P-channel aluminum-gate MOS technology and is packaged in a 40-pin DIL package. It contains a 3168-bit mask-programmable read-only memory in which each key's code is stored. The 9-bit code corresponding to any one of 88 keys, each of which can be in any one of 4 mode shifts, can be read out. The outputs are TTL/DTL-compatible. The output consists of an 8-bit code and a parity bit. The address is selected by the 8-bit and 11-bit ring counters. Custom-programmed coding is available. The XX in the type code stands for a 2-digit decimal number that identifies the customer's specification to which the ROM has been programmed.

**FEATURES**

- TTL/DTL-compatible (except X, Y terminals)
- Two-key rollover operation
- N-key lockout operation
- Self-contained clock generator circuit
- Strobe delay circuit for eliminating key contact bounce
- External control for output polarity (positive or negative logic)
- External control for selecting odd or even parity


**APPLICATION**

- Encoder for full-keyboard terminal equipment

**FUNCTION**


Outputs ( $X_0 \sim X_7$ ) of the 8-bit ring counter and inputs ( $Y_0 \sim Y_{10}$ ) of the 11-bit comparator are wired to the keyboard to form an  $8 \times 11$  (88-cross points) switch matrix.

When the key connected with  $X_i$  and  $Y_j$  is depressed, a path is formed between them. When the level of  $Y_j$  matches that of  $X_i$ , which comes from the 8-bit ring counter, the



comparator generates a coincidence signal for clock control and delay circuit. This clock control stops the clock signals to the ring counter and data outputs ( $B_1 \sim B_9$ ) stabilizing the selected 9-bit code. The stabilization is indicated by a valid signal on the strobe output. A strobe output signal is generated at the time set by the externally controlled delay circuit which receives the coincidence signal. Data outputs and strobe output remain stable until the key is released.

**BLOCK DIAGRAM**



# MITSUBISHI LSIs

## M58609-XXS

### KEYBOARD ENCODER

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V <sub>GG</sub>	Supply voltage	With respect to V <sub>SS</sub>	0.3 ~ -20	V
V <sub>DD</sub>	Supply voltage		0.3 ~ -20	V
V <sub>I</sub>	Input voltage		0.3 ~ -20	V
T <sub>opr</sub>	Operating free-air temperature range		-20 ~ 75	°C
T <sub>stg</sub>	Storage temperature range		-40 ~ 125	°C

#### RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -20 ~ 75°C, unless otherwise noted)


Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>GG</sub>	Supply voltage	-11	-12	-13	V
V <sub>DD</sub>	Supply voltage		0		V
V <sub>SS</sub>	Supply voltage	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>SS</sub> - 1			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
f(φ)	Clock frequency	20	50	100	kHz
t <sub>D(STO)</sub>	Strobe delay time		1.5		ms
R <sub>OFF</sub>	Switch off resistance	10			MΩ
R <sub>ON</sub>	Switch on resistance			300	Ω

#### ELECTRICAL CHARACTERISTICS (T<sub>a</sub> = -20 ~ 75°C, V<sub>GG</sub> = -12 ± 1V, V<sub>SS</sub> = 5 ± 0.5V, V<sub>DD</sub> = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>OH</sub> (B <sub>i</sub> , STO)	High-level output voltage, B <sub>1</sub> ~ B <sub>9</sub> and STO	I <sub>OH</sub> = -100 μA	V <sub>SS</sub> - 1			V
V <sub>OH</sub> (X <sub>i</sub> )	High-level output voltage, X <sub>0</sub> ~ X <sub>7</sub>	I <sub>OH</sub> = -100 μA	V <sub>SS</sub> - 1.3			V
V <sub>OL</sub> (B <sub>i</sub> , STO)	Low level output voltage, B <sub>1</sub> ~ B <sub>9</sub> and STO	I <sub>OL</sub> = 1.6mA			0.4	V
V <sub>OL</sub> (X <sub>i</sub> )	Low-level output voltage, X <sub>0</sub> ~ X <sub>7</sub>	I <sub>OL</sub> = 1 μA			-3	V
R <sub>I</sub>	Input resistance, S, C, DSI and PI	V <sub>I</sub> = -12V	1			MΩ
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C		70	200	mW
C <sub>i</sub>	Input capacitance	V <sub>I</sub> = 0V, f = 1MHz, T <sub>a</sub> = 25°C			15	pF

Note 1 : Current flowing into an IC is positive; out is negative.

#### TIMING DIAGRAM



Note 2 : DSI = "L"

3 : (X<sub>i</sub>, Y<sub>i</sub>) KEY indicates the key switch that is located at the cross point of X<sub>i</sub> and Y<sub>i</sub> of the keyboard matrix.

4 : (X<sub>i</sub>, Y<sub>i</sub>) OUTPUT indicates the code output of the key that is selected by the (X<sub>i</sub>, Y<sub>i</sub>) KEY.

**KEYBOARD ENCODER**

**FUNCTION TABLES**

**Data (B<sub>1</sub> ~ B<sub>9</sub>) Invert**

DSI (Pin 20)	Code table (B <sub>1</sub> ~ B <sub>9</sub> )	Data output (B <sub>1</sub> ~ B <sub>9</sub> )
H	1	L
L	1	H
H	0	H
L	0	L

**Strobe (STO) Invert**

DSI (Pin 20)	Internal strobe (Note 3)	STO (Pin 16)
H	H	L
L	H	H
H	L	H
L	L	L

**Parity (B<sub>9</sub>) Invert**


P1 (Pin 6)	Code table (B <sub>9</sub> )	B <sub>9</sub> (Pin 7)
H	1	L
L	1	H
H	0	H
L	0	L

**Mode Select**

S (Pin 4)	C (Pin 5)	Mode
L	L	M <sub>1</sub>
H	L	M <sub>2</sub>
L	H	M <sub>3</sub>
H	H	M <sub>4</sub>

Note 3 : The internal signal of the strobe output (STO) becomes high-level when the strobe signal is generated.





**EXAMPLE OF APPLICATION CIRCUIT**



Note 4 : R<sub>1</sub> = 1.5MΩ, C<sub>1</sub> = 0.001μF provides approximately 1.5ms delay time.  
 5 : R<sub>2</sub> = 75kΩ, C<sub>2</sub> = 50pF provides approximately 50kHz clock frequency.

**KEYBOARD ENCODER**

**TYPICAL CHARACTERISTICS** ( $V_{GG} = -12V$ ,  $V_{DD} = 0V$ ,  $V_{SS} = 5V$ )



**KEYBOARD ENCODER (JIS CODE STANDARD PRODUCT)**

**DESCRIPTION**

The M58609-04S is a standard product of the M58609-XXS. The 8-bit codes specified in JIS C6220-1969 "Codes for Information Interchange" are stored in this ROM. The codes can be odd or even parity. The function, pin configuration and electrical characteristics are the same as those of an M58609-XXS.

**FUNCTION**

**Data output and parity output**

The relationships between  $B_1 \sim B_8$  in the code table and  $B_1 \sim B_8$  in data outputs are shown in Table 1, and those between the parity output  $B_9$  and the parity bit, in Table 2. The parity bit in the table is defined as a '0' when the number of '1's in the code  $B_1 \sim B_8$  is odd and a '1' when it is even.

Mode selection is shown in Table 3.

**Table 1 Relationship between code table and data outputs**

$B_1 \sim B_8$ Code table	Data strobe invert input DSI	Data output $B_1 \sim B_8$	Logic
1	L	H	Positive logic
1	H	L	Negative logic
0	L	L	Positive logic
0	H	H	Negative logic

**Table 2 Parity output**

Parity bit	Parity invert input PI	Parity output $B_9$
1	L	H
1	H	L
0	L	L
0	H	H

**Table 3 Mode selection**

Shift input S	Control input C	Selected mode
L	L	1
H	L	2
L	H	3
H	H	4

**CODE TABLE (JIS-C-6220-1969)**

NUMBER OF BITS	B <sub>8</sub> ~ B <sub>1</sub>								ROW <sup>COL</sup>	CODE														
	B <sub>8</sub>	B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14
PARITY BIT	B <sub>9</sub> *								0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	0	0	0	0	0	0	0	0	NUL	DLE	SP	@	P	,						—	タ	ミ		
	0	0	0	1	1	1	1	1	SOH	!	1	A	Q							。	ア	チ	ム	
	0	0	1	0	2	STX	”	2	B	R										「	イ	ツ	メ	
	0	0	1	1	3	ETX	#	3	C	S										」	ウ	テ	モ	
	0	1	0	0	4	EOT	\$	4	D	T										,	エ	ト	ヤ	
	0	1	0	1	5	ENQ	NAK	%	5	E	U									.	オ	ナ	ユ	
	0	1	1	0	6	ACK	SYN	&	6	F	V									ヲ	カ	ニ	ヨ	
	0	1	1	1	7	BEL	ETB	'	7	G	W									ア	キ	ヌ	ラ	
	1	0	0	0	8	BS	CAN	(	8	H	X										イ	ク	ネ	リ
	1	0	0	1	9	HT	EM	)	9	I	Y										ウ	ケ	ノ	ル
	1	0	1	0	10	LF	SUB	*	:	J	Z										エ	コ	ハ	レ
	1	0	1	1	11	VT	ESC	+	;	K	[										エ	コ	ハ	レ
	1	1	0	0	12	FF		<	L	¥											ヤ	シ	フ	ワ
	1	1	0	1	13	CR		=	M	]											}	ス	ヘ	ン
	1	1	1	0	14	SO		>	N	^											ユ	セ	ホ	ン
	1	1	1	1	15	SI		/	?	O	—										ツ	ソ	マ	ン

\* B<sub>9</sub> parity is odd for an 8-bit code system.

Note : A '1' or '0' in the code table indicates that the output level goes high for '1' and low for '0' when input DSI and PI are low-level.

**KEYBOARD ENCODER (JIS CODE STANDARD PRODUCT)**

**CODE ARRANGEMENT TABLE**

Yi	Xi	Mode	X0	X1	X2	X3	X4	X5	X6	X7
Y0	1		NUL	DLE	^	0	;	L	O	9
	2		NUL	DLE	~	NUL	+	NUL	NUL	)
	3		NUL	DLE	^	ワ	レ	リ	ラ	ヨ
	4		NUL	DLE	NUL	ヲ	NUL	NUL	NUL	ヨ
Y1	1		SOH	6	0	=	/	K	I	8
	2		SOH	6	0	=	?	NUL	NUL	(
	3		SOH	6	0	ホ	メ	ノ	ニ	ユ
	4		SOH	6	0	NUL	・	NUL	NUL	ユ
Y2	1		STX	7	1	P	.	J	U	7
	2		STX	7	1	NUL	>	NUL	NUL	'
	3		STX	7	1	セ	ル	マ	ナ	ヤ
	4		STX	7	1	NUL	。	NUL	NUL	ヤ
Y3	1		ETX	8	2	[	,	H	Y	6
	2		ETX	8	2	!	<	NUL	NUL	&
	3		ETX	8	2	。	ネ	ク	ン	オ
	4		ETX	8	2	「	,	NUL	NUL	オ
Y4	1		EOT	9	3	¥	M	G	T	5
	2		EOT	9	3		NUL	NUL	NUL	%
	3		EOT	9	3	-	モ	キ	カ	エ
	4		EOT	9	3	NUL	NUL	NUL	NUL	エ
Y5	1		ENQ	NAK	4	BS	N	F	R	4
	2		ENQ	NAK	4	BS	NUL	NUL	NUL	\$
	3		ENQ	NAK	4	BS	ミ	ハ	ス	ウ
	4		ENQ	NAK	4	BS	NUL	NUL	NUL	ウ
Y6	1		ACK	SYN	5	NUL	B	D	E	3
	2		ACK	SYN	5	-	NUL	NUL	NUL	#
	3		ACK	SYN	5	ロ	コ	シ	イ	ア
	4		ACK	SYN	5	NUL	NUL	NUL	イ	ア
Y7	1		BEL	ETB	+	)	V	S	W	2
	2		BEL	ETB	+		NUL	NUL	NUL	"
	3		BEL	ETB	+	△	ヒ	ト	テ	フ
	4		BEL	ETB	+	」	NUL	NUL	NUL	NUL
Y8	1	=	CAN	SP	OR	¢	A	Q	!	!
	2	=	CAN	SP	OR	NUL	NUL	NUL	NUL	!
	3	=	CAN	SP	OR	ソ	チ	タ	ヌ	ヌ
	4	=	CAN	SP	OR	NUL	NUL	NUL	NUL	NUL
Y9	1	SO	EM	・	LF	X	FF	HT	@	@
	2	SO	EM	・	LF	NUL	FF	HT	、	、
	3	SO	EM	・	LF	サ	FF	HT	、	、
	4	SO	EM	・	LF	NUL	FF	HT	NUL	NUL
Y10	1	SI	SUB	-	DEL	Z	ESC	VT	:	:
	2	SI	SUB	-	DEL	NUL	ESC	VT	*	*
	3	SI	SUB	-	DEL	ツ	ESC	VT	ケ	ケ
	4	SI	SUB	-	DEL	ッ	ESC	VT	NUL	NUL

**SYMBOLS AND THEIR NAMES**

Symbol	Code name	Col/Row in code table	X/Y/Mode in code arrangement table
SP	Space	2 / 0	2/8/1~4
!	Exclamation mark	2 / 1	7/8/2
"	Quotation mark, umlaut	2 / 2	7/7/2
#	Number sign	2 / 3	7/6/2
\$	Dollar sign	2 / 4	7/5/2
%	Percentage	2 / 5	7/4/2
&	Amperсанд	2 / 6	7/3/2
'	Apostrophe, acute accent	2 / 7	7/2/2
(	Left parenthesis	2 / 8	7/1/2
)	Right parenthesis	2 / 9	7/0/2
*	Asterisk, multiplication sign	2 / 10	7/10/2
+	Positive sign, plus sign	2 / 11	2/7/1~4, 4/0/2
,	Comma	2 / 12	4/3/1
-	Negative sign, subtraction sign	2 / 13	2/10/1~4, 3/1/1
.	Period	2 / 14	2/9/1~4, 4/2/1
/	Slash, virgule, division sign, per	2 / 15	4/1/1
:	Colon	3 / 10	7/10/1
;	Semicolon	3 / 11	4/0/1
<	Less than sign	3 / 12	4/3/2
=	Equal sign	3 / 13	0/8/1~4, 3/1/2
>	Greater than sign	3 / 14	4/2/2

Symbol	Code name	Col/Row in code table	X/Y/Mode in code arrangement table
?	Question mark	3 / 15	4/1/2
@	At mark	4 / 0	7/9/1
[	Left bracket	5 / 11	3/3/1
¥	Yen sign	5 / 12	3/4/1
]	Right bracket	5 / 13	3/7/1
^	Circumflex accent	5 / 14	2/0/1
_	Underscore	5 / 15	3/6/2
`	Grave accent	6 / 0	7/9/2
{	Left brace	7 / 11	3/3/2
	Separate sign, logical add sign	7 / 12	3/4/2
}	Right brace	7 / 13	3/7/2
~	Overline, logical not sign	7 / 14	2/0/2
。	Japanese period	10 / 1	4/2/4
「	Japanese initial quotation mark	10 / 2	3/3/4
」	Japanese final quotation mark	10 / 3	3/7/4
,	Japanese comma	10 / 4	4/3/4
・	Middle dot	10 / 5	4/1/4
—	Long vowel mark	11 / 0	3/4/3
゛	Voiced consonant mark	13 / 14	7/9/3
゜	Semi-voiced consonant mark	13 / 15	3/3/3

**DESCRIPTION**

The M58620-XXXS is a keyboard encoder for solid-state switches and is fabricated with P-channel aluminum-gate MOS technology.

All codes are stored in a 3640-bit ROM. It can store codes for up to 91 keys, and each key can have 4 mode shifts. The mode shift is selected by the combination of shift input, control input and shift control input. The output consists of a 9-bit plus parity bit code. All inputs and outputs are TTL-compatible.

Custom programming is available. The XXX in the type code stands for a 3-digit decimal number that identifies the customer's specification to which the ROM has been programmed.

**FEATURES**

- All inputs and outputs are TTL-compatible
- Output buffer register
- Strobe inhibit circuit for unused codes
- One shot output (the pulse width is variable) or static output for strobed output
- Chip enable terminal
- 2-key rollover capability (N-key rollover is also available, if the logic output of the switches is pulsive)


**APPLICATION**

- Encoder for full-keyboard terminal equipment

**FUNCTION**

The output of each keyboard switch is connected to 2-key inputs selected from K<sub>1</sub>~K<sub>14</sub> (2 of 14) to form 91 addresses. Therefore, the character code for output is selected by 2 of 14 key inputs, shift input, control input and shift


**PIN CONFIGURATION (TOP VIEW)**



**Outline 40S1**

control input.

When a key is depressed, the output of that keyboard switch is applied to two key inputs selected from K<sub>1</sub>~K<sub>14</sub>; the address ROM generates an address that is used for input to the 3640-bit ROM. After the encoded data from the ROM is transferred to the buffer register, a strobed output is generated, validating the encoded data.



**KEYBOARD ENCODER**

**OPERATION**

**1. 2-Key Rollover (N-Key Lockout)**

When more than 2 keyboard switches are depressed at the same time, all outputs 1~91 of the address ROM go high-level, and the 3640-bit ROM is not addressed. The internal key input signal also is not applied to the timing circuit; as a result, a strobe signal is not generated. Also, the coded outputs hold the preceding state. Then, if any one key (key 1) is not released while the other keys are, key 1 becomes valid.

**2. N-Key Rollover**

If the key input signals are pulsive, the primary depressed key (key 1) is read; after the coded output of key 1 is transferred to the buffer register, a strobe signal is generated and the coded output becomes valid. Then, if a second key is depressed while key 1 is in the depressed state, the second key (key 2) is read; and the coded output of key 2 is transferred to the buffer register succeeding the coded output of key 1 described above. A strobe signal is generated, and the coded output becomes valid. Then if a third, fourth . . . Nth key is depressed while preceding keys are still in the depressed state, its code will become valid as described above.

**3. Any-Key-Down Output**

When any one or more of the 91 keys are depressed, an internal any-key signal is transferred from the address ROM to the timing circuit where an any-key-down signal (AKD) is generated.

**4. Strobe Inhibit When an Unused Code Is Addressed**

If either an unused mode of the 4 modes or an unused key is selected (its ROM code is 0000000000), the strobe output is inhibited and it makes the key invalid. The data output still holds the preceding state.

**5. Repeat Function**

When a repeat signal is applied to the repeat control input (RC), a strobe signal is repeatedly generated so that any character can be repeated. The strobe signal is inhibited when the RC terminal is high.

**6. Data Acknowledge Input**

The strobe output is reset by applying a data acknowledge input. The pulse width of the strobe signal output can be adjusted with a resistor and a capacitor connected between the strobe output terminal (STO) and the data acknowledge input terminal (DAK).

**7. Data Invert and Parity Invert Inputs**

The level of each output  $B_1 \sim B_9$  and  $B_{10}$  can be inverted when data invert input (DI) and parity invert input (PI) are high-level.

**8. Chip Enable Input**

Data outputs  $B_1 \sim B_{10}$ , strobe output and any-key-down output are in the floating state when chip enable input (CE) is high.

This floating state means a high-impedance state and is equivalent to an open-circuit output.

**9. Input Control Input**

When input control input (IC) is high, key inputs ( $K_1 \sim K_{14}$ ) can be operated with high-level signals.

**10. Strobe Control Input**

The strobe delay time can be set by the strobe control input STC terminal. The delay time is set to  $t_{d(ST-B)}$ , which depends on the internal delay circuit when the strobe control input terminal is connected to  $V_{SS}$ .


**11. Test Input**

Data outputs ( $B_1 \sim B_{10}$ ) can be independently set either high or low irrespective of the 3640-bit ROM outputs. When test input (TEST) is high,  $B_1 \sim B_{10}$  goes high if both DI and PI are low, and  $B_1 \sim B_{10}$  goes low if both DI and PI are high.

**12. Pull-up Resistors**

External resistors are not required because pull-up resistors are built-in at all input terminals. But if the strobe control input terminal is not used, it should be connected to  $V_{SS}$ . To determine the value of the resistor required, see Electrical Characteristics.

**Pull-up resistors**



**Table 1 Data-output level in relation to data invert (DI), parity invert (PI) and chip enable (CE)**

ROM CODE	DI, PI	CE	$B_1 \sim B_{10}$
1	H	L	L
	L	L	H
0	H	L	H
	L	L	L
1	H	H	Z
	L	H	Z
0	H	H	Z
	L	H	Z

**Table 2 Function table of the mode select circuit**

S	C	SC	MODE
H	H	H	—
L	H	H	—
H	L	H	—
L	L	H	M <sub>4</sub>
H	H	L	M <sub>4</sub>
L	H	L	M <sub>3</sub>
H	L	L	M <sub>2</sub>
L	L	L	M <sub>1</sub>

Note 1 : Z indicates a floating state.  
 2 : The code table is described in positive logic, for outputs  $B_1 \sim B_{10}$ , when DI and PI are low.

**KEYBOARD ENCODER**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V <sub>GG</sub>	Supply voltage	With respect to V <sub>SS</sub>	0.3 ~ -20	V
V <sub>DD</sub>	Supply voltage		0.3 ~ -20	V
V <sub>I</sub>	Input voltage		0.3 ~ -20	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C	1.0	W
T <sub>opr</sub>	Operating free-air temperature range		-20 ~ 75	°C
T <sub>stg</sub>	Storage temperature range		-40 ~ 125	°C

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = -20 ~ 75°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>GG</sub>	Supply voltage	-10.8	-12	-13.2	V
V <sub>DD</sub>	Supply voltage		0		V
V <sub>SS</sub>	Supply voltage	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage, all inputs except STC	V <sub>SS</sub> -1.5		V <sub>SS</sub>	V
V <sub>IL</sub>	Low-level input voltage	V <sub>DD</sub>		V <sub>SS</sub> -3.5	V
t <sub>r</sub>	Rise time (10~90%), all inputs except DAK			1	μs
t <sub>f</sub>	Fall time (10~90%)			1	μs
t <sub>r</sub> (DAK)	Rise time (10~90%), DAK			100	μs
t <sub>f</sub> (DAK)	Fall time (10~90%), DAK			100	μs

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = -20 ~ 75°C, V<sub>GG</sub> = -12V ± 10%, V<sub>DD</sub> = 0V, V<sub>SS</sub> = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -100 μA	V <sub>SS</sub> -1			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1.6mA, (Note 2)			0.4	V
I <sub>I</sub> (1)	Input current, TEST, IC, DI, PI, and DAK	V <sub>I</sub> = V <sub>GG</sub>		-0.01	-10	μA
I <sub>I</sub> (2)	Input current, K1~K14	V <sub>I</sub> = V <sub>DD</sub> , V <sub>I(IC)</sub> = V <sub>IH</sub>		-0.02	-20	μA
R <sub>I</sub> (1)	Input resistance, IC, PI, DI, DAK, and TEST	V <sub>I</sub> = V <sub>SS</sub> , T <sub>a</sub> = 25°C	100	180	300	kΩ
R <sub>I</sub> (2)	Input resistance, S, C, SC, CE, and RC	V <sub>I</sub> = V <sub>DD</sub> , T <sub>a</sub> = 25°C	5		30	kΩ
R <sub>I</sub> (3)	Input resistance, K1~K14	V <sub>I</sub> = V <sub>SS</sub> , V <sub>I(IC)</sub> = V <sub>IH</sub> , T <sub>a</sub> = 25°C	10	20	40	kΩ
R <sub>I</sub> (4)	Input resistance, K1~K14	V <sub>I</sub> = V <sub>DD</sub> , V <sub>I(IC)</sub> = V <sub>IL</sub> , T <sub>a</sub> = 25°C	2	5	15	kΩ
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C		350	500	mW
C <sub>i</sub>	Input capacitance	All terminals except the tested terminal are 0V. V <sub>I</sub> = 0V, V <sub>rms</sub> = 25mV, f = 1MHz			15	pF

Note 1 : Current flowing into an IC is positive; out is negative.

2 : When all outputs are at I<sub>OL</sub> = 1.6mA, V<sub>OLmax</sub> = 0.6V

**MITSUBISHI LSIs**  
**M58620-XXS**


**KEYBOARD ENCODER**

**SWITCHING CHARACTERISTICS** ( $T_a = 25^\circ\text{C}$ ,  $V_{GG} = -12\text{V} \pm 10\%$ ,  $V_{DD} = 0\text{V}$ ,  $V_{SS} = 5\text{V} \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions (Note 3)	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-to-high-level output transition time	$C_L = 50\text{pF}$ , $I_{OH} = -0.1\text{mA}$		0.7	2	$\mu\text{s}$
$t_{THL}$	High-to-low-level output transition time	$C_L = 50\text{pF}$ , $I_{OL} = 1.6\text{mA}$		0.5	1.5	$\mu\text{s}$
$t_w(K_i)$	Key input pulse width	* 1, $t_w$	30			$\mu\text{s}$
$t_d(K_{iLH}-K_{2HL})$	Delay time from key 1 low-to-high-level	* 2, $t_x$	10			$\mu\text{s}$
$t_h(K_{i1}-K_{2})$	Key 1 hold time with respect to key 2	* 3, $t_x$	10			$\mu\text{s}$
$t_{su}(M-KON)$	S, C, SC setup time with respect to key input (ON)	* 4, $t_x$			1.5	$\mu\text{s}$
$t_d(B-KON)$	Delay time from key input (ON) to $B_1 \sim B_{10}$	* 5, $t_x$	2	7	15	$\mu\text{s}$
$t_d(AK-KON)$	Delay time from key input (ON) to AKD	* 6, $t_x$		0.5	2	$\mu\text{s}$
$t_d(ST-B)$	Delay time from $B_1 \sim B_{10}$ to STO	* 7, $t_x$ , $C_L = 50\text{pF}$ , STO- $V_{SS}$ shorted	1	5	12	$\mu\text{s}$
$t_d(AK-KOF)$	Delay time from key input (OFF) to AKD	* 8, $t_x$ , $C_L = 50\text{pF}$		0.5	2	$\mu\text{s}$
$t_d(ST-KOF)$	Delay time from key input (OFF) to STO	* 9, $t_x$ , $C_L = 50\text{pF}$		4	10	$\mu\text{s}$
$t(ST-RC)$	Delay time from RC to STO	* 10, $t_x$ , $C_L = 50\text{pF}$		3.5	20	$\mu\text{s}$
$t_d(ST-DAK)$	Delay time from DAK to STO	* 11, $t_x$ , $C_L = 50\text{pF}$		4	10	$\mu\text{s}$
$t_w(DAK)$	DAK pulse width	* 12, $t_w$	10			$\mu\text{s}$
$t_w(RC)$	RC pulse width	* 13, $t_w$		15		$\mu\text{s}$
$t_w(STO)$	STO pulse width	$t_w$ , $C_L = 50\text{pF}$ , STO-DAK shorted	1	4	10	$\mu\text{s}$





Note 3 : See the Timing Diagram for \* $t_w$ \* and \* $t_x$ \*. Numbers 1 through 13 in the diagram correspond to \*1 through \*13 above.

**TIMING DIAGRAM**




**KEYBOARD ENCODER**

**TYPICAL CHARACTERISTICS** ( $V_{GG} = -12V$ ,  $V_{DD} = 0V$ ,  $V_{SS} = 5V$ )



**TYPICAL APPLICATION CIRCUIT**



Use a key switch having outputs that are open-collector, or mutually separated by diodes.



KEYBOARD ENCODER (JIS CODE STANDARD PRODUCT)

CODE ARRANGEMENT TABLE


Kn	Km	Mode	K2	K3	K4	K5	K6	K7	K8	K9	K10	K11	K12	K13	K14										
K1	1		Z	X	C	V	B	N	M	.	>	/		A	S										
	2									<	>	?													
	3		ツ	サ	ソ	ヒ	コ	ミ	モ	ネ	ル	メ	ロ	チ	ト										
	4		ッ									・													
K2	1		D	F	G	H	J	K	L	;	:	]	O	W											
	2																								
	3	シ													ハ	キ	ク	マ	ノ	リ	レ	ケ	△	タ	テ
	4																								
K3	1		E	R	T	Y	U	I	O	P	@	[	!	]											
	2																								
	3	イ													ス	カ	ン	ナ	ニ	ラ	セ				
	4																								
K4	1		2	3	4	5	6	7	8	9	0	-	=												
	2																								
	3	フ													ア	ウ	エ	オ	ヤ	ユ	ヨ	ワ	ホ		
	4																								
K5	1		^	¥	DEL	SP	SOH	STX	ETX	EOT	ENQ	ENQ	ENQ	ENQ											
	2																								
	3																								
	4																								
K6	1		ACK	BEL	BS	HT	LF	VT	FF	CR	CR	CR	CR	CR											
	2																								
	3																								
	4																								
K7	1		SO	SI	DLE	DC1	DC2	DC3	NAK	NAK	NAK	NAK	NAK	NAK											
	2																								
	3																								
	4																								
K8	1		SYN	ETB	CAN	EM	SUB	ESC																	
	2																								
	3																								
	4																								
K9	1		NUL	+	-	=	.	.	.	.	.	.	.	.											
	2																								
	3																								
	4																								
K10	1		1	2	3	4	4	4	4	4	4	4	4	4											
	2																								
	3																								
	4																								
K11	1		5	6	7	7	7	7	7	7	7	7	7	7											
	2																								
	3																								
	4																								
K12	1		8	9	9	9	9	9	9	9	9	9	9	9											
	2																								
	3																								
	4																								
K13	1														0										
	2																								
	3																								
	4																								

SYMBOLS AND THEIR NAMES

Symbol	Code name	Col/Row in code table	km/kn/Mode in code arrangement table
SP	Space	2 / 0	K9 / K5 / 1~4
!	Exclamation mark	2 / 1	K14 / K3 / 2
”	Quotation mark, umlaut	2 / 2	K5 / K4 / 2
#	Number sign	2 / 3	K6 / K4 / 2
\$	Dollar sign	2 / 4	K7 / K4 / 2
%	Percentage	2 / 5	K8 / K4 / 2
&	Ampersand	2 / 6	K9 / K4 / 2
'	Apostrophe, acute accent	2 / 7	K10 / K4 / 2
(	Left parenthesis	2 / 8	K11 / K4 / 2
)	Right parenthesis	2 / 9	K12 / K4 / 2
*	Asterisk, multiplication sign	2 / 10	K11 / K2 / 2
+	Positive sign, plus sign	2 / 11	K10 / K2 / 2 *
,	Comma	2 / 12	K9 / K1 / 1
-	Negative sign, subtraction sign	2 / 13	K14 / K4 / 1 *
.	Period	2 / 14	K10 / K1 / 1 *
/	Slash, virgule division sign, per	2 / 15	K11 / K1 / 1
:	Colon	3 / 10	K11 / K2 / 1
;	Semicolon	3 / 11	K10 / K2 / 1
<	Less than sign	3 / 12	K9 / K1 / 2
=	Equal sign	3 / 13	K14 / K4 / 2 *
>	Greater than sign	3 / 14	K10 / K4 / 2

\* See K11~K14/K9/1~4

Symbol	Code name	Col/Row in code table	km/kn/Mode in code arrangement table
?	Question mark,	3 / 15	K11 / K1 / 2
@	At mark	4 / 0	K12 / K3 / 1
[	Left bracket	5 / 11	K13 / K3 / 1
¥	Yen sign	5 / 12	K7 / K5 / 1
]	Right bracket	5 / 13	K12 / K2 / 1
^	Circumflex accent	5 / 14	K6 / K5 / 1
_	Underline	5 / 15	K12 / K1 / 2
˘	Grave accent	6 / 0	K12 / K3 / 2
{	Left brace	7 / 11	K13 / K3 / 2
	Separate sign, logical add sign	7 / 12	K7 / K5 / 2
}	Right brace	7 / 13	K12 / K2 / 2
~	Overline, logical not sign	7 / 14	K6 / K5 / 2
。	Japanese period	10 / 1	K10 / K1 / 4
「	Japanese initial quotation mark	10 / 2	K13 / K3 / 4
」	Japanese final quotation mark	10 / 3	K12 / K2 / 4
,	Japanese comma	10 / 4	K9 / K1 / 4
.	Middle dot	10 / 5	K11 / K1 / 4
ー	Long vowel mark	11 / 0	K7 / K5 / 3
・	Voiced consonant mark	13 / 14	K12 / K3 / 3
゜	Semi-voiced consonant mark	13 / 15	K13 / K3 / 3



**PROGRAMMABLE PERIPHERAL INTERFACE**

**DESCRIPTION**

The M58740P and M58740S are general-purpose programmable input/output devices designed for use with an 8-bit parallel M58710S CPU as input/output ports. This device are fabricated using N-channel silicon-gate ED-MOS technology for a single supply voltage. They are simple input and output interfaces for TTL circuits, having 24 input/output pins which correspond to three 8-bit input/output ports.

**FEATURES**

- 24 programmable I/O pins
- Single 5V supply voltage
- TTL-compatible  $I_{OL} = 1.9\text{mA}$  (max)
- Fully compatible with MELPS 8 microprocessor series
- Direct bit set/reset capability
- A source current of 1mA at 1.5V for Darlington transistor direct drive
- Interchangeable with Intel's 8255 in terms of function, electrical characteristics and pin configuration.

**APPLICATION**


- Input/output ports for MELPS 8 microprocessor

**FUNCTION**

The M58740P and M58740S have 24 input/output terminals which may be individually programmed in two 12-bit groups A and B with mode control commands from a CPU. It is used in three major modes of operation, mode 0, mode 1 and mode 2.

Operating in mode 0, each group of 12 pins may be programmed in sets of 4 to be inputs or outputs. In mode 1, the 24 I/O terminals may be programmed in two 12-bit groups, group A and group B. Each group contains one 8-


**PIN CONFIGURATION (TOP VIEW)**



Outline 40P1 (M58740P)  
 40S1 (M58740S)

bit data port, which may be programmed to be an input or an output, and one 4-bit control-data port used for handshaking and interrupt control signals. Mode 2 is used with group A only, as one 8-bit bidirectional bus port and one 5-bit control port.

Bit set and reset is controlled from a CPU. A high-level reset input (RESET) clears all internal registers, and they are set to the input mode (high-impedance state).



8

**PROGRAMMABLE PERIPHERAL INTERFACE**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage	With respect to V <sub>SS</sub>	- 0.5 ~ 7.0	V
V <sub>I</sub>	Input voltage		- 0.5 ~ 7.0	V
V <sub>O</sub>	Output voltage		- 0.5 ~ 7.0	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C	1000	mW
Topr	Operating free-air temperature range		0 ~ 70	°C
T <sub>stg</sub>	Storage temperature range	M58740P	-40 ~ 125	°C
		M58740S	-65 ~ 150	°C

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = 0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Limit			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.75	5.0	5.25	V
V <sub>SS</sub>	Supply voltage		0		V
V <sub>IH</sub>	High-level input voltage	2.0			V
V <sub>IL</sub>	Low-level input voltage			0.8	V

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 5%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>OH</sub>	High-level output voltage	V <sub>SS</sub> = 0V, I <sub>OH</sub> = -50μA (Note 2)	2.4			V
V <sub>OL</sub>	Low-level output voltage	V <sub>SS</sub> = 0V, I <sub>OL</sub> = 1.9mA			0.4	V
I <sub>OH</sub>	High-level output current (Note 3)	V <sub>SS</sub> = 0V, V <sub>OH</sub> = 1.5V, R <sub>EXT</sub> = 390Ω		2.0		mA
I <sub>CC</sub>	Supply current from V <sub>CC</sub>	V <sub>SS</sub> = 0V			60	mA
I <sub>IH</sub>	High-level input current	V <sub>SS</sub> = 0V, V <sub>I</sub> = 5.25V	-10		10	μA
I <sub>IL</sub>	Low-level input current	V <sub>SS</sub> = 0V, V <sub>I</sub> = 0V	-10		10	μA
I <sub>OZ</sub>	Off-state output current	V <sub>SS</sub> = 0V, V <sub>I</sub> = 0.4 ~ 5.25V	-10		10	μA
C <sub>i</sub>	Input capacitance	V <sub>IL</sub> = V <sub>SS</sub> , f = 1MHz, 25mVrms T <sub>a</sub> = 25°C			10	pF
C <sub>i/O</sub>	Input/output terminal capacitance	V <sub>I/OL</sub> = V <sub>SS</sub> , f = 1MHz, 25mVrms T <sub>a</sub> = 25°C			15	pF

Note 1 : Current flowing into an IC is positive; out is negative.

2 : I<sub>OH</sub> = -100μA for D<sub>7</sub> through D<sub>0</sub>

3 : It is valid only for any 8 input/output pins.

**TIMING REQUIREMENTS** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 5%, V<sub>SS</sub> = 0V, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
t <sub>w</sub> ( $\overline{WR}$ )	Write pulse width	450			ns
t <sub>su</sub> ( $\overline{DA-}\overline{WR}$ )	Data setup time with respect to write	10			ns
t <sub>h</sub> ( $\overline{DA-}\overline{WR}$ )	Data hold time with respect to write	20			ns
t <sub>su</sub> ( $\overline{AD-}\overline{WR}$ )	Address setup time with respect to write	35			ns
t <sub>h</sub> ( $\overline{AD-}\overline{WR}$ )	Address hold time with respect to write	20			ns
t <sub>su</sub> ( $\overline{CS-}\overline{WR}$ )	Chip select setup time with respect to write	20			ns
t <sub>h</sub> ( $\overline{CS-}\overline{WR}$ )	Chip select hold time with respect to write	35			ns
t <sub>w</sub> ( $\overline{RD}$ )	Read pulse width	430			ns
t <sub>su</sub> ( $\overline{PE-}\overline{RD}$ )	Peripheral setup time with respect to read	50			ns
t <sub>h</sub> ( $\overline{PE-}\overline{RD}$ )	Peripheral hold time with respect to read	50			ns
t <sub>su</sub> ( $\overline{AD-}\overline{RD}$ )	Address setup time with respect to read	50			ns
t <sub>h</sub> ( $\overline{AD-}\overline{RD}$ )	Address hold time with respect to read	380			ns
t <sub>su</sub> ( $\overline{CS-}\overline{RD}$ )	Chip select setup time with respect to read	50			ns
t <sub>h</sub> ( $\overline{CS-}\overline{RD}$ )	Chip select hold time with respect to read	5			ns
t <sub>w</sub> ( $\overline{ACK}$ )	Acknowledge pulse width	500			ns
t <sub>w</sub> ( $\overline{STB}$ )	Strobe pulse width	350			ns
t <sub>su</sub> ( $\overline{PE-}\overline{STB}$ )	Peripheral setup time with respect to strobe	150			ns
t <sub>h</sub> ( $\overline{PE-}\overline{STB}$ )	Peripheral hold time with respect to strobe	150			ns

**PROGRAMMABLE PERIPHERAL INTERFACE**


**SWITCHING CHARACTERISTICS**

( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$ ,  $\text{load} = 50\text{pF 1 TTL}$ , unless otherwise noted)


Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
$t_{PHL}(\overline{WR}\text{-PE})$ $t_{PLH}(\overline{WR}\text{-PE})$	Propagation time from write to output			500	ns
$t_{PZX}(\overline{RD}\text{-DA})$	Propagation time from read to output			500	ns
$t_{PXZ}(\overline{RD}\text{-DA})$	Propagation time from read to output floating			150	ns
$t_{PZX}(\overline{ACK}\text{-PE})$	Propagation time from acknowledge to output			500	ns
$t_{PXZ}(\overline{ACK}\text{-PE})$	Propagation time from acknowledge to output floating			350	ns
$t_{PHL}(\overline{WR}\text{-}\overline{OBF})$	Propagation time from write to $\overline{OBF}$ flag			350	ns
$t_{PLH}(\overline{ACK}\text{-}\overline{OBF})$	Propagation time from acknowledge to $\overline{OBF}$ flag			500	ns
$t_{PLH}(\overline{STB}\text{-IBF})$	Propagation time from strobe to IBF flag			600	ns
$t_{PHL}(\overline{RD}\text{-IBF})$	Propagation time from read to IBF flag			300	ns

**TIMING DIAGRAMS** REFERENCE LEVEL = 1.5V

**Mode 0 Basic Input**




**Mode 0 Basic Output**




**8**

**PROGRAMMABLE PERIPHERAL INTERFACE**


**Mode 1 Strobed Input**



**Mode 1 Strobed Output**



**Mode 2 Bidirectional**



**CLOCK GENERATOR AND DRIVER FOR CPU M58710S**

**DESCRIPTION**

The M54550P is a clock generator/driver for M58710S or 8080A CPUs. It is controlled by a crystal, selected by the user, to meet a variety of system speed requirements. It is fabricated by using Schottky TTL technology.

**FEATURES**

- Crystal controlled for stable clock frequency generation
- Clock outputs  $\phi_1$ ,  $\phi_2$ , and  $\phi_2$ (TTL level), and an oscillator output are brought out
- Power-up reset for CPU auto-reset
- Status latch signal
- Synchronizing ready signal output
- Interchangeable with Intel's 8224 in terms of pin configuration and electrical characteristics

**APPLICATION**


- Single chip clock generator/driver for M58710S and 8080A CPUs

**FUNCTION**

When an 18MHz crystal is connected between XTAL1 and XTAL2, clock outputs  $\phi_1$ ,  $\phi_2$ , and  $\phi_2$ (TTL level), along with oscillator output, are brought out for a CPU with a basic cycle time of 500ns. At this time,  $\phi_1$  pulse width is 110ns (2X55ns),  $\phi_2$  pulse width is 275ns (5X55ns). When an overtone mode crystal is used, the external LC network is connected to the TANK input to provide additional gain.

If an external RC network is connected to  $\overline{\text{RESIN}}$  at


**PIN CONFIGURATION (TOP VIEW)**



Outline 16P1

system power-up time, a reset signal is generated; and the system is reset automatically. When a signal from a CPU is applied to the SYNC, STSTB is generated. The RDYIN input sends a synchronous "wait request" signal to the internal D-type flip-flop, and a synchronized READY signal is generated.

**BLOCK DIAGRAM**



**CLOCK GENERATOR AND DRIVER FOR CPU M58710S**

**ABSOLUTE MAXIMUM RATINGS** (T<sub>a</sub>=0~75°C, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage		7.0	V
V <sub>CD</sub>	Supply voltage		13.5	V
V <sub>I</sub>	Input voltage		7.0	V
V <sub>O</sub>	Output voltage, all outputs except $\phi_1$ and $\phi_2$		V <sub>CC</sub>	V
P <sub>d</sub>	Power dissipation		800	mW
T <sub>opr</sub>	Operating free-air temperature range		0 ~ 75	°C
T <sub>stg</sub>	Storage temperature range		-55 ~ 125	°C

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub>=0~75°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.75	5.0	5.25	V
V <sub>DD</sub>	Supply voltage	11.4	12	12.6	V
I <sub>OH</sub>	High-level output current, $\phi_1, \phi_2, \text{READY}, \text{RESET}$			-100	μA
I <sub>OH</sub>	High-level output current, all other outputs			-1	mA
I <sub>OL</sub>	Low-level output current, $\phi_1, \phi_2, \text{READY}, \text{RESET}, \text{STSTB}$			2.5	mA
I <sub>OL</sub>	Low-level output current, all other outputs			16	mA
f <sub>r max</sub>	Maximum repetition frequency			27	MHz

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub>=0~75°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage, $\overline{\text{RESIN}}$		2.6			V
V <sub>IH</sub>	High-level input voltage, all other inputs		2.0			V
V <sub>IL</sub>	Low-level input voltage				0.8	V
V <sub>IH</sub> -V <sub>IL</sub>	Input hysteresis voltage, $\overline{\text{RESIN}}$	V <sub>CC</sub> =5.0V, V <sub>DD</sub> =12.0V			0.25	V
V <sub>IC</sub>	Input clamped voltage	V <sub>CC</sub> =4.75V, I <sub>IC</sub> =-5mA			-1.0	V
V <sub>OH</sub>	High-level output voltage, $\phi_1, \phi_2$	V <sub>CC</sub> =4.75V, V <sub>DD</sub> =11.4V, I <sub>OH</sub> =-100μA	9.4			V
V <sub>OH</sub>	High-level output voltage, $\text{READY}, \text{RESET}$	V <sub>CC</sub> =4.75V, V <sub>DD</sub> =11.4V, I <sub>OH</sub> =-100μA	3.6			V
V <sub>OH</sub>	High-level output voltage, other outputs	V <sub>CC</sub> =4.75V, V <sub>DD</sub> =11.4V, I <sub>OH</sub> =-1mA	2.4			V
V <sub>OL</sub>	Low-level output voltage, $\phi_1, \phi_2, \text{READY}, \text{RESET}, \text{STSTB}$	V <sub>CC</sub> =4.75V, V <sub>DD</sub> =11.4V, I <sub>OL</sub> =2.5mA			0.5	V
V <sub>OL</sub>	Low-level output voltage, all other outputs	V <sub>CC</sub> =4.75V, V <sub>DD</sub> =11.4V, I <sub>OL</sub> =16mA			0.5	V
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> =5.25V, V <sub>DD</sub> =12.6V, V <sub>I</sub> =5.25V			10	μA
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =5.25V, V <sub>DD</sub> =12.6V, V <sub>I</sub> =0.5V			-0.25	mA
I <sub>OS</sub>	Short-circuit output current (Note 3)	V <sub>CC</sub> =5.0V, V <sub>DD</sub> =12.0V V <sub>O</sub> =0V, V <sub>IH</sub> =4.5V, V <sub>IL</sub> =0V	-10		-60	mA
I <sub>CC</sub>	Supply current from V <sub>CC</sub>	V <sub>CC</sub> =5.25V, V <sub>DD</sub> =12.6V, V <sub>IH</sub> =4.5V V <sub>IL</sub> =0V			115	mA
I <sub>DD</sub>	Supply current from V <sub>DD</sub>				12	mA

Note 1 : All voltages are with respect to GND terminal. Reference voltage (pin 8) is considered as 0V, and all maximum and minimum values are defined in absolute values.

2 : Current flowing into an IC is positive; out is negative. The maximum and minimum values are defined in absolute values.

3 : All measurements should be done quickly, and two outputs should not be measured at the same time. Outputs  $\phi_1$  and  $\phi_2$  should not be short-circuited to GND.

**CLOCK GENERATOR AND DRIVER FOR CPU M58710S**


**TIMING REQUIREMENTS** (Ta=25°C, VCC=5V, VDD=12V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>SU</sub> (RDYIN)	RDYIN setup time with respect to $\overline{STSTB}$	$\overline{STSTB}$ output terminal CL=15pF	50	$\frac{4t_c}{9}$		ns
t <sub>H</sub> (RDYIN)	RDYIN hold time with respect to $\overline{STSTB}$	RL1=2kΩ RL2=4kΩ	$\frac{4t_c}{9}$			ns


**SWITCHING CHARACTERISTICS** (Ta=25°C, VCC=5V, VDD=12V, unless otherwise noted)

Symbol	Parameter	Test conditions (Note 4)	Limits			Unit
			Min	Typ	Max	
t <sub>w</sub> (φ1)	Clock φ1 pulse width	CL=20~50pF RL1=∞Ω, RL2=∞Ω	$\frac{2t_c}{9} - 20$			ns
t <sub>w</sub> (φ2)	Clock φ2 pulse width		$\frac{5t_c}{9} - 35$			ns
t <sub>d</sub> (φ1L-φ2L)	Delay time from φ1 low-level to φ2 low-level		0			ns
t <sub>d</sub> (φ2L-φ1L)	Delay time from φ2 low-level to φ1 low-level					ns
t <sub>d</sub> (φ1H-φ2L)	Delay time from φ1 high-level to φ2 low-level		$\frac{2t_c}{9} - 5$		$\frac{2t_c}{9} + 25$	ns
t <sub>TLH</sub>	Transition time, low-to-high-level φ1 and φ2	CL=20~50pF			20	ns
t <sub>THL</sub>	Transition time, high-to-low-level φ1 and φ2	RL1=∞Ω, RL2=∞Ω			20	ns
t <sub>d</sub> (φ2-φ2(TTL))	Delay time from φ2 to φ2(TTL)	φ2(TTL) output CL=30pF, RL1=300Ω, RL2=600Ω	-10		20	ns
t <sub>d</sub> (φ2- $\overline{STSTB}$ )	Delay time from φ2 to $\overline{STSTB}$	$\overline{STSTB}$ output	$\frac{6t_c}{9} - 30$		$\frac{6t_c}{9}$	ns
t <sub>w</sub> ( $\overline{STSTB}$ )	$\overline{STSTB}$ pulse width	CL=15pF, RL1=2kΩ, RL2=4kΩ	$\frac{t_c}{9} - 15$			ns
t <sub>d</sub> (READY-φ2)	Delay time from READY to φ2	READY, RESET output	$\frac{4t_c}{9} - 25$			ns
t <sub>d</sub> (RESET-φ2)	Delay time from RESET to φ2	CL=10pF, RL1=2kΩ, RL2=4kΩ				ns

Note 4 : Measurement circuit:




**TIMING DIAGRAM** REFERENCE LEVEL = 1.5V



Note 5 : The wave from is as shown by the dotted line when RESET is low.

**CLOCK GENERATOR AND DRIVER FOR CPU M58710S**

**TYPICAL APPLICATION CIRCUIT**



**SYSTEM CONTROLLER AND BUS DRIVER FOR CPU M58710S**

**DESCRIPTION**

The M54551K is a system controller and bus driver for M58710S or 8080A CPUs. It generates all signals required to directly interface the MELPS 8 series RAMs, ROMs and input/output devices. A bidirectional bus driver, along with system control signals, provides for high system TTL fan-out. It is fabricated using Schottky TTL technology.

**FEATURES**

- Built-in bidirectional bus driver for data bus isolation
- Built-in status signal
- High system TTL fan-out
- User selected single level interrupt vector (RST 7)
- Interchangeable with Intel's 8228 in terms of pin configuration and electrical characteristics

**APPLICATION**


- Data bus driver and status signal generation for M58710S and 8080A CPUs

**FUNCTION**

The bidirectional bus driver provides high system TTL fanout, as well as isolation for an M58710S or 8080A CPU data bus from memory and I/O devices.

Status signals from a CPU are latched in the internal status latch when the status strobe signal STSTB goes low. The gating array generates control signals (memory read MEMR, memory write MEMW, input/output read I/OR, input/output write I/OW, and interrupt acknowledge INTA) by gating the output of the status latch with the control signals DBIN, WR and HLDA from a CPU. The bus enable input BUSEN forces the data bus output buffers and con-

**PIN CONFIGURATION (TOP VIEW)**




Outline 28K1

rol signal buffers to high-impedance state if they are in the high-state.

An RST 7 instruction gated to the bus as an interrupt is acknowledged when the DBIN input is active and a 12V supply in series with a 1kΩ resistor is connected to the acknowledge output INTA.

**BLOCK DIAGRAM**



8

**SYSTEM CONTROLLER AND BUS DRIVER FOR CPU M58710S**

**ABSOLUTE MAXIMUM RATINGS** (Ta = 0 ~ 75°C, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage		7.0	V
V <sub>I</sub>	Input voltage, D <sub>0</sub> ~ D <sub>7</sub> and $\overline{STSTB}$ input		V <sub>CC</sub>	V
V <sub>I</sub>	Input voltage, all other inputs		7.0	V
V <sub>O</sub>	Output voltage		V <sub>CC</sub>	V
P <sub>d</sub>	Power dissipation		1.0	W
T <sub>opr</sub>	Operating free-air temperature		0 ~ 75	°C
T <sub>stg</sub>	Storage temperature		-55 ~ 125	°C

**RECOMMENDED OPERATING CONDITIONS** (Ta = 0 ~ 75°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.75	5.0	5.25	V
I <sub>OH</sub>	High-level output current, D <sub>0</sub> ~ D <sub>7</sub> outputs			-10	μA
I <sub>OH</sub>	High-level output current, all other outputs			-1	mA
I <sub>OL</sub>	Low-level output current, D <sub>0</sub> ~ D <sub>7</sub> outputs			2	mA
I <sub>OL</sub>	Low-level output current, all other outputs			10	mA

**ELECTRICAL CHARACTERISTICS** (Ta = 0 ~ 75°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.0			V
V <sub>IL</sub>	Low-level input voltage				0.8	V
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> = 4.75V, I <sub>IC</sub> = -5mA			-1.0	V
V <sub>OH</sub>	High-level output voltage, D <sub>0</sub> ~ D <sub>7</sub> outputs	V <sub>CC</sub> = 4.75V, V <sub>IH</sub> = 2.0V, V <sub>IL</sub> = 0.8V, I <sub>OH</sub> = -10 μA	3.6			V
	High-level output voltage, all other outputs	V <sub>CC</sub> = 4.75V, V <sub>IH</sub> = 2.0V, V <sub>IL</sub> = 0.8V, I <sub>OH</sub> = -1 mA	2.4			
V <sub>OL</sub>	Low-level output voltage, D <sub>0</sub> ~ D <sub>7</sub> outputs	V <sub>CC</sub> = 4.75V, V <sub>IH</sub> = 2.0V, V <sub>IL</sub> = 0.8V, I <sub>OL</sub> = 2mA			0.5	V
	Low-level output voltage, all other outputs	V <sub>CC</sub> = 4.75V, V <sub>IH</sub> = 2.0V, V <sub>IL</sub> = 0.8V, I <sub>OL</sub> = 10mA			0.5	
I <sub>OZ</sub>	Three-state output current	V <sub>CC</sub> = 5.25V, V <sub>IH</sub> = 2.0V, V <sub>IL</sub> = 0.8V, V <sub>O</sub> = 5.25V			20	μA
	Three-state output current	V <sub>CC</sub> = 5.25V, V <sub>IH</sub> = 2.0V, V <sub>IL</sub> = 0.8V, V <sub>O</sub> = 0.5V			-20	
I <sub>IH</sub>	High-level input current, $\overline{STSTB}$ input	V <sub>CC</sub> = 5.25V, V <sub>IH</sub> = 4.5V, V <sub>IL</sub> = 0V, V <sub>I</sub> = 5.25V			100	μA
	High-level input current, DB <sub>0</sub> ~ DB <sub>7</sub> inputs				20	
	High-level input current, all other inputs				100	
I <sub>IL</sub>	Low-level input current, $\overline{STSTB}$ input	V <sub>CC</sub> = 5.25V, V <sub>IH</sub> = 4.5V, V <sub>IL</sub> = 0V, V <sub>I</sub> = 0.5V			-0.5	mA
	Low-level input current, D <sub>2</sub> , D <sub>6</sub> inputs				-0.75	
	Low-level input current, D <sub>0</sub> , D <sub>1</sub> , D <sub>4</sub> , D <sub>5</sub> , D <sub>7</sub> inputs				-0.25	
	Low-level input current, all other inputs				-0.25	
I <sub>OS</sub>	Short-circuit output current (Note 3)	V <sub>CC</sub> = 5.0V, V <sub>IH</sub> = 4.5V, V <sub>IL</sub> = 0V	-15		-90	mA
I <sub>I(NTA)</sub>	$\overline{INTA}$ terminal current	V <sub>DD</sub> = 12V, R <sub>L</sub> = 1kΩ ± 10%			5	mA
I <sub>CC</sub>	Supply current from V <sub>CC</sub>	V <sub>CC</sub> = 5.25V, V <sub>IH</sub> = 4.5V, V <sub>IL</sub> = 0V			190	mA

Note 1: All voltages are with respect to GND terminal. Reference voltage (pin 14) is considered as 0V, and all maximum and minimum values are defined in absolute values.

2: Current flowing into an IC is positive; out is negative. The maximum and minimum values are defined in absolute values.

3: All measurements should be done quickly, and two outputs should not be measured at the same time.

**TIMING REQUIREMENTS** (Ta = 0 ~ 75°C, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>w</sub> ( $\overline{STSTB}$ )	$\overline{STSTB}$ pulse width		22			ns
t <sub>su</sub> (DA)	D <sub>0</sub> ~ D <sub>7</sub> setup time with respect to $\overline{STSTB}$		8			ns
t <sub>su</sub> (DB)	DB <sub>0</sub> ~ DB <sub>7</sub> setup time with respect to HLDA		10			ns
t <sub>h</sub> (DA)	D <sub>0</sub> ~ D <sub>7</sub> hold time with respect to $\overline{STSTB}$		5			ns
t <sub>h</sub> (DB)	DB <sub>0</sub> ~ DB <sub>7</sub> hold time with respect to HLDA		20			ns

**SYSTEM CONTROLLER AND BUS DRIVER FOR CPU M58710S**


**SWITCHING CHARACTERISTICS** (Ta = 25°C, VCC = 5V, unless otherwise noted)

Symbol	Parameter	Test conditions (Note 4)	Limits			Unit
			Min	Typ	Max	
t <sub>PHL</sub> (STSTB-MEMR)	High-to-low-level output propagation time, from input STSTB to output MEMR, I/OR and INTA	V <sub>IH</sub> = 4.5V, V <sub>IL</sub> = 0V.	20		70	ns
t <sub>PLH</sub> (DBIN-MEMR)	Low-to-high-level output propagation time, from input DBIN to output MEMR, I/OR and INTA	C <sub>L</sub> = 100pF, R <sub>L1</sub> = 500Ω, R <sub>L2</sub> = 1kΩ			40	ns
t <sub>PZL</sub> (DBIN-D) t <sub>PZH</sub> (DBIN-D) t <sub>PHZ</sub> (DBIN-D) t <sub>PLZ</sub> (DBIN-D)	Z-to-low-level, Z-to-high-level, high-to-Z-level and low-to-Z-level output propagation time, from input DBIN to outputs D <sub>0</sub> ~D <sub>7</sub>	C <sub>L</sub> = 25pF, R <sub>L1</sub> = 4kΩ, R <sub>L2</sub> = ∞Ω			55	ns
t <sub>PHL</sub> (DB-D) t <sub>PLH</sub> (DB-D)	High-to-low-level and low-to-high-level output propagation time, from inputs DB <sub>0</sub> ~DB <sub>7</sub> to outputs D <sub>0</sub> ~D <sub>7</sub>				40	ns
t <sub>PHL</sub> (WR-MEMW) t <sub>PLH</sub> (WR-MEMW)	High-to-low-level and low-to-high-level output propagation time, from input WR to outputs MEMW and I/OW		5		55	ns
t <sub>PZL</sub> (STSTB-DB) t <sub>PZH</sub> (STSTB-DB)	Z-to-low-level and Z-to-high-level output propagation time, from input STSTB to outputs DB <sub>0</sub> ~DB <sub>7</sub>				40	ns
t <sub>PHL</sub> (D-DB) t <sub>PLH</sub> (D-DB)	High-to-low-level and low-to-high-level output propagation time, from inputs D <sub>0</sub> ~D <sub>7</sub> to outputs DB <sub>0</sub> ~DB <sub>7</sub>		5		50	ns
t <sub>PZL</sub> (BUSEN-DB) t <sub>PZH</sub> (BUSEN-DB) t <sub>PHZ</sub> (BUSEN-DB) t <sub>PLZ</sub> (BUSEN-DB)	Z-to-low-level, Z-to-high-level, high-to-Z-level and low-to-Z-level output propagation time, from input BUSEN to outputs DB <sub>0</sub> ~DB <sub>7</sub>	C <sub>L</sub> = 100pF, R <sub>L1</sub> = 500Ω, R <sub>L2</sub> = 1kΩ			40	ns
t <sub>PLH</sub> (HLDA-MEMR)	Low-to-high-level output propagation time, from input HLDA to outputs MEMR, I/OR and INTA				35	ns

Note 4 : Measurement circuit:




**TIMING DIAGRAM** REFERENCE LEVEL = 1.5V



**SYSTEM CONTROLLER AND BUS DRIVER FOR CPU M58710S**

TYPICAL APPLICATION CIRCUIT



**8-BIT INPUT / OUTPUT PORT**

**DESCRIPTION**

The M54552P is an input/output port consisting of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to a microprocessor. It is fabricated using bipolar Schottky TTL technology.

**FEATURES**

- Parallel 8-bit data register and buffer
- Service request flip-flop for interrupt generation
- Three-state outputs
- Low input load current:  $I_{IL} = \text{absolute } 250\mu\text{A (max)}$
- High output sink current:  $I_{OL} = 16\text{mA (max)}$
- High-level output voltage for direct interface to a M58710S CPU:  $V_{OH} = 3.65\text{V (min)}$
- Interchangeable with Intel's 8212 in terms of electrical characteristics and pin configuration


**APPLICATION**

- Input/output port for a M58710S CPU
- Latches, gate buffers or multiplexers
- Peripheral and input/output functions for microcomputer systems

**FUNCTION**

Device select 1 ( $\overline{DS}_1$ ) and device select 2 ( $DS_2$ ) are used for chip selection when the mode input MD is low. When  $\overline{DS}_1$  is low and  $DS_2$  is high, the data in the latches is transferred to the data outputs  $DO_1 \sim DO_8$ ; and the service

**PIN CONFIGURATION (TOP VIEW)**




Outline 24P1

request flip-flop SR is set. Also, the strobed input STB is active, the data inputs  $DI_1 \sim DI_8$  are latched in the data latches, and the service request flip-flop SR is reset.

When MD is high, the data in the data latches is transferred to the data outputs. When  $\overline{DS}_1$  is low and  $DS_2$  is high, the data inputs are latched in the data latches. The low-level clear input  $\overline{CLR}$  resets the data latches and sets the service request flip-flop SR, but the state of the output buffers is not changed.

**BLOCK DIAGRAM**



**8-BIT INPUT/OUTPUT PORT**

**ABSOLUTE MAXIMUM RATINGS** (Ta = 0 ~ 75°C, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage		7.0	V
V <sub>I</sub>	Input voltage, $\overline{DS1}$ , MD inputs		V <sub>CC</sub>	V
V <sub>I</sub>	Input voltage, all other inputs except $\overline{DS1}$ , MD		5.5	V
V <sub>O</sub>	Output voltage		V <sub>CC</sub>	V
P <sub>d</sub>	Power dissipation		800	mW
T <sub>opr</sub>	Operating free-air temperature range		0 ~ 75	°C
T <sub>stg</sub>	Storage temperature range		-55 ~ 125	°C

**RECOMMENDED OPERATING CONDITIONS** (Ta = 0 ~ 75°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.75	5.0	5.25	V
I <sub>OH</sub>	High-level output current			-1	mA
I <sub>OL</sub>	Low-level output current			16	mA

**ELECTRICAL CHARACTERISTICS** (Ta = 0 ~ 75°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2			V
V <sub>IL</sub>	Low-level input voltage				0.85	V
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> = 4.75V, I <sub>IC</sub> = -5mA			-1	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 4.75V, V <sub>IH</sub> = 2V, V <sub>IL</sub> = 0.85V, I <sub>OH</sub> = -1mA	3.65			V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 4.75V, V <sub>IH</sub> = 2V, V <sub>IL</sub> = 0.85V, I <sub>OL</sub> = 16mA			0.5	V
I <sub>OZ</sub>	Three-state output current	V <sub>CC</sub> = 5.25V, V <sub>IH</sub> = 2V, V <sub>IL</sub> = 0.85V, V <sub>O</sub> = 5.25V			20	μA
I <sub>OZ</sub>	Three-state output current	V <sub>CC</sub> = 5.25V, V <sub>IH</sub> = 2V, V <sub>IL</sub> = 0.85V, V <sub>O</sub> = 0.5V			-20	μA
I <sub>IH</sub>	High-level input current, STB, $\overline{DS2}$ , $\overline{CLR}$ , D11 ~ D18 inputs	V <sub>CC</sub> = 5.25V, V <sub>I</sub> = 5.25V			10	μA
I <sub>IH</sub>	High-level input current, MD input	V <sub>CC</sub> = 5.25V, V <sub>I</sub> = 5.25V			30	μA
I <sub>IH</sub>	High-level input current, $\overline{DS1}$ input	V <sub>CC</sub> = 5.25V, V <sub>I</sub> = 5.25V			40	μA
I <sub>IL</sub>	Low-level input current, STB, $\overline{DS2}$ , $\overline{CLR}$ , D11 ~ D18 inputs	V <sub>CC</sub> = 5.25V, V <sub>I</sub> = 0.5V			-0.25	mA
I <sub>IL</sub>	Low-level input current, MD input	V <sub>CC</sub> = 5.25V, V <sub>I</sub> = 0.5V			-0.75	mA
I <sub>IL</sub>	Low-level input current, $\overline{DS1}$ input	V <sub>CC</sub> = 5.25V, V <sub>I</sub> = 0.5V			-1	mA
I <sub>OS</sub>	Short-circuit output current (Note 3)	V <sub>CC</sub> = 5.25V	-20		-65	mA
I <sub>CC</sub>	Supply current from V <sub>CC</sub>	V <sub>CC</sub> = 5.25V			130	mA

Note 1: All voltages are with respect to GND terminal. Reference voltage (pin 12) is considered as 0V, and all maximum and minimum values are defined in absolute values.

2: Current flowing into an IC is positive; out is negative. The maximum and minimum values are defined in absolute values.

3: All measurements should be done quickly, and two outputs should not be measured at the same time.

**TIMING REQUIREMENTS** (Ta = 25°C, V<sub>CC</sub> = 5V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>w</sub> ( $\overline{DS2}$ )	Input pulse width, $\overline{DS1}$ , DS2 and STB		30			ns
t <sub>w</sub> ( $\overline{CLR}$ )	Input pulse width $\overline{CLR}$		45			ns
t <sub>su</sub> (DA)	Data setup time with respect to $\overline{DS1}$ , DS2 and STB		15			ns
t <sub>h</sub> (DA)	Data hold time with respect to $\overline{DS1}$ , DS2 and STB		20			ns








# SOFTWARE CODES

## SOFTWARE CODES

Software products for Mitsubishi's MELPS microprocessors are designated by the following alphanumeric codes.


### 1. PROGRAMS

Example: G A 1 AS 0101



### 2. MANUALS AND SUPPORT MATERIALS

Example: G A M - SR 00 - 01 A <5 2 B 0>



**MITSUBISHI LSIs**  
**AVAILABLE MATERIALS**

**AVAILABLE MATERIALS**

Program	Program code number	Normal shipping media	Source language	Page
---------	---------------------	-----------------------	-----------------	------

**HOST COMPUTER PROGRAMS**

MELPS 8 PL/1 $\mu$ cross compiler on MELCOM 7000 (B-version)	GAITL 0400	Magnetic tape	FORTRAN IV	9-7
MELPS 8 cross assembler on MELCOM 70 (A-version)	GAIAS 0100	Magnetic tape	FORTRAN IV (parts in assembler)	9-11
MELPS 8 simulator on MELCOM 70 (B-version)	GAISM0100	Magnetic tape	FORTRAN IV (parts in assembler)	9-17

Manual	Manual number	Number of pages	Page
--------	---------------	-----------------	------

**PL/1 $\mu$  CROSS COMPILER MANUALS**

MELPS 8 PL/1 $\mu$ Compiler Summary (B-version)	GAM-SR00-07A	70	9-7
MELPS 8 PL/1 $\mu$ Compiler Language Manual (B-version)	GAM-SR00-08A	30	9-7
MELPS 8 PL/1 $\mu$ Cross Compiler Operating Manual (B-version)	GAM-SR00-09A	51	9-7

**CROSS ASSEMBLER MANUALS**

MELPS 8 Assembly Language Manual (A-version)	GAM-SR00-01A	83	9-11
MELPS 8 Cross Assembler Operating Manual (A-version)	GAM-SR00-02A	35	9-11

**SIMULATOR MANUALS**

MELPS 8 Simulator Operating Manual (B-version)	GAM-SR00-03A	35	9-17
--	--------------	----	------

**HARDWARE MANUALS**

MELPS 8 Hardware Manual	GAM-HR00-01A	36	—
-------------------------	--------------	----	---

# GENERAL DESCRIPTION

## GENERAL DESCRIPTION

MELPS 8 software is the name used to designate a software series provided by Mitsubishi for developing application programs or operating systems for equipment in which a MELPS 8 CPU is used.

MELPS 8 software is divided into two parts. The first is software used as a tool to develop application programs,

and the second is software used as a part of application programs for MELPS 8 CPUs. MELPS 8 software can also be divided into two classifications: the first, 'host programs', which are developed to run on a host computer; and the second, 'target programs', which are developed to run on a MELPS 8 microcomputer.

## SOFTWARE CONFIGURATION

	Language processor	Program debug	Mask ROM automatic generator	Execution computer
Host programs	<p>PL/μ Cross compiler</p> <p>Compiles a source program written in PL/μ language and produces as output an object program in machine language. The complete Intel PL/M language is a subset of PL/μ, therefore, any program written in PL/M can be compiled using a PL/μ compiler. Additional functions have been included in PL/μ that make it easy to use.</p>	<p>Simulator</p> <p>Executes and checks a user's program on the pseudo CPU in a host computer. This allows more efficient program debugging and provides more extensive checking than can be accomplished by hardware.</p> <p>FEATURES:</p> <ul style="list-style-type: none"> <li>• Provides traces and other debugging aids</li> <li>• Provides simulated I/O operations</li> <li>• Provides simulated interrupt operations</li> <li>• Simplifies program modifications</li> <li>• Provides flexibility for symbolic addresses</li> <li>• Provides data for evaluation of execution time</li> <li>• Batch or conversational processing can be used</li> </ul>	<p>Mask read-only memories can be automatically programmed to a customer's specifications.</p> <p>M58730-XXXX 1024-word by 8-bit mask ROM</p> <p>M58731-XXXX 2048-word by 8-bit mask ROM</p> <p>M58609-XXS keyboard encoder</p> <p>M58620-XXXX keyboard encoder</p> <p>The following are automatically generated by a host computer for customized ROMs from data prepared by the customer.</p> <ol style="list-style-type: none"> <li>1. The plotter instructions for automatic mask production</li> <li>2. A check list for verifying that the customer's specifications have been met</li> <li>3. A test program to assure that the production ROMs meet specifications</li> </ol>	<ul style="list-style-type: none"> <li>• MELCOM 7000 large computer</li> <li>• MELCOM 70 minicomputer</li> </ul> <p>It is easy to convert these programs for use on other host computers because they are written in FORTRAN IV and can easily be made transportable.</p>
	<p>Cross assembler</p> <p>Translates a symbolic source program written in assembly language and produces as output an object program in machine language. Parts of a program can be translated and tested, after which they can be combined and linked because the individual outputs are relocatable. This makes it easy to develop modules and then combine them to form a complete program.</p>			
Target programs	<p>Assembler</p> <p>Translates a source program written in assembly language to an object program written in machine language for execution on the microcomputer.</p> <p>Paper tape is used as the source program input medium.</p> <p>The assembled object program is in MELPS 8 binary object format and is punched out on paper tape.</p> <p>Functions and language specifications of the assembler are included in the specifications of the cross assembler.</p>	<p>Basic operating monitor</p> <p>This is a basic operating monitor program to control execution of a program as well as to facilitate debugging a program. This program has a structure which makes it easy to expand or reduce the functions. The monitor can be used for a MELPS 8 CPU with any memory arrangement or organization.</p> <p>FUNCTIONS</p> <ul style="list-style-type: none"> <li>• Program execution control</li> <li>• Program debugging</li> <li>• Input/output control</li> <li>• Program loading</li> <li>• Memory readout</li> </ul>	<p>General subroutine integer arithmetic operation</p> <p>The M58730-00IS Mask ROM provides arithmetic operations for binary or decimal (16 bits or 32 bits) numbers as well as logical operations.</p>	<ul style="list-style-type: none"> <li>• MICROCOMPUTER</li> </ul> <p>Microcomputer: MELPS 8 CPUs or other CPUs encompassing the specifications of MELPS 8 CPUs.</p> <p>Memory allocation is free because the programs are relocatable.</p>
			<p>Utility (loader, punch, print)</p> <p>Data can be represented in Three basic forms:</p> <ol style="list-style-type: none"> <li>1. MELPS 8 binary</li> <li>2. Hexadecimal</li> <li>3. BNPF</li> </ol>	
			<p>Input/output control</p> <p>Input/output macroinstructions are used to make it easy for users to develop I/O control sections of their application programs.</p>	

# DEVELOPMENT OF APPLICATION PROGRAMS

## DEVELOPMENT OF APPLICATION PROGRAMS

The user can develop his application programs in any of three ways.


1. On a host computer: the MELPS 8 cross compiler or cross assembler is used for object program generation, and the simulator is used for program debugging.
2. On a microcomputer: the MELPS 8 assembler is used for object program generation, and the microcomputer is used for execution and implementation of programs.
3. On a combination of host computer and microcomputer: object programs are produced by the MELPS 8 cross compiler and/or the MELPS 8 cross assembler on a host computer. The object programs are debugged and implemented on a MELPS 8 microcomputer under control of the basic operating monitor.

The user can develop MELPS 8 programs using general-purpose subroutines for functions such as arithmetic

operations, input/output control and logical operations.

Full utilization of these subroutines can facilitate program development, debugging and implementation. The final media of a developed program can be any of the following:

1. Paper tape: there are four basic forms of object programs on paper tape—MELPS 8 binary, simple (IPL) binary, hexadecimal and BNPF. Object programs on paper tape are stored in RAMs and are loaded by the appropriate loader.
2. PROM: the developed program is programmed in a PROM using the PROM writer; then this PROM is installed in the appropriate PROM socket of the microcomputer.
3. Mask ROM: Mitsubishi Electric is ready to produce a mask ROM to a user's specifications. The object program can be in MELPS 8 binary, hexadecimal or BNPF form.





**DESCRIPTION**

Mitsubishi supplies this cross compiler on magnetic tape to users of MELPS 8 CPUs. The cross compiler is written in FORTRAN IV for execution on the MELCOM 7000 and can be easily run on other host computers with a FORTRAN IV compiler.

The PL/1 $\mu$  language gives MELPS 8 microcomputer users the same advantages that users of mini and large computer systems have with the high level programming languages that are currently available. It has the same language structure as PL/1 and has been designed to take advantage of the system architecture of the microprocessor. System designers can use PL/1 $\mu$  to quickly and easily implement new applications. In addition, programs written in PL/1 $\mu$  are self-documenting so they can be easily changed and maintained. PL/1 $\mu$  is recognized as one of the best suited languages for programming microcomputer applications because the user retains the control and efficiency of an assembly language.

- Assignment of programs to ROM or RAM regions
- Generates a relocatable object program
- Linking function
- Easily understood error messages
- Flexibility in input/output media
- Execution computer: MELCOM 7000 (BPM/UTS monitor)
- Implementation computer: MELPS 8 microcomputer
- Implementation language: FORTRAN IV

PL/1 $\mu$  has a preprocessor that allows user to modify programs under development at compile-time through the use of conditional compile, exchange, exclude and include functions. A program is divided into fixed and variable segments, and these segments are automatically assigned to the appropriate memory (RAM or ROM) during compiling. The link editor can link up to 20 object programs (files).


**FEATURES OF THE PL/1 $\mu$  CROSS COMPILER**

- Conditional compile with preprocessor
- Inline assembly
- Source program editing at compile-time

**FEATURES OF THE PL/1 $\mu$  LANGUAGE**

- Bit operations
- Three-level structure
- One-dimensional arrays
- Allocation of variables to specified absolute addresses
- Multi-entry function
- Interrupt function

**Fig. 1 PL/1 $\mu$  cross compiler processing system**



**ORDERING INFORMATION**

**Programs**

Program name	Ordering number	Program and software manuals included	
MELPS 8 PL/1 $\mu$ cross compiler	GAIL0400	Source Program	
		MELPS 8 PL/1 $\mu$ Compiler Summary Manual (B-version)	GAM-SR00-07A
		MELPS 8 PL/1 $\mu$ Compiler Language Manual (B-version)	GAM-SR00-08A
		MELPS 8 PL/1 $\mu$ Cross Compiler Operating Manual (B-version)	GAM-SR00-09A
		MELPS 8 MELCOM 7000 PL/1 $\mu$ Cross Compiler Operating Manual	GAM-SR00-10A

**Reference Manuals for Separate Ordering**

Manual name	Manual number
MELPS 8 PL/1 $\mu$ Compiler Summary Manual (B-version)	GAM-SR00-07A
MELPS 8 PL/1 $\mu$ Compiler Language Manual (B-version)	GAM-SR00-08A
MELPS 8 PL/1 $\mu$ Cross Compiler Operating Manual (B-version)	GAM-SR00-09A
MELPS 8 , Assembly Language Manual (A-version)	GAM-SR00-01A
MELPS 8 Cross Assembler Operating Manual (A-version)	GAM-SR00-02A
MELPS 8 Simulator Operating Manual (B-version)	GAM-SR00-03A
MELPS 8 Hardware Manual	GAM-HR00-01A


**ASSOCIATED FUNCTION**

Users of PL/I $\mu$  will find it flexible and easy to use because of its many special features such as the preprocessor, the link editor and the memory manager.

The preprocessor has 10 statements that can be used at compile-time to edit a PL/I $\mu$  source program. These can generate, exchange or delete program text, as well as modify definitions, references and macroinstructions.

The link editor is able to link up to 20 object programs that have been generated by MELPS 8 software. The memory manager divides PL/I $\mu$  programs into fixed and variable segments and assigns the segments to the appropriate memory. A fixed segment is assigned to a non-write area (ROM) while a variable segment is assigned to a write area (RAM) during compiling; at the same time, the starting address of each segment is recorded for linking (see Fig. 2).

**Fig. 2 Linking of two programs**



**PL/I $\mu$  LANGUAGE**

The PL/I $\mu$  language is a subset of the popular PL/I language with the addition of special functions to take advantage of the microprocessor's architecture. The main features of the PL/I $\mu$  language are as follows:

**Easy to Read and Write**

The statements are written in free-format and are independent of columns and lines. The statements are formatted in natural language. It is easy to express, read and understand the programs. Programs written in PL/I $\mu$  are self-documenting.

**Block-Structured Language**

Programs written in PL/I $\mu$  consist of one or more blocks which are called procedures. A procedure (block) can be thought of as a subroutine. The block structure of PL/I $\mu$  simplifies modular programming. Each procedure can be conceptually simple and, therefore, easy to formulate and debug.

**BASIC LANGUAGE SPECIFICATIONS**

**1. Statements**

The basic unit of the PL/I $\mu$  language is called a statement. A procedure (block) is composed of one or more statements, and a program is composed of one or more

procedures. The statements are categorized as follows:

- Statements — Procedure definition : PROCEDURE statement
- Declaration : DECLARATIVE statement
- Condition : IF statement
- Non-condition : Assignment statement, DO group, and others

The last character of a statement must be a semicolon ';'. A statement may have a label (identifier) which is the name of the statement.

Example **EXAMPLE : X = Y + Z ;**

**2. Identifiers**

PL/I $\mu$  identifiers are used to name variables, procedures, macroinstructions and statements. An identifier may be up to 31 characters in length, and the first character must be an @, ? or alphabetic (A~Z) character. The remaining 30 characters may be alphanumeric (A~Z, 0~9), @ or ?.

Reserved words may not be used as identifiers in the PL/I $\mu$  language.



# MELPS 8 PL/I $\mu$ CROSS COMPILER

## LANGUAGE SPECIFICATIONS

Item	Specification																																																
Character set	55-character set Alphabetic: <b>A~Z</b> , Currency unit ( <b>\$</b> ), Numeric: <b>0~9</b> Special: <b>= + - * / , . : ; &lt; &gt; % ' ( ) @ ?</b> (blank)																																																
Comments	<b>/ * * /</b>																																																
Identifiers	31 or less alphanumeric characters																																																
Reserved words	<table style="width: 100%; border: none;"> <tr> <td style="width: 25%;"><b>ADDRESS</b></td> <td style="width: 25%;"><b>DO</b></td> <td style="width: 25%;"><b>INITIAL</b></td> <td style="width: 25%;"><b>PLUS</b></td> </tr> <tr> <td><b>ALIGNED</b></td> <td><b>ELSE</b></td> <td><b>INTERNAL</b></td> <td><b>PROCEDURE</b></td> </tr> <tr> <td><b>AND</b></td> <td><b>ENABLE</b></td> <td><b>INTERRUPT</b></td> <td><b>RELOCATE</b></td> </tr> <tr> <td><b>BASED</b></td> <td><b>END</b></td> <td><b>LABEL</b></td> <td><b>RETURN</b></td> </tr> <tr> <td><b>BINARY</b></td> <td><b>ENTRY</b></td> <td><b>LITERALLY</b></td> <td><b>THEN</b></td> </tr> <tr> <td><b>BY</b></td> <td><b>EOF</b></td> <td><b>MAIN</b></td> <td><b>TO</b></td> </tr> <tr> <td><b>BYTE</b></td> <td><b>EXTERNAL</b></td> <td><b>MINUS</b></td> <td><b>UNALIGNED</b></td> </tr> <tr> <td><b>CALL</b></td> <td><b>GENERATE</b></td> <td><b>MOD</b></td> <td><b>WHILE</b></td> </tr> <tr> <td><b>CASE</b></td> <td><b>GO</b></td> <td><b>NOT</b></td> <td><b>XOR</b></td> </tr> <tr> <td><b>DATA</b></td> <td><b>GOTO</b></td> <td><b>ON</b></td> <td></td> </tr> <tr> <td><b>DECLARE</b></td> <td><b>HALT</b></td> <td><b>OPTIONS</b></td> <td></td> </tr> <tr> <td><b>DISABLE</b></td> <td><b>IF</b></td> <td><b>OR</b></td> <td></td> </tr> </table>	<b>ADDRESS</b>	<b>DO</b>	<b>INITIAL</b>	<b>PLUS</b>	<b>ALIGNED</b>	<b>ELSE</b>	<b>INTERNAL</b>	<b>PROCEDURE</b>	<b>AND</b>	<b>ENABLE</b>	<b>INTERRUPT</b>	<b>RELOCATE</b>	<b>BASED</b>	<b>END</b>	<b>LABEL</b>	<b>RETURN</b>	<b>BINARY</b>	<b>ENTRY</b>	<b>LITERALLY</b>	<b>THEN</b>	<b>BY</b>	<b>EOF</b>	<b>MAIN</b>	<b>TO</b>	<b>BYTE</b>	<b>EXTERNAL</b>	<b>MINUS</b>	<b>UNALIGNED</b>	<b>CALL</b>	<b>GENERATE</b>	<b>MOD</b>	<b>WHILE</b>	<b>CASE</b>	<b>GO</b>	<b>NOT</b>	<b>XOR</b>	<b>DATA</b>	<b>GOTO</b>	<b>ON</b>		<b>DECLARE</b>	<b>HALT</b>	<b>OPTIONS</b>		<b>DISABLE</b>	<b>IF</b>	<b>OR</b>	
<b>ADDRESS</b>	<b>DO</b>	<b>INITIAL</b>	<b>PLUS</b>																																														
<b>ALIGNED</b>	<b>ELSE</b>	<b>INTERNAL</b>	<b>PROCEDURE</b>																																														
<b>AND</b>	<b>ENABLE</b>	<b>INTERRUPT</b>	<b>RELOCATE</b>																																														
<b>BASED</b>	<b>END</b>	<b>LABEL</b>	<b>RETURN</b>																																														
<b>BINARY</b>	<b>ENTRY</b>	<b>LITERALLY</b>	<b>THEN</b>																																														
<b>BY</b>	<b>EOF</b>	<b>MAIN</b>	<b>TO</b>																																														
<b>BYTE</b>	<b>EXTERNAL</b>	<b>MINUS</b>	<b>UNALIGNED</b>																																														
<b>CALL</b>	<b>GENERATE</b>	<b>MOD</b>	<b>WHILE</b>																																														
<b>CASE</b>	<b>GO</b>	<b>NOT</b>	<b>XOR</b>																																														
<b>DATA</b>	<b>GOTO</b>	<b>ON</b>																																															
<b>DECLARE</b>	<b>HALT</b>	<b>OPTIONS</b>																																															
<b>DISABLE</b>	<b>IF</b>	<b>OR</b>																																															
Constant types	Binary, octal, decimal, hexadecimal character string																																																
Variable declaration option	<b>BINARY(n) 1 ≤ n ≤ 15, BIT(m) 1 ≤ m ≤ 16</b> <b>LABEL INITIAL BASED DATA BYTE ADDRESS</b> <b>EXTERNAL INTERNAL ALIGNED UNALIGNED</b>																																																
Operators	<b>* / MOD + - PLUS MINUS</b> <b>&lt; &lt;= &lt;&gt; = &gt;= &gt;</b> <b>NOT AND OR XOR</b>																																																
Arrays	One-dimensional, 1~ 255 elements																																																
Structures	Three-level, array structure																																																
Expressions	Arithmetical expression, logical expression, structured expression																																																
Statements	Insert statement, <b>CALL</b> statement, <b>DECLARE</b> statement, <b>DISABLE</b> statement, <b>DO</b> group, <b>ENABLE</b> statement, <b>ENTRY</b> statement, <b>GENERATE</b> statement, <b>GOTO</b> statement, <b>HALT</b> statement, <b>IF</b> statement, <b>NULL</b> statement, <b>ON</b> statement, <b>PROCEDURE</b> statement, <b>RELOCATE</b> statement, <b>RETURN</b> statement																																																
DO group	<b>DO WHILE</b> , repeat <b>DO</b> , <b>DO CASE</b>																																																
Library functions	<table style="width: 100%; border: none;"> <tr> <td style="width: 25%;"><b>CARRY</b></td> <td style="width: 25%;"><b>LENGTH</b></td> <td style="width: 25%;"><b>ROL</b></td> <td style="width: 25%;"><b>TIME</b></td> </tr> <tr> <td><b>DEC</b></td> <td><b>LOW</b></td> <td><b>ROR</b></td> <td><b>ZERO</b></td> </tr> <tr> <td><b>HIGH</b></td> <td><b>MEMORY</b></td> <td><b>SHL</b></td> <td></td> </tr> <tr> <td><b>INPUT</b></td> <td><b>OUTPUT</b></td> <td><b>SHR</b></td> <td></td> </tr> <tr> <td><b>LAST</b></td> <td><b>PARITY</b></td> <td><b>SIGN</b></td> <td></td> </tr> </table>	<b>CARRY</b>	<b>LENGTH</b>	<b>ROL</b>	<b>TIME</b>	<b>DEC</b>	<b>LOW</b>	<b>ROR</b>	<b>ZERO</b>	<b>HIGH</b>	<b>MEMORY</b>	<b>SHL</b>		<b>INPUT</b>	<b>OUTPUT</b>	<b>SHR</b>		<b>LAST</b>	<b>PARITY</b>	<b>SIGN</b>																													
<b>CARRY</b>	<b>LENGTH</b>	<b>ROL</b>	<b>TIME</b>																																														
<b>DEC</b>	<b>LOW</b>	<b>ROR</b>	<b>ZERO</b>																																														
<b>HIGH</b>	<b>MEMORY</b>	<b>SHL</b>																																															
<b>INPUT</b>	<b>OUTPUT</b>	<b>SHR</b>																																															
<b>LAST</b>	<b>PARITY</b>	<b>SIGN</b>																																															
Preprocessor statements	<b>%</b> insert statement, <b>%ACTIVATE</b> statement, <b>%DEACTIVATE</b> statement, <b>%END</b> statement, <b>%EXCLUDE</b> statement, <b>%GOTO</b> statement, <b>%IF</b> statement, <b>%INCLUDE</b> statement, <b>%MACRO</b> statement, <b>%NULL</b> statement																																																

# MELPS 8 CROSS ASSEMBLER

## DESCRIPTION

This cross assembler is used to convert source programs in assembly language to object programs in MELPS 8 format (8-bit binary format) on a host computer. The assembly language consists of mnemonic instructions (each mnemonic instruction corresponds to a machine language instruction), pseudo instructions and macroinstructions. It is obvious that the assembly language makes programming and modification of programs easy. The pseudo instructions and control commands in this cross assembler give the user flexibility and improve programming efficiency.

- Implementation language: FORTRAN IV (parts are written in assembly language)

## FEATURES OF THE ASSEMBLY LANGUAGE

- 13 pseudo instructions
- Algebraic expressions
- Character constants and strings
- Octal, decimal and hexadecimal numbers
- The mnemonic codes of the machine instructions are the same as Intel's.


## FEATURES OF THE CROSS ASSEMBLER

- Generates a relocatable object program
- Linking function
- Multi-assembly
- Conditional assembly
- Flexibility in input/output media
- Output of symbolic table of the object program
- Execution computer: MELCOM 70 (memory capacity more than 24K words, monitor BDOS)

## INPUT/OUTPUT MEDIA

- Source input : Punched card, paper tape, magnetic tape and magnetic disk
- Object input : Magnetic disk
- Control command input : Punched card
- Object output : Paper tape, magnetic tape and magnetic disk

## CROSS ASSEMBLER PROCESSING SYSTEM



## ORDERING INFORMATION

### Programs

Program name	Ordering number	Program and software manuals included	
MELPS 8 cross assembler	GA1AS0100	Source Program	
		MELPS 8 Assembly Language Manual (A-version)	GAM-SR00-01A
		MELPS 8 Cross Assembler Operating Manual (A-version)	GAM-SR00-02A
		MELPS 8 Cross Assembler & Simulator Operating Manual (on MELCOM 70)	GAM-SR00-04A

### Reference Manuals for Separate Ordering

Manual name	Manual number
MELPS 8 Assembly Language Manual (A-version)	GAM-SR00-01A
MELPS 8 Cross Assembler Operating Manual (A-version)	GAM-SR00-02A
MELPS 8 Simulator Operating Manual (B-version)	GAM-SR00-03A
MELPS 8 Hardware Manual	GAM-HR00-01A

# MELPS 8 CROSS ASSEMBLER

## FUNCTION

The control commands and pseudo instructions in this cross assembler give the user flexibility and improve the efficiency of programming. The cross assembler allows linking, multi-assembly and conditional assembly.

The control commands are shown in Table 1, and the features and their limitations are shown in Table 2.

**Table 1 List of control commands**


Classification		Control command name	Mnemonic
Assembler control		Execution start	<b>RUN</b>
		End	<b>END</b>
Execution control	Assembly control command	Input/output assignment	<b>ASMB8</b>
		Block assignment	<b>BLOCK</b>
		File assignment	<b>DISK</b>
	Link control command		<b>BDISK</b>
		Link assignment	<b>LINKG</b>
		Link location assignment	<b>LKLOC</b>

**Table 2 Cross assembler features and their limitations**

Features	Limitations
Relocatable object programs	
Link editor	Maximum 20 programs on the disk
Program segmented to non-write area (ROM) and write area (RAM)	
Multi-assembly	Maximum 9999 programs
Conditional assembly	Maximum 20 blocks
Flexibility in I/O media selection	Card, disk, paper tape, magnetic tape


## Multi-Assembly

Many programs can be batch-assembled in one run.




## Conditional Assembly

Only the designated blocks of a source program are assembled.



## Linking of ROM/RAM regions

ROM and RAM regions are linked separately.




## CROSS ASSEMBLER OBJECT PROGRAM

The cross assembler object program is composed of many object modules, and each module is composed of a name, a symbolic part and a text part. A final part ends each object program.

The symbolic part contains the symbolic name corresponding to symbols. It is possible to program using symbolic names because each module contains a symbolic part.

The object is composed of an 8-bit binary code, and one byte of the instruction code is expressed with one character (8 bits).

**Fig.1 Structure of object modules within an object program**



### ASSEMBLY LANGUAGE FUNCTIONS

The assembly language consists of mnemonic instructions (each corresponding to a machine language instruction), pseudo instructions and macroinstructions.

Pseudo instructions are executed by the cross assembler when a source program is being assembled, and they modify the object program. Macroinstructions are converted to small segments of machine instructions that are then inserted in the object program. These inserted segments execute the functions of the macroinstruction.

Algebraic expressions, alphanumeric constants, character strings, octal numbers, decimal numbers, hexadecimal numbers and symbols may be used as an operand in instructions.

#### 1. Machine Instructions:

There are 78 basic machine instructions. These are converted to their corresponding machine language instructions and then inserted in the object program.

A summary of the machine instructions is given in Table 3.

**Table 3 Summary of machine instructions**

Classification	Instruction functions
Data transfer instructions	Direct data set Between registers Between memory and registers
Addition, subtraction, logical operations and compare instructions	Addition, subtraction, comparing and logical operations using the accumulator together with registers, memory or carry flag
Increment and decrement instructions	Registers, register pairs and memory incremented or decremented
Circulate and shift instructions	Circulate or shift the accumulator's contents
Accumulator adjust instructions	Complement, decimal adjust
Carry instructions	Complement, set
Jump instructions	Unconditional jump Conditional jump
Subroutine call instructions	Unconditional subroutine call Conditional subroutine call
Return instructions	Unconditional return Conditional return
Input/output control instructions	Input and output control
Interrupt control instructions	Enable interrupts Disable interrupts
Stack operation instructions	Saves the contents of registers Restores the contents of registers
Others	CPU halt No operation

#### 2. Pseudo Instructions

Pseudo instructions control the execution of the cross assembler while source programs are being assembled. They are not assembled as instructions in the object programs. As shown in Table 4, there are 13 pseudo instructions.


**Table 4 List of pseudo instructions**

Classification	Instruction mnemonic symbols	Names of instructions
Assembler control instructions	<b>NAM</b>	Program name declaration
	<b>ORG</b>	Program counter setting
	<b>ROM</b>	ROM region declaration
	<b>RAM</b>	RAM region declaration
	<b>BLK</b>	Block declaration
	<b>END</b>	End declaration
Link symbol assignment instructions	<b>ENT</b>	Entry name declaration
	<b>EXT</b>	External reference symbol declaration
Memory contents Definition instructions	<b>EQU</b>	Value symbol setting
	<b>DEF*</b>	Data setting
	<b>DADR*</b>	Address setting
Storage allocation instructions	<b>BSS**</b>	Storage allocation
List control instructions	<b>EJE</b>	Page eject declaration

\*DEF and DADR pseudo instructions set the data or the address in the memory location where the instruction is. See Fig. 2.

\*\*BSS pseudo instruction sets the program counter to the value of the operand.

**Fig. 2 Example of DEF and DADR pseudo instructions**




#### 3. Macroinstructions

Macroinstructions are converted to object program segments in machine language that executes the macroinstruction functions. The following two macroinstructions are included in this cross assembler.

**Table 5 Macroinstructions**

Instructions	Name	Corresponding statement
<b>GET i, j</b>	Data input instruction	<b>IN n</b>
<b>PUT i, j</b>	Data output instruction	<b>OUT n</b>



# MITSUBISHI LSIs

## MELPS 8 CROSS ASSEMBLER

### MACHINE INSTRUCTIONS

Item Instr. class.	Mnemonic	Instruction code				16bit notan	No. of States	No. of bytes	No. of cycles	Functions	Flags		Address bus		Data bus		
		D7 D6	D5 D4	D3	D2 D1 D0						S	Z P	CY2	Contents	Mach. cycle	Contents	I/O
Data transfer	MOV r1, r2	01	DD	SS	SS		5	1	1	(r1) ← (r2)	X	X	X	X			
	MOV M, r	01	11	00	SSS		7	1	2	(M) ← (r) Where, M = (H) (L)	X	X	X	X	M	M4	
	MOV r, M	01	DD	11	0		7	1	2	(r) ← (M) Where, M = (H) (L)	X	X	X	X	M	M4	
	MVI r, n	00	DD	DD	110		7	2	2	(r) ← n	X	X	X	X			
	MVI M, n	00	1	0	110	3 6	10	2	3	(M) ← n Where, M = (H) (L)	X	X	X	X	M	M5	
	LXI B, m	00	0	0	01	0 1	10	3	3	(C) ← <B2> (B) ← <B3> Where, m = <B3> <B2>	X	X	X	X			
	LXI D, m	00	0	1	0	0 0 1	1 1	10	3	(E) ← <B2> (D) ← <B3> Where, m = <B3> <B2>	X	X	X	X			
	LXI H, m	00	1	0	0	0 0 1	2 1	10	3	(L) ← <B2> (H) ← <B3> Where, m = <B3> <B2>	X	X	X	X			
	LXI SP, m	00	1	1	0	0 0 1	3 1	10	3	(SP) ← m	X	X	X	X			
	SPHL	11	1	1	0	0 0 1	F 9	5	1	(SP) ← (H) (L)	X	X	X	X			
	STAX B	00	0	0	0	1 0	0 2	7	1	2	((B) (C)) ← (A) ((D) (E)) ← (A)	X	X	X	X	(B) (C) (D) (E)	M4 M4
	STAX D	00	0	1	0	1 0	1 2	7	1	2	((B) (C)) ← (A) ((D) (E)) ← (A)	X	X	X	X	(B) (C) (D) (E)	M4 M4
	LDAX B	00	0	0	1	0 1 0	0 A	7	1	2	(A) ← ((B) (C))	X	X	X	X	(B) (C)	M4
	LDAX D	00	0	1	0	1 0 1	1 A	7	1	2	(A) ← ((D) (E))	X	X	X	X	(D) (E)	M4
	STA m	00	1	1	0	0 1 0	3 2	13	3	4	(m) ← (A)	X	X	X	X	m	M4
LDA m	00	1	1	1	0 1 0	3 A	13	3	4	(A) ← (m)	X	X	X	X	m	M4	
SHLD m	00	1	0	0	0 1 0	2 2	16	3	5	(m) ← (L) (m+1) ← (H)	X	X	X	X	m m+1	M4 M5	
LHLD m	00	1	0	1	0 1 0	2 A	16	3	5	(L) ← (m) (H) ← (m+1)	X	X	X	X	m+1	M4 M5	
XCHG	11	1	0	1	0 1 1	E B	4	1	1	(H) (L) ↔ (D) (E)	X	X	X	X			
XTHL	11	1	0	0	0 1 1	E 3	18	1	1	(H) (L) ↔ ((SP)+1) ( (SP))	X	X	X	X	(SP) (SP)+1	M2 M3	
Arithmetic, logical, compare	ADD r	10	0	0	0 SSS		4	1	1	(A) ← (A) + (r)	0	0	0	0			
	ADD M	10	0	0	1 1 0	8 6	7	1	2	(A) ← (A) + (M) Where, M = (H) (L)	0	0	0	0	M	M4	
	ADI n	11	0	0	0 1 1 0	C 6	7	2	2	(A) ← (A) + n	0	0	0	0			
	ADC r	10	0	0	1 SSS		4	1	1	(A) ← (A) + (r) + (CY2)	0	0	0	0			
	ADC M	10	0	0	1 1 0	8 E	7	1	2	(A) ← (A) + (M) + (CY2) Where, M = (H) (L)	0	0	0	0	M	M4	
	ACI n	11	0	0	1 1 1 0	C E	7	2	2	(A) ← (A) + n + (CY2)	0	0	0	0			
	DAD B	00	0	0	1 0 0 1	0 9	10	1	3	(H) (L) ← (H) (L) + (B) (C)	X	X	X	X			
	DAD D	00	0	1	0 0 1 1	1 9	10	1	3	(H) (L) ← (H) (L) + (D) (E)	X	X	X	X			
	DAD H	00	1	0	0 0 1 1	2 9	10	1	3	(H) (L) ← (H) (L) + (H) (L)	X	X	X	X			
	DAD SP	00	1	1	0 0 1 1	3 9	10	1	3	(H) (L) ← (H) (L) + (SP)	X	X	X	X			
	SUB r	10	0	1	0 SSS		4	1	1	(A) ← (A) - (r)	0	0	0	0			
	SUB M	10	0	1	0 1 1 0	9 6	7	1	2	(A) ← (A) - (M) Where, M = (H) (L)	0	0	0	0	M	M4	
	SUI n	11	0	1	0 1 1 0	D 6	7	2	2	(A) ← (A) - n	0	0	0	0			
	SBB r	10	0	1	1 SSS		4	1	1	(A) ← (A) - (r) - (CY2)	0	0	0	0			
	SBB M	10	0	1	1 1 1 0	9 E	7	1	2	(A) ← (A) - (M) - (CY2) Where, M = (H) (L)	0	0	0	0	M	M4	
SBI n	11	0	1	1 1 1 0	D E	7	2	2	(A) ← (A) - n - (CY2)	0	0	0	0				
ANA r	10	1	0	0 SSS		4	1	1	(A) ← (A) ∧ (r)	0	0	0	0				
ANA M	10	1	0	0 1 1 0	A 6	7	1	2	(A) ← (A) ∧ (M) Where, M = (H) (L)	0	0	0	0	M	M4		
ANI n	11	1	0	0 1 1 0	E 6	7	2	2	(A) ← (A) ∧ n	0	0	0	0				
XRA r	10	1	0	1 SSS		4	1	1	(A) ← (A) ∨ (r)	0	0	0	0				
XRA M	10	1	0	1 1 1 0	A E	7	1	2	(A) ← (A) ∨ (M) Where, M = (H) (L)	0	0	0	0	M	M4		
XRI n	11	1	0	1 1 1 0	E E	7	2	2	(A) ← (A) ∨ n	0	0	0	0				
ORA r	10	1	1	0 SSS		4	1	1	(A) ← (A) ∨ (r)	0	0	0	0				
ORA M	10	1	1	0 1 1 0	B 6	7	1	2	(A) ← (A) ∨ (M) Where, M = (H) (L)	0	0	0	0	M	M4		
ORI n	11	1	1	0 1 1 0	F 6	7	2	2	(A) ← (A) ∨ n	0	0	0	0				
CMP r	10	1	1	1 SSS		4	1	1	(A) - (r)	0	0	0	0				
CMP M	10	1	1	1 1 1 0	B E	7	1	2	(A) - (M) Compare; Where, M = (H) (L)	0	0	0	0	M	M4		
CPI n	11	1	1	1 1 1 0	F E	7	2	2	(A) - n	0	0	0	0				
Register increment/Decrement	INR r	00	0	0	DD 1 0 0		5	1	1	(r) ← (r) + 1	0	0	0	0			
	INR M	00	0	1	0 1 0 0	3 4	10	1	3	(M) ← (M) + 1 Where, M = (H) (L)	0	0	0	0	M	M4	
	DCR M	00	0	1	0 1 0 1	3 5	10	1	3	(M) ← (M) - 1 Where, M = (H) (L)	0	0	0	0	M	M4	
	INX B	00	0	0	0 0 0 1 1	0 3	5	1	1	(B) (C) ← (B) (C) + 1	X	X	X	X			
	INX D	00	0	0	0 1 0 1 1	1 3	5	1	1	(D) (E) ← (D) (E) + 1	X	X	X	X			
	INX H	00	0	1	0 0 0 1 1	2 3	5	1	1	(H) (L) ← (H) (L) + 1	X	X	X	X			
	INX SP	00	0	1	1 0 0 1 1	3 3	5	1	1	(SP) ← (SP) + 1	X	X	X	X			
DCX B	00	0	0	0 1 0 1 1	0 B	5	1	1	(B) (C) ← (B) (C) - 1	X	X	X	X				
DCX D	00	0	0	1 0 1 0 1 1	1 B	5	1	1	(D) (E) ← (D) (E) - 1	X	X	X	X				
DCX H	00	0	1	0 0 1 0 1 1	2 B	5	1	1	(H) (L) ← (H) (L) - 1	X	X	X	X				
DCX SP	00	0	1	1 0 1 0 1 1	3 B	5	1	1	(SP) ← (SP) - 1	X	X	X	X				
Rotate & shift contents of accumulator	RLC	00	0	0	0 1 1 1	0 7	4	1	1	Left shift CY2			X	X	X	X	
	RRC	00	0	0	1 1 1 1	0 F	4	1	1	Right shift CY2			X	X	X	X	
	RAL	00	0	1	0 1 1 1	1 7	4	1	1	Left shift CY2			X	X	X	X	
	RAR	00	0	1	1 1 1 1	1 F	4	1	1	Right shift CY2			X	X	X	X	
Accum. compen.	CMA	00	1	0 1 1 1	2 F	4	1	1	(A) ← (A)	X	X	X	X				
	DAA	00	1	0 0 1 1	2 7	4	1	1	Results of binary addition are adjusted to BCD	0	0	0	0				
Carry set	STC	00	1	1	0 1 1 1	3 7	4	1	1	(CY2) ← 1	X	X	X	X			
	CMC	00	0	1	1 1 1 1	3 F	4	1	1	(CY2) ← (CY2)	X	X	X	X			

\*: State is T1 †: State is T2

# MELPS 8 CROSS ASSEMBLER

Item Instr. class	Mnemonic	Instruction code				16- mal notatin	No. of States No. of Bytes	No. of Cycles	Functions	Flags		Address bus		Data bus			
		D7D6	D5D4D3	D2D1D0	C3					S	Z	P	CY2	CY1	Contents	Mach. cycle*	Contents
Jump	JMP m	1 1 0 0 0	0 1 1	C 3	10	3	3	(PC) ← m	X	X	X	X			<B2> <B3>	1	M2 M3
	PCHL	1 1 1 0 1	0 0 1	E 9	5	1	1	(PC) ← (H) (L)	X	X	X	X					
	JC m	1 1 0 1 1	0 1 0	D A	10	3	3	(CY2) = 1	X	X	X	X					
	JNC m	1 1 0 1 0	0 1 0	D 2	10	3	3	(CY2) = 0 If condition is true (PC) ← m	X	X	X	X					If condition is true
	JZ m	1 1 0 0 1	0 1 0	C A	10	3	3	(Z) = 1	X	X	X	X			<B2> <B3>	1	M2 M3
	JNZ m	1 1 0 0 0	0 1 0	C 2	10	3	3	(Z) = 0	X	X	X	X					
	JP m	1 1 1 1 0	0 1 0	F 2	10	3	3	(S) = 0 If condition is false (PC) ← (PC) + 3	X	X	X	X					
	JM m	1 1 1 1 1	0 1 0	F A	10	3	3	(S) = 1	X	X	X	X					
	JPE m	1 1 1 0 1	0 1 0	E A	10	3	3	(P) = 1	X	X	X	X					
JPO m	1 1 1 0 0	0 1 0	E 2	10	3	3	(P) = 0	X	X	X	X						
Subroutine call	CALL m	1 1 0 0 1	1 0 1	C D	17	3	5	((SP) - 1) ((SP) - 2) + (PC) + 3, (PC) ← m (SP) ← (SP) - 2	X	X	X	X			<B2> <B3>	1	M2 M3 M4
	RST n	1 1 A A A	1 1 1		11	1	3	((SP) - 1) ((SP) - 2) + (PC) + 1, (PC) ← n × 8, (SP) ← (SP) - 2 Where, 0 ≤ n ≤ 7	X	X	X	X	(SP) 1 M4 (SP) 2 M5 (SP) 1 M4 (SP) 2 M5		<<(PC) + 3> <<(PC) + 3> <<(PC) + 3> <<(PC) + 3>	0	M4 M5 M4 M5
	CC m	1 1 0 1 1	1 0 0	D C	17	3	5/3	(CY2) = 1	X	X	X	X					
	CNC m	1 1 0 1 0	1 0 0	D 4	17	3	5/3	(CY2) = 0	X	X	X	X					If condition is true
	CZ m	1 1 0 0 1	1 0 0	C C	17	3	5/3	(Z) = 1 ((SP) - 1) ((SP) - 2) - (PC) + 3 (PC) ← m	X	X	X	X			<B2> <B3>	1	M2 M3
	CNZ m	1 1 0 0 0	1 0 0	C 4	17	3	5/3	(Z) = 0 (SP) ← (SP) - 2	X	X	X	X	(SP) 1 M4 (SP) 2 M5		<<(PC) + 3> <<(PC) + 3>	0	M4 M5
	CP m	1 1 1 1 0	1 0 0	F 4	17	3	5/3	(S) = 0	X	X	X	X					
	CM m	1 1 1 1 1	1 0 0	F C	17	3	5/3	(S) = 1 If condition is false (PC) ← (PC) + 3	X	X	X	X					
	CPE m	1 1 1 0 1	1 0 0	E C	17	3	5/3	(P) = 1	X	X	X	X					
	CPO m	1 1 1 0 0	1 0 0	E 4	17	3	5/3	(P) = 0	X	X	X	X					
Return	RET	1 1 0 0 1	0 0 1	C 9	10	1	3	(PC) ← ((SP) + 1) ((SP)), (SP) ← (SP) + 2	X	X	X	X	(SP) (SP) + 1 M4 M5		((SP)) ((SP) + 1)	1	M4 M5
	RC	1 1 0 1 1	0 0 0	D 8	11	1	3/1	(CY2) = 1 If condition is true	X	X	X	X					If condition is true
	RNC	1 1 0 1 0	0 0 0	D 0	11	1	3/1	(CY2) = 0	X	X	X	X					If condition is true
	RZ	1 1 0 0 1	0 0 0	C 8	11	1	3/1	(Z) = 1 (PC) ← ((SP) + 1) ((SP))	X	X	X	X	(SP) M4		((SP))	1	M4
	RNZ	1 1 0 0 0	0 0 0	C 0	11	1	3/1	(Z) = 0 (SP) ← (SP) + 2	X	X	X	X	(SP) + 1 M5		((SP) + 1)	1	M4 M5
	RP	1 1 1 1 0	0 0 0	F 0	11	1	3/1	(S) = 0	X	X	X	X					If condition is false
	RM	1 1 1 1 1	0 0 0	F 8	11	1	3/1	(S) = 1 If condition is false	X	X	X	X					If condition is false
	RPE	1 1 1 0 1	0 0 0	E 8	11	1	3/1	(P) = 1 (PC) ← (PC) + 1	X	X	X	X					If condition is false
RPO	1 1 1 0 0	0 0 0	E 0	11	1	3/1	(P) = 0	X	X	X	X					If condition is false	
Input/ output control	IN n	1 1 0 1 0	0 1 1	D B	10	2	3	(A) ← (Input buffer) ← (Input device of number n)	X	X	X	X			<B2>	0	M4
	OUT n	1 1 0 1 0	0 1 1	D 3	10	2	3	(Output device of number n) ← (A) (Input data)	X	X	X	X			<B2> <B2>	M5	(Input data) <B2> (A)
Interrupt control	E I	1 1 1 1 1	0 1 1	F B	4	1	1	(INTE) ← 1	X	X	X	X			<B2> <B2>	M5	(A)
	D I	1 1 1 1 0	0 1 1	F 3	4	1	1	(INTE) ← 0	X	X	X	X					
Stack control	PUSH PSW	1 1 1 1 0	1 0 1	F 5	11	1	3	((SP) - 1) + (A), ((SP) - 2) + (F) (SP) ← (SP) - 2	X	X	X	X	(SP) 1 M4 (SP) - 2 M5		(A) (F)	0	M4 M5
	PUSH B	1 1 0 0 0	1 0 1	C 5	11	1	3	((SP) - 1) + (B), ((SP) - 2) + (C) (SP) ← (SP) - 2	X	X	X	X	(SP) - 1 M4 (SP) - 2 M5		(B) (C)	0	M4 M5
	PUSH D	1 1 0 1 0	1 0 1	D 5	11	1	3	((SP) - 1) + (D), ((SP) - 2) + (E) (SP) ← (SP) - 2	X	X	X	X	(SP) 1 M4 (SP) - 2 M5		(D) (E)	0	M4 M5
	PUSH H	1 1 1 0 0	1 0 1	E 5	11	1	3	((SP) - 1) + (H), ((SP) - 2) + (L) (SP) ← (SP) - 2	X	X	X	X	(SP) - 1 M4 (SP) - 2 M5		(H) (L)	0	M4 M5
	POP PSW	1 1 1 1 0	0 0 1	F 1	10	1	3	(F) ← ((SP) + 1), (A) ← ((SP) + 1) (SP) ← (SP) + 2	O	O	O	O	(SP) M4 (SP) + 1 M5		((SP)) ((SP) + 1)	1	M4 M5
	POP B	1 1 0 0 0	0 0 1	C 1	10	1	3	(C) ← ((SP) + 1), (B) ← ((SP) + 1) (SP) ← (SP) + 2	X	X	X	X	(SP) M4 (SP) + 1 M5		((SP)) ((SP) + 1)	1	M4 M5
	POP D	1 1 0 1 0	0 0 1	D 1	10	1	3	(E) ← ((SP) + 1), (D) ← ((SP) + 1) (SP) ← (SP) + 2	X	X	X	X	(SP) + 1 M5 (SP) M4		((SP)) ((SP) + 1)	1	M4 M5
POP H	1 1 1 0 0	0 0 1	E 1	10	1	3	(L) ← ((SP) + 1), (H) ← ((SP) + 1) (SP) ← (SP) + 2	X	X	X	X	(SP) + 1 M5 (SP) M4		((SP)) ((SP) + 1)	1	M4 M5	
Others	HLT	0 1 1 1 0	1 1 0	7 6	7	1	1	(PC) ← (SP) + 1	X	X	X	X					
	NOP	0 0 0 0 0	0 0 0	0 0	4	1	1	(PC) ← (PC) + 1	X	X	X	X					

\*: State is T1. \*\*: State is T2.

Symbol	Meaning	Symbol	Meaning	Symbol	Meaning		
r	Register	S S S or D D D	Bit pattern designating register or memory.	←	Data is transferred in direction shown		
m	Two-byte data			Register of memory	( )	Contents of register or memory location	
n	One-byte data			B	0 0 0	∨	Inclusive OR
<B2>	Second byte of instruction			C	0 0 1	⊖	Exclusive OR
<B3>	Third byte of instruction			D	0 1 0	∧	Logical AND
AAA	Binary representation for RST instruction n			E	0 1 1	¯	1's complement
F	8-bit data from the most to the least significant bit S, Z, 0, CY1, 0, P, 1, CY2			H	1 0 0	X	Content of flag is not changed after execution
PC	Program counter			L	1 0 1	○	Content of flag is set or reset after execution
SP	Stack pointer			M	1 1 0	I	Input mode
				A	1 1 1	O	Output mode



# MELPS 8 SIMULATOR

## DESCRIPTION

A pseudo CPU and a pseudo memory are modeled in the host computer by the simulator, and programs in the pseudo memory are executed by the pseudo CPU to debug and test programs.

The simulator contains a powerful set of 26 control commands for efficient program debugging.

## FEATURES

- Set of 26 powerful control commands
- Batch and conversational processing
- Symbolic addressing
- Execution time calculations
- Intermediate results saved in specified format
- Look-back option when tracing
- Binary, octal, decimal and hexadecimal numbers are selectable
- Assignment of program segments to ROM or RAM region
- Memory protection
- Interrupt function
- Flexibility in input/output media
- Continuous processing of input/output data
- Execution minicomputer: MELCOM 70 (memory capacity more than 24K words, monitor BDOS)

- Programming language: FORTRAN IV (parts are written in assembly language)

## FUNCTION


The trace command function assigns a specific trace region so that it traces only the specified program steps. Execution of the simulation can be halted by a breakpoint which can be assigned to any location. Program debugging efficiency can be expected to increase by the use of these functions.

Memory protect and ROM regions are simulated. This means the simulator will not allow writing in a ROM region and will not allow either reading or writing in a memory protect region. Therefore, the program under simulation is completely simulated, including the state of the memory in the object computer system.

## Input/output media

- Object program input : Paper tape, magnetic tape and magnetic disk
- Control command input : Punched card and keyboard
- Simulation intermediate : Magnetic tape and magnetic disk results output
- Simulation result output : List
- Input/output data : Punched card, keyboard, paper tape and magnetic tape

## SIMULATOR PROCESSING SYSTEM



## ORDERING INFORMATION

### Programs

Program name	Ordering number	Program and software manuals included
MELPS 8 simulator (B-version)	GA1SM0100	Source Program MELPS 8 Simulator Operating Manual (B-version) GAM-SR00-03A MELPS 8 Cross Assembler & Simulator Operating Manual (on MELCOM 70) GAM-SR00-04A

### Reference Manuals for Separate Ordering

Manual name	Manual number
MELPS 8 Assembly Language Manual (A-version)	GAM-SR00-01A
MELPS 8 Cross Assembler Operating Manual (A-version)	GAM-SR00-02A
MELPS 8 Simulator Operating Manual (B-version)	GAM-SR00-03A
MELPS 8 Hardware Manual	GAM-HR00-01A

# MELPS 8 SIMULATOR

## CODING METHOD OF CONTROL COMMANDS

The input formats for control commands are shown in Fig. 1.

Fig. 1 Input formats for control commands

Column no.	1					72	73	80
Contents	Blank	Command	Blank	Parameter list	Blank	Comment	Sequence number	
No. of columns	1 or more columns	The number of characters in the command	1 or more columns	The number of characters in the parameter list	1 or more columns	Free	8 columns	
Remarks	The command, parameter list and comment must be less than 73 columns.						Not required if the command is typed in from the system typewriter	

## CONTROL COMMANDS

The simulator includes 26 control commands as shown in Table 1.

Table 1. List of control commands and their functions

Functions	Item	Control commands		Comments
		Action	Mnemonic command	
Simulator control commands	Start	Start simulation	<b><u>START</u></b>	Starts simulation and designates the input unit for control commands.
		Reinitialize	<b><u>REINIT</u></b>	Sets the state to the same state it was after the START command execution was completed.
	End	End simulation	<b><u>END</u></b>	Returns to the monitor when executed during simulation.
		Program loading or saving intermediate results	Load object program Save intermediate results	<b><u>LOAD</u></b> <b><u>SAVE</u></b>
Changing control command input unit	Changes to card reader	<b><u>BATCH</u></b>	The command input unit is changed to the card reader.	
	Changes to system typewriter	<b><u>TYPE</u></b>	The command input unit is changed to the system typewriter.	
Executive control commands	Start	Starts execution of the object program Starts execution of the object program	<b><u>GO</u></b> <b><u>RUN</u></b>	The stop point can be designated by either an address or the number of instructions to be executed. Continues execution until a HLT instruction is encountered.
		Stop	Assigns a breakpoint Releases an assigned breakpoint Steps	<b><u>BREAK</u></b> <b><u>NOBREAK</u></b> <b><u>STEP</u></b>
	Assigning memory regions	Assigns a ROM region	<b><u>ROM</u></b>	It is declared that region assigned with this command is the ROM region.
		Releases an assigned ROM region Assigns a memory protection region	<b><u>NOROM</u></b> <b><u>PROT</u></b>	The assigned ROM region is released. A memory protect (unaccessible) region is assigned.
		Releases an assigned memory protect region	<b><u>NOPROT</u></b>	An assigned memory protect region is released.
	Trace	Assigns a trace region	<b><u>TRACE</u></b>	Printing out the contents of registers, the program counter and flip-flops along with the executed instruction codes while executing the instructions in a trace region.
		Releases an assigned trace region	<b><u>NOTRACE</u></b>	The assigned trace region is released.
		Set data	<b><u>SET</u></b>	Registers, stack pointers, program counter, flag flip-flops, I/O ports and the contents of memory are set.
		Interrupt	<b><u>INTER</u></b>	If interrupt is enabled, the 1-byte instruction associated with this command is executed.
		Counts the number of cycles	<b><u>TIME</u></b>	Counts the total number of cycles of the machine instructions executed before this command is encountered.
Printing out	Assigns a base	<b><u>BASE</u></b>	A base for printing is assigned.	
	Prints out	<b><u>DISPLAY</u></b>	The contents of registers, stack pointers, program counter, flag flip-flops, I/O ports, and memory are printed according to the assigned base. Look-back is possible.	
	Conversion of values	<b><u>CONV</u></b>	The current program counter or the assigned value is printed out in binary, octal, decimal or hexadecimal.	
I/O commands	Input/output simulation	Input simulated	<b><u>IP</u></b>	Defines an input string for a machine instruction IN.
		Output simulated	<b><u>OP</u></b>	Defines an output string for a machine instruction OUT.

Note 1 : The underlined part of the mnemonic command can be used as a short mnemonic.

2 : The control command 'START' is the first command, and its input unit must be the card reader.

**EXAMPLE OF SIMULATION**

The program shown in Fig. 2 is simulated using the control command in the sequence shown in Table 4. The program in Fig. 2 is named 'CON102'. It converts a decimal integer (0~65,535) to a binary number.

The decimal number to be converted is stored in addresses DED1~DED5 in ASCII code, and the converted result is stored in addresses BID and BID+1 (see Table 2). Further, if characters other than 0~9 are found in addresses DED1~DED5, the A register is set to '1' as an error flag; and if the converted result is more than 65,535, the carry flip-flop is set to '1' as an error flag.

The simulation is executed in three segments as follows:

1. The test values are set in memory addresses DED1~DED5.
2. The program is executed.
3. The simulator confirms that the contents of addresses BID and BID+1 are the correct value for the conversion of data in addresses DED1 (address 9113)~DED5 (address 9117). At the same time, it confirms that the contents of the A register and the carry flip-flop are correct.

The objective program listing is shown in Fig. 2, and explanations of the simulation control commands using this example are shown in Table 4.

**Table 2 Memory location and contents**

Address	Contents	Explanation of contents
DED1	a	The 5-digit decimal integer is $a \times 10^4 + b \times 10^3 + c \times 10^2 + d \times 10 + e$ , and a, b, c, d and e are set in ASCII code.
DED2	b	
DED3	c	
DED4	d	
DED5	e	
BID	Converted results	Low-order 8 bits are stored in BID and high-order 8 bits in BID+1.
BID+1		

**Table 3 Error flags for conversion**

Number to be converted	Item	Error and no error display		Converted result
		A register	Carry flip-flop	
Integer 0~65,535		0	0	Correct
More than 65,535		0	1	Not correct
Character other than decimal digits		1	0	Not converted

**Fig. 2 Assembly listing of the objective program "CON102"**

```

**CROSS ASSEMBLER OF 8-BIT MICROPROCESSOR
0001*          *
0002*   CON102 *
0003*          *
0004 2328                ORG 9000
0005 2328 219923 CON102 LXI H,DED1
0006 232B 0605          MVI B,5
0007 232D 7E           CO100 MOV A,M
0008 232E FE3B        CP I 48
0009 2330 DA9423      JC ER
0010 2333 FE3B        CP I 59
0011 2335 D29423     JNC ER
0012 2338 23         INX H
0013 2339 05         DCR B
0014 233A C22C23 D23 JN2 CO100
0015 233D 3A9D23 CO000 LDA DED5
0016 2340 D630       SUI 48
0017 2342 2600       MVI H,0
0018 2344 6F         MOV L,A
0019 2345 3A9C23 CO001 LDA DED4
0020 2348 D630       SUI 48
0021 234A 110A00     LXI D,10
0022 234D CA5523 CO101 JZ CO002
0023 2350 19        DAD D
0024 2351 3D        DCR A
0025 2352 C34D23     JMP CO101
0026 2355 3A9B23 CO002 LDA DED3
0027 2358 D630       SUI 48
0028 235A 116400     LXI D,100
0029 235D CA6523 CO102 JZ CO003
0030 2360 19        DAD D
0031 2361 3D        DCR A
0032 2362 C35D23     JMP CO102
0033 2365 3A9A23 CO003 LDA DED2
0034 2368 D630       SUI 48
0035 236A 11E803     LXI D,1000
0036 236D CA7523 CO103 JZ CO004
0037 2370 19        DAD D
0038 2371 3D        DCR A
0039 2372 C36D23     JMP CO103
0040 2375 3A9923 CO004 LDA DED1
0041 2378 FE37      CP I 37#
0042 237A D29023     JNC OV
0043 237D D630       SUI 48
0044 237F 111027     LXI D,10000
0045 2382 CABA23 CO104 JZ CO005
0046 2385 19        DAD D
0047 2386 3D        DCR A
0048 2387 C38223     JMP CO104
0049 238A 229E23 CO005 SHLD BID
0050 238D C39723     JMP CO006
0051 2390 37         OV   STC
0052 2391 C39723     JMP CO006
0053 2394 3E01      ER   MVI A,11
0054 2396 A7        ANA A
0055 2397 00        CO006 NOP
0056 2398 76        HLT
0057 2399 00        DED1 DEF 0
0058 239A 00        DED2 DEF 0
0059 239B 00        DED3 DEF 0
0060 239C 00        DED4 DEF 0
0061 239D 00        DED5 DEF 0
0062 239E 0000     BID  DADR
0063 2328          END

```

# MITSUBISHI LSIs

## MELPS 8 SIMULATOR

Table 4 An example of the use of simulation control commands.

<b>START M70, CARD</b>	MELCOM 70 is used as the host computer, and the input unit for the control commands is selected to be the card reader.
<b>LOAD START, 5</b>	The object program is input from the paper tape reader (device number 5).
<b>SET CPU SP=10000 PC=9000</b>	The stack pointer is set to the value 10,000, and the program counter is set to the value 9,000.
<b>SET MEMORY, DED1=31#</b> <b>SE M, DED2:DED5=32#, 33#, 35#, 37#</b>	Data is set in memory. 31# is stored in location DED1, 32# in DED2, 33# in DED2 + 1, 35# in DED2 + 2, and 37# in DED5.
<b>BREAK C0002, C0003, C0004, C0005</b>	Breakpoints are assigned.
<b>DISPLAY CPU, SP, PC</b>	Displays the contents of the stack pointer (SP) and the program counter (PC) for confirmation.
<b>D M, DED1:DED5</b>	Confirms whether or not the correct value is set in memory. Here, D is the abbreviated command for DISPLAY and M for MEMORY.
<b>GO *</b>	The program is executed until the machine instruction HLT is encountered, printing out the contents of the PC and SP registers and flip-flops at each breakpoint that was assigned by BREAK above.
<b>D M, 9119:9120 (@)</b>	Confirms whether the conversion is correct or not, displaying the result of the conversion in binary form. It can also be confirmed by finding the change of the contents of registers H and L in the list that is printed out during execution.
<b>TIME</b>	The number of cycles executed is counted.
<b>NOBR C0002, C0003, C0004, C0005</b>	The breakpoints assigned with BREAK are released.
<b>S M, DED1=36#</b> <b>S M, DED2:DED5=35#</b> <b>S M, DED4=43#</b>	36# is set in address DED1. 35# in addresses DED2~DED5 and 43# in address DED4.
<b>S CP, PC=9000</b>	9,000 is set in the program counter.
<b>GO</b>	Executes until a HLT instruction is encountered.
<b>D M, 9113:9120</b>	The data and the result are printed in the hexadecimal because the BASE command is not used. In this case, including a character other than 0~9 confirms whether or not a '1' is set in the A register after execution.
<b>SAVE 2, SAV1</b>	Intermediate results are saved in file SAV1 of the disk.

<b>START M70, C</b>	MELCOM 70 is used as the host computer, and the input unit for the control commands is selected to be the card reader.
<b>LO CONT, 2, SAV1</b>	The intermediate results that were saved are loaded from the disk. The file name is 'SAV1'.
<b>TYPE</b>	The input unit for control commands is changed from the card reader to the keyboard.
<b>S CUP, SP=10000, PC=9000</b>	The program counter and the stack pointer are set.
<b>S M, DED1:DED5=37#, 35#</b>	37# is set in address DED1, 35# in DED1 + 1, 37# in DED1 + 2, 35# in DED1 + 3 and 37# in DED5.
<b>GO</b>	Executes until a HLT instruction is encountered. Confirms whether or not a '1' is set in the carry flip-flop because the data exceeded 65,535.
<b>S CPU, PC=9000</b>	The start address is set.
<b>S M, DED1:DED5=30#</b>	30# is set in addresses DED1~DED5.
<b>GO</b>	Executes until an HLT instruction is encountered.
<b>D M, 9113:9120</b>	Confirms the conversion result.
<b>S CPU, PC=9000</b>	The start address is set.
<b>S M, 9113=36#</b> <b>S M, 9115=35#</b>	36# is set in address 9113, 35# in address 9115.
<b>GO</b>	Execution starts. Executes until an HLT instruction is encountered.
<b>D M, 9113:9120</b>	Confirms the conversion result.
<b>END</b>	Declares the end of simulation.

---

## APPLICATIONS

---



# MELPS 8 PROGRAM LIBRARY


### 1.3 ASCII (1 Character) to Binary (4 Bits) Conversion (ATB)

This program converts the 8-bit ASCII code in register C (a hexadecimal symbol '0'~'F') to a 4-bit binary number 0000~1111. The result is retained in the low order 4 bits of register A. If register C contains a code for a character other than a hexadecimal symbol 0~F, it is recognized as an error; the carry flip-flop is set, and the program is exited. Registers B, D, E, H and L are not affected.

#### Register Status

Register	Contents at start	Contents at return
A		Hexadecimal number in binary form in the low order 4 bits
C	ASCII coded hexadecimal symbol to be converted	ASCII coded hexadecimal symbol to be converted
B, D, E, H and L		Contents at start

#### Flow Chart



#### Program Listing

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33			
*	*	*	*	SUB(ATB)		*	/	ASCII	TO	BINARY																									
ATB	MOV			A, C																															
	CPI			65																															
	JC			A1																															
	CPI			71																															
	JNC			A3																															
	SUI			55																															
	RET																																		
A1	CPI			48																															
	JC			A3																															
	CPI			58																															
	JNC			A3																															
A2	SUI			48																															
	RET																																		
A3	STC																																		
	RET																																		


### 1.4 ASCII (2 Characters) to Binary (8 Bits) Conversion (ATB2)

This program converts the two 8-bit ASCII codes in registers H and L (2 hexadecimal symbols '0'~'F', high order in register H and low order in register L) to an 8-bit binary number (0~255<sub>10</sub>). The result is retained in register A. If register H or L contains a code for a character other than a hexadecimal symbol '0'~'F', it is recognized as an error; the carry flip-flop is set, and the program is exited. Registers D and E are not affected.

#### Register Status

Register	Contents at start	Contents at return
A		8-bit binary number (2 hexadecimal digits)
B		4-bit binary number in the high order 4-bits conversion of high order hexadecimal symbol
C		Low order ASCII coded hexadecimal symbol to be converted
H	High order ASCII coded hexadecimal symbol to be converted	High order ASCII coded hexadecimal symbol to be converted
L	Low order ASCII coded hexadecimal symbol to be converted	Low order ASCII coded hexadecimal symbol to be converted
D and E		Contents at start

#### Flow Chart



#### Program Listing

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33			
*	*	*	*	SUB(ATB2)		*	/	TWO	ASCII	CHARACTERS	TO	BINARY																							
ATB2	MOV			C, H																															
	CALL			ATB																															
	RC																																		
	RLC																																		
	RLC																																		
	RLC																																		
	MOV			B, A																															
	MOV			C, L																															
	CALL			ATB																															
	RC																																		
	ADD			B																															
	RET																																		

# MITSUBISHI LSIs

## MELPS 8 PROGRAM LIBRARY

### 2. SORTING PROGRAM (SORT)

This program sorts records (1 byte in length) in descending order. Up to 65 535 records can be sorted. The binary number 255<sub>10</sub> cannot be used as data because it is reserved for the end-of-data mark. This data is stored in descending order according to the rank of its sort key.

The program sorts by comparing a data item with all other data items, thus determining its rank. The data associated with the sort key is then stored in descending order according to that rank.

This program can also recall the data associated with any record. If the rank  $k$  ( $1 \leq k \leq 65\,535$ ) is stored in memory locations ORD and ORD+1, the 1-byte data associated with that rank is stored in register A; and then control is returned to the user's program. If  $k$  is specified as zero, register A is set to zero and control is returned to the user's program.


#### Register Status

Register	Use during execution	Contents changed at return
A	Calculates and recalls data of rank $k$	yes
B	Data being compared is stored	yes
C	Not used	no
D	Memory address for storing data after ranking	yes
E		yes
H		yes
L	Memory address of data to be ranked	yes

#### Symbolic Memory Address

Symbolic address	Use during execution	No. of bytes	Contents changed at return	
User's area	ORD	$k$ (the rank of data to be recalled)	2	no
	PRO	Storage area for records to be sorted (PRO is the first address)	$n+1$	no
	MAX	Storage area for sorted data (MAX is the first address)	$n+1$	yes
Control area	DADD	Address in PRO of record being sorted	2	no
	RADD	Address in MAX for storing result	2	no
	M1	Address of record to be ranked	2	yes
	M2	Address of record being compared	2	yes
	COUNT	Counter for number of records	2	yes

#### Flow Chart





**MELPS 8 SUBROUTINE 1****INTEGER ARITHMETIC OPERATIONS  
MASK ROM M58730-001S****DESCRIPTION**

The MELPS 8 Subroutine 1 'Integer Arithmetic Operation' is programmed on a standard M58730-001S mask ROM. It includes 18 subroutines for a MELPS 8 CPU. Although the basic unit of a MELPS CPU is 1 byte (8 bits), units of 2 bytes (16 bits) and 4 bytes (32 bits) can be easily processed using these subroutines.

These subroutines contain sections of common coding; therefore, when using the subroutines, the CPU must be running in interrupt disable mode.

These subroutines can be divided into the following general classifications:

- Addition routines
- Subtraction routines
- Multiplication routines
- Division routines
- Shift operation routines
- Logic operation routines


**FEATURES**

- All programs implemented using a pseudo accumulator in a RAM region.
- Easy processing of 2-byte or 4-byte data.
- Jump to subroutines via transfer vectors.

**1. SUBROUTINE REFERENCE**

In a user's program, the subroutine calling sequence is as follows:

Fig. 1.1 Subroutine reference



Note 1: The processing order is ①, ②, ③, ④ and ⑤. A transfer vector is used to set the entry address of each subroutine.

2: Transfer vectors are used for subroutine calls because they are not affected by changes in program size.

3: The absolute address of a subroutine or its transfer vector must be defined before it is called.

4: The absolute address of a subroutine or its transfer vector refers to the table of subroutine functions.

**2. RESERVED MEMORY LOCATIONS**

Memory locations  $6000_{16} \sim 63FF_{16}$  of the ROM region are reserved. In addition, a 50-byte RAM region, locations  $3FCE_{16} \sim 3FFF_{16}$ , is reserved for executing the ROM subroutines.


**3. DATA PROCESSING UNITS OF SUBROUTINES**

The MELPS 8 CPU processes data units of 8 bits (occasionally 16 bits) while these subroutines process data units of 2 bytes (16 bits) or 4 bytes (32 bits).

**3.1 One Word Length (2 bytes)**


A data unit of 2 bytes (16 bits) can represent three binary coded decimal digits, 16 logical elements, a binary number with a range of  $-2^{15} \sim 2^{15}-1$ , or two characters. This data structure is shown in Fig. 3.1.

Fig. 3.1 Data structure of one word length (2 bytes)

**3.2 Double Word Length (4 bytes)**

A data unit of 4 bytes (32 bits) can represent seven binary coded decimal digits, a binary number with a range of  $-2^{31} \sim 2^{31}-1$ , or four characters. The data structure is shown in Fig. 3.2.

Fig. 3.2 Data structure of double word length (4 bytes)



# MELPS 8 SUBROUTINE 1

## INTEGER ARITHMETIC OPERATIONS MASK ROM M58730-001S


### 4. NUMERICAL EXPRESSIONS

Numbers can be organized in 16-bit or 32-bit units as shown below.

#### 4.1 16-Bit Binary Number

This binary number of 16 bits is organized as one unit. Negative numbers are in 2's complement form. The number has a range of  $-2^{15} \sim 2^{15}-1$  (-32768~32767).


Fig. 4.1 Organization of 16-bit binary number



#### 4.2 32-Bit Binary Number

This binary number of 32 bits is organized as one unit. Negative numbers are in 2's complement form. The number has a range of  $-2^{31} \sim 2^{31}-1$  (-2147483648~2147483647).


Fig. 4.2 Organization of 32-bit binary number



#### 4.3 32-Bit Decimal Number

This decimal number of 32 bits consists of a 7 decimal digit numerical part and a 1 digit sign part. The number has a range of  $-10^7+1 \sim 10^7-1$  (-9999999~9999999).

Fig. 4.3 Organization of 32-bit decimal number



**MELPS 8 SUBROUTINE 1****INTEGER ARITHMETIC OPERATIONS  
MASK ROM M58730-001S****5. SUBROUTINE FUNCTIONS**

Subroutine name	Function and error condition	Number of steps	Absolute address in hexadecimal (in decimal)	Transfer vector symbolic address	Processing time (max) in ms
LDAC	LOAD one word (2 bytes) data into the pseudo ACCUMULATOR. (Note 1)	19	60B7 (24576)	TVT B (Note 2)	0.2
STAC	STORE one word (2 bytes) data of the pseudo ACCUMULATOR in the location specified by the operand address.	14	60CA (24778)	TVT B + 3	0.2
LDDL	LOAD DOUBLE LENGTH (4 bytes) data into the pseudo accumulator.	20	60D8 (24792)	TVT B + 6	0.3
STDL	STORE DOUBLE LENGTH (4 bytes) data of the pseudo accumulator in the location specified by the operand address.	20	60EC (24812)	TVT B + 9	0.3
SLDL	SHIFT LEFT DOUBLE LENGTH (4 bytes) data in the pseudo accumulator n bits. When n does not satisfy the inequality $1 \leq n \leq 32$ , it is considered an error condition. Then register A is set to 1, and the pseudo accumulator is not shifted.	39	6100 (24832)	TVT B + 21	0.3
SRDL	SHIFT RIGHT DOUBLE LENGTH (4 bytes) data in the pseudo accumulator n bits. When n does not satisfy the inequality $1 \leq n \leq 32$ , it is considered an error condition. Then register A is set to 1, and the pseudo accumulator is not shifted.	39	6127 (24871)	TVT B + 24	0.3
ARDL	ARITHMETIC shift RIGHT DOUBLE LENGTH (4 bytes) data in the pseudo accumulator n bits. When n does not satisfy the inequality $1 \leq n \leq 31$ , it is considered an error condition. Then register A is set to 1, and the pseudo accumulator is not shifted.	64	614E (24910)	TVT B + 27	0.3
XRAC	EXCLUSIVELY OR the pseudo ACCUMULATOR (2 bytes) data and the operand. The result is retained in the pseudo accumulator.	18	618E (24974)	TVT B + 18	0.2
NDAC	AND the pseudo ACCUMULATOR (2 bytes) data and the operand. The result is retained in the pseudo accumulator.	18	61A0 (24992)	TVT B + 12	0.2
ORAC	Inclusive OR the pseudo ACCUMULATOR (2 bytes) data and the operand. The result is retained in the pseudo accumulator.	18	61B2 (25010)	TVT B + 15	0.2
ADAC	ADD the contents of the pseudo ACCUMULATOR (2 bytes) and the operand. The sum is retained in the pseudo accumulator. If a carry is generated by the addition, register A is set to 1 (overflow); otherwise, it is set to 0.	12 + (20) (Note 3)	61C4 (25028)	TVT B + 30	0.3
ADDL	ADD the contents of the DOUBLE LENGTH pseudo accumulator (4 bytes) and the operand. The sum is retained in the pseudo accumulator. If a carry is generated by the addition, register A is set to 1 (overflow); otherwise, it is set to 0.	12 + (22) (Note 3)	61D0 (25040)	TVT B + 36	0.3
SBAC	SUBTRACT the operand from the contents of the pseudo ACCUMULATOR (2 bytes). The difference is retained in the pseudo accumulator. If a borrow is generated by the subtraction, register A is set to 1 (overflow); otherwise, it is set to 0.	12 + (20) (Note 3)	61F0 (25072)	TVT B + 33	0.3
SBDL	SUBTRACT the operand from the DOUBLE LENGTH pseudo accumulator (4 bytes). The difference is retained in the pseudo accumulator. If a borrow is generated by the subtraction, register A is set to 1 (overflow); otherwise, it is set to 0.	12 + (22) (Note 3)	61FC (25084)	TVT B + 39	0.3
MLAC	MULTIPLY the contents of the pseudo ACCUMULATOR (2 bytes) by the operand. The product is retained in the pseudo accumulator.	67	621E (25118)	TVT B + 42	12.0
DVAC	DIVIDE the contents of the pseudo ACCUMULATOR (4 bytes) by the 2-byte operand. The quotient is retained in the high order 2 bytes, and the remainder in the low order 2 bytes of the pseudo accumulator. If the 2-byte operand (divisor) is greater than or equal to the high order 2 bytes of the dividend or is 0, it is considered an error condition. Then register A is set to 1, and the contents of the pseudo accumulator are unaltered.	195	6261 (25185)	TVT B + 45	15.0
DCAD	DECIMALLY ADD the contents of the pseudo accumulator (4 bytes) and the operand. The sum is retained in the pseudo accumulator. If a carry is generated by the addition (overflow), it is considered an error condition; and register A is set to 1.	12 + (155) (Note 3)	6324 (25380)	TVT B + 48	0.7
DCSB	DECIMALLY SUBTRACT the operand from the contents of the pseudo accumulator (4 bytes). The difference is retained in the pseudo accumulator. If a carry is generated by the subtraction (overflow), it is considered an error condition, and register A is set to 1.	12 + (155) (Note 3)	6330 (25392)	TVT B + 51	1.3

Note 1: The pseudo accumulator is a double length (4 bytes) register reserved in the RAM.

2: The starting address of the transfer vector table (TVT B) is 24576.

3: The number in ( ) is the number of steps in common routines.

Note 4: The subroutines occupy 800 bytes of memory. The transfer vector table occupies 54 bytes of memory. The save registers B, C, D, E, H and L; and return routines occupy 129 bytes of memory. Total memory requirement is 983 bytes.

# MELPS 8 SUBROUTINE 1

## INTEGER ARITHMETIC OPERATIONS MASK ROM M58730-001S

### 6. BASIC CALLING SEQUENCE

Label	Instruction	Operand	
1 2 3 4 5 6 7	8 9 10 11 12 13	14 15 16 17 18 19 20	
	<b>CALL</b>	<b>SUB</b>	Describes the subroutine named 'SUB' being called.
	<b>DADR</b>	<b>ABC</b>	Symbolic address of the operand (ABC) used by the called subroutine.
<b>ABC</b>	<b>BSS</b>		Defines the operand (ABC) and reserves memory for it.

In this example using this subroutine, the program adds two 4-byte binary numbers and stores the sum in locations WORK~WORK+3.

Label	Instruction	Operand	
1 2 3 4 5 6 7	8 9 10 11 12 13	14 15 16 17 18 19 20	
	<b>ORG</b>	<b>3700#</b>	Absolute address of the program's start.
<b>TVTB</b>	<b>EQU</b>	<b>24567</b>	Absolute address of the transfer vector table's start.
<b>LDDL</b>	<b>EQU</b>	<b>TVTB+6</b>	Absolute address of subroutine LDDL's transfer vector.
<b>STD L</b>	<b>EQU</b>	<b>TVTB+9</b>	Absolute address of subroutine STD L's transfer vector.
<b>ADD L</b>	<b>EQU</b>	<b>TVTB+36</b>	Absolute address of subroutine ADD L's transfer vector.
<b>DATA I</b>	<b>DEF</b>	<b>9C#</b>	Operand
	<b>DEF</b>	<b>2A#</b>	
	<b>DEF</b>	<b>45#</b>	
	<b>DEF</b>	<b>03#</b>	Operand
<b>ABC</b>	<b>DEF</b>	<b>09#</b>	
	<b>DEF</b>	<b>23#</b>	
	<b>DEF</b>	<b>19#</b>	Operand
	<b>DEF</b>	<b>0A#</b>	
<b>WORK</b>	<b>BSS</b>	<b>4</b>	
	<b>CALL</b>	<b>LDDL</b>	Loads operand (DATA 1) into the pseudo accumulator.
	<b>DADR</b>	<b>DATA I</b>	
	<b>CALL</b>	<b>ADD L</b>	Adds operand (ABC) to the contents of the pseudo accumulator and retains the result in the pseudo accumulator.
	<b>DADR</b>	<b>ABC</b>	
	<b>CALL</b>	<b>STD L</b>	Stores the sum in locations WORK ~ WORK + 3.
	<b>DADR</b>	<b>WORK</b>	
	<b>END</b>		

Note : '#' flags a hexadecimal number.

1944

1945

1946

1947

1948

1949

1950

1951

1952

1953

1954

1955

1956

1957

1958



1959

## **CONTACT ADDRESSES FOR FURTHER INFORMATION**

---

Electronic Overseas Division,  
Mitsubishi Electric Corporation  
2-3, Marunouchi 2-chome, Chiyoda-ku, Tokyo 100, Japan  
Telex: MELCO J24532  
Tel: (03) 218-2111  
Cable: MELCO TOKYO

Melco Sales Inc.  
7045 North Ridgeway Avenue  
Lincolnwood, Illinois 60645, U.S.A.  
Telex: 724493 MSI LCWD  
Tel: (312) 973-2000

**MITSUBISHI LSI DATA BOOK**

Published by: Semiconductor Marketing Division  
Mitsubishi Electric Corporation  
2-3, Marunouchi 2-chome, Chiyoda-ku,  
Tokyo 100, Japan

© in Japan under the International Copyright Convention  
by Mitsubishi Electric Corporation—Reproduction of this  
data book in whole or in part without the permission  
of Mitsubishi Electric is strictly prohibited.

# '77 MITSUBISHI LSI DATA BOOK

 **MITSUBISHI ELECTRIC CORPORATION**  
HEAD OFFICE MITSUBISHI DENKI BLDG., MARUNOUCHI, TOKYO 100 TELEX J24532 CABLE MELCO TOKYO

New publication, effective Nov. 1977.  
Specifications subject to change without notice.