


Features

- **HIGH DENSITY PROGRAMMABLE LOGIC**
 - 6000 PLD Gates
 - 128 I/O Pins, Eight Dedicated Inputs
 - 128 Registers
 - High Speed Global Interconnect
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Random Logic
- **HIGH PERFORMANCE E²CMOS[®] TECHNOLOGY**
 - $f_{max} = 100$ MHz Maximum Operating Frequency
 - $t_{pd} = 10$ ns Propagation Delay
 - TTL Compatible Inputs and Outputs
 - Electrically Erasable and Reprogrammable
 - Non-Volatile
 - 100% Tested at Time of Manufacture
 - Unused Product Term Shutdown Saves Power
- **ispLSI OFFERS THE FOLLOWING ADDED FEATURES**
 - In-System ProgrammableTM (ISPTM) 5-Volt Only
 - Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality
 - Reprogram Soldered Devices for Faster Prototyping
- **OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS**
 - Complete Programmable Device Can Combine Glue Logic and Structured Designs
 - Enhanced Pin Locking Capability
 - Three Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Programmable Output Slew Rate Control to Minimize Switching Noise
 - Flexible Pin Placement
 - Optimized Global Routing Pool Provides Global Interconnectivity
- **ispLSI/pLSI DEVELOPMENT TOOLS**
 - pDS[®] Software**
 - Easy to Use PC WindowsTM Interface
 - Boolean Logic Compiler
 - Manual Partitioning
 - Automatic Place and Route
 - Static Timing Table
 - pDS+TM Software**
 - Industry Standard, Third Party Design Environments
 - Schematic Capture, State Machine, HDL
 - Automatic Partitioning and Place and Route
 - Comprehensive Logic and Timing Simulation
 - PC and Workstation Platforms

Functional Block Diagram




Description

The ispLSI and pLSI 2128 are High Density Programmable Logic Devices. The devices contain 128 Registers, 128 Universal I/O pins, eight Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2128 features 5-Volt in-system programmability and in-system diagnostic capabilities. The ispLSI 2128 offers non-volatile "on-the-fly" reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems. It is architecturally and parametrically compatible to the pLSI 2128 device, but multiplexes four input pins to control in-system programming.

The basic unit of logic on the ispLSI and pLSI 2128 devices is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. D7 (see figure 1). There are a total of 32 GLBs in the ispLSI and pLSI 2128 devices. Each GLB is made up of four macrocells. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any GLB on the device.

Functional Block Diagram

Figure 1. ispLSI and pLSI 2128 Functional Block Diagram



* ispLSI 2128 Only

The devices also have 128 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise.

Eight GLBs, 32 I/O cells, two dedicated inputs and two ORPs are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to

a set of 32 universal I/O cells by the two ORPs. Each ispLSI and pLSI 2128 device contains four Megablocks.

The GRP has as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI and pLSI 2128 devices are selected using the dedicated clock pins. Three dedicated clock pins (Y0, Y1, Y2) or an asynchronous clock can be selected on a GLB basis. The asynchronous or Product Term clock can be generated in any GLB for its own clock.

Absolute Maximum Ratings ¹

Supply Voltage V_{CC} -0.5 to +7.0V
 Input Voltage Applied -2.5 to $V_{CC} + 1.0V$
 Off-State Output Voltage Applied -2.5 to $V_{CC} + 1.0V$
 Storage Temperature -65 to 150°C
 Case Temp. with Power Applied -55 to 125°C
 Max. Junction Temp. (T_J) with Power Applied ... 150°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Condition

SYMBOL	PARAMETER		MIN.	MAX.	UNITS
V_{CC}	Supply Voltage	Commercial $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	4.75	5.25	V
		Industrial $T_A = -40^\circ\text{C to } +85^\circ\text{C}$	4.5	5.5	V
V_{IL}	Input Low Voltage		0	0.8	V
V_{IH}	Input High Voltage		2.0	$V_{CC}+1$	V

Table 2 - 0005/2128

Capacitance ($T_A=25^\circ\text{C}$, $f=1.0\text{ MHz}$)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
C_1	I/O and Dedicated Input Capacitance	8	pf	$V_{CC} = 5.0V$, $V_{I/O, IN} = 2.0V$
C_2	Clock Capacitance	15	pf	$V_{CC} = 5.0V$, $V_Y = 2.0V$

Table 2 - 0006/2000

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	—	Years
ispLSI Erase/Reprogram Cycles	10000	—	Cycles
pLSI Erase/Reprogram Cycles	100	—	Cycles

Table 2-0008A-isp

Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Time	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See figure 2


3-state levels are measured 0.5V from steady-state active level. Table 2 - 0003/2000

Output Load Conditions (see figure 2)

TEST CONDITION		R1	R2	CL
A		470Ω	390Ω	35pF
B	Active High	∞	390Ω	35pF
	Active Low	470Ω	390Ω	35pF
C	Active High to Z at $V_{OH} - 0.5V$	∞	390Ω	5pF
	Active Low to Z at $V_{OL} + 0.5V$	470Ω	390Ω	5pF

Table 2 - 0004A/2000

Figure 2. Test Load



* C_L includes Test Fixture and Probe Capacitance.

0213A

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS
V_{OL}	Output Low Voltage	$I_{OL} = 8 \text{ mA}$	—	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -4 \text{ mA}$	2.4	—	—	V
I_{IL}	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (Max.)}$	—	—	-10	μA
I_{IH}	Input or I/O High Leakage Current	$3.5V \leq V_{IN} \leq V_{CC}$	—	—	10	μA
I_{IL-isp}	ispEN Input Low Leakage Current	$0V \leq V_{IN} \leq V_{IL}$	—	—	-150	μA
I_{IL-PU}	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	—	—	-150	μA
I_{OS}^1	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT} = 0.5V$	—	—	-200	mA
$I_{CC}^{2,4}$	Operating Power Supply Current	$V_{IL} = 0.0V, V_{IH} = 3.0V$ $f_{CLOCK} = 1 \text{ MHz}$	Commercial	165	325	mA
			Industrial	165	—	mA

Table 2 - 0007isp/2128

- One output at a time for a maximum duration of one second. $V_{OUT} = 0.5V$ was selected to avoid test problems by tester ground degradation. Guaranteed but not 100% tested.
- Measured using eight 16-bit counters.
- Typical values are at $V_{CC} = 5V$ and $T_A = 25^\circ C$.
- Maximum I_{CC} varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this data sheet and the Thermal Management section of this Data Book to estimate maximum I_{CC} .

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST COND. ⁴	# ²	DESCRIPTION ¹	-100		-80		UNITS
				MIN.	MAX.	MIN.	MAX.	
t _{pd1}	A	1	Data Propagation Delay, 4PT Bypass, ORP Bypass	–	10.0	–	15.0	ns
t _{pd2}	A	2	Data Propagation Delay	–	13.0	–	18.5	ns
f _{max}	A	3	Clock Frequency with Internal Feedback ³	100	–	81	–	MHz
f _{max} (Ext.)	–	4	Clock Frequency with External Feedback ($\frac{1}{t_{su2} + t_{co1}}$)	77	–	57	–	MHz
f _{max} (Tog.)	–	5	Clock Frequency, Max. Toggle	100	–	83	–	MHz
t _{su1}	–	6	GLB Reg. Setup Time before Clock, 4 PT Bypass	6.5	–	9.0	–	ns
t _{co1}	A	7	GLB Reg. Clock to Output Delay, ORP Bypass	–	5.0	–	6.5	ns
t _{h1}	–	8	GLB Reg. Hold Time after Clock, 4 PT Bypass	0.0	–	0.0	–	ns
t _{su2}	–	9	GLB Reg. Setup Time before Clock	8.0	–	11.0	–	ns
t _{co2}	–	10	GLB Reg. Clock to Output Delay	–	6.0	–	8.0	ns
t _{h2}	–	11	GLB Reg. Hold Time after Clock	0.0	–	0.0	–	ns
t _{r1}	A	12	Ext. Reset Pin to Output Delay	–	13.5	–	17.0	ns
t _{rw1}	–	13	Ext. Reset Pulse Duration	6.5	–	10.0	–	ns
t _{p_{to}een}	B	14	Product Term OE, Enable	–	15.0	–	18.0	ns
t _{p_{to}edis}	C	15	Product Term OE, Disable	–	15.0	–	18.0	ns
t _{g_{oe}een}	B	16	Global OE, Enable	–	9.0	–	12.0	ns
t _{g_{oe}edis}	C	17	Global OE, Disable	–	9.0	–	12.0	ns
t _{wh}	–	18	External Synchronous Clock Pulse Duration, High	5.0	–	6.0	–	ns
t _{wl}	–	19	External Synchronous Clock Pulse Duration, Low	5.0	–	6.0	–	ns

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.

2. Refer to Timing Model in this data sheet for further details.

3. Standard 16-bit counter using GRP feedback.

4. Reference Switching Test Conditions section.

Table 2 - 0030B/2128-100

Internal Timing Parameters¹


Over Recommended Operating Conditions

PARAMETER	# ²	DESCRIPTION	-100		-80		UNITS
			MIN.	MAX.	MIN.	MAX.	
Inputs							
tio	20	Input Buffer Delay	–	0.5	–	1.8	ns
tdin	21	Dedicated Input Delay	–	2.2	–	4.4	ns
GRP							
tgrp	22	GRP Delay	–	1.7	–	2.6	ns
GLB							
t4ptbpc	23	4 Product Term Bypass Path Delay	–	5.8	–	8.1	ns
t4ptbpr	24	4 Product Term Bypass Path Delay	–	5.8	–	6.8	ns
t1ptxor	25	1 Product Term/XOR Path Delay	–	6.8	–	8.0	ns
t20ptxor	26	20 Product Term/XOR Path Delay	–	7.3	–	8.8	ns
txoradj	27	XOR Adjacent Path Delay ³	–	8.0	–	9.8	ns
tgbp	28	GLB Register Bypass Delay	–	0.5	–	1.3	ns
tgsu	29	GLB Register Setup Time befor Clock	1.2	–	1.4	–	ns
tgh	30	GLB Register Hold Time after Clock	4.0	–	6.0	–	ns
tgco	31	GLB Register Clock to Output Delay	–	0.3	–	0.4	ns
tgro	32	GLB Register Reset to Output Delay	–	1.3	–	1.6	ns
tptre	33	GLB Product Term Reset to Register Delay	–	6.1	–	8.6	ns
tptoe	34	GLB Product Term Output Enable to I/O Cell Delay	–	8.6	–	9.0	ns
tpck	35	GLB Product Term Clock Delay	4.1	7.1	5.6	10.2	ns
ORP							
torp	36	ORP Delay	–	1.4	–	2.0	ns
torpbp	37	ORP Bypass Delay	–	0.4	–	0.5	ns
Outputs							
tob	38	Output Buffer Delay	–	1.6	–	2.0	ns
tsl	39	Output Slew Limited Delay Adder	–	10.0	–	10.0	ns
toen	40	I/O Cell OE to Output Enabled	–	4.2	–	4.6	ns
todis	41	I/O Cell OE to Output Disabled	–	4.2	–	4.6	ns
tgoe	42	Global Output Enable	–	4.8	–	7.4	ns
Clocks							
tgy0	43	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	2.7	2.7	3.6	3.6	ns
tgy1/2	44	Clock Delay, Y1 or Y2 to Global GLB Clock Line	2.7	2.7	3.6	3.6	ns
Global Reset							
tgr	45	Global Reset to GLB	–	9.2	–	11.4	ns

Table 2- 0036C/2128-100

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR adjacent path can only be used by hard macros.

ispLSI and pLSI 2128 Timing Model



Derivations of t_{su} , t_h and t_{co} from the Product Term Clock

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg su} - \text{Clock (min)} \\
 &= (t_{io} + t_{grp} + t_{20ptxor}) + (t_{gsu}) - (t_{io} + t_{grp} + t_{ptck(min)}) \\
 &= (\#20 + \#22 + \#26) + (\#29) - (\#20 + \#22 + \#35) \\
 4.4 \text{ ns} &= (0.5 + 1.7 + 7.3) + (1.2) + (0.5 + 1.7 + 4.1) \\
 t_h &= \text{Clock (max)} + \text{Reg h} - \text{Logic} \\
 &= (t_{io} + t_{grp} + t_{ptck(max)}) + (t_{gh}) - (t_{io} + t_{grp} + t_{20ptxor}) \\
 &= (\#20 + \#22 + \#35) + (\#30) - (\#20 + \#22 + \#26) \\
 3.8 \text{ ns} &= (0.5 + 1.7 + 7.1) + (4.0) + (0.5 + 1.7 + 7.3) \\
 t_{co} &= \text{Clock (max)} + \text{Reg co} + \text{Output} \\
 &= (t_{io} + t_{grp} + t_{ptck(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#22 + \#35) + (\#31) + (\#36 + \#38) \\
 12.6 \text{ ns} &= (0.5 + 1.7 + 7.1) + (0.3) + (1.4 + 1.6)
 \end{aligned}$$


Table 2-0042-16/2128

Note: Calculations are based upon timing specifications for the ispLSI and pLSI 2128-100L.

Power Consumption

Power Consumption in the ispLSI and pLSI 2128 device depends on two primary factors: the speed at which the device is operating and the number of Product Terms used. Figure 3 shows the relationship between power and operating speed.

Figure 3. Typical Device Power Consumption vs fmax



ICC can be estimated for the ispLSI and pLSI 2128 using the following equation:

$$I_{CC} \text{ (mA)} = 20 + (\# \text{ of PTs} * 0.48) + (\# \text{ of nets} * \text{Max freq} * 0.009)$$

Where:

- # of PTs = Number of Product Terms used in design
- # of nets = Number of Signals used in device
- Max freq = Highest Clock Frequency to the device (in MHz)

The ICC estimate is based on typical conditions (VCC = 5.0V, room temperature) and an assumption of 2 GLB loads on average exists. These values are for estimates only. Since the value of ICC is sensitive to operating conditions and the program in the device, the actual ICC should be verified.

0127B-16-80-isp/2128

In-System Programmability


The ispLSI devices are the in-system programmable versions of the Lattice Semiconductor high density programmable Large Scale Integration (pLSI) devices. By integrating all the high voltage programming circuitry on-chip, programming can be accomplished by simply shifting data into the device. Once the function is programmed, the non-volatile E²CMOS cells will not lose the pattern even when the power is turned off.

All necessary programming is done via five TTL level logic interface signals. These five signals are fed into the on-chip programming circuitry where a state machine controls the programming. The simple signals for inter-


face include isp Enable ($\overline{\text{ispEN}}$), Serial Data In (SDI), Serial Data Out (SDO), Serial Clock (SCLK) and Mode (MODE) control. Figure 4 illustrates the block diagram of one possible scheme of the programming interface for the ispLSI devices. For details on the operation of the internal state machine and programming of the device please refer to the ISP Architecture and Programming section of this Data Book.

The device identifier for the ispLSI 2128 is 0001 0100 (14 hex). This code is the unique device identifier which is generated when a read ID command is performed.

Figure 4. ISP Programming Interface



ispLSI 2128 Shift Register Layout



0182/2128

Note: A logic "1" in the address shift register enables the row for programming or verification.
A logic "0" disables it.

Pin Description

NAME	MQFP PIN NUMBERS	TQFP PIN NUMBERS*	DESCRIPTION
I/O 0 - I/O 4 I/O 5 - I/O 9 I/O 10 - I/O 14 I/O 15 - I/O 19 I/O 20 - I/O 24 I/O 25 - I/O 29 I/O 30 - I/O 34 I/O 35 - I/O 39 I/O 40 - I/O 44 I/O 45 - I/O 49 I/O 50 - I/O 54 I/O 55 - I/O 59 I/O 60 - I/O 64 I/O 65 - I/O 69 I/O 70 - I/O 74 I/O 75 - I/O 79 I/O 80 - I/O 84 I/O 85 - I/O 89 I/O 90 - I/O 94 I/O 95 - I/O 99 I/O 100 - I/O 104 I/O 105 - I/O 109 I/O 110 - I/O 114 I/O 115 - I/O 119 I/O 120 - I/O 124 I/O 125 - I/O 127	25, 26, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 46, 47, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 64, 65, 66, 67, 68, 69, 70, 72, 73, 74, 75, 76, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88, 89, 90, 92, 93, 94, 95, 96, 105, 106, 108, 109, 110, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 126, 127, 128, 129, 130, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 144, 145, 146, 147, 148, 149, 150, 152, 153, 154, 155, 156, 157, 158, 159, 160, 2, 3, 4, 5, 6, 7, 8, 9, 11, 13, 14, 15, 16, 17	27, 28, 31, 32, 33, 35, 36, 37, 38, 39, 41, 42, 43, 44, 45, 46, 47, 48, 50, 51, 52, 53, 55, 57, 58, 59, 60, 61, 62, 63, 65, 66, 67, 68, 70, 71, 72, 73, 75, 76, 77, 79, 80, 81, 82, 83, 85, 86, 87, 88, 90, 91, 92, 93, 94, 95, 96, 97, 99, 101, 102, 103, 104, 105, 115, 116, 119, 120, 121, 123, 124, 125, 126, 127, 129, 130, 131, 132, 133, 134, 135, 136, 138, 139, 140, 141, 143, 145, 146, 147, 148, 149, 150, 151, 153, 154, 155, 156, 158, 159, 160, 161, 163, 164, 165, 167, 168, 169, 170, 171, 173, 174, 175, 176, 2, 3, 4, 5, 6, 7, 8, 9, 12, 14, 15, 16, 17, 18	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 2 - IN 5	97, 98, 102, 103	106, 107, 112, 113	Dedicated input pins to the device.
GOE 0, GOE 1	100, 99,	110, 109,	Global Output Enable input pins.
RESET	20	22	Active Low (0) Reset pin which resets all of the GLB registers in the device.
Y0, Y1, Y2	18, 19, 101	19, 21, 111	Dedicated Clock inputs. These clock inputs are connected to one of the clock inputs of all the GLBs on the device.
**ispEN/NC	21	23	Input - Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active.
*SDI/IN 7	22	24	Input - This pin performs two functions. When $\overline{\text{ispEN}}$ is logic low, it functions as an input pin to load programming data into the device. SDI is also used as one of the two control pins for the isp state machine. When $\overline{\text{ispEN}}$ is high, it functions as a dedicated input pin.
*SCLK/IN 0	23	25	Input - This pin performs two functions. When $\overline{\text{ispEN}}$ is logic low, it functions as a clock pin for the Serial Shift Register. When $\overline{\text{ispEN}}$ is high, it functions as a dedicated input pin.
*MODE/IN 1	24	26	Input - This pin performs two functions. When $\overline{\text{ispEN}}$ is logic low, it functions as pin to control the operation of the isp state machine. When $\overline{\text{ispEN}}$ is high, it functions as a dedicated input pin.
*SDO/IN 6	104	114	Output/Input - This pin performs two functions. When $\overline{\text{ispEN}}$ is logic low, it functions as the pin to read the isp data. When $\overline{\text{ispEN}}$ is high, it functions as a dedicated input pin.
GND	1, 10, 27, 45, 63, 81, 107, 125, 143	1, 11, 29, 49, 69, 89, 117, 137, 157	Ground (GND)
VCC	12, 31, 51, 71, 91, 111, 131, 151	13, 34, 56, 78, 100, 122, 144, 166	V _{CC} (+5V)


Table 2 - 0002Cisp/2128

* ispLSI 2128 only

** $\overline{\text{ispEN}}$ for ispLSI 2128 only; NC for pLSI 2128 must be left floating or tied to V_{CC}, must not be grounded or tied to any other signal.

Pin Configuration

ispLSI and pLSI 2128 160-pin MQFP




* Pins have dual function capability for ispLSI 2128 only (except pin 21, which is $\overline{\text{ispEN}}$ only).

160-MQFP/2128

Pin Configuration


ispLSI 2128 176-pin TQFP



176-TQFP/2128

* Pins have dual function capability.

Part Number Description



0212-80Bisp/2128

ispLSI and pLSI 2128 Ordering Information

COMMERCIAL

FAMILY	f_{max} (MHz)	t_{pd} (ns)	ORDERING NUMBER	PACKAGE
ispLSI	100	10	ispLSI 2128-100LM	160-Pin MQFP
	100	10	ispLSI 2128-100LT	176-Pin TQFP
	81	15	ispLSI 2128-80LM	160-Pin MQFP
	81	15	ispLSI 2128-80LT	176-Pin TQFP
pLSI	100	10	pLSI 2128-100LM	160-Pin MQFP
	81	15	pLSI 2128-80LM	160-Pin MQFP

Table 2 - 0041A-08isp/2128

INDUSTRIAL

FAMILY	f_{max} (MHz)	t_{pd} (ns)	ORDERING NUMBER	PACKAGE
ispLSI	81	15	ispLSI 2128-80LTI	176-Pin TQFP

Table 2 - 0041B-08isp/2128



Copyright © 1996 Lattice Semiconductor Corporation.

E²CMOS, GAL, ispGAL, ispLSI, pLSI, pDS, Silicon Forest, UltraMOS, Lattice Logo, L with Lattice Semiconductor Corp. and L (Stylized) are registered trademarks of Lattice Semiconductor Corporation (LSC). The LSC Logo, Generic Array Logic, In-System Programmability, In-System Programmable, ISP, ispATE, ispCODE, ispDOWNLOAD, ispGDS, ispStarter, ispSTREAM, ispTEST, ispTURBO, Latch-Lock, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders.

Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,855,954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 5,130,574 US, 5,138,198 US, 5,162,679 US, 5,191,243 US, 5,204,556 US, 5,231,315 US, 5,231,316 US, 5,237,218 US, 5,245,226 US, 5,251,169 US, 5,272,666 US, 5,281,906 US, 5,295,095 US, 5,329,179 US, 5,331,590 US, 5,336,951 US, 5,353,246 US, 5,357,156 US, 5,359,573 US, 5,394,033 US, 5,394,037 US, 5,404,055 US, 5,418,390 US, 5,493,205 US, 0194091 EP, 0196771B1 EP, 0267271 EP, 0196771 UK, 0194091 GB, 0196771 WG, P3686070.0-08 WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right.

The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current.

LSC warrants performance of its products to current and applicable specifications in accordance with LSC's standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements.

LSC assumes no liability for applications assistance, customer's product design, software performance, or infringements of patents or services arising from the use of the products and services described herein.

LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited.

LATTICE SEMICONDUCTOR CORPORATION

5555 Northeast Moore Court
Hillsboro, Oregon 97124 U.S.A.

Tel.: (503) 681-0118

FAX: (503) 681-3037

<http://www.latticesemi.com>

November 1996
