


intel®

Embedded Applications

Embedded Applications







Intel the Microcomputer Company:

When Intel invented the microcomputer in 1971, it created the era of microcomputers. Whether used in embedded applications such as automobiles or microwave ovens, or as the CPU in personal computers or supercomputers, Intel's microcomputers have always offered leading-edge technology. Intel continues to strive for the highest standards in memory, microcomputer components, modules and systems to give its customers the best possible competitive advantages.

EMBEDDED APPLICATIONS HANDBOOK

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local sales office to obtain the latest specifications before placing your order.

The following are trademarks of Intel Corporation and may only be used to identify Intel products:

376, 386, 387, 486, 4-SITE, Above, ACE51, ACE96, ACE186, ACE196, ACE960, BITBUS, COMMputer, CREDIT, Data Pipeline, DVI, ETOX, FaxBACK, Genius, i, 1, 1486, 1750, 1860, ICE, ICEL, ICEVIEW, ICS, IDBP, IDIS, I²ICE, ILBX, IMDDX, IMMX, Inboard, Insite, Intel, Intel386, IntelBOS, Intel Certified, Intelevision, inteligent Identifier, inteligent Programming, Inteliec, Intellink, IOSP, IPAT, IPDS, IPSC, IRMK, IRMX, ISBC, ISBX, ISDM, ISXM, Library Manager, MAPNET, MCS, Megachassis, MICROMAINFRAME, MULTIBUS, MULTICHANNEL, MULTIMODULE, MultiSERVER, ONCE, OpenNET, OTP, PRO750, PROMPT, Promware, QUEST, QueX, Quick-Erase, Quick-Pulse Programming, Ripplemode, RMX/80, RUPI, Seamless, SLD, SugarCube, ToolTALK, UPI, Visual Edge, VLSICEL, and ZapCode, and the combination of ICE, ICS, IRMX, ISBC, ISBX, ISXM, MCS, or UPI and a numerical suffix.

MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.

MULTIBUS is a patented Intel bus.

CHMOS and HMOS are patented processes of Intel Corp.

Intel Corporation and Intel's FASTPATH are not affiliated with Kinetics, a division of Excelan, Inc. or its FASTPATH trademark or products.

Additional copies of this manual or other Intel literature may be obtained from:

Intel Corporation Literature Sales P.O. Box 7641 Mt. Prospect, IL 60056-7641

©INTEL CORPORATION 1989 CG-101789



CUSTOMER SUPPORT

INTEL'S COMPLETE SUPPORT SOLUTION WORLDWIDE

Customer Support is Intel's complete support service that provides Intel customers with hardware support, software support, customer training, consulting services and network management services. For detailed information contact your local sales offices.

After a customer purchases any system hardware or software product, service and support become major factors in determining whether that product will continue to meet a customer's expectations. Such support requires an international support organization and a breadth of programs to meet a variety of customer needs. As you might expect, Intel's customer support is quite extensive. It can start with assistance during your development effort to network management. 100 Intel sales and service offices are located worldwide—in the U.S., Canada, Europe and the Far East. So wherever you're using Intel technology, our professional staff is within close reach.

HARDWARE SUPPORT SERVICES

Intel's hardware maintenance service, starting with complete on-site installation will boost your productivity from the start and keep you running at maximum efficiency. Support for system or board level products can be tailored to match your needs, from complete on-site repair and maintenance support to economical carry-in or mail-in factory service.

Intel can provide support service for not only Intel systems and emulators, but also support for equipment in your development lab or provide service on your product to your end-user/customer.

SOFTWARE SUPPORT SERVICES

Software products are supported by our Technical Information Service (TIPS) that has a special toll free number to provide you with direct, ready information on known, documented problems and deficiencies, as well as work-arounds, patches and other solutions.

Intel's software support consists of two levels of contracts. Standard support includes TIPS (Technical Information Phone Service), updates and subscription service (product-specific troubleshooting guides and; COMMENTS Magazine). Basic support consists of updates and the subscription service. Contracts are sold in environments which represent product groupings (e.g., iRMX® environment).

CONSULTING SERVICES

Intel provides field system engineering consulting services for any phase of your development or application effort. You can use our system engineers in a variety of ways ranging from assistance in using a new product, developing an application, personalizing training and customizing an Intel product to providing technical and management consulting. Systems Engineers are well versed in technical areas such as microcommunications, real-time applications, embedded microcontrollers, and network services. You know your application needs; we know our products. Working together we can help you get a successful product to market in the least possible time.

CUSTOMER TRAINING

Intel offers a wide range of instructional programs covering various aspects of system design and implementation. In just three to ten days a limited number of individuals learn more in a single workshop than in weeks of self-study. For optimum convenience, workshops are scheduled regularly at Training Centers worldwide or we can take our workshops to you for on-site instruction. Covering a wide variety of topics, Intel's major course categories include: architecture and assembly language, programming and operating systems, BITBUS™ and LAN applications.

NETWORK MANAGEMENT SERVICES

Today's networking products are powerful and extremely flexible. The return they can provide on your investment via increased productivity and reduced costs can be very substantial.

Intel offers complete network support, from definition of your network's physical and functional design, to implementation, installation and maintenance. Whether installing your first network or adding to an existing one, Intel's Networking Specialists can optimize network performance for you.



Table of Contents

MCS®-48	S FAMI	LY	
Chapt	ter 1		
MCS [®]	-48 AP	PLICATION NOTES	
/ /	AP-24 AP-40 AP-49	Application Techniques for the MCS®-48 Family	1-1 1-25 1-50 1-73 1-173
MCS®-51	FAMI	LY	
Chapt	ter 2		
		PLICATION NOTES & ARTICLE REPRINTS	
	AB-38 AB-39 AB-40 AB-12 AP-252 AP-410 AB-41 AP-415 AP-425 AP-429	An Introduction to the Intel MCS®-51 Single-Chip Microcomputer Using the Intel MCS®-51 Boolean Processing Capabilities 8051 Based CRT Terminal Controller Interfacing the 82786 Graphic Coprocessor to the 8051 Interfacing the Densitron LCD to the 8051 32-Bit Math Routines for the 8051 Designing a Mailbox Memory for Two 80C31 Microcontrollers Using EPLDs Designing with the 80C51BH Enhanced Serial Port on the 83C51FA Software Serial Port Implemented with the PCA 83C51FA/FB PCA Cookbook Small DC Motor Control Application Techniques for the 83C152 Global Serial Channel in CSMA/CD Mode Using the 8051 Microcontroller with Resonant Transducers	2-244 2-287 2-301 2-369
		Analog/Digital Processing with Microcontrollers	2-374
Chapt			
		Y APPLICATION NOTE & ARTICLE REPRINT	
,	AR-537	Using Intel's ASIC Core Cell to Expand the Capabilities of an 80C51 Based System	3-1 3-11
THE RUI		MILY	
Chapt			
		LICATION NOTES	
, ,	AP-283	UPI-452 Accelerates 80286 Bus Performance	4-1 4-21
80186/80		AMILY	
Chapt		-	
		PPLICATION NOTES	
, , , ,	AP-258 AP-286 AB-36 AB-37	Using the 80186/188/C186/C188 Microprocessor	5-1 5-83 5-99 5-129 5-132 5-134 5-147

Table of Contents (Continued)

MCS®-96 FAMILY	
Chapter 6	
MCS®-96 APPLICATION NOTES & ARTICLE REPRINT	
AP-248 Using the 8096	6-1
AP-275 An FFT Algorithm with the MCS®-96 Products	
Including Supporting Routines and Examples	6-103
AB-32 Upgrade Path from 8096-90 to 8096BH to 80C196	6-178
AB-33 Memory Expansion for the 8096	6-181
AB-34 Integer Square Root Routine for the 8096	
AP-406 MCS®-96 Analog Acquisition Primer	6-197
AP-428 Distributed Motor Control Using the 80C196KB	6-296
AR-515 A Single-Chip Image Processor	6-325
Chapter 7	
MCS®-96 Diagnostic Library	7-1
Chapter 8	
80960 ARTICLE REPRINTS	
AB-42 80960KX Self-Test	8-1
AB-42 80960KX Self-TestAR-541 Intel's 80960: An Architecture Optimized for Embedded Control	8-4
AR-551 Embedded Controllers Push Printer Performance	8-18
AR-557 A Programmer's View of the 80960 Architecture	8-24
GENERAL MICROCONTROLLER	
Chapter 9	
APPLICATION NOTES	
AP-125 Designing Microcontroller Systems for Electrically Noisy Environments AP-155 Oscillators for Microcontrollers	9-1 9-23 9-55 9-80

• ſ

February 1977

© Intel Corporation, 1977

98-413A




INTRODUCTION.

The INTEL® MCS-48TM family consists of a series of seven parts, including three processors, which take advantage of the latest advances in silicon technology to provide the system designer with an effective solution to a wide variety of design problems. The significant contribution of the MCS-48 family is that instead of consisting of integrated microcomputer components it consists of integrated microcomputer systems. A single integrated circuit contains the processor, RAM, ROM (or PROM), a timer, and I/O.

This application note suggests a variety of application techniques which are useful with the MCS-48. Rather than presenting the design of a complete system it describes the implementation of "subsystems" which are common to many microprocessor based systems. The subsystems described are analog input and output, the use of tables for function evaluation, receiving serial code, transmitting serial code, and parity generation. After an overview of the MCS-48 family these areas are discussed in a more or less independent manner.

THE MCS-48™ FAMILY

The processors in the MCS-48 family all share an identical architecture. The only significant difference is the type of on board program storage which is provided. The 8748 (see Figure 1) includes 1024 bytes of erasable, programmable, ROM (EPROM), the 8048 replaces the EPROM with an equivalent amount of mask programmed ROM, nd the 8035 provides the CPU function with no on board program storage. All three of these processors



MCS-48TM Internal Structure

intطٌ

INSTRUCTION SET

	Mnemonic	Description	Bytes	Cycle		Mnemonic	Description E	ytes	Cycles
	ADD A,R	Add register to A	1	1	Subroutine	CALL	Jump to subroutine	2	2
	ADD A, @R	Add data memory to A	1	1	5	RET	Return	1	2
	ADD A, =data	Add immediate to A	2	2	ă	RETR	Return and restore status	1	2
	ADDC A, R	Add register with carry	1	1	S				
i	ADDC A, @R	Add data memory with carry	1	1		CLR C	Clear Carry	1	1
	ADDC A, =data	Add immediate with carry	2	2		CPL C	Complement Carry	1	1
	ANL A, R	And register to A	1	1	Flags	CLR F0	Clear Flag 0	1	1
	ANL A, @R	And data memory to A	1	1	ΙË	CPL FO	Complement Flag 0	1	1
	ANL A, =data	And immediate to A	2	2		CLR F1	Clear Flag 1	1	1
_	ORL A, R	Or register to A	1	1	1	CPL F1	Complement Flag 1	1	1
2	ORL A, @R	Or data memory to A	1	1		0			
Accumulator	ORL A, =data	Or immediate to A	2	2	İ				
5	XRL A, R	Exclusive Or register to A	1	1		MOV A, R	Move register to A	1	1
3	XRL A, @R	Exclusive or data memory to A		1		MOV A, @R	Move data memory to A	1	1
⋖	XRL A, =data	Exclusive or immediate to A	2	2	j	MOV A, =data	Move immediate to A	2	2
	INC A	Increment A	1	1		MOV R, A	Move A to register	1	1
	DEC A	Decrement A	1	1	2	MOV @R, A	Move A to data memory	1	1
	CLR A	Clear A	1	i	Movers	MOV R, =data	Move immediate to register	2	2
ļ	CPL A	Complement A	1	1	۱ŝ	MOV @R, =data	Move immediate to data memory	2	2
1		•	1	1	Data	MOV A, PSW	Move PSW to A	1	1
	DA A	Decimal Adjust A	1	1	<u>°</u>	MOV PSW, A	Move A to PSW	1	1
	SWAP A	Swap nibbles of A	1			XCH A, R	Exchange A and register	1	1
[RLA	Rotate A left	•	1	1	XCH A, @R	Exchange A and data memory	1	1
	RLC A	Rotate A left through carry	1	1]	XCHD A, @R	Exchange nibble of A and registe	r 1	1
ŀ	RRA	Rotate A right	1	1)	MOVX A, @R	Move external data memory to A	١ 1	2
	RRC A	Rotate A right through carry	1	1	1	MOVX @R, A	Move A to external data memory	1	2
	IN A, P	Input port to A	1	2	1	MOVP A, @A	Move to A from current page	1,	2
	OUTL P, A	Output A to port	1	2		MOVP3 A, @A	Move to A from Page 3	1	2
	ANL P, =data	And immediate to port	2	2					
ا ـ		·	2	2					
Input/Output	ORL P, =data INS A, BUS	Or immediate to port		2		140V A T	Read Timer/Counter	1	1
1 5	OUTL BUS, A	Input BUS to A	1		ţ	MOV A, T MOV T, A	Load Timer/Counter	1	1
\$		Output A to BUS And immediate to BUS	1 2	2	Timer/Counter	STRT T	Start Timer	1	1
2	•			2 2	ပိ		Start Counter	1	1
트		Or immediate to BUS	2		er/	STRT CNT		1	1
	MOVD A, P	Input Expander port to A	1	2	,⊑	STOP TONT	Stop Timer/Counter Enable Timer/Counter Interrupt	•	. 1
	MOVD P, A	Output A to Expander port	1	2	-	EN TCNTI			1
	ANLD P, A	And A to Expander port	1	2		DIS TCNTI	Disable Timer/Counter Interrupt	'	,
	ORLD P, A	Or A to Expander port	1 .	2					
Registers	INC R	Increment register	1	1		EN I	Enable external interrupt	1	1
jist	INC @R	Increment data memory	1	1	l	DISI	Disable external interrupt	1	1
ě	DEC R	Decrement register	1	1	7	SEL RB0	Select register bank 0	1	1
					Control	SEL RB1	Select register bank 1	1	1
	JMP addr	Jump unconditional	2	2	ြိ	SEL MBO	Select memory bank 0	1	1
	JMPP @A	Jump indirect	1	2		SEL MB1	Select memory bank 1	1	1
1	DJNZ R, addr	Decrement register and skip	2	2	l	ENTO CLK	Enable Clock output on TO	1	1
	JC addr	Jump on Carry = 1	2	2					
	JC addr JNC addr		2	2					
	J Z addr	Jump on Carry = 0 Jump on A Zero	2	2		NOP	No Operation	1	1
	JNZ addr	·	2	2		,	The Operation		
ء		Jump on A not Zero		2					
Branch	JTO addr	Jump on TO = 1	2						
Bra	JNTO addr	Jump on T0 = 0	2	2 2	1				
_	JT1 addr	Jump on T1 = 1	2						
	JNT1 addr	Jump on T1 = 0	2	2.					
	JF0 addr	Jump on F0 = 1	2	2	1	Mnemonics	copyright Intel Corporation 1976		
	JF1 addr	Jump on F1 = 1	2	2		, which is the	sop,g.it iiitei oorpolatioii 1970		
	JTF addr	Jump on timer flag	2	2					
1	JNI addr	Jump on INT = 0	2	2					
	JBb addr	Jump on Accumulator Bit	2	2					

Figure 2. 8048/8748/8035 Instruction Set



operate from a single 5-volt power supply. The 8748 requires an additional 25-volt supply only while the on board EPROM is being programmed. When installed in a system only the 5-volt supply is needed. Aside from program storage, these chips include 64 bytes of data storage (RAM), an eight bit timer which can also be used to count external events, 27 programmable I/O pins and the processor itself. The processor offers a wide range of instruction capability including many designed for bit, nibble, and byte manipulation. The instruction set is summarized in Figure 2.

Aside from the processors, the MCS-48 family includes 4 devices: one pure I/O device and 3 combination memory and I/O devices. The pure I/O device is the 8243, a device which is connected to a special 4 bit bus provided by the MCS-48 processors and which provides 16 I/O pins which can be programmatically controlled.

The combination memory and I/O devices consist of the 8355, the 8755, and the 8155. The 8355 and the 8755 both provide 2,048 bytes of program storage and two eight bit data ports. The only difference between these devices is that the 8355 contains masked program ROM and the 8755 contains EPROM. The 8155 combines 256 bytes of data storage (RAM), two eight bit data ports, a six bit control port, and a 14 bit programmable timer.

Figure 3 shows the various system configurations which can be achieved using the MCS-48 family of parts. It should also be noted that eight of the processors' I/O lines have been configured as a bidirectional bus which can be used to interface to standard Intel peripheral parts such as the 8251 USART (for serial I/O), the 8255A PPI (provides 24 I/O lines) and the complete range of memory components.

More detailed information concerning the MCS-48 family can be obtained from the "MCS-48 Microcomputer User's Manual" which provides a complete description of the MCS-48 family and its members. A general familiarity with this document will make the application techniques which follow easier to understand.

ANALOG I/O

If analog I/O is required for a MCS-48TM system there are many alternatives available from the makers of analog I/O modules. By searching through their catalogs it is possible to find almost any combination of features which is technically feasible. Perhaps the best example of such modules are the MP-10 and MP-20 hybrid modules recently introduced by Burr-Brown Research Corporation. The MP-10 provides two analog outputs and the MP-20 provides 16 analog inputs. Both of these units were

[] Number of Available Timers () Number of Available I/O Lines


1088									
1K		48 3155 (101)	83 4-8	35 55 3155	83 4-)48 855 8155 (116)	8035 2-8355 4-8155 [5] (131)		
832	[3]	(101)	[5]	(110)	[3]	(110)	[5]	(131)	
768 (WY &) 578		48 3155 (80)	83	35 55 3155 (95)	83 3-)48 855 8155 (95)	2-1 3-1	35 3355 3155 (110)	
ATA MEMORY (RAM) 202 203 204 204 204 204 204 204 204 204 204 204	80- 2-8 [3]		83 2-8	35 55 3155 (74)	83 2-	948 855 8155 (74)	8035 2-8355 2-8155 [3] (89)		
256	8	048 155 (38)	8 8	035 355 155 (53)	. 8	048 355 155 (53)	81	35 3355 55 (68)	
64	80 [1]	048 (24)	8	035 355 (28)	8	048 355 (28)		3355	
• '		1	K	2	K	3	K	4K	
		PRO	GRAI	и мем	ORY	(ROM)			

Figure 3. The Expanded MCS-48 TM System

specifically designed to interface with micro-processors.

A block diagram of the MP-10 is shown in Figure 4. It consists of two eight bit digital to analog converters, two eight bit latches which are loaded from the data bus, and address decoding logic to determine when the latches should be loaded. The D/A converters each generate an analog output in the range of 10 volts with an output impedance of 1Ω . Accuracy is ±0.4% of full scale and the output is stable 25 usec after the eight bit binary data is loaded into the appropriate latch. The latches are loaded by the write pulse (\overline{WR}) whenever the proper address is presented to the MP-10. The lower two addresses (A0 and A1) are used internally by the device. Addresses A2 & A3 are compared with the address determination inputs B2 and B3. If their signals are found to be equal, and if addresses A4-A13 are all high, then the device is selected and one of the latches will be loaded. Address bit A₁ selects between output 1 and output 2. If address bit A₀ is set then the initialization channel of the DIA is selected. In order to prepare for operation a data pattern of 80H must





be output to this channel following the reset of the device.

A block diagram of the MP-20 analog to digital converter is shown in figure 5. This unit consists of a 16 input analog multiplexer, an instrumentation amplifier, an eight bit successive approximation analog to digital converter, and control logic. The 16 input multiplexer can be used to input either 16 single ended or 8 differential inputs. The output from the multiplexer is fed into the instrumentation amplifier which is configured so that it can easily be strapped for single ended 0-5 volt inputs, single ended ±5 volt inputs, or differential 0-5 volt signals. Provisions are made for an external gain control resistor on the amplifier. The gain control equation is:

$$G = 2 + \frac{50k\Omega}{R_{ext}}$$




Figure 5. MP-20 Analog Subsystem


With no R_{ext} ($R_{ext} = \infty$) the gain is two and the input is 0-5 or ±5 volts full scale. Adding an external resistor results in higher gain so that low level (±50mV) signals from thermocouples and strain gauges can be accommodated. The output from the amplifier is applied to the actual A/D converter which provides an eight bit output with guaranteed monotonicity and an accuracy of ±0.4% of full scale. Note that this accuracy is specified for the entire module, not just for the converter itself. The control logic monitors address lines A₁₅ through A₄ to determine when the address of the unit has been selected. An address that the unit will respond to is determined by 11 address control pins, labeled $\overline{A4}$ through $\overline{A14}$. If one of these pins is tied to a logic 0 then the corresponding address pin must be high in order for the unit to be selected. If the pin is tied to a logic 1 then the corresponding address pin must be low. If the address of the module is selected when MEMR pulse occurs, the lower four addresses (A3-A0) are stored in a latch which addresses the multiplexer. The coincidence of the proper address and MEMR also initiates a conversion and gates the output of the converter on to the eight bit data bus.

The control logic of the MP-20 was designed to operate directly with an MCS-80TM system. When a MEMR occurs and a conversion is initiated the MP-20 generates a READY signal which is used to extend the cycle of the 8080A for the duration of the conversion. READY is brought high after the conversion is complete which allows the 8080A to initiate a conversion and read the resulting data in a single, albeit long, memory or I/O cycle. The conversion time of the MP-20 depends on the gain selected for the amplifier. With no external resistor (R = ∞) the gain is two and the conversion time is 35 μ sec. For R = 510 Ω the gain is:

$$G = 2 + \frac{50k\Omega}{51k\Omega} \approx 100$$

and the conversion time becomes 100μ sec. These settling times are specified in the MP-20 data sheet and range from 35 to 175 microseconds. The READY timing is controlled by an external capacitor. For a gain of 2 no external capacitor is required but if higher gains are selected a capacitor is needed to extend the timing.

A schematic showing both the MP-10 D/A and the MP-20 A/D connected to the 8748 is shown in Figure 6. This configuration, which consists of only four major components, gives an excellent example of what modern technology can do for



MCS-48[™] Based Analog Processor



the system designer. The four components provide:

- a. An eight bit microprocessor
- b. 64 bytes of RAM
- c. 1024 bytes of UV erasable PROM
- d. A timer/event counter
- e. 16 digital I/O pins
- f. 2 testable input pins
- g. An interrupt capability
- h. 16 eight bit analog inputs
- i. 2 eight bit analog outputs

The MCS-48 communicates with the D/A and A/D converters in a memory mapped mode (i.e., it treats the devices as if they were external RAM). By setting an address in either Ro or R1 and then executing a MOVX the software can transfer data between the accumulator and the analog I/O. When the MCS-48 executes the MOVX instruction it first sends the eight bit address out on the bus and strobes it into the 8212 latch with the ALE (Address Latch Enable) signal. After the address is latched, the MCS-48 uses the same bus to transfer data to or from the accumulator. If data is being sent out (MOVX ∂Rj , A) the \overline{WR} strobe is used; if the data is being moved into the accumulator (MOVX A, ∂Rj) the RD strobe is used. The one shots on the WR line are used to delay the write strobe of the MCS-48 to meet the data set up specifications of the MP-10.

In order to provide reset capability for the analog devices without dedicating an I/O pin from the MCS-48, special addresses are used as reset channels. Executing any M0VX with an address of 0XXXXXXX will reset the A/D module; a similar operation with an address of X1XXXXXX will reset the D/A; a MOVX with an address of 01XXXXXX will reset both devices. All data transfers are accomplished with the upper two bits of the address field equal to 10. A summary of the addressing of the analog devices is shown in Table 1. Notice that except for an initialization channel for the D/A (which must

Table 1. Analog Interface Addresses

	INPUT	OR OUTPUT
0 X X X	X X X X	Reset A/D
X1XX	X X X X	Reset D/A
	INPUT	
0 01 1	nnnn	Read A/D Channel n n n n
	OUTPL	JΤ
1011	0001	Initialize D/A
1011	0000	Write Channel 1
1011	0010	Write Channel 2

be written to following a reset to initialize its internal logic) all channels involve some form of data transfer.

As was mentioned previously, the MP-20 was designed to use the READY line of the 8080A. Obviously this presents a problem since the MCS-48 does not support a READY line (with its attendant requirement of entering WAIT state). The necessity of a READY input can be overcome by performing a read operation to set the channel address, waiting the required delay (35 µsec for a gain of two) and then performing a second read to actually obtain the data. The second read will read in the data from the channel selected by the first read irrespective of the channel selected for the second read. Thus it is possible to use the second read to set up the channel for the third read. Each read can read in the current channel and select the next channel for conversion.

The MP-20 is shown in Figure 6 strapped to input 16 single ended ±5 volts signals. Programs which were used to test this configuration are shown in Figure 7. The first of these programs uses the D/A converter to generate sawtooth waveforms by outputting an incrementing value to the D/A converters. The second program scans the analog inputs and stores their digital values in a table located in RAM.




Figure 7a. D/A Exercise Program



LOC OBJ .	SEQ SO	JRCE STATEMENT	•
	• .		
	1		
	2 ;		
		ROGRAM FOR ANA	
			THE INPUT CHANNELS
		TING AT BUFF.	DINGS IN A TABLE
	8		
	9 ;	-	
	18 : EQUATE:		
	11 ;	-	
	12		
0020		EQU 28H	; START OF BUFFER
688F	14 MAXCH		, NO OF ANALOG INPUTS
66B6		EQU BBH	; BASE ADDRESS OF ANALOG INPUTS
### 5		EQU 5	; EXECUTION TIME OF DUNZ
	17		
	19 ; START		
	28 :		
8188		DRG 188H	
	22		: SETUP TO SCAN ANALOG INPUTS
8188 B92F	23 START: I	MOV R1,#B	UFF + MAXCH
8182 BB8F		MOV R3,#M	AXCH
6164 BBBF		MOV R8,#(AIHCH+MAXCH)
	26		; SELECT CHANNEL 15
8186 88		MOVX A,@R≸	
8187 BC89	28 29 . I	MDV R4,#4	; WAIT >48 MICROSECONDS
8189 EC89		DUNZ R4.S	PATION
0.05 2005	31	DOINE K4,5	: NOW SCAN ANALOGS
918B CB		DEC RE	, nor som mileos
	33		; GET DATA
018C 80	34	MOVX A,@aR#	
	35		; MOVE INTO BUFFER
818D A1		MDV @R1,A	
	37		; DECREMENT BUFFER POINT
010E C9		DEC R1	·
818F BC84	39 48	MOV R4.#2	; PAD 28 MICROSEC
9111 EC11		MOV R4,#2 DJNZ R4,\$	D/TICK ·
#111 EU11	42	DUIL 84,5	: LOOP UNTIL DONE
0113 EB6B		DJNZ R3,L00	
	44		; REPEAT TEST FOREVER
8115 2488		JMP START	
	46		; END OF PROGRAM
	47	END	

Figure 7b. A/D Exercise Program

TABLE LOOKUP TECHNIQUES

In the previous section the interface between analog I/O devices and the MCS-48TM was discussed. In many applications involving analog I/O one quickly finds that nature is inherently nonlinear, and the mathematics involved in 'linearizing it' can tax the computational power of the microprocessor, particularly if it has other tasks to perform. Problems of this nature are good candidates for the use of tables.

As an example of how tables can be used as part of an analog output scheme, consider a system which requires an MCS-48 to output a variable frequency sinusoidal waveform. One method of performing this function would be to use the timer to generate an interrupt at a fixed rate of 256 times the desired output frequency. At each interrupt the appropriate value of the sine function could be calculated from the MacLaurin series:

Sin
$$x = x - \frac{x^3}{3!} + \frac{x^5}{5!} - \frac{x^7}{7!} + \dots + \frac{(-1)^k x^{2k+1}}{(2K+1)!}$$

Where K is chosen to be large enough to provide the required accuracy.

The above calculation, although conceptually simple, would be time consuming and would severely limit the possible output frequencies which could be obtained. As an alternative to calculating these values in real time, the values could be precalculated off line and stored in a table. Upon each interrupt the MCS-48 would merely have to retrieve the appropriate value from the table and output it to the D/A converter. the MCS-48 provides a special instruction which can be used to access data in a table. If the table is stored in the last 256 bytes of the first kilobyte of MCS-48 memory then the table lookup can be performed by loading the independent variable (time in this case) into the accumulator and executing the instruction.

MOVP3 A, @ A

This instruction uses the initial contents of the accumulator to index into page 3 of program storage. The location pointed to is read and the contents placed in the accumulator. If (as is often the case) a table of fewer than 256 entries is required, then the table can be located in any page of program memory and the instruction:

can be used to retrieve data from the table. This instruction operates in the same manner as does the previous instruction except that the current page of program storage is assumed to contain the table.

If it is possible to devote slightly more of the microprocessor's time to the table look up process, then a much smaller table can often be utilized by taking advantage of interpolation to determine values of the function between values which are actual entries in the table. As an example of this




Figure 8. Flow Monitoring System

process consider the hypothetical system shown in Figure 8. The purpose of this system is to measure the flow through the three pipes, add them, and display the total flow on the control panel. The system consists of three flow meters which generate a différential voltage which is some function of flow, an A/D system with at least three differential inputs, an MCS-48, and a control panel. The schematic shown in Figure 6 could easily become part of this system, with the spare digital I/O of the MCS-48 used as an interface to the control panel. The simplicity of this system is clouded by the flow transducers, which are assumed to be not only nonlinear but also to require individual calibration (this is not an unreasonable assumption for a flow transducer). By using a table look up process and an 8748 the flow transducers can be calibrated and the results of the calibration tests stored directly in tables in the 8748. (The 8748 has a PROM in place of the ROM of the 8048 and thus makes such 'one off' programming practical.)

The results which might be obtained from calibrating one of the flow meters is shown in Figure 9. The results are plotted as gals/hour versus the measured voltage generated by the transducer. The voltage is shown in hexadecimal form so that it corresponds directly to the digital output of the analog to digital converter. The flow required to generate seventeen evenly spaced voltages (0H-100H in steps of 10H) has been measured and plotted. This information is shown in tabular form in Figure 10. It is necessary to generate a program which will convert any measured input from 00H to FFH into the flow in units which can be interpreted by a human operator. This can easily be done by simple interpolation.




Figure 9. Flow Calibration Curve

TRANSDUCER VOLTAGE (HEX)	00	10	20	30	40	50	60	70	80	90	A0	во	CO	00	ΕO	FO	100	
MEASURED FLOW	0																	

Figure 10. Tabulated Flow Data

The eight bits of independent variable (voltage) can be looked on as two four bit fields. The most significant four bits (7-4) will be used to retrieve one of the table values. The lower four bits (3-0) will be used to interpolate between this value and the value retrieved from the next higher location in the table. If the upper four bits are given the symbol I and the lower four bits the symbol N, then the interpolation can be expressed as:

$$F(x) = F(I) + \frac{N}{16} [F(I+1) - F(I)]$$

Where x is the measured voltage and F(x) is the corresponding flow.

If, as an example, the transducer voltage was measured as 48H then the flow (ref. Figure 10) would be:

$$F = 30 + \frac{8}{16} (34-30) = 32$$

A subroutine which implements this calculation is shown in Figure 11. Before it is called the indepen dent variable (V) is placed in the accumulator and register R1 is set to point at the first value in the table. Aside from simple additions and subtractions the only arithmetic required is to multiply two values and then divide them by 16. The multiplication is handled via a subroutine which is also shown in Figure 11. The division by 16 can be performed by a four place right shift followed by a rounding operation. The routine shown will handle a monotonic increasing function of a single independent variable. Fairly simple modifications are required for nonmonotonic functions. Functions of two variables can be handled by interpolating on a plane rather than along a straight line. Although this is more time consuming, requiring an interpolation for each of the independent variables and a third to interpolate the final answer, it still provides a simple means of quickly calculating the required function. The use of tables can offer a powerful technique for function evaluation to the designer.

RECEIVING SERIAL CODE-BASIC APPROACHES

Many microprocessor based systems require some form of serial communication. Serial communication is extensively used because it allows two or more pieces of equipment to exchange information with a minimal number of interconnecting wires. The minimization of interconnecting wires results in simpler, cheaper, interconnects because fewer (or smaller) cables and connectors are required. Since the required number of drivers and receivers required is reduced, it can become economically feasible to provide much higher noise immunity

FOC OB?	SEQ S	OURCE, S	TATEMENT		LOC	OBJ	SEQ	9	OURCE S	TATEMENT	r "
		•••••	•••••	•••••	B11C	83	56		RET		
	1 ;						57				
	2 ;	APPROX					58				
	3;	AT E		INTSAT TABLE				;			
	4 ;		A HAS	INDEPENDENT VARIABLE				; MULT:			
	5; 6:****							;			
	7				8110	BB88	62	MILT.	MOI I	COLINT	; SET UP COUNT AND AEX .
	8 :					BASS	. 64	MULT:	MOV MOV	COUNT, AEX,#	
	9 ; EQUAT				•	DHOD	65		HUV	HEX, #	: CLEAR CARRY
	18 :				8121	97		LOOPA:	CLP	С	, CLERK CHRK!
	11						67		02.11	•	; IF MULTIPLIER (8) <> 1 THEN SHIFT PRODU
8888	12 RX8	EQU	RØ :	POINTER 8	8122	122B		LOOPB:	JB8	SSUM	The state of the s
8881	13 RX1	EQU	R1	POINTER1	8124		69		XCH	A.AEX	
0002	14 AEX	EQU	R2	EXTENSION OF A REGISTER	8125	67	78		RRC	A	
8883	15 COUNT	EQU		COUNTER	6 126	2A	71		XCH	A,AEX	
8884	16 TEMP	EQU	R4 :	TEMP STORAGE	8127	67	72		RRC	A	
	17						73				; LOOP UNTIL DONE
	18 ;					EB55	74		DJN2	COUNT,	LOOPB
	19 ; APPRO				812A	83	75		RET		
	28 ; 21		-				76	1-			; ELSE ADD MULTIPLIER AND SHIFT PRODUCT
8188	22	ORG	188H		612B			SSUM:	XCH	A,AEX	_
0100	23	UKO		POINT RXB AT TEMP	812C 812D		78		ADD	A,@RXI	0
8188 B884	24 APPROX:	MOU	RX8,#TEM		812E		79 88		RRC XCH	A A,AEX	
D 100 2004	25			TEMP-N AND OFH	812F		81		RRC	A,HEX	
	26			A-P AND BFH	0.12	٠,	82		MAG		LOOP UNTIL DONE
8182 B888	27	MOV	@RX8,#8		8138	FB21	83		DJNZ	COUNT,	
8184 38	28	XCHD	A, @RXB		8132		84		RET	, ,	200 11
8185 47	29	SWAP	A				85				
	38			; RX1=BASE+A			86				
#186 69	31	ADD	A,RX1				87	;			
0187 A9	32	MOV	RX1,A				88	; TABLE	TO TES	T PROGRA	M
	33			RX1=TABLE(P)			89	;			-
	34			A-TABLE(P+1)			98		,		
0108 E3	35	MDVP3	A,@A		8388		91		ORG	388H	
0169 29	36	XCH	A,RX1				92				
818A 17	37 38	INC	Α		9389			TABLE:	DB	88	; THIS TABLE IS FROM FIG 18
018B E3	38 39	MOVP3	A,@A	A TABLE 40.43 TABLE403	8381		94		DB	18	
818C 37	48	CPL	A	A TABLE (P+1)-TABLE(P)	8382		95		DB	55	
818D 69	41	ADD	A.RX1		Ø383		96 97		DB	26	
018E 37	42	CPL	Α		9384 #305				DB	36	
	43	J		A=N*A/16	#385 #386		98 99		DB	34 38	
818F 341D	44	CALL	MULT	· · · · · ·	6 387		188		DB	48	
8111 B882	45	MOV	RXB, #AEX		#388		181		DB	41	
8113 38	46	XCHD	A, @RXB		ø389		182		DB	42	
8114 47	47	SWAP	A		Ø38A		183		DB	43	
8115 2A	48	XCH	A,AEX		#38B		184		DB	45	
8116 7219	49	JB3	ADJUST		838C		185		DB	48	
8118 2A	58	XCH	A,AEX		#38D		186		DB	49	
6119 2A	51 ADJUST:		A,AEX		838E		187		DB	53	
811A 17	52	INC	A		838F		188		DB	56	
	53			; A=A+TABLE(P)	8398	3F	189		DB	63	,
Ø11B 69	54	ADD	A,RX1				118				
	55			RETURN			111		END		

Figure 11. Table Lookup With Interpolation

with more sophisticated (and expensive) line terminators. The final, and usually most persuasive, argument in favor of serial communication is that it may be the only method available to accomplish the job. The obvious example of this is telecommunications where it is necessary to encode parallel information into serial format in order to communicate via the telephone network. The intent of this section is to show how the facilities of the MCS-48TM can be brought to bear on the problem of serial communication.




Figure 12. Serial ASCII Code

Probably the most common form of serial communication is that used by the obiquitous Teletypeserial ASCII. This format, shown in Figure 12, consists of a START bit (0 or SPACE) followed by eight data bits which are in turn followed by two STOP bits (1 or MARK). In actual practice the

eighth data bit usually consists of even parity on the remaining seven data bits; for the purposes of this discussion the eighth bit will be considered only as data. A minor variation of this format deletes one of the STOP bits. An algorithm which might be used to sample serial data under software control using a microprocessor is shown in Figure 13. The basic intent of this algorithm is to minimize the effects of distortion and transmission rate variations on the reliability of the communication by sampling each data bit as close to its center as possible. Upon entry to this routine the software first samples the incoming data in a tight loop until it is sensed as a MARK (logical one). As soon as a MARK is detected, a second loop is entered during which the software waits until the received data goes to a SPACE (logical zero). The purpose of this construction is to detect as accurately as possible the leading edge of the START bit. This instant of time will be used as a reference point for sampling all of the following bits in the character. After sensing the leading edge of the START bit a wait of one half the expected bit time is implemented. The period of the incoming signal is called P for convenience. At the end of this wait the serial line is tested-if it is MARK then the START bit was




Figure 13. Sample Serial Input Routine

invalid and the process is reinitialized. If the line is still a SPACE, then the START bit is assumed to be valid and a delay of one bit time is started. At the completion of the delay the first data bit is sampled and a new delay of one bit time is initiated. This process is repeated until all eight data bits have been sampled. The last bit sampled is checked to determine if it is a valid STOP bit (a MARK). If it is, the character is assumed to be valid; if it is not, the character has a framing error and is probably invalid. A listing of a program which implements the above procedure is shown in Figure 14.

A disadvantage of the approach outlined in Figure 13 is that while the processor is inputting data serially it must totally dedicate itself to this task. Accurate timing can only be maintained if the program remains in a tight wait loop without allowing itself to be diverted to other functions. During reception of a character from a Teletype

the processor will spend only a $100\mu secs$ or so processing data and the rest of the 100 millisecs waiting to do the processing at the right time. This lack of efficiency (approximately 0.1%) in the utilization of processing power is why devices such as the 8251 USART find broad application in microprocessor systems.




Figure 14. Simple Serial Input

The 8251 USART is simple to interface to the MSC-48. Figure 15 shows such an interface. The USART requires a high speed clock (CLK), an initilization signal (RESET), data clocks (TxC and RxC), and data in order to operate. A circuit showing the connection of an 8748 to an 8251 USART is shown in Figure 15. In the circuit shown the high speed clock (which is used for internal sequencing by the USART) is provided by con-






Figure 15. MCS-48TM to 8251 Interface

necting the CLK signal of the USART to the Topin of the MCS-48. The Topin of the MCS-48 can either be used as a directly testable input pin or it can become, under program control, an output pin which oscillates at one third of the crystal frequency. (Note that once this pin is designated by the software to be an output it will remain so until the system is reset.) In Figure 15 the crystal frequency is 5.9904 MHz so the clock provided to the 8251 is 1.9968 MHz, which conforms to its specifications.

The initialization signal to the USART (RESET) is provided programmatically by manipulation of bit 5 of port 2. It was necessary to place the reset of the 8251 under program control for two reasons. The first reason is that the MCS-48 does not supply a reset signal to other devices. The reason for this is that it was felt to be more useful to provide another pin of I/O function instead of a RESET OUT signal

from the MCS-48. Although this situation could have been circumvented by the use of an externally generated reset which drove both the MCS-48 and the 8251, the second reason for program control of the reset to the USART still stands. The USART requires the presence of the CLK signal during reset in order to properly initialize itself. The ENTO CLK instruction which the MCS-48 must execute before the 8251 will receive the CLK can obviously not be executed until after the system reset has ended. Reset of the USART can be accomplished by the following code segment:

ENT0	CLK	; TURN ON CLOCK
ORL	P2, #00100000B	; START RESET
MOV	R2, #DELAY	; DELAY USART
LOOP: DJNZ	R2, LOOP	; RESET TIME
ANL	P2, #11011111B	; END RESET

This code first enables the clock, then asserts the reset signal of a time period determined by the constant DELAY. The delay invoked is (10 + 5*DELAY) microseconds for DELAY >0. The USART requires a reset of approximately 6 CLK periods so DELAY is chosen to be 1 which ensures adequate reset timing. Note that for delays this short, NOP instructions could also be used to time the pulse.

The data clocks required by the USART are provided by the modem if the USART is operated in the synchronous mode. In the more common asynchronous mode, however, these clocks must be provided by circuitry associated with the 8251.

The 5.9904 MHz crystal was chosen because the resulting 1.9968 MHz clock to the USART can be evenly divided to provide transmit and receive clocks to the USART. Assuming the USART is in the x16 mode (i.e. it requires data clocks 16 times the baud rate) the 1.9968 MHz signal can be divided by 13 to generate the proper clock rate for 9600 baud operation. This 9600 baud clock can be further divided to give 4800, 2400, 1200, 600, and 300 baud signals. The 1200 baud signal can be divided by 11 to give a 109.1 baud signal which is within 1% of the 110 baud required by Teletypes.

The MCS-48 communicates with the 8251 in a memory mapped mode (i.e. as if the 8251 were external RAM). The instructions available to do this are MOVX ∂Rj , A which stores the contents of the accumulator at the external RAM location addressed by Rj (j=0 or 1), and its complement, the MOVX A, @ Rj instruction which moves data from the external RAM into the accumulator. Since the MCS-48 multiplexes addresses and data on the same eight bit bus an external latch would be required in order to address the USART with




Figure 16. 8251 Test Program

R0 or R1. In order to minimize the circuitry in Figure 15 an approach utilizing some of the I/O pins of the MCS-48 to address the 8251 was chosen instead. By connecting the chip select (\overline{CS}) input of the 8251 to bit 7 of port 2 (P27) and similarly connecting the C/\overline{D} address line of the 8251 to bit 6 of port 2 (P26) it is possible to address the 8251 without using R0 or R1. The instruction sequence to access the 8251 is to first reset P27 and set P26 to the appropriate state, use a MOVX instruction to perform the appropriate operation, and then finally set P27 to deselect the 8251. As a concrete example of this addressing, Figure 16 shows the code necessary to initialize the 8251 and output an incrementing test pattern on a status driven basis. If more than one 8251 were to be added to the MCS-48, or if other types of peripheral circuitry would be required (e.g. an 8253 timer to generate the data clocks) it would probably become desirable to add the circuitry necessary to use R0 or R1 to address the peripheral devices. The circuitry which has to be added to Figure 15 in order to make use of R0 or R1 to address the USART is shown in Figure 17. Note that only the changes to Figure 15 are shown. The additional component required is the 8212 eight bit latch. This latch is loaded, whenever a valid address is on the bus by the Address Latch Enable (ALE) signal provided by the MCS-48. During an external read or write cycle this address is used to address the 8251 in a linear select mode. In the circuit shown, the 8251 will be selected by any address with bit 1 a logical zero (XXXXXXXX) and the selection of control or data transfer (C/\overline{D}) will be based on bit zero of the address obtained from R0 or R1. Figure 18 shows the program of Figure 16 modified to utilize the addressing inherent in the MOVX instructions.




Figure 17. Modified MCS-48 to 8251 Interface

RECEIVING SERIAL CODE—A MORE SOPHISTICATED ALGORITHM

Although the USART does an admirable job of performing the serial I/O function for the MCS-48TM, there are some situations where it can not be used. These situations may be caused by economic factors, such as an extremely cost sensitive design, or because the code which must be utilized cannot be accommodated by the USART. An example of of such a code will be discussed later. Recall that the principal objection to the approach to serial input shown in Figure 13 was that it consumes much of the processor's power by merely spinning in loops in order to wait preset time delays.



```
LOC OBJ
                              SEQ
                                                    SOURCE STATEMENT
                                           SERIAL TEST
THIS CODE INTIALIZES THE USART
                                             AND TRANSMITS AN INCREMENTING PATTERN, HARDWARE SHOWN IF FIG 17.
                                                                                      USART RESET ADDRESS
                                                                                     USART RESET DELAY
USART CONTROL ADDRESS
USART MODE
USART CMD
USART STATUS
                                  12 DLY
13 UCON
14 MODE
15 CMD
16 STAT
17 VAL
18 DATA
18 DATA
18 DATA
22
22
23 TEST:
24
25
25
26 LOOP
27
28
31
32
33
34
35
36
37
38
39
41
41
42
                                                     EQU
EQU
                                                                                      TEST VALUE
USART DATA ADDRESS
 8188
                                                     ORG
                                                                      1881
                                                                                      TURN ON CLOCK
AND RESET USART
  0100 75
0101 BA20
                                                     ENTE
                                                                     CLK
                                                      ORL
MOV
                                                                     P2 #MCI P
                                                                     R2,#DLY
R2,LOOP
P2,#(NOT
  8183 BAR
                                                     DJNZ
ANL
                                                                                      SELECT USART CONTROL
 8189 2383
                                                      MOV
                                                                     A.#UCON
                                                                                      SEND MODE AND COMMAND
                                                     MOV
MOVX
MOV
MOVX
 818B 23CE
818D 98
                                                                     A. #MODE
                                                                     @RØ,A
A,#CMD
@RØ,A
                                                                                        (CONTENTS OF RE UNIMPORTANT)
                                                                                    ; DO FOREVER
                                                                                            SELECT USART STATUS
                                                                                                  IF TXRDY=1 THEN
DO;
OUTPUT VALUE;
INCREMENT VALUE;
                                                                                                  END:
                                                                                          END:
   8111 2383
                                  43
44
45
46
47
48
49
58
51
52
53
                                                     MDV
RRC
JNC
MDV
MDV
MDVX
INC
JMP
  8111 2383
8113 98
8114 67
8115 E611
8117 F9
                                                                     A, #SIA
A, @RB
A
TLP
                                                                                        (CONTENTS OF RE UNIMPORTANT)
                                                                     A,VAL
RB,#DATA
   8118 B888
811A 98
                                                                     @RB,A
VAL
TLP
  811B 19
811C 2411
                                                                                   ; END OF PROGRAM
                                                      END
```

Figure 18. Modified 8251 Test Program

The timer resident on the MCS-48 provides a solution to this problem. Instead of spinning in a loop the program can set the timer for a given interval, start it, and proceed to other tasks. When the timer overflows, an interrupt will be generated to notify the software that the present time period has elapsed. An extension of the algorithm of Figure 13 which uses the timer in this fashion in shown in Figure 19. This algorithm is identical to the preceding one up until the detection of the leading edge of the start bit. At this point the timer is set to one half of the bit time (P) and a return is made to the calling program which can start additional processing. At the completion of this time interval a timer overflow interrupt is generated. When the first interrupt is detected, the serial line is checked to ensure that it is in a spacing condition (valid START bit). If it is, the timer is set to P (to sample the middle of the first data bit) and a return is made to the program which was running when the interrupt occurred. If the serial line has returned to the MARK state, a status flag is set to indicate an error and a return is made. On subsequent interrupt detection, the data is sampled, the timer is reinitiated, and control is returned to the program which was running when the interrupt occurred. When the last (i.e. STOP) bit is detected a completion flag is set and a return is made to the program running when the timer overflow occurred. By periodically checking the error and completion flags the running program can determine when the interrupt driven receive program has a character assembled for it.




Figure 19. Improved Serial Input Routine

Using the timer to implement time delays as shown in Figure 19 results in considerable savings in processing time; two problems remain, however, which must be solved before an adequate software solution to the problem of receiving serial code can be found. The first problem is that even though the delays between bit samples are implemented via the timer rather than program loops the loop construction is still used to detect the leading edge of

intطاً

the START bit. Although this results in the waste of processing power, the second problem is even more serious. For longer messages the required accuracy of the clocks becomes more and more stringent. Using the sampling technique discussed a cumulative error of one half a bit time in the time at which a bit sample is taken will result in erroneous reception. The maximum timing error which can be tolerated and yet still allow proper detection of an 11 bit ASCII character is then:

$$Emax = \frac{0.5*BIT TIME}{CHARACTER TIME} - \frac{0.5P}{11 P} = 4.5\%$$

where P is the period of single bit. The corresponding calculation for a 32 bit character yields:

Emax =
$$\frac{0.5P}{32P}$$
 = 1.6%

Since this calculation does not allow for distortion on the signals, it is obvious that either extremely stable clocks will be required or a more tolerant algorithm must be devised. This problem is particularly serious at relatively high baud rates where the resolution of the counter (80µsecs with a 6 MHz crystal) becomes a significant percentage of the period of the received signal. At the 110 baud rate of the Teletype the 80µsec resolution of the clock allows a maximum accuracy of 0.33%; at 2400 baud this figure is reduced to 3.8%.




Figure 20. Detecting RxD Edges

Both efficient detection of the start bit and increased timing accuracy can be obtained if the MCS-48 can detect edges on the incoming received data (RxD). A hardware construct which allows this is shown in Figure 20.

The received data (RxD) is Exclusive NORed with bit seven of port two and fed into the TEST (T1) pin of the MCS-48. By manipulating P27 the program can now cause T1 to be either RxD or $\overline{\text{RxD}}$. (If P27 = 1 then T1 = RxD; if P27 = 0 then T1 = $\overline{\text{RxD}}$.) Note that not only can T1 be tested directly by the software but that it is the input which is used when the MCS-48 timer is in the event counter mode. The significance of this will be discussed later. The relationship between T1, P27, and RxD is given by the Boolean expression:

$$\overline{T1} = P27 \cdot \overline{RxD} + \overline{P27} \cdot RxD$$

Figure 21 flowcharts a means of utilizing this hardware construct to avoid the necessity of wasting time in program loops to detect the leading edge of the start bit. The receive operation is initialized when the program desiring to receive serial data calls the INIT subroutine (Figure 21a). Since INIT is going to manipulate the timer the first action it performs is to disable the timer overflow interrupt. Its next step is to set P27 to a logical 1. Setting P27 in this manner causes the TEST 1 input to the MCS-48 to follow $\overline{\text{RxD}}$. By setting up the receive circuitry in this manner a high to low transition will occur on TEST 1 when the RxD goes from the MARKING to SPACING state (i.e. the START




Figure 21a. Interrupt Driven Serial Receive Flowchart




Figure 21b. Interrupt Driven Serial Receive Flowchart





Figure 21c. Interrupt Driven Serial Receive Flowchart

bit occurs). By setting the timer to OFFH and enabling it in the event count mode, the INIT routine sets up the MCS-48 to generate a timer overflow interrupt on the next MARK to SPACE transition of RxD (the TEST 1 input doubles as the event counter input). Before returning to the calling program the INIT routine sets a flag (RDF) which will be cleared by the receive program when the requested receive operation is complete. INIT also sets a value into a register called BCOUNT. The receive program interprets BCOUNT as follows:



In order to request the reception of the 11 bit ASCII code INIT would set BCOUNT to 11001011B. The start bit has been neither verified nor detected and 11 bits (1011B) are required.

After INIT is called the reception of the individual serial data bits will proceed on an interrupt driven basis until a complete character has been assembled. When this occurs the interrupt driven program will set the RDF (Receive Done Flag) to a zero to indicate that it has completed the requested operation and then terminate itself. The procedure which is used to accomplish this is shown in Figures 21b and 21c.

Since all operations of this program are the result of the occurence of a timer overflow interrupt, it is necessary to briefly review the interrupt structure of the MCS-48. There are two sources of interrupt; an external interrupt which is the result of a logical zero signal applied to the INT pin of the MCS-48, and an internal interrupt which is caused by a timer overflow condition. The timer overflow occurs whenever the timer is incremented from 0FFH to zero whether it be in the timer or event count mode. When one of these events occurs the hardware in the MCS-48 forces the execution of a CALL. This CALL has a preset address of location 3 if it is due to the external interrupt and location 7 if it is due to a timer overflow. If both of these

intel

events occur simultaneously the external interrupt will take precedence. The CALL automatically saves the contents of the program counter for the running program and its PSW (program status word) on a stack the hardware maintains in RAM locations 8-23. Although the hardware saves the program counter and PSW, it remains the responsibility of any interrupt driven software to make absolutely certain that it does not modify any memory locations or registers which are being used by the main program. The most convenient way of ensuring this in the MCS-48 is to dedicate the second bank of registers (RB1) to the interrupt driven program. One of these registers has to be used to save the accumulator (which is not part of the register bank) but seven registers remain; including two which can be used as pointers to the rest of the RAM (R0 and R1). Note that if this approach is taken then these registers have to be allocated between the program which services the external interrupt and the one which services the timer overflow. This problem is somewhat alleviated by a hardware lockout which prevents the timer overflow interrupt from interrupting the external interrupt service routine and vice versa. This is implemented by locking out new interrupts between the time an interrupt is recognized and the time a RETR instruction is executed. The RETR instruction is like a normal RET (return from subroutine) except that the PSW as well as the program counter is restored. The RETR instruction can be very much thought of as a return from interrupt instruction in the MCS-48.

The receive program under discussion uses register bank 1 in the manner described. Whenever a timer overflow occurs (e.g. on the next MARK to SPACE transition of RxD after INIT is called), control is passed (by the hardware generated CALL) to the point labled TIMER OFLO in Figure 21b. This program segment immediately selects register bank 1 (RB1) and then saves the accumulator (A) in a location called ATEMP which is actually R7 of RB1. The program then tests bit seven of BCOUNT (R6 of RB1) to find out if a START bit has been verified (i.e. the edge of the START bit has first been detected and then verified to still be a SPACE one-half a bit time later. If BCOUNT [7] is a zero the START has been verified and the program proceeds to set the timer to P (the period of the serial bit), get the current serial data into the carry bit, and then shift the carry bit into a buffer. After saving the data the program decrements BCOUNT and tests it for zero. If BCOUNT is zero the receive operation is complete so the program sets RDF to a zero and disables timer overflow interrupts. Whether or not BCOUNT is zero, control is passed to EXIT where A is loaded with ATEMP and a

RETR is executed. Note that since the state of the flip flop which selects RBI is saved as part of the PSW, the execution of RETR automatically selects the register bank which was active when the interrupt occurred.

If BCOUNT [7] is still set when it is tested, control is passed to START (Figure 21c) where bit 6 is tested to determine if the START has been detected yet. If BCOUNT [6] is set it indicates that this is the first occurrence of a timer overflow since the receive process was initialized by the INIT subroutine. If this is so, the program assumes that the START bit has just started and therefore it sets the timer to one-half of a bit time (1/2 P), starts the timer in the timer mode, and clears BCOUNT [6] to indicate that the START bit has been detected. The next overflow will again result in the execution of the program in Figure 21b and again BCOUNT [7] will be found to be set. This time, however, BCOUNT [6] will be reset and the program will know that it should test the START bit to ensure that it is still a SPACE. This test is performed and if successful the timer is set for a bit period P and BCOUNT [7] is reset so that on the next occurrence of a timer overflow the program will know that it should start assembling serial bits into a character. If the test is unsuccessful, the subroutine INIT is used to reinitialize the receive program. In either case control is passed to EXIT where a return from interrupt mode occurs.

This receive program, listings of which appear in Figure 22, allows the reception of serial characters transparently to the main running software. After INIT is called the main program has only to check RDF periodically to find out if there is data in the buffer for it. It would be fairly easy to 'double buffer' this operation by providing a buffer which the receive program uses to deserialize the incoming code and a second buffer to store the assembled character. If the program would reinitialize itself upon completion, the reception of a string of characters could proceed in much the same way as it would if a status driven USART were being used.

Although this program solves the first problem of software controlled reception (lack of efficiency) the second problem—sensitivity to frequency variations—remains. An example of a code which would be susceptible to this problem is the 31,26 BCH code commonly used in supervisory control systems. (A supervisory control system is, in essence, a remote control system which allows a human or computer operator the control of a system via a serial communications link.) The BCH codes are used because of their error detection capabilities and are a class of cyclical redundancy

									4 * *
IC OBJ	SEQ	SOURC	STATEMENT		0023 FE	71 STAR	RT: MOV	A, BCDUN	т
					8824 D237	72	JB6	SLLC	
						73			; DO;
	1;	*******	******************		*	74			; IF TEST1=8 THEN
	2 ;				##26 563S	75	JT1	SLLD	
	3 ;	SE	HAL INPUT USING THE MCS-	-48		76			; po;
	4 ;	т	IIS CODE ASSUMES HARDWARE	ē		77			: TIMER*P:
	5 :		IOWN IN FIG 28. TO USE			78			START TIMER;
	6;		IIS ROUTINE CALL INIT.			79			P27-8:
	7 :		EN RDF - B THE ASSEMBLED			88			EN I
	8 :		ARACTER WILL BE IN SERBL	UF.		81			BCOUNT(7)=8;
	9;					82			END:
	18 :	*******	*******************	*****	##28 23D7	83	MOV	A,#-P	
	11				882A 62	84	MOV	T,A	
					882B 55	85	STRT	т,	
	13 .	EQUATES			802C 9A7F	86	ANL	P2,#7FH	
	14				882E 85	87	FN	1	
	15				882F FE	. 88	MOV	A . BCOUNT	r
87		TEMP EQU	R7 : STORAGE FOR	A DURING INTERUPT	8638 537F	89	ANL	A. # 7FH	•
106		COUNT EQU	R6 : CONTAINS NUM	MBER OF BITS IN MSG	8832 AB	98	MOV	BCOUNT.	•
182		DUNT EQU	R2 : UTILITY COUN		8833 843F	91	JMP.	SEXIT	•
				TIER	1669 5588		JMP	SEXII	
166	19 R		RE ; POINTER	TE		92			; ELSE
188	28 B		8 ; NUMBER OF BI			93			; DO;
129	21 P	EQU	41 ; SAMPLE PERIO			94			
128		ERBUF EQU	28H ; SERIAL BUFFE			95			; END;
124	23 R	DF EQU	24H ; RECEIVE DONE	FLAG	8835 1441		D: CALL		
	24					97			; ELSE
	25 ;					96			; DO;
	26;	CONTROL P	SSED HERE WHEN TIMER OFL	LO OCCURS		99			; TIMER*P/2;
						198			; START TIMER;
	28					181			; BCOUNT(6) = 0;
187	29	ORG	87H			182			; END;
	38		;./*ENTER INTE	RRUPT MODE*/	8837 23EC	103 SLLC	o: MOV	A,#-(P/	(2)
87 DS		MVEC: SEL	RB1		8839 62	184	MOV	T,A	
88 AF	32	MOV	ATEMP, A		883A SS	185	STRT	т	
	33		; IF BCOUNT[7])-B THEN	883B FE	186	MOV	A . BCOUN	т
89·FE	34	MOV	A DCDUNT		883C 53BF	187	ANL	A, # BBF	
00A F223	35	JB7	START		883E AE	188	MOV	BCOUNT,	
	36	OD,	; DO;		DUSC NC	189	··········		; END;
	37		; TIMER-P;	*	-	118			; /*EXIT INTERUPT MODE*/
0C 23D7	38	MOV	A,#-P		883F FF	111 SEX	17. MOU	A, ATEMP	
10E 62	39	MOV	T, A					H, HIERE	
DE OC	48	PIOV	: START TIM	MCD	8848 93	112	RETR		
00F 55		LLB: STRT	T ; SIMKI III	ILK					
. 62 188	42	LLB: SIKI		D×D*:					
	42					115 ; 11	NTIALIZE	ROUT INE -	
				7 XNOR TEST1;		116 ;		RTS RECEIVE	
818 BA	44	IN	A,P2						
111 F7	45	RLC	A			118			
112 5615	46	JT 1	TISRD			119			; INIT:
114 A7	47	CPL	С			128			; PROCEDURE;
	48			CARRY INTO BUFFER*/		121			; DO;
	49		; RX#-SERB	UF:		122			; DISABLE INTERRUF
	58		; RSHFT MET	M(RX0);		123			; P27=1;
15 B82# .	. 51 T	ISRD: MOV	RX#,#SERBUF			124			; TIMER 1;
17 26		LOOP: XCH	A,@RX#			125			START EVENT COUN
18 67	53	RRC	A			126			; RDF * 1;
19 28	- 54	XCH	A,@RX8			127			BCOUNT-8C8H DR E
	55	2011	BCOUNT - B	COUNT-1:		128			: END:
	56		; IF BCDUN			129			: END INIT:
11A EE3F	56 57	DJNZ	BCOUNT, SEXIT	I-B INCO	8841 35	129 138 INI	T. DIC	TCNTI	, CHU INTE;
I'M EESF	5/	שונע			8842 BAB8	131	ORL	P2,#8#	4
	58 59				8844 23FF	132	MOV	A,#-1	•
	68			LE EX INT;	8846 62	133	MOV	T,A	
	61		; END;		8847 45	134	STRT	CHT	
1C B824	62	MOV	RXB,#RDF		8848 B824	135	MOV	RXØ,#RI	
01E 27	63	CLR	A		884A B881	136	MOV	@RX8,#	
81F A8	64	MOV	@RXB,A		884C B81E	137	MOV	RX8,#16	
828 35	65	DIS	TCNTI		884E B8C8	138	MDV	@RX8,#	(8C8H OR BITHO)
	66		; END;		8858 25	139	EN	TCHTI	
021 043F	67	JMP	SEXIT		8851 83	148	RET		
	68		; ELSE			141			:END OF PROGRAM
			, ====			142			
	60								
	69, 78		; DO; ; IF BCOUN	T(6)-8 THEN		143	END		

Figure 22. Interrupt Driven Serial Receive Program

codes such as those used in synchronous data communications (e.g. BISYNC or SDLC). BCH codes, named for their originators Bose, Chaudhuri, and Hocquenghem, are characterized by having a length of $n=2^m-1$. The number of redundant check bits can be mt where t is a positive integer (clearly mt $\leq n$). The 31,26 code fits this format with m=5 and and t=1. The length of each message is $n=2^5-1=31$ with 5*1 redundant bits, leaving 26 bits available for data transmission. With an appropriate poly-

nominal BCH codes can detect all errors consisting of 2t error bits and all burst errors of mt or fewer bits. The 31,26 BCH code will therefore detect any erroneous messages with 1 or 2 errors or bursts of errors of less than 5 bits. The 31,26 format (shown in Figure 23) requires the reception of a start bit followed by 31 information bits, clearly beyond the capability of the USART but perhaps within reach of a program controlled approach using the MCS-48 itself.






Figure 23. 31,26 BCH Code

A concept which reduces sensitivity to frequency deviations and thus allows the reception of longer codes is shown pictorially in Figure 24. The first line of this timing chart shows an alternative ones and zeros pattern on the RxD with a period of 5 milliseconds. The second line shows that by sampling at a period of exactly 5 milliseconds the data can be properly interpreted. The third and fourth lines show the effects of sampling with a period of six and four milliseconds respectively. In either case, an error occurs at the third sample where both periods result in sampling on an edge of the RxD signal. The third line of Figure 24 shows a hybrid sampling scheme which, based on some additional information, switches sampling periods between the two values. As can be seen in Figure 24, the data is sampled with a 4 millisecond period until the sampling begins to fall behind the data; at this point the sampling period is increased to six milliseconds and the sampling first catches up and then passes the center point of the data. As soon as this happens, the sampling period reverts to the 4 millisecond period and the cycle repeats. It can be seen that this scheme sets up a pattern which repeats indefinitely and the data can be successfully sampled. Note that the sampling pattern established is alternating periods of four and six milliseconds. The average period of this pattern, as might be expected, is 5msec. Line 5 of Figure 24 shows the effect of a change in transmission speed to a period of 5.5 msec with no change in the sampling time. The sampling is again successful but the new sampling pattern is 4-6-6-6; 4-6-6-6, etc. Note that the average sample is again equal to the period of the received data (5.5). While this scheme




Figure 24. Various Sampling Alternatives

does seem to work, the question of what additional information is needed remains.

The MSC-48 must somehow decide when it is drifting out of synchronization and take corrective action. By referring back to Figure 24 it can be seen that if the MCS-48 could determine where the edges of RxD occurred with respect to its sampling times then the additional information would be available. As can be seen in the figure the choice of sampling period can be based on the following rule:

If an edge on the RxD line occurs during the first half of the current sampling period, then use the short period for the next sample. If an edge occurs during the second half of the period, then use the long sampling period for the next sample.

If the data on the RxD line does not change, of course, the MCS-48 will drift out of synchronization just as the original algorithum did. As long as edges occur on TxD, however, synchronization can be maintained. To maximize the allowable time between edges, the following addition could be made to the above rule:

If no edge occurs on the RxD line during a sample, then change sampling period from short to long or vice versa.

Note that this addition to the rule will result in using an average of the two sampling periods when no edge occurs for several bit times.

The edges of RxD can be easily detected by the use of the same structure (the Exclusive – NOR gate) which was added to the MCS-48 in Figure 20. This gate, which is used to detect the edge on RxD which begins the START bit, can naturally be used to detect any edge. Since the timer is being used to time the bit period, however, the event count input (T1) is not useful during the receive itself. By connecting the output of this gate, however, to the INT input to the MCS-48 (see Figure 25) it is possible to detect edges on RxD with the event counter when the program is trying to detect the START bit and by the external interrupt when the program is using the timer to control the sampling times.





Figure 25. Modified Edge Detection


A modification to the program of Figure 21 which implements this new sampling algorithm is shown in Figure 26. The first deviation from the original program is the addition of a routine (XISR, Figure 26a which is called when an external interrupt occurs (i.e. when an edge occurs on RxD). This routine saves the status of the running program and then stores the current value of the timer register in a location called SNAP (R5 of RB1). After doing these operations the program complements bit 7 of port 2. Manipulating P27 in this manner will cause the Exclusive NOR gate to turn off the external interrupt and will set it up to generate another interrupt when the RxD line changes again (has another edge).




Hybrid Sampling Flowchart

Because of this edge detection it is important to condition RxD with hardware filters to ensure that the edges of RxD are clean. Any ringing will cause repeated CALLs to XISR and probable erroneous operation. The changes to the START process (Figure 26c) are two-fold; first the TIMER is set to one half the average of the two sample periods when the START bit is first detected (BCOUNT [6] = 1), and second the processing of the edge information is initialized by presetting SNAP and clearing P27.

SNAP is preset so that when the reception of data actually begins (Figure 26b BCOUNT [7] = 0), the decision block which tests SNAP against LIMIT will be initialized. This block actually compares the value in SNAP with a LIMIT value which is used to determine if the sampling point is ahead or behind the actual midpoint of the serial data. If the sampling is ahead then the timer is set for TMIN; if the sampling is behind then the timer is set for



Hybrid Sampling Flowchart



Hybrid Sampling Flowchart

TMAX. By presetting SNAP in the manner shown in the flowcharts the second rule of the algorithm, (if no edge appears on the RxD line during a sample, then change the sampling periods short to long or vice versa) is automatically met. If an edge occurs then XISR will modify SNAP, if XISR is not invoked between two samples then the choice of timer periods will alternate. The only other significant change to the algorithm is that the INIT routine must now lock out all interrupts, not just the timer overflow interrupt, while it is operating. A program which uses this algorithm to receive a 32 bit message is shown in Figure 27.




Figure 27. Hybrid Sampling Program

LOC OBJ	SEQ	SOURCE	STATEMENT	LOC OBJ	SEQ	SOURCE	STATEMENT	
8819 62	74	MOV	T,A	884A 1456	143 SLLD:	CALL	INIT	
881A BD13	75	MOV	SNAP, #LIMIT-1		144		;	ELSE
	76		; START TIMER;		145		;	DO;
881C 55	77 SLLB:	STRT	Т		146		;	TIMER=(TMIN+TMAX)/2;
	78		; /*CARRY=RXD*/		147		;	START TIMER;
	79		; CARRY-P27 XOR TEST1;		148		;	BCOUNT(6)-8;
881D 8A	88	IN	A,P2	**** ****	149		, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	END;
881E F7 881F 4622	81	RLC JNT 1	A	884C 23EC 884E 62	158 SLLC: 151	MOV	A,#HALF T,A	
8821 A7	83	CPL	TISRD .	884F 55	151	STRT	T	
8821 H/	84	CPL	: /*SHIFT CARRY INTO BUFFER*/	8858 FE	153	MOV	A BCOUNT	
	85		; RXB=SERBUF;	8651 53BF	154	ANL	A.# #BFH	
	86		; COUNT-4;	8853 AE	155	MOV	BCOUNT . A	
	87		; DO WHILE COUNT (>8;	2233 112	156			IND;
	88		; RSHFT MEM(RXD);		157			*EXIT INTERUPT MODE*/
	89		; RX8-RX8+1;	8854 FF	158 SEXIT:	MOV	A, ATEMP	*
	98		; COUNT-COUNT-1;	0055 93	159	RETR		
	91		; END;		168			
8822 B828	92 TISRD	: MOV	RXØ,#SERBUF		161 ;			
8824 BA84	93	MOV	COUNT,#4		162 ; INT1			
8826 28	94 SL00P		A,RXB		163 ;		S RECEIVE PRO	
8827 67	95	RRC	A					
0028 20	96	XCH	A,@RXB		165			
8829 18	97	INC	RX8		166		; !	INIT:
882A EA26	98	DJNZ	COUNT, SLOOP		167		;	PROCEDURE;
	99		; BCOUNT-BCOUNT-1;		168		;	DO:
882C EE54	188	DJNZ	; IF BCOUNT-0 THEN BCOUNT.SEXIT		169		•	DISABLE INTERUPTS; P27-1;
882C EE54	181 182	DJNZ			17 8 171		:	TIMER=-1;
	183				172		:	START EVENT COUNT;
	184		; RDF=0; DISABLE EX INT;		173		:	RDF=1;
	185		; END;		174		:	BCOUNT-8C8H OR BITHO
882E B824	186	MOV	RX8, #RDF		175		:	END;
8838 27	187	CLR	Α		176			END INIT:
8831 AB	188	MOV	@RXB,A	8856 15	177 INIT:	DIS	1	
8832 35	189	DIS	TCNTI	8857 35	178	DIS	TCHTI	
8833 15	118	DIS	Ī	8858 8A86	179	ORL	P2,#88H	
	111		; END;	##5A 23FF	188	MOV	A,#-1	
8834 8454	112	JMP	SEXIT	885C 62	181	MOV	T,A	
	113		; ELSE	005D 45	182	STRT	CNT	
	114		; DO;	885E B824	183	MOV	RXØ,#RDF	
'	115		; IF BCOUNT(6) *8 THEN	8868 F9	184	MOV	A,81	
8836 FE	116 START		A, BCOUNT	8861 A8	185	MOV	@RXB,A TCHTI	
8837 D24C	117 118	JB6	SLLC	8862 25 8863 BEE8	186 187	EN MOV		SH OR BITHO
	119		; DO; ; IF TEST1-8 THEN	8865 83	188	RET	BCOOM, # BC	SH OK BITTO
8839 564A	128	JT1	; IF TEST1-0 THEN SLLD		189	ME I		
BB35 3044	121	0	; DO:		198			
	122		TIMER=TMIN;					
	123		; START TIMER;		192 ; INTI	ERUPT SE	RVICE ROUTIN	E '
	124		SNAP-LIMIT+1;		193 ;			-
	125		; P27-8;		194		;	XISR:
	126		; EN I		195		;	PROCEDURE:
	127		; BCOUNT[7]=8;		196		;	DO;
	128		; END;		197		;	./*ENTER INTERUPT MODE*/
003B 23D9	129	MOV	A,#TMIN		198		;	SNAP - TIMER;
003D 62	138	MOV	<u>T</u> ,A		199		;	P27*NOT P27;
003E 55	131	STRT	T		200	er.	5004	END XISR;
883F BD15	132	MOV	SNAP, #LIMIT+1	8866 DS	281 XISR:	SEL	RB1 ATEMP.A	
8841 9A7F	133	ANL	P2,#7FH	8867 AF	283	MOV	AIEMP,A	
8843 85	134	EN	I . A.BCOUNT	8868 42 8869 AD	283 284	MOV	SNAP,A	
8844 FE 8845 537F	135 136	ANL	A,#7FH	886A 8A	285	IN	A,P2	
8845 53/F 8847 AE	136	MDV	BCOUNT,A	- 686B D386	286	XRL	A,#88H	
8847 AE 8848 8454	137	JMP	SEXIT	006D 3A	287	DUTL	P2,A	
PEPB 0F88	139	J	; ELSE	886E FF	208	MOV	A,ATEMP	
	148		; DO;	886F 83	289	RET		
	141		: CALL INIT:		216		- ;	END OF PROGRAM
	142		END;		211	END		
						*		•

Figure 27. Hybrid Sampling Program



LOC OBJ

TRANSMITTING SERIAL CODE

Serial transmission is conceptually far simpler than serial reception since no synchronization is required. All that is required is to use the timer to generate interrupts at the bit rate and present the character to be transmitted serially at an I/O pin. A program which does this is shown in Figure 28. The transmission of serial data becomes much more complicated if it must occur simultaneously with reception.

If both reception and transmission are to occur simultaneously then obviously contention will exist for the use of the timer. It is possible to allow the simultaneous reception and transmission of serial data using the timer as a general clock which controls software maintained timers. The attainable baud rates using such techniques are, however, limited and the use of a 8251 USART is probably

SOURCE STATEMENT

indicated in all but the most cost sensitive applications. An exception to this rule occurs when the system, although full duplex in nature, actually transmits the same data as it receives. An example of this is a microprocessor driving a terminal such as a Teletype. Although the circuit to the terminal is full duplex, the data that is transmitted is generally the same as that received. A minor modification to the program shown in Figure 26 would implement this mode of operation. The modification would be to the XISR routine and it would add the code necessary to place the TxD I/O pin in the same state as the RxD line. Since any change in RxD results in a call to XISR, this modification would cause the retransmission of any received data. Whenever it becomes necessary to transmit data which is not being received, the program of Figure 28 could be used in a half duplex manner.

COURCE CTATEMENT

100 000	SEG SUURCE	STRICTOR	LOC	OBJ	SEQ 9	DURCE	STATEMENT
	8		888F	BA	37	IH	A.P2
*			8818	D388	38	XRL	A,#88H
		ISMIT ON THE MCS48	8812	3A	39	OUTL	P2,A
		IT A CHAR IN BUFF AND	8813	F619	48	JC	BITON
		IV TO BEEN. WHEN THE		9AEF	41	ANL	P2. #CBIT
		ER IS READY FOR ANOTHER	8817	841B	42	JMP	EXIT
		ILL CLEAR CHARAV. THE	8819	8A18	43 BITON:	DRL	P2,#SB1T
	7 : TRANSMISS	SION IS DOUBLE BUFFERED.	8818	FF	44 EXIT:	VCM	A, ATEMP -
		***************************************	8810	93	45	RETR	
	9				46		
	10 ;				47 ;		
	11 ; EQUATES				48 ; BIT 6	BALTUDS	
	12 ;				49 : -PICK	S THE	NEXT BIT TO TRANSMIT
	13				50 :		
8887	14 ATEMP EQU	R7 ; STORAGE FOR A DURING INT.			51		
8886	15 PTOS EQU	RG : PARALLEL TO SERIAL CONVERTER	88 1D	FB	52 BIT:	MOV	A,COUNT
8885	16 BUFF EQU	RS ; CHARACTER BUFFER	881E	C627	53	JZ	I DLE
8884	17 CHARAV EQU	R4 ; CHARACTER AVAILABLE FLAG	8828	FE	54	MOV	A.PTOS
8883	18 COUNT EQU	R3 ; BIT COUNTER	8821	67	55	RRC	A
BBEF	19 CBIT EQU	BEFH ; MASK TO CLEAR TXD IN P24	8822	4388	56	ORL	A,#80H
8818	28 SBIT EQU	818H ; MASK TO SET TXD IN P24	8824	AE	57	MOV	PTOS,A
FFD7	21 P EQU	-41 ; PERIOD OF TXD	9825	CB	58	DEC	COUNT
	22		8826	83	59	RET	
	23 ;				68		
		SSED HERE ON TIMER OVERFLOW	8827	97	61 IDLE:	CLR	C
			8826	FC	62	MOV	A,CHARAV
8887	26 ORG	87H	8829	962D	63	JHZ	GOTONE
	27	; ENTER INTERUPT MODE	6828	A7	64	CPL	C
8887 DS	28 TOFLO: SEL	RB1	8820	83	. 65	RET	
0008 AF	29 MOV	ATEMP,A			66		
	38	; SET TIMER FOR P	8820		67 GOTONE:	MOV	A, BUFF
8889 23D7	31 MOV	A,#P	8825	AE	68	MOV	PTOS,A
888B 65	32 MOV	T,A	882F	BBSA	69	MOV	COUNT, # 18 -
888C SS	33 STRT	1 ,	, 8831	BCBB	78	MDV	CHARAV, # 8
	34	; GET BIT INTO CARRY	0033	83	71	RET	
000D 141D	35 CALL	BIT			72		; END OF PROGRAM
	36	; SET TXD TO CARRY			73	END	

Figure 28. Serial Transmission



GENERATING PARITY

Many communications schemes require the generation and checking of parity. If a USART is used it can be programmed to automatically generate and check parity. If the communications is handled by software within the MCS-48TM then the program must perform parity calculations. Calculating parity is easy if one remembers what parity really means. A character has even parity if the number of one bits in it is even. A character has odd parity if it has an odd number of ones. The program segment shown in Figure 29 can be caused to calculate parity. It starts by setting a loop count to eight and

```
LOC OBJ
                         SEQ
                                          SOURCE STATEMENT
                                    .....
                                       THIS PROGRAM GENERATES PARITY
                                       ON THE ACCUMULATOR

CARRY WILL BE SET IF A HAS ODD PARITY
                            11 12 ; ---- 13 ; EQU# 14 ; ---- 15 16 CDUNT 17 18 PAR: 19 28 21 22 23 LOOP: 24
                                 EQUATES
                                            EQU
                                                            R2
0100
                                                            COUNT, #8
                                                                                      SET LODE COUNT
                                                                                     INITIALIZE CARRY
FOR EACH ZERO BIT IN A
COMPLEMENT THE CARRY FLAG
                                              JBØ
CPL
                                                            OVER
C
                                                                                   ; END OF PROGRAM
                                              END
```

Figure 29. Parity Generation

clearing the CARRY flag. After this initialization a loop is executed eight times. During each execution the accumulator is rotated and the least significant bit is tested. If the bit is a zero the CARRY flag is complemented, if the bit is a one no further action is taken. Since an even number of zeros implies an even number of ones for an eight bit character, after all eight loops have been accomplished the CARRY bit will be set if an odd number of ones were encountered; it will be reset if the number were even. Since the RR instruction does not involve CARRY the net result of executing this program loop is to set CARRY if parity is odd without effecting the character in the accumulator.

CONCLUSION

This Application Note has presented a very small sampling of the application techniques possible with the MCS-48TM family. The application of this new single chip computer system to tasks which have not yet yielded to the power of the microprocessor will present a fascinating challenge to the system designer.



Ceyboard Display CS 18 Notice of the Property
June 1978

Intel Corporation, 1978



INTRODUCTION

This application notes presents a software package for interfacing members of Intel's MCS-48TM family of single-chip microcomputers with keyboards and displays using a minimum of external components. Because of the similarity of the architectures of the various members of the family (the 8035, 8048, 8748, 8039, 8049, 8021, and 8022 microcomputers; also the 8041 and 8741 universal peripheral interfaces in the UPI-41® family), the code included here could run with minor modifications on any member of the family.

Since keyboard and display logic can be just one of several functions handled by a microprocessor, the added cost of including these functions in a system is minimal. In fact, considering the extremely low cost of standard X-Y matrix keyboards and integrated displays, their use is often more cost effective than even a handful of discrete switches and indicators. Thus, the additional flexibility of keyboard input and display output can be added to inexpensive consumer products (such as games, clocks, thermostats, tape recorders, etc.), while producing a net savings in system cost.

Since each potential application will have its own unique combination of keys and display characters, the program is written so that very little modification is needed to interface it with a wide variety of hadware configurations. In general, the only changes required are within the set of initial EQUates at the beginning of the program.

Along with the basic software for driving a multiplexed display and/or scanning and debouncing an X-Y matrix of key switches, a collection of utility subroutines is also included for implementing the most commonly used keyboard and display utility functions, such as copying simple messages onto the display or determining the encoded value of each key in the key matrix. As a result of the versatile architecture and applicationsoriented instruction set of the MCS-48 family, the entire package fits into about 250 bytes of internal program ROM or EPROM, leaving the rest of the ROM space for the program to cook the perfect piece of toast, or whatever. By tailoring the software to match a known hardware configuration, or by selecting only those functions needed for a given application, the program size could be even further reduced.

Since what is being presented in this application note is a software package, rather than the usual hardware/software system design, the format of this note is somewhat different from most — it consists primarily of a long program listing reproduced in the following pages. For the most part, the listing is self-explanatory, with comments introducing each subroutine and major code segment. Some parts of this introduction are reproduced in the program listing itself, explaining the configuration of the prototype system. However, an additional bit of explanation would make the listing easier to understand, especially for those readers unfamiliar with the concept of multiplexed displays and keyboards.

In traditional digital system design, various hardware registers or counters were used to hold binary or BCD values which had to be conveyed to the user. The standard way of presenting this information was by connecting each register to a seven-segment encoder (such as the 7447) driving a single display character, as represented by Figure 1. Thus, two ICs, seven current limiting resistors, and about 45 solder joints were required for each digit of output. Consider how traditional techniques might be (mis-)applied in designing a microprocessor system: the designer could add a latch, encoder, and resistors for each digit of the display. Still another latch and decoder could be used to turn on one of the decimal points (if used). The characters displayed could only be a sequence of decimal digits. In the same vein, a large matrix of key switches could be read by installing an MSI TTL priority encoder read by an additional input port. Not only would all this use a lot of extra I/O ports and increase the system price and part count drastically, but the flexibility and reliability of the system would be greatly reduced.




Figure 1. Wrong Way to Design Multiple Digit Displays for

Microcomputer Systems



Instead, a scheme of time-multiplexing the display can be used to decrease costs, part count, and interconnections, while allowing a wider range of character types to be used on the display. The techniques used here are fairly typical of today's integrated subsystems designed especially for controlling keyboards and displays (such as in calculators or the Intel® 4269, 8278, and 8279 Keyboard/Display Controller Devices).

In a multiplexed display, all the segments of all the characters are interconnected in a regular two-dimensional array. One terminal of each segment is in common with the other segments of the same character; the other terminal is connected with the same segments of the other characters. This is represented schematically in Figure 2. A digit driver or segment driver is needed for each of these common lines.




Figure 2. Schematic Representation of 6-Digit, 7-Segment Common-Cathod LED Multiplexed Display

The various characters of the display are not all on at once; rather, only one character at a time is energized. As each character is enabled, some combination of segment drivers is turned on, with the result that a digit appears on the enabled character. (For example, in Figure 3, if segment drivers 'a', 'b', and 'c' were on when character position #6 was enabled, the digit '7' would appear in the left-most place.) Each character is enabled in this way, in sequence, at a rate fast enough to ensure that the display characters seem to be on constantly, with no appearance of flashing or flickering.

In the system presented here, these rapid modifications to the display are all made under the control of the MCS-48TM microcomputer. At periodic intervals the computer quickly turns off all display segments, disables the character now being displayed and enables the next, looks up the pattern of segments for the next character

to be displayed, and turns on the appropriate segments. With the next character now turned on, the processor may now resume whatever it had been doing before. The whole display updating task consumes only a small fraction of the processor's time.




Figure 3. Segment and Digit Drivers used with 6-Position, 7-Segment LED Display

Moreover, since the computer rather than a standard decoder circuit is used to turn the segments off and on, patterns for characters other than decimal digits may be included in the display. Hexadecimal characters, special symbols, and many letters of the alphabet are possible. With sufficient imagination this feature can be exploited for some applications, as suggested by the examples in Figure 4.




Figure 4. Examples of Typical Messages Possible with Simple 7-Segment Displays



As each character of the display is turned on, the same signal may be used to enable one row of the key matrix. Any keys in that row which are being pressed at the time will then pass the signal on to one of several "return lines", one corresponding to each column of the matrix. (See Figure 5.) By reading the state of these control lines, and knowing which row is enabled, it is possible to compute which (if any) of the keys are down. Note that the keys need not be physically arranged in a rectangular array; Figure 5 is merely a schematic.




Figure 5. Schematic of X-Y Matrix Multiplexed Keyboard

Since each character is on for only a small fraction of the total display cycle, its segments must be driven with a proportionately higher current so that their brightness averages out over time. This requires character and seqment drivers which can handle higher than normal levels of current. Various types of drivers can be used, ranging from specially designed circuits to integrated or discrete transistor arrays. The selection depends on several factors, including the type of display being used (LED, vacuum flourescent, neon, etc.), its size, the number of characters, and the polarity of the individual segments. Some drivers have active high inputs, some active low. Some invert their input logic levels, some do not. Some require insignificant input currents, some present a considerable load. Some systems use external logic to enable one of N characters or to produce the appropriate segment pattern for a given digit, some systems implement these functions through software.

Because of these and the other variables which make each application unique, provisions are made in the first page of symbol EQUates to allow the user to specify such things as the number of characters in the display or the polarity of the drivers used, and the program will be assembled accordingly. The display is refreshed on each timer interrupt, which occurs every 32× (TICK)

machine cycles. One machine cycle occurs every 30 crystal oscillations for the 8021 and 8022, or every 15 oscillations for all other members of the family.) A more detailed explanation of these variables is included in the listing.

Port assignment is also at the discretion of the user—all port references in the listing are "logical" rather than physical port names. The port used to specify which character is enabled is referred to as "PDIGIT". The output segment pattern is written to "PSGMNT" and the keyboard return lines are read by "PINPUT". These logical port names may be assigned to whichever ports the user pleases.

By way of example, the breadboard used to develop and debug this software used a matrix of 16 single-pole pushbuttons and an 8-character common-cathode LED display with right-hand decimal point. No decoders external to the 8748 microcomputer were used; all logic was handled through software. PDIGIT was the 8-bit bus, PSGMNT was port 1, and PINPUT was port 2. The drivers used were 75491 and 75492 logically noninverting buffers: high level inputs were used to turn a segment or character on. Pull-up resistors were used on the 8748 output lines to source the current levels needed by the buffers. The 8748 was socketed on the breadboard, and was driven with an inexpensive 3.59 MHz television crystal. The short test program included in this listing was used to echo key depressions as they were detected, and to invoke four demonstration subroutines. A summary of the subroutines included in this listing with a short explanation of the function of each is included in Figure 6; Figure 7 shows how the various utilities interact.

Keyboard Input. Waits until one keystroke input has been received

from the keyboard, determines the meaning or legend of that key and

Encode accumulator with bit pattern corresponding to the segment

returns with the encoded value in the accumulator

Blank out the display

human operator.

	pattern needed by the display to represent that symbol or character. Uses the value of the accumulator when called to access a table con- taining the patterns for all legal input values.
WDISP	Write into Display. Writes the bit pattern in the accumulator into the next character position of the display. Maintains a character position counter so that repeated calls will automatically write characters into sequential positions.
RENTRY	Right-hand Entry. Stores the accumulator segment pattern in the display in the right-most character position. Shifts all other characters to the left one place
PRINT	Print a string of arbitrary characters onto the display. Useful for prompting messages warnings, etc. Uses a table of segment patterns in ROM, so that messages will not be restricted to numbers, letters, etc.
FILL	Fill the display with the character pattern in the accumulator. Useful for writing dashes, segment test patterns, etc., into all character positions
ЕСНО	Wait for a key to be pressed by the operator and write that key onto the display Used for providing feedback to the operator when entering numeric data, etc.
RDPADD	Adds or deletes a decimal point to the character at the right-hand side of the display, for entering floating point numbers
HOLD	Called when a key is known to be down. Does not return until all keys have been released. Used for organ-type keyboards, or when some action should not be initiated until the key invoking that action has been released.
DELAY	Provides a crude real-time delay corresponding to the value of the ac- cumulator when called. Can be used to cause display characters to blink, to momentarily llash information, to enable a buzzer, etc Could also be used by the program when delays are needed, such as to slow down the computer reaction rate while playing a game against the

Figure 6. Utility Subroutine Definitions

KBDIN

CLEAR

ENCACC




Figure 7. Subroutine Interrelationships




Figure 8 Prototype System Schematic



ISISHII MCS-48/UF1-41 MACRO ASSEMBLER, V2 0 AP40 INTEL MCS-48 FEYBOARC/CISPLAY APPLICATION NOTE APPENDIX

L00 087

5£0

SOURCE STRIEMENT

```
1 $MACRUFILE KREF
 2 $TITLE("AF40": INTEL MCS-48 KEYBOARD/DISPLAY APPLICATION NOTE APPENDIX")
 4 THE FOLLOWING SOFTWARE PACKAGE PROVIDES A SEVEN SEGMENT DISPLAY
 5 - INTERFACE FOR MICROCOMPUTERS IN THE INTEL MCS-48 FAMILY
 6 THE CODE IS WRITTEN SO THAT VARIOUS HARDWARE
 7 CONFIGURATIONS CAN BE ACCOMODATED BY REDEFINING THE INITIAL VARIABLES.
 8 IN MOST SITUATIONS. THE KEYBOARD/DISPLHY INTERFACE WILL BE PEQUIRED TO
 9 - IMPLEMENT MORE SUPHISTICATED SINGLE-CHIP SYSTEMS (CALCULATORS, SCREES, CLOCKS,
10 LETC. ). WITH SECTIONS OF THE FOLLOWING LODE SELECTED AND MODIFIED AS NECESSARY
11 FOR EACH APPLICATION
12 .
41 -A SINGLE SUBPOUTINE (LALLED REFMSH) IS USED TO IMPLEMENT BOTH THE DISPLAY
14 - MULTIPLEXING AND KEYBOARD SCHUMING, USING THE SAME SIGNAL BOTH TO EMABLE
15 JONE CHARROTER OF THE DISPLAY AND TO STROBE ONE ROW OF THE X-Y MEY MATRIX
16 THE SUBROUTINE MUST BE CALLED SUPPLICIENTLY OFTEN TO ENSURE THE DISPLAY
17 CHARACTERS DO NOT FLICKER- AT LEAST 50 COMPLETE DISPLAY SCANS PER SECOND
18 - TO HOCOMODATE SWITCHES OF ARBITRARY CHEAPNESS. THE DEBOUNCE TIME CAN BE
19 - SET TO BE ANY DESIRED NUMBER OF COMPLETE SLANS
20 THUS THE DEBOUNCE TIME IS A FUNCTION OF BOTH THE SCAN RATE AND THE VALUE
21 JOF CUNSTANT 'DEBNICE'
22 /
23 (IN THIS LISTING, THE INTERNAL TIMER IS USED TO GENERATE INTERRUPTS THAT
24 - SERVE AS A TIME BASE FOR THE REFPESH SUBPOUTINE
25 ALTERNATE TIME BASES MIGHT BE AN EXTERNAL OSCILLATOR (DRIVING THE INTERRUPT
26 PIN OR POLLED BY A TEST OR INPUT PIN). A SOFTWARE DELAY LOOP IN THE BACKGPOUND
27 - PROGRAM, OR PERIODIC CALLS TO THE SUBPOUTINE FROM THROUGHOUT THE USER'S PROGRAM
28 AT APPROPRIATE PLACES
29 IN THESE CASES, THE CODE STARTING AT LABEL FLINT (TIMER INTERRUPT) AND TIRET
30 / (TIINT RETURN) COULD STILL BE USED TO SAVE AND RESTORE ACCUMULATOR CONTENTS
31 THE INTERPURT SERVICING ROUTINE SELECTS MEGISTER BANK 1
32 FOR THE NEEDED REGISTERS
33 .
35 JARITTEN BY JOHN WHARTON: INTEL SINGLE-CHIP COMPUTER APPLICATIONS
36 .
```

All mnemonics copyrighted © Intel Corporation 1976.

37 #EJECT



ISIS-II MCS-48/UPI-41 MACPO ASSEMBLER, V2 0 AP40 INTEL MCS-48 KEYBOARD/DISPLAY APPLICATION NOTE APPENDIX

LOC DEJ SEP SOURCE STATEMENT

```
38 IN THIS IMPLEMENTATION OF THE DISPLAY SCAN, IT IS ASSUMED THAT THERE WILL
39 / BE RELATIVELY LITTLE 1/O OTHER THAN FOR THE KEYBOARD/DISPLAY
40 : IF THIS IS THE CASE, THEN THERE IS NO NEED FOR FOR ANY ADDITIONAL EXTERNAL
41 LOGIC (SUCH AS ONE-OF-EIGHT DECODERS OR SEVEN-SEGMENT ENCODERS). THOUGH
42 THERE WILL STILL BE A NEED FOR CURRENT OR VOLTAGE DRIVERS, ACCORDING 10
43 THE TYPE OF DISPLAY BEING USED
44 .
45 IN THIS LISTING, THE PROCESSOR 1/O PORTS ARE LOGICALLY DIVIDED AS FOLLOWS
47 : PDIGIT-EIGHT BIT PORT USED TO ENABLE, ONE AT A TIME, THE INDIVIDUAL
48 .
          CHARACTERS OF AN EIGHT DIGIT SEVEN-SEGMENT DISPLAY, WHILE ALSO
49 .
          STRUBING THE ROWS OF AN X-Y MATRIX KEYBOAPD
50 ,
          BITT ENABLES THE LEFTMOST CHARACTER AND THE BOTTOM ROW OF THE 1865.
51 .
          BIT4 ENABLES THE TOP ROW OF THE 4X4 KBD AND THE FOURTH CHARACTEM.
52 .
          BITO ENABLES THE RIGHTMOST CHARACTER.
          (A 4%8 KEYBOARD COULD BE STROBED BY ALSO USING BIT3-BIT0
53 .
54 .
          AND EXTENDING OR ELIMINATING THE TABLE: "LEGNOS" )
55 -
          THE ENABLING OF ONE BIT (ACTIVE HIGH OR LOW) IS ACCOMMODATED BY
          ACCESSING A LOOK-UP TABLE CALLED CHRSTB
56 .
57 .
          THIS TECHNIQUE TAKES ABOUT FOUR BYTES MORE ROM THAN A TECHNIQUE
58 .
          OF ROTATING A "ONE" THROUGH A FIELD OF "ZERGES" IN THE ACC
59 .
          AN APPROPPIATE NUMBER OF TIMES, BUT IT ALLOWS SOME ADDITIONAL
          FLEXABILITY IF THE DRIVERS BEING USED HAVE A COMBINATORIAL INPUT
60 ·
61 :
          (AS IN THE 7545X FAMILY OF HIGH-CURRENT) HIGH-VOLTAGE DRIVERS).
           THE CHRSTB TABLE COULD PROVIDE ENCODED OUTPUTS. NINE DIGITS, FOR
63 .
          EXAMPLE, COULD BE ENABLED WITH SIX BITS OF (BUFFERED) OUTPUT
64 .
          65 .
           IF 1/0 LINES NEED TO BE CONSERVED. OR IF MANY DIGITS
66 :
          MUST BE DISPLAYED. AN EXTERNAL DECODER COULD BE ADDED TO THE SYSTEM
67 .
          DURING CHARACTER TRANSITIONS A 'BLANK' CHARACTER IS
68 :
          EXPLICITLY WRITTEN TO THE DISPLAY THUS,
69 :
           THERE WILL BE NO CHARACTER "SHADOWING" CAUSED BY THE
70 i
          FACT THAT THE HARDWARE OR SOFTWARE DECODER KEEPS ONE
71 :
          OUTPUT, AND THUS ONE CHARACTER, ACTIVE AT ALL TIMES
72 ,
73 - PSGMNT-EIGHT BIT PORT TO ENABLE THE SEVEN SEGMENTS & D.P. OF A STANDARD
74 :
          DISPLAY
75 .
          BIT7-BIT0 CORRESPOND TO THE DP AND SEGMENTS G THROUGH A, RESPECTIVELY.
76 .
           IT IS POSSIBLE TO ACCOMODATE
77 .
          DRIVERS WHICH ARE EITHER LOGICALLY INVERTING OR NON-INVERTING BY
78 :
           SETTING VARIABLE (SEGPOLY) (SEGMENT POLARITY)
79 :
          NOTE THAT BY HAVING ARBITRARY CONTROL OVER EACH SEGMENT, NON-NUMERIC
8Ø .
          CHARACTERS CAN BE REPRESENTED ON A SEVEN SEGMENT DISPLAY.
81 .
          AS SHOWN IN EXAMPLE SUBROUTINE (TEST2)
82 :
83 $EJECT
```



LOC OBJ

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0

AP40: INTEL MCS-48 KEYBOARD/DISPLRY APPLICATION NOTE APPENDIX

SEQ SOURCE STATEMENT 84 - PINPUT-FOUR HIGH-ORDER BITS USED AF INPUTS FROM THE KEYBOARD RETURN LINES ASSUMES THAT A KEY DOWN IN HE CURRENTLY ENABLED ROW WOULD RETURN 85 . 86 : A LOW LEVEL IN THIS CASE, BIT7 RETURNS THE LEFTMOST COLUMN, BIT4 THE PIGHTMOST 87 : THE HIGH-ORDER BITS ARE USED SO THAT IF AN OFF-CHIP DECODER IS USED 88 . 89 : TO ENABLE UP TO 16 CHARACTERS, FOR EXAMPLE, IT COULD BE DRIVEN BY 90 : THE LOW ORDER BITS OF THE SAME PORT. 91 / NOTE ALSO THAT IF A SIXTEEN KEY MATRIX WERE ELECTRICALLY ORGANIZED IN A 2X8 ARRAY, ONLY TWO RETURN LINES WOULD BE NEEDED. 97 : (IN THIS CASE, PERHAPS TO AND THICOULD BE USED FOR INPUT BITS) 95 -PULL-UP RESISTORS ON THE RETURN LINES MIGHT BE IN ORDER IF THERE IS ANY 96 / POSSIBILITY OF A HIGH-IMPEDENCE CONDUCTIVE PATH THROUGH THE SMITCH WHEN 97 - IT IS SUPPOSED TO BE TOPEN. 98 (THIS PHENOMENON HAS ACTUALLY BEEN OBSERVED) 99 ; 100 . THE DRIVERS USED IN THE PROTOTYPE WERE ALL NON-INVERTING IN THAT 101 (A HIGH LEVEL ON HN OUTPUT LINE 15 USED TO TURN A CHARACTER OR SEGMENT ON 102 THERE ARE A TOTAL OF SEVEN 1/0 LINES LEFT OVER 10: 104 THE ALGORITHM FOR DRIVING THE DISPLAY USES A BLOCK OF INTERNAL RAM 105 ; AS DISPLAY REGISTERS. WITH ONE BYTE CORRESPONDING TO EACH CHARACTER OF THE 106 : DISPLAY : THE EIGHT BITS OF EACH BYTE CORRESPOND TO THE SEVEN SEGMENTS & DP 107 JOE EACH CHARACTER I IF AN EXTERNAL ENCODER IS USED (SUCH AS A FOUR-BIT TO 108 : SEVEN-SEGMENT ENCODER OF A ROM FOR TRANSLATING ASCIL TO 109 (SIXTEEN-SEGMENT "STARBURST" DISPLAY PATTERNS), THE TABLE ENTRIES WOULD HOLD 110 , THE CHARACTER CODES. (IN THE FORMER CASE, AN UNUSED BIT COULD BE USED 10 111 FENABLE THE D P) 112 : THUS, WRITING CHARACTERS TO THE DISPLAY FROM THE BACKGROUND PROGRAM 113 - REALLY ENTAILS WRITING THE APPROPRIATE SEGMENT 114 ; PATTERNS TO A DISPLAY REGISTER- THE AUTUAL OUTPUTTING IS AUTOMATIC 115 : THE LEFTMOST CHARACTER CORRESPONDS TO THE LAST BYTE OF THE DISPLAY 116 ; REGISTERS, AND IS ACCESSED BY NEXTPL=8 (SEE SOURCE), THE RIGHTMOST 117 CHARACTER IS THE FIRST DISPLAY BYTE, WHEN NEXTPL=1. 118 JUTILITY SUBROUTINES ARE INCLUDED HERE TO TRANSLATE FOUR BIT NUMBERS TO HEX 119 ; DIGIT PATTERNS, AND WRITE THEM INTO THE DISPLAY REGISTERS SEQUENTIALLY 120 : (EITHER FILLING FROM THE LEFT- H.P. CALCULATOR STYLE OR FROM THE 121 FRIGHT- T. I. STYLE, SUBROUTINES WDISP AND RENTRY, RESPECTIVELY) 122 / 123 THE KEYGOARD SCANNING ALGORITHM SHOWN HERE REQUIRES A KEY BE DOWN FOR 124 ; SOME NUMBER OF COMPLETE DISPLAY SCANS TO BE ACKNOWLEGED. SINCE IT 15 125 ; INTENDED FOR "ONE-FINGER" OPERATION, TWO-KEY ROLLOYER/N-KEY LOCKOUT HAS 126 : BEEN IMPLEMENTED HOWEVER, MODIFICATIONS WOULD BE POSSIBLE TO ALLOW, FOR 127 JEXAMPLE, ONE KEY IN THE MATRIX TO BE USED AS A SHIFT KEY OR CONTROL KEY 128 - TO BE HELD DOWN WHILE ANOTHER KEY IN THE MATRIX IS PRESSED. (SEE NOTE WITHIN 129 THE BODY OF THE LISTING.) 130 :

131 \$EJECT



ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER: V2 U PAGE
AP40: INTEL MCS-48 KEYBOARD/DISPLAY APPLICATION NOTE APPENDIX

100 OBJ

SEQ

SOURCE STATEMENT

- 132 : (BE AWARE THAT NO MORE THAN TWO KEYS CAN EVER BE DOWN UNLESS DIODES
- 133 HARE PLACED IN SERIES WITH ALL OF THE SWITCHESH CERTAINLY NOT THE CASE FOR EL
- 134 -CHEAPO KEYBOARDS- BECAUSE SOME CUMBINATIONS OF THREE KEYS DOWN WILL RESULT
- 135 FIN A "PHANTOM" FOURTH KEY BEING PERCEIVED
- 136 THE PHANTOM KEY NOULD BE THE FOURTH CORNER! WHEN THREE KEYS FORMING
- 137 JA RECTANGULAR PATTERN (IN THE X-Y KEY MATRIX) ARE DOWN 1
- 138 JF 0190ES ARE PLACED IN THE SCANNING ARRAY, CONSIDERATIONS MUST BE MADE
- 139 ABOUT HOW THE DIODE VOLTAGE DROP WILL AFFECT INPUT LOGIC LEVELS
- 140 .
- 141 WHEN A DEBOUNCED MEY IS DETECTED. THE NUMBER OF ITS POSITION IN THE NEY
- 142 MATRIX (LEFT-TO-RIGHT, BOTTOM-TO-TOP, STARTING FROM 00) IS PLACED INTO
- 143 FAM LOCATION "KBDBUF" AN INPUT SUBFOUTINE THEN NEED ONLY READ THIS LOCATION
- 144 REPEATEDLY TO DETERMINE WHEN A KEY HAS BEEN PRESSED. WHEN A KEY IS DETECTED.
- 145 A SPECIAL CODE BYTE SHOULD BE WRITTEN BACK TO INTO "KBDBUF" TO PREVENT
- 146 (REPEATED DETECTIONS OF THE SAME KEY
- 147 : THE ROUTINE "KBDIN" DEMONSTRATES A TYPICAL INPUT PROJOCOL, ALONG WITH A METHOD
- 148 FOR TRANSLATING A KEY POSITION TO ITS ASSOCIATED SIGNIFICANCE BY ACCESSING
- 149 (TABLE "LEGNDS" IN ROM.
- 150
- 151 \$EJECT



ISIS-II MCS-49/0PI-41 MACRO ASSEMBLER, V2.0 PAGE AP40: INTEL MCS-48 KEYBOAPD/DISPLAY APPLICATION NOTE APPENDIX

100	08J	SEQ	SOURCE ST	ATEMENT	
			**********	******	*********
		153 -			
		154	- INITIAL	EQUATES	TO DEFINE SYSTEM CONFIGURATION
		155			
		156 : ****	*****	*****	*********
		157			
9919		158 PDIGIT	E00	BUS	JUSED TO ENABLE CHARACTERS AND STROBE ROWS OF KEYBOARD
8008		159 PSGMN1		F1	JUSED TO TURN ON SEGMENTS OF CURRENTLY ENABLED DIGIT
0009		160 PINPUT	E(d)	P2	PORT USED TO SCAN FOR KEY CLOSURES
		161			FONTE THAT THIS PORT ALLOCATION USES THE HIGHER
		162			CURRENT SOURCING ABILITY OF THE BUS TO SWITCH ON THE
		163			DIGIT DRIVERS, AND LEAVES P23-P20 FREE FOR USING
		164			AN 8243 PORT EXPANDER IN THE SYSTEM.)
		165			
9999	*	166 P05L00	i E0U	99H	
OOFF		167 NEGLO	E00	OFFH	
		168			e e
9999		159 CHRPOL	EQU	POSLOG	DEFINES WHETHER OUTPUT LINES ARE ACTIVE HI OR LOW
9999		170 SEGPO	EGU	F05L06	THEOR DRIVING CHARACTERS AND SEGMENT PATTERNS
00F0		171 INPMS	CEQU	0F0H	DEFINES BITS USED AS INPUT
		172 -			,
0008		173 CHARN	003 (8	: NUMBER OF DIGITS IN DISPLAY
0004		174 NROWS	EQU	4	Froms of Keys (Less than or equal to Charno)
9994		175 NO0LS	EQU	4	LESSER DIMENSION OF KEYBOARD MATRIX
		176 -	,		
FFFØ		177 TICK	EQU	-10H	DETERMINES INTERRUPT INTERVAL
9094		178 DEBNU	E 600	4	NUMBER OF SUCESSIVE SCANS BEFORE KEY CLOSURE ACCEPTED
9999		179 BLANK	EQU	994	CODE TO BLANK DISPLAY CHARACTERS.
		180			. (WOULD BE 20H IF ASCII DECODING ROM USED OR OFH IF
		181			.7447-TYPE SEVEN-SEGMENT DECODER EXTERNAL TO 8748)
		182 :			
666F		183 ENCMS	K EQU	0FH	SELECTS NHICH BITS ARE RELEVANT TO ENCACE SUBROUTINE
		184 -			
		185 ≢EJEC	T		
					1



ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0 PAGE 6 AP40: INTEL NCS-48 KEYBOARD/DISPLAY APPLICATION NOTE APPENDIX

L0C	0BJ	SEQ	SOURCE STATEMENT
		186 , ****	************
		187 :	
		188 /	BANK Ø REGISTERS USED
		189 /	
		190 ; POIN	ERS USED FOR INDIRECT RAM ACCESSING.
0000		191 PNTRO	EQU RØ
0001		192 PNTR1	EQU R1
0007		193 NEXTP	
		194	WRITTEN INTO
		195 ;	/ PHILATELIA BITTY

		197 ;	անում անդանական արդարական արդարական արդարական արդարական արդարական արդարական անդարական անհանգարական անհանգարան
		198 ;	BANK 1 REGISTER ALLOCATION
		199	DUNK I KEDISIEK NELOCHILUN
		200 ; PNTR	EQU RO (ALKEADY DEFINED)
0000		201 ; PNTR	
0002		202 ASAVE	
0004		203 ROTPA	
0005		204 ROTON	
0006		205 LASTK	
0007		206 CURDI	EQU R7 :HOLDS POSITION OF NEXT CHARACTER TO BE DISPLAYED
		297 ;	

		209;	
		210 ;	DATA RAM ALLOCATION
		211 ;	
0020		212 NREPT	
0021		213 KEYLO	
0022		214 KBDBU	
		215	:\ BACK TO BACKGROUND PROGRAM
0023		216 RDELA	EQU 35 ; NON-ZERO WHEN DISPLAY IN PROGRESS
		217 /	
		218 ;	THE LAST (CHARNO) REGISTERS HOLD THE DISPLAY SEGMENT PATTERNS
		219 ;	
0037		220 SEGMA	EQU (63-CHARNO) ; BASE OF REGISTER ARRAY FOR DISPLAY PATTERNS
		221	;\ (COULD BE ANYWHERE IN INTERNAL RAM)
		222 ;	
		223 ; ****	**** ****************
		224 :	
		225 ,	NOTE THAT LASTKY, CURDIG, AND F1 RETAIN STATUS INFORMATION FROM
		226 ;	ONE INTERRUPT TO THE NEXT. ALL OTHER REGISTERS MAY BE USED IN
		227 ;	THE USER'S OWN INTERRUPT SERVICING ROUTINE
		228 ;	the open a day threshold printfold modifie

		230 ;	ዝግዶ የተመቀቀም የተመቀቀም የተመቀቀም የተመቀቀም መመን የተመቀቀም መመን የተመቀቀም የተመቀቀም የተመቀቀም የተመቀቀም የተመቀቀም የተመቀቀም የተመቀቀም የተመቀቀም የተመቀቀም የተመቀቀም የተመቀቀም የተመቀ
		230 ; 231 \$EJEC	
	~	57T \$E1E0	

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0 PAGE
AP40: INTEL MCS-48 KEYBOARD/DISPLAY APPLICATION NOTE APPENDIX

```
LOC OBJ
              SEQ
                        SOURCE STATEMENT
               232 /
               233 ; ************************
               234 ;
               235 ORG
9999
                         000H
0000 0460
               236
                         JMP
                                INIT
               237 ;
               238 ;
               239 ; ************************
               240 ;
9997
               241 ORG
                         007H
               242 :
               243 ; TIINT TIMER INTERRUPT SUBROUTINE
                         CALL MADE TO LOC 607H WHEN TIMER TIMES OUT
               245 :
                         TIMER CAN BE RE-INITIALLIZED AT THIS POINT IF DESIRED.
               246 ;
                         USED HERE TO CAUSE THE DISPLAY REFRESH AND KEY SCAN ROUTINES TO
                         BE CALLED PERIODICALLY.
               247 ,
0007 D5
               248 TIINT
                         SEL
                                R81
0008 HA
               249
                         MOV
                                ASAVE, A
0009 23F0
               250
                         MOV
                                A: #TICK
                                             FRELOAD TIMER INTERVAL
000B 62
               251
                         MOV
                                f. A
               252 /
               254 :
               255 🥫
                         THE USER'S OWN TIMER INTERRUPT ROUTINE (IF IT EXISTS) COULD
               256 /
                         BE PLACED AT THIS POINT
               257 ;
               259 7
000C 1410
               260
                                             CAUSE DISPLAY TO BE UPDATED
                         CALL
                                REFRSH
               261 :
                         THE COMPLETE INTERRUPT ROUTINE SHOULD BE COPIED HERE
               262 ;
                         TO SAVE A FULL LEVEL OF SUBROUTINE NESTING.
               263 ;
                         IT WAS WRITTEN AS A SUBROUTINE HERE FOR THE SAKE OF CLARITY.
               264
               265 /
               266 ; *********************
               267 :
               268 / TIRET TIMER INTERRUPT RETURN CODE- RESTORES HOC VALUE
000E FA
               269 TIRET: MOV
                                A, ASAVE
000F 93
               270
                         RETR
               271 ;
               272 $EJECT
```

8



ISIS-II MCS-48/UPI-41 MACRO ASSEMBLEP: 92-8 PAGE AP40: INTEL MCS-48 KEYBOARD/DISPLAY APPLICATION NOTE APPENDIX

LOC	0BJ	SEQ		SOURCE ST	FATEMENT			
		273	; *****	*****	******	******	*****	
		274	REFRISH	SUBROUTE	INE TO MULTIPLEX	SEVEN-SEGMENT DIS	PLAYS	
		275		EACH CAL	L CAUSES THE NE	XT CHARACTER TO BE	DISPLAYED:	
		276	;	ACCORDIN	IG TO THE CONTEN	ts of the segmap R	EGISTER ARRAY	
		277		REFRSH S	SHOULD BE CALLED	AT LEAST EVERY MS	EC 0R 50	
				*****	******	*****	****	
		279						
	2300		REFRSH:		A, #BLANK KOR SE		CON TO CEO PRIVEDO	
0012		281		OUTL	PSGMNT, A		ERN TO SEG DRIVERS	
	2357		KEFR1:		A. #CHRSTB	LOOK UP DIGIT EN		
0015		283		ADD	A, CURDIG	ADD CURDIG DISPL		
0016	-	284		MOVP	A. ea	ENABLE ONE BIT O		
9917	92	285		UUTL	PDIGIT A	· ENERGIZE CHARACT	FK	
		286	:					
		287				WRITE NEXT SEGME		
	2337	288		MOA	A, #SEGMAP	:LOAD BASE OF REG		
001A		289		ADD	A. CURDIG	ADD CURDIG DISPL	ACMENT	
991B		290		MOV	PNTR1 A			
001C		291		MOV	A, @PNTK1	FLOAD ACC MY NEXT		
001 D	39	292		OUTL	PSGMNT, H	ENABLE APPROPRIA	ITE SEGMENTS	
		293						
			•			*****		
		295	•	-		IOW BEING DISPLAYED		
		296					NTO THE DISPLAY SCAN.	
		297					THERE ARE ANY INPUIS	
				*****	*****	*****	****	
		299	j					
001E	B821	300	SCAN.	MOV	PNTRØ, #KEYLOC	SET POINTER FOR	SEVERAL KEYLOG REFERENC	ŒS
0020	0A	301		IN	H, PINPUT	JUAN ANY SMITCH	CLOSURES	
		302	j					
		303	; ##### <u></u>	****	****	****	******	*###
		304	; ##	THIS BL	OCK OF CODE IS N	iot needed by the k	EYBOAPD SCAN LOGIC	###
		305	; ##	HOWEVER.	ITS INCLUSION	WOULD SPEED THINGS	UP A BIT BY	###
		306	, ##	SKIPPIN	G OVER ROWS IN A	IHICH NO KEYS ARE D	OMN.	***
		397	; ##	IT WAS	OMITTED HERE TO	CONSERVE ROM SPACE	BUT MIGHT BE	###
		308	, ##	RESTORE	D IF VERY LARGE	KEYBOARDS (ESPECIA	ALLY THOSE WITH EIGHT	###
		309	,##	KEYS PE	r row) are to be	USED WITH THIS AL	GORITHM	###
		310	j#####	*****	****		*****	
		311	; ##	CPL	Ĥ	HANY CLOSURES DET	rected are now one bits	###
		312	, ##	ANL	A,#INPMSK			###
		313	; ##	JNZ	SCAN1 /-IF A	KEY IN THE CURRENT	ILY ENABLED ROW IS DOWN	###
		314	, ##;	NO KEY	IS NOW DOWN SO 1	THE KEYLOC COUNT MA	RY BE UPDATED DIRECTLY	***
			; ##	MOY	A. @PNTRØ			###
		316	;##	ADD	A, #NCOLS			###
			; ##	MOV	@PNTRØ, A			###
			: ##	JMP	SCAN6			***
				*****		******	**	####
		320	;##	IF THIS	CODE IS USED, 9	SUBSTITUTE THE /JC	SCAN5' FOUR LINES	***
			: ##				INVERTED POLARITY	###
							*****	***
			\$EJECT					
			. == .					



ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0 PAGE 9 AP40. INTEL MCS-48 KEYBOARD/DISPLAY APPLICATION NOTE APPENDIX

F0C	0BJ	SEQ	SOURCE !	STATEMENT	
		704 : ***	****	******	******
		325 ;			CY WHILE INCREMENTING KEYLOC

		327			
8821	BD 0 4		1: MOV	ROTONT, #NCOLS	(SET UP FOR KNOOLS) LOOPS THROUGH "NXTLOC"
0023		329 NXTL		A	
0024		330	MÜV	ROTPAT, B	; SAVE SHIFTED BIT PATTERN
	F63F	331	JC	SCAN5	ONE BIT IN CY INDICATES KEY NOT DOWN
		332 ;	• •		
			*****	*****	******
		334		•	
		335 ;	HT THI	s POINT IT HAS J	UST BEEN DETERMINED THAT THE VALUE
		336 ;	OF KEY	LOC IS THE POSIT	ION OF A KEY WHICH IS NOW DOWN
		337 ;			OUNCES THE KEY, ETC.
		338 ,	IF MOD	IFICATIONS TO TH	E KEYBOARD LOGIC, I.E. THE INCLUSION
		339 ;	OF A S	HIFT, CONTROL, O	R MODE KEY IN THE KEY MATRIX ITSELF)
		340 ;	ARE DE	SIRED, THEY SHOU	LD BE MADE AT THIS POINT, BEFORE
		341 ;			INS FOR EXAMPLE, AT THIS POINT
		342 /			ED AGAINST THE POSITION OF THE MODE
		343;			SET SOME FLAG BIT AND JUMP TO
		344 ;	LABEL	'SCAN5' OR BY	COMPARING KEYLOC AGAINST THE LAST
		345 ;	KEY DE	BOUNCED, IMMEDIA	TE TWO-KEY ROLLOVER COULD BE
		346 ;	IMPLEM	ENTED.	
		347 🥫			
		348 , ***	*****	*****	**********
		349 ;			· ·
0027	' A5	350	CLR	F1	; MARK THAT AT LEAST ONE KEY WAS DETECTED
0028	B5	351	CPL	F1	/\ IN THE CURRENT SCAN
		352 🥫 -			

	•	354 ;			ED FOR THE CURRENT COLUMN. ITS
		3 55 ;			R KEYLOC, SEE IF SAME KEY SENSED LAST CYCLE
		356 ;**	*****	******	********
		357	*		
0023	9 F0	358	MOV	A, @PNTRO	PNTRO STILL HOLDS #KEYLOC
902f	9 2E	359	XCH	A, LASTKY	
002	3 DE	360	XRL		
9920	C-B820	361	MOA		PREPARE TO CHECK AND/OR MODIFY REPEAT COUNT
8028	E C634	362	JZ	SCAN3	
	*	363 ;			
		364 \$ EJ	ECT	•	



ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0 PAGE 10 AP40: INTEL MCS-48 KEYBOARD/DISPLAY APPLICATION NOTE APPENDIX

LOC	0BJ	SEQ.	SOURCE	STATEMENT	
		365 ; ***4	*****	*****	****************** *
		366 :	A DIFF	ERENT KEY WAS RE	EAD ON THIS CYCLE THAN ON THE PREVIOUS CYCLE.
		367 ;	SET NE	EPTS TO THE DEBI	DUNCE PARAMETER FOR A NEW COUNTDOWN
		368 : ****	*****	******	*******
		369 :			
0030	8004	370	MOV	@PNTRØ: #DEBNC	E
0032	043F	371	JAP	SCAN5	
		372 ;			
		373 : ****	*****	*****	*********
		374 ;	SAME K	EY WAS DETECTED	AS ON PREVIOUS CYCLE
		375 ;	LOOK F	IT NREPTS. IF ALE	READY ZERO, DO NOTHING
		376 ;	ELSE (ECREMENT NREPTS	
		377 :	IF THI	IS RESULTS IN ZEI	RÚ, MOVE LASTKY INTO KBDBUF
		378 /****	*****	*******	********
		379 i			•
6634	FØ	380 SCAN3	: MOV	a, epntro	
0035	C63F	3 81	JZ	SCAN5	; IF ALREADY ZERO
0037	97	382	DEC	A	INDICATE ONE MORE SUCCESIVE KEY DETECTION
6628	80	383	MOV	epntro, a	
0039	963F	384	JNZ	SCAN5	IF DECREMENT DOES NOT RESULT IN ZERO
003B	FE	385	MOV	A, LASTKY	•
9 930	B822	386	VOM	PNTRØ, #KBDBUF	
003E	H0	387	MOV	@PNTRØ, A	; TO MARK NEW KEY CLOSURE
		388 ;			
003F	B821	389 SCANS	i: MOV	PNTRO: #KEYLOC	
0041	10	3 90	INC	@PNTRØ	
8642	FC	391	MOV	A, ROTPAT	
0043	ED52	392	DJNZ	ROTCHT, NXTLOC	•
		393 -			
		394 /		ť	
0045	EF57	395 SCAN	5: DJNZ	CURDIG, SCAN9	
		396 ;			
		397 \$ EJE(CT		



ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0 PAGE 11 AP40: INTEL MCS-48 KEYBOARD/DISPLAY APPLICATION NOTE APPENDIX

```
LOC OBJ
               SEQ
                          SOURCE STATEMENT
                398 ;
                399 ; **********************
                           THE FOLLOWING CODE SEGMENT IS USED BY THE KEYBOARD SCANNING ROUTINE
                           IT IS EXECUTED ONLY AFTER A REFRESH SEQUENCE OF ALL
                401 🥫
                402 :
                           THE CHARACTERS IN THE DISPLAY IS COMPLETED
                403 : **********************************
                494 :
0047 BF08
                405
                           MOV
                                   CURDIG, #CHARNO
                                                 : PNTR0 STILL CONTAINS #KEYLOC
0049 8000
                496
                           MOV
                                   OFNTRO. #0
                                                 JUMP IF ANY KEYS WERE DETECTED
004B 764F
                407
                           JF1
                                   SCAN8
                                                 : CHANGE (LASTKY) WHEN NO KEYS ARE DOWN
004D BEFF
                408
                           MOV
                                   LASTKY, #0FFH
                409 SCANS:
004F A5
                           CLR
                410 :
                THE NEXT CODE SEGMENT IS THE INTERRUPT-DRIVEN PORTION OF THE 'DELRY'
                417 :
                           LITTLITY IT DECREMENTS RAM LOCATION (RDELAY) ONCE PER DISPLAY SCAN
                           IF 'RDELAY' IS NOT ALREADY ZERO
                 415 ; ******************************
                 416 .
                                   PNTR1, #RDELAY
0050 B923
                 417
                           MOV
0052 F1
                 418
                           YOM
                                   AL CENTRA
0053 0657
                 419
                           JΖ
                                   SCAN9
0055 07
                 420
                           DEC
0056 A1
                 421
                           MOV
                                   @PNTR1, A
                 422 :
0057 83
                 423 SCRN9 RET
                 424 .
                 425 ; *************************
                 427 CHRSTB 15 THE BASE FOR THE PAFTERNS TO ENABLE ONE-OF-CHARNO CHARACTERS.
                 428 CHRSTB EQU
                                   (4-1) AND OFFH
0057
                 429
                            DE:
                                   (000000016 XOR CHRPOL)
0058 01
                 4.5
                           Si.
                                   -000000010B XOF CHRPOL/
0059 02
0058 04
                 431
                           UE.
                                   4888981686 XOR CHRPOL)
                 432
                           DE.
                                   400001000B NOR CHRPOL)
005B 08
0050 10
                 477
                           TIP:
                                   <000100005 XOR CHRPOL)</p>
8850-28
                 474
                           DB
                                   (00100000B XOR CHRPOL)
995E 49
                 435
                            P
                                   (01000000B XOR CHRPOL)
AASE RA
                 436 -
                            DE:
                                   (100000008 XOR CHRPUL)
                 437
                 438 $E IECT
```



ISIS-II MCS-48/UPI-41 MRCRO RESEMBLER, V2 0 PAGE 12 AP40: INTEL MCS-48 KEYBOAPD/DISPLAY APPLICATION NOTE APPENDIX

L00	081	SEO		SOURCE ST	TATEMENT	
		439	INIT	INITIAL	IZES PROCESSOR R	EGISTERS
0060	05	449	INIT	SEL	RB1	
9961	BF08	441		MOV	CURDIG, #CHARNO	
8960	B822	442		MOV	PNTRO, #KBEBUF	
0065	BOFF	443		MOV	@PNTEO, #0FFH	
8867	B821	444			FNTEO, #KEYLOC	
0069	B000	445		MOM	9PNTR0, #0	
0068	23F0	446		MOV	A- #INPMSK	
996D	3 A	447		OUTL	PINPUT, A	SET BIDIRECTIONAL INPUT LINES
006E	C5	448		SEL	RB0	
996F	149E	449		CALL	CLEAR	JUTILITY FOR SETTING INITIAL DISPLAY REGISTERS.
0071	A5	450		CLR	F1	
0072	23F0	451		MOV	A: #TICK	; LOAD INTERRUPT RATE VALUE
8674	62	452		MOV	T. R	
9975	55	453	,	STR)	T	
9976	25	454		EN	TENTI	ENABLE TIMER INTERRUPTS
		455				
		456	;			•
		457	*****	*****	*******	*****
		458	;			
		459	; ECHO	CHECK FO	OP ANY NEW KEYST	ROKES DETECTED
		460		TRANSLAT	re each Keystrok	E INTO A SEGMENT PATTERN
		461	j	HNO WELL	TE IT INTO THE A	PPROPRIATE DISPLAY REGISTER
		462	1			
		463	. *****	******	******	***********
		4-4	:			
0077	1483	465	ECH0:	CALL	KBDIN	FGET NEXT KEYSTROKE
0079	B281	466		JB5	FKEY	JUMP IF KEY IN RIGHTHAND COLUMN .
		467	j	SINCE TH	HE ACC IS USED E	Y ENCACO AND RENTRY, ITS CONTENTS MUST
		468		BEI PROCE	ESSED OR SAVED E	EFORE ENCACO IS CALLED
0078	1488	469		CALL	ENCACC	FORM APPROPRIATE SEGMENT PATTERN
0 070	14DB	470		CALL	RENTRY	:WRITE PATTERN INTO DISPLAY REGISTERS
097F	0477	471		JMP	ECH0	;LOOP INDEFINITELY
		472	:			
0081	2400	473	FKEY	JMP	FUNCTN	JUMP TO OFF-PAGE CODE TO CALL-DEMO ROUTINE
		474	j			
		475	\$EJECT			
						•

intel

ISIS-1) MCS-48/UPI-41 MACRO ASSEMBLER, V2 0 PAGE 13 AP40 INTEL MCS-48 KEYBOAPD/DISPLHY APPLICATION NOTE APPENDIX

LOC OBJ	3 E Q	SOURCE STAT	EMENT			V		
	476 - **** 477 -	************	******	*****	******	*****	******	
	479	THE FOLLOW	IING SUBR	OUTTNES THEFT	EMENT TH	F UTI	ITIES COM	MONLY USED FOR
	479			LAY APPLICAT		J. 10.		
	480					RE OR A	ADAPTED F	OR SPECIAL CASES.
	481 :							
	492 . ****	******	****	*****	*****	****	*******	
	483 :					`		
	484 : KBDTI	4 KEABOUND I	NPUT SUB	POUTINE.				
	485 -	COULD BE L	ISED TO I	NTERFACE THE	USER'S	BACKGRO	OUND PROC	GRAM WITH
	486 :			en Keyboard (
	487 .				-			AND DEBOUNCED.
	488 -				HAN ITS	POSITI	ON IN SWI	(TCH MATRIX) IS
0000 0000	489 .	PETURNED I						4
0083 B922	490 KBDIN		ITR1, #KBD			MODE	n or eir	"op
9985-2389 - 9 9 87-2 1	491		#80H		BUFFER V		ED AS CLE	-nk
. 0087 21 0088 F283	492 490		OPNTR1 OIN	A COMP I	DUFFER V	TILUE		
008A 038E	494		#LEGNOS	: ann e	oce ne k	יבט בארי	ODING TAE	SIE
9 9 80 83	495		#CCGINDS					/ SIGNIFICANCE
998D 93	496	RET	GII.	1.0011111			******	310/11/10/11/02
	497 -							
	498 ;							
	499 LEGN	DS IS THE BAS	SE FOR TA	BLE SHOWING	KEY MATA	eix sig	NIFICANCE	Ε
	500	FOR THE KE	EYBOARD L	ISED IN THE P	ROTOTYPE	Ξ.		
	501 :	KEY_LAYOUT	r IS AS S	HOWN TO THE	RIGHT.			
	592 -							
	593							IN THIS CASE:
	504 .			ATES REGULAR				
	505 -			ATES RIGHT-C				· · · · · · · · · · · · · · · · · · ·
	506 .	81	116 INDIO	ATES PUNCTUA	TION MAK	K5 (*	HND #).	
oper.	507 .	e men i	e our orr	no nee t	ou oper	0.0170	oc topic	THEFU
008E	508 LEGND			H) / USE L	UW UKDEN	(B115 .	HO IMBLE	TUNEX
008E 4F 008F 10	509 510		3H 3H					
9090 4E	511		en EH					
9091 28	512			PDIGIT4==>	1	2	3	ധ
0092 17	513		7H	10101113	• .	-	,	
0093 18	514		3H ,	POIGITS==>	4	5	6	⟨2⟩
0094 19	515		9H		•	-	-	
9095 24	516			PDIGIT6==>	7	8	9	(3)
0096 14	517	-	4H					
0097 15	518	DB 15	5H ;	PDIGIT7==>	*	0	#	⟨4⟩
0098-16	519	0B 10	6H					
0099-22	520	0B 2:	2Н ,		!	1	!	!
009A 11	521	UB 1	1H)		!	!	!	1
009B 12	522	0B 1	2H ,		¥ .	Ý	٧	· V
,009C 13	523	DB 1	SH ,	F	INPUT7	PINPUTE	PINPUTS	PINPUT4
009D 21	524	DB 2	1H					
	525 \$EJE0	7						



ISIS-II MCS-48/UPI-41 MHCFO ASSEMBLER, V2.0 PAGE 14 AP40 INTEL MCS-48 KEYBOHRD/DISPLAY HPPLICATION NOTE APPENDIX

F00	081	SE0	SOURCE S	TATEMENT	
		526 - ***** 527	[▙] ╪╬╬╬╬╅╬╈╬	**************	********
		528 / CLEAR	WRITES	18LANK 1 CHARACTER	RS INTO ALL DISPLAY REGISTERS.
		529			TO LEFTMOST CHARACTER POSITION
		530 -FILL			IOW IN ACC INTO ALL DISPLAY REGISTERS
009E	2000	531 CLEAR	MON	A #ELANK XOR SEC	
00A0	8938	532 FILL	MOV	FNTR1, #SEGMAP+1	+
00H2	8F08	533	MOM	NEXTPL: #CHARNO	
00A4	A1	534 CLR1	MOV	@PNTR1.A	STORE THE BLANK CODE
98A5	19	535	INC	PNTP1	POINT TO NEXT CHARACTER TO THE LEFT
00A6	EFA4	536	DJNZ	NEXTPL, CLR1	
00AS	8F98	537	MOV	NEXTPL, MCHARNO	
00AA	83	538	RET		
		539 :			
			*****	******	**************
		541 :			
					RING OF BIT PATTERNS FROM ROM TO THE
		543 :			ING START'S AT LOCATION POINTED TO BY PNTRO.
		544 :			PE CODE (OFFH) IS REACHED.
		545 ;			STRING PUT OUT MUST BE LOCATED ON THE SAME
		546			SINCE SAME-PAGE MOVES ARE USED.
		547 /			HER SUBROUTINE (WDISP) OR TRENTRY
		548			ING INTO THE DISPLAY REGISTERS.
90AB		549 PRINT:		A, PNTRØ	: LOAD NEXT CHARACTER LOCATION
99AC		55 <u>0</u>	MOVP	A, eA	LOAD BIT PATTERN INDIRECT
	C6B4	551	JZ	PRNT1	; ESCAPE PATTERN
HUHF	14D0	552	CALL	WDISP	OUTPUT TO NEXT CHARACTER POSITION
2054	4.0	553 +##	CALL	RENTRY	INSTEAD IF MESSAGE IS TO BE RIGHT JUSTIFIED)
00B1		554	INC	PNTRO	; INDEX POINTER
	048B	555 556 55474	JMP	PRINT	n carr
9984	82	556 PRNT1	PET		DONE
		557 :			
		:	****	******	*******
		559 :	one err i		
		560 : JOHN			TERNS FOR THE LETTERS 'JOHN' (SEE 'TEST2')
0.005		561 :			ITEN IN LOWER CASE LETTERS)
0085		562 JOHN	EQU	\$ AND OFFH	
9985		563	08	90011110B XOR SE	
9986 eepa		564	08	01011100B XQR SE	
0087		565	DB	01110100B XOR SE	
00B8		566	0B	01010100B XOR SE	EGPUL .
0089	กก	567	DB	00	
		568 .			
		569 #EJECT			



ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER: V2.0

AP40: INTEL MCS-48 KEYBOARD/DISPLAY APPLICATION NOTE APPENDIX LOC OBJ SEQ SOURCE STATEMENT 578 ******************** 571 : 572 ; ENCACO ENCODES L'SNIBBLE OF ACC INTO HEX BIT FATTERN INTO ACC 573 ENCACC ANL A, #ENCMSK 00BA 530F 00BC 03C0 574 ADD A, #DGPATS 00BE A3 575 MOVE A, BA 00BF 83 576 RET 577 LOGPATS IS THE BASE FOR THE TABLE OF SEGMENT PATTERNS FOR THE BASIC 578 DIGITS. HERE THE FULL HEX SET (0-F) IS INCLUDED. 579 FOR MANY USER APPLICATIONS. THE CHARACTER SET MAY BE AMENDED OR AUGMENTED 580 TO INCLUDE ADDITIONAL SPECIAL PURPOSE PATTERNS. 581 : FORMAT IS PGFEDCBA IN STANDARD SEVEN-SEGMENT ENCODING CONVENTION WHERE P REPRESENTS THE DECIMAL POINT 582 : \$ AND OFFH 00C0 583 DGPATS EQU 00111111B XOR SEGPOL 584 0000 3F DB 585 00000110B XOR SEGPOL 00C1 06 DΒ 00C2 58 586 DΒ 91011011B KOR SEGPOL 587 08 01001111B XOR SEGPOL 00C3 4F 00C4 66 588 DB. 01100110B XOR SEGPOL 011011018 XOR SEGPOL 00C5 6D 589 DB 0006 70 590 DB. 01111101B XOR SEGPOL 591 DΒ 00000111B XOR SEGPOL 0007 07 011111118 XOR SEGPOL 0008 7F 592 DB. 81100111B XOR SEGPOL 593 0009 67 DP. 01110111B XOR SEGPOL 00CA 77 594 ĐΒ 00CB 7C 595 ÐΒ 01111100B XOR SEGPOL 99CC 39 596 DΒ 00111001B XOR SEGPOL 00CD 5E 597 0B 01011110B XOR SEGPOL 00CE 79 598 DB. 01111901B XOR SEGPOL 00CF 71 599 69 01110001B XOR SEGPOL 600 ; 602 ; 693 : NDISP - WRITES BIT PATTERN NOW IN ACC INTO NEXT CHARACTER POSITION OF THE DISPLAY (NEXTPL). ADJUSTS NEXTPL POINTER VALUE. 684 : RESULTS IN DISPLAY BEING FILLED LEFT TO RIGHT, THEN RESTARTING 605 j 606 WDISP: 0000 A9 MOV PNTR1. A 00D1 FF 607 MOV A. NEXTPL 00D2 0337 608 add A, #SEGMAP 609 XCH A, PNTR1 00D4 29 MOV @PNTR1.8 00D5 A1 610 NEXTPL, WDISP1 0006 EFDA 611 DJNZ NEXTPL: #CHARNO 0008 BF08 612 MOA 00DA 83 613 WDISP1 RET 614 615 \$EJECT



1515-11 MC5-49. UP1-41 MACRO ASSEMBLER, V2. U PAGE 16
AP40 INTEL MC5-48 KEYBOARD/DISPLAY APPLICATION NOTE APPENDIX

```
LOC OBT
                          SOURCE STATEMENT
               SEQ
                616 , **********************
                617
                618 RENTRY SUBROUTINE TO ENTER ACC CONTENTS INTO THE RIGHTMOST DIGIT
                619 .
                           AND SHIFT EVERYTHING ELSE ONE PLACE TO THE LEFT
00DB 8938
                620 RENTRY: MOV
                                  PNTR1, #SEGMAP+1
00DD BF08
                621
                           MOV
                                  NEXTPL: #CHRRNO
90DF 21
                622 RENTR1 XCH
                                  9. CENTP1
00E0 19
                623
                           INC
                                  PNTR1
00E1 EFDF
                624
                           DJNZ
                                  NEXTPL RENTR1
00E3 BF08
                625
                           YOM
                                  NEXTEL, #CHARNO : FOINT TO LEFTMOST CHARACTER
                626
00E5 83
                           RET
                627 .
                628 ; *********************
                630 : ROPHOD TOGGLE DECIMAL POINT IN LAST CHAPACTER DISPLAY CHARACTER
                631 - OPADD TOGGLES DECIMAL POINT IN THE CHARACTER POINTED TO BY THE ACC
                632 .
                633 PDPADD
00E6 2301
                           MOV
                                                SET INDEX TO RIGHTMOST POSITION
                                  A, #01H
00E8 0337
                634 DPADD
                           ADD
                                  A, #SEGMAP
                                                : ACCESS DISPLAY REGISTER FOR DESIRED PLACE
00EA A9
                635
                           MOV
                                  PNTR1. 9
00EB F1
                636
                           MOV
                                  A. SPNTR1
00EC 0380
                637
                           XPL
                                  4, #80H
00EE A1
                638
                           VON
                                  @PNTR1.8
00EF 83
                639
                           RET
                640 .
                642 .
                643 : HOLD
                           SUBROUTINE CALLED WHEN KEY IS KNOWN TO BE DOWN.
                           WILL NOT RETURN UNTIL KEY IS RELEASED.
                644 :
00F0 D5
                645 HOLD:
                           SEL
                                  RB1
00F1 FE
                646
                           MOV
                                  A, LASTKY
                                                : <LASTKY>=0FFH 1FF NO KEYS DOWN
00F2 C5
                647
                           SEL
                                  FB0
AMER 37
                648
                           CPI
                                  A
00F4 96F0
                649
                           JNZ
                                  HOLD
00F6 83
                650
                           RET
                651 -
                653 (
                654 ; DELAY SUBROUTINE HANGS UP FOR THE NUMBER OF COMPLETE DISPLAY SCANS EQUAL
                           TO THE CONTENTS OF THE ACCUMULATOR WHEN CALLED.
                655 :
00F7 8923
                656 DELAY
                           MOV
                                  PNTR1, #RDELAY
00F9 R1
                657
                           MOV
                                  @PNTR1. A
00FA F1
                658 DELAY1, MOV
                                  AL @PNTR1
00FB 96FA
                659
                           IN7
                                  DELAY1
00FD 83
                660
                           RET
                661 ≇EJECT
```



ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER. V2 0 PAGE 17 AP40. INTEL MCS-48 KEVBOARD/DISPLAY APPLICATION NOTE APPENDIX

L00 0BJ	SED SOURCE STATEMENT
0100	662 OPG 100H
	663 -
	EEA . ++++++++++++++++++++++++++++++++++
	665 : 666 : THE CODE ON THIS PAGE IS FOR DEMONSTRATION PURPOSES ONLY-
	667 - 1 TRUELY DOUBT WHETHER ANY END USERS WOULD LIKE TO SEE A NAME
	668 POPPING UP ON THEIR CALCULATOR SCREENS
	669 HONEYER THE CODE SHOWN HERE DOES INDICATE HOW THE UTILITY SUBROUTINES
	570 : INCLUDED HERE COULD BE ACCESSED
	671 THE ROUTINES THEMSELVES ARE CALLED WHEN ONE OF THE FOUR BUTTONS
	672 ON THE RIGHT-HAND SIDE OF THE PROTOTYPE KEYBOARD IS PRESSED.
	673
=	6.74 : ***********************************
	675 .
	676 FUNCTO ROUTINE TO IMPLEMENT ONE OF FOUR DEMO UTILITIES, ACCORDING 677 TO WHICH OF THE FOUR FUNCTION KEYS WAS PRESSED
0100 1212	678 FUNCIN: JBO FUNCI1
0100 1212 0102 320E	679 JB1 FUNCT2
0104 520A	680 JE2 FUNCT3
	681 :
0106 14E6	682 FUNCT4, CALL ROPADD
0108 0477	683 JMP ECHO
	684
010A 342E	685 FUNCT3 CALL TEST3
0100 0477	686 JMP ECHO
010E 3424	687 : 688 FUNCT2: CALL 1EST2
0106 3424 0110 0477	689 JMP ECHO
0110 0411	690
0112 3416	691 FUNCT1 CALL TEST1
0114 0477	692 JNP ECHO
	693 ;
	694 ; *******************
	695 ,
	696 (TEST) CODE SEGMENT TO FILL DISPLAY REGISTERS WITH DIGITS DOWN TO 11
0116 BF08	697 TEST1: MOV NEXTPL, #CHARNO
0118 B808	698 MOV PNTRO, #CHARNO ; SET FOR EIGHT LOOP REPETITIONS
011A FF	699 TST11: MOV A-NEXTPL
0118 148A 011D 14D0	700 CALL ENCACC 701 CALL WDISP
0110 1400 011F E818	702 D.INZ PNTR0.TST11 :COPY NEXT DIGIT INTO DISPLAY REGISTERS
0121 BF08	703 MOV NEXTPL, #CHARNO
0121 BF00 0123 83	704 RET
	705
,	706 \$EJECT



ISIS-II MCS-48, UPI-41 MACRO ASSEMBLER, V2. 0

AP40: INTEL MOS-48 KEYBOARD/DISPLAY APPLICATION NOTE APPENDIX LOC OBJ SEQ SOURCE STATEMENT 797 , ********************* 709 : TEST2 | WRITES THE SEGMENT PATTERN FOR 'JOHN' ONTO THE DISPLAY. WAITS FOR A WHILE, AND THEN CLEARS THE DISPLAY 710 : 0124 8885 711 TEST2: MOV PNTRO, #JOHN 0126 14AB CALL PPINT 712 A.#100 JSCAN DISPLAY FOR 100 CYCLES 0128 2364 713 MOV 0128 14F7 714 CALL DELAY 012C 049E 715 JMP CLEAR 716 . 717 : *********************** 718 , 719 : TESTS SUBROUTINE TO FILL DISPLAY WITH DASHES JUMPS INTO SUBROUTINE "CLEAR" 720 : 721 -AS SOON AS THE KEY IS RELEASED. 012E 2340 722 TEST3 MOV 8,#01000000B XOR SEGPOL ; PATTERN FOR 1-1 CALL 0130 1480 723 FILL CALL 0132 14F0 724 HOLD 0134 049E 725 JMP CLEAR 726 : 727 . ******************************* 728 -729 END USER SYMBOLS CLR1 00A4 CURDIG 0007 ASAVE 0002 BLANK 0000 CHARNO 0008 CHRPOL 0000 CHRS1B 0057 CLEAR 009E DEBNCE 0004 DELAY 00F7 DELAY1 00FA DGPATS 0000 DPADD 00E8 ECHO 0077 ENCACC 00BA ENCMSK 600F FILL 00A0 FKEY 0031 FUNCT1 0112 FUNCT3 010A FUNC1N 0100 HOLD 00F0 FUNCT2 010E FUNCT4 0106 LASTKY 0006 INIT 0060 INPMSK 00F0 JOHN 00B5 KBDBUF 0022 KBDIN 0083 KEYLOC 0021 LEGNOS 008E NEGLOG 00FF NCOLS 0004 NEXTPL 0007 NPEPTS 0020 NROWS 0004 NXTLOC 0023 PDIGIT 0010 PINPUT 0009 PNTR0 0000 PNTR1 9991 POSLOG 9999 PSGMNT 0008 RDELAY 0023 RDPADD 00E6 PRINT 00AB PRNT1 00B4 SCRN1 0021 PEFP1 0013 REFRSH 0010 RENTR1 00DF RENTRY 00DB ROTONT 0005 ROTPAT 0004 SCAN 001E SCAN3 0034 SCAN5 003F SCAN6 0045 SCANS 004F SCAN9 0057 SEGMAP 0037 SEGPOL 0000 TEST1 0116 TEST2 0124 TEST3 012E TICK FFF0 WDISP 00D0 WDISP1 00DA THINT 0007 TIRET 000E TST11 011A

ASSEMBLY COMPLETE, NO ERRORS



1515-11	ASSEME	BLER SY	180L CR	OSS REF	ERENCE.	V2 0	,		PA	GE 1						
ASAVE	202#	249	269													
Blank	179#	280	531													
Charno	173#	220	485	441	533	537	612	621	625	697	698	703				
CHRPOL	169#	429	430	431	432	433	434	435	436							
CHRSTB	282	428#														
CLEAR	449	531#	715	725												
CLR1	534#	536														
CURDIG	206#	283	289	395	405	441										
	178#	370														
DELAY	656#	714				*										
DELAY1		659														
[/GPATS		583#														
DPADD ECHO	634 # 465 #	471	692	606	689	692										
ENCACC	469	573#	683 700	686	603	072										
	193#	573	(66							*						
FILL	532#	723														
FKEY	466	473#														
FUNCT1		691#									•					
FUNCT2	679	688#														
FUNCT3	680	685#	· ·													
FUNCT4	682#															
FUNCTN	473	678#														
HOLD	645#	649	724		•											
INIT	236	440#													-	
INPMSK	171#	446														
JOHN	562#	711														
KBDBUF	214#	386	442	490		*										
KBDIN	465	490#	493													
KEYLOC		300	389	444				,								
LASTKY	205#	359	360	385	49 8	646				V						
LEGNOS	494	508#														
NCOLS	175#	328														
NEGLOG		E	526	e-3-7	603	C4.4		C04	C24	70E	C07	coo	707			
NEXTPL	193#	533	536	537	607	611	612	621	624	625	697	699	703			
NREPTS NROWS	212# 174#	361										•				
NXTLOC		392								•						
PDIGIT	158#	285														
PINPUT	160#	301	447												,	
PNTRO	191#	300	358	361	370	380	383	386	387	389	390	406	442	443	444	445
111110	549	554	698	702	711	500	203	200								
PNTR1	192#	290	291	417	418	421	498	492	532	534	535	606	609	610	620	622
	623	635	636	638	656	657	658									
POSL0G	166#	169	170													
PRINT	549#	555	712													
PRNT1	551	556#														
PSGMNT	159#	281	292													
RDELAY	216#	417	656													
RDPADD	633#	682														
REFR1	282#															
REFRSH	260	280#														
RENTR1		624														
RENTRY	470	620#														

ROTONT	204#	328	392													
ROTPAT	203#	230	3 91													
CAN	300#															
CRN1	328#															
CAN3	362	380#														
CAN5	331	371	381	384	389#											
CAN6	395#															
CAN8	407	409#														
SCAN9	395	419	423#													
SEGMAP	220#	288	532	608	620	634										
EGPOL	170#	289	531	563	564	565	566	584	585	586	587	588	589	590	591	592
	593	594	595	596	597	598	599	722								
EST1	691	697#														
TEST2	688	711#														
EST3	685	722#														
TICK	177#	250	451													
TIINT	248#															
TIRET	269#															
TST11	699#	702														
WE/1SF	552	606#	701													
WDISP1	611	613#														

January 1979

Setial II and Math Utilities of the Bound White octor of the Bound Whit

Lione Smith and Cent Mood one

© Intel Corporation 1979

9800904



INTRODUCTION

The Intel® MCS-48 family of microcomputers marked the first time an eight bit computer with program storage, data storage, and I/O facilities was available on a single LSI chip. The performance of the initial processors in the family (the 8748 and the 8048) has been shown to meet or exceed the requirements of most current applications of microcomputers. A new member of the family, however, has been recently introduced which promises to allow the use of the single chip microcomputer in many application areas which have previously required a multichip solution. The Intel® 8049 virtually doubles processing power available to the systems designer. Program storage has been increased from 1K bytes to 2K bytes, data storage has been increased from 64 bytes to 128 bytes, and processing speed has been increased by over 80%. (The 2.5 microsecond instruction cycle of the first members of the family has been reduced to 1.36 microseconds.)

It is obvious that this increase in performance is going to result in far more ambitious programs being written for execution in a single chip microcomputer. This article will show how several program modules can be designed using the 8049. These modules were chosen to illustrate the capability of the 8049 in frequently encountered design situations. The modules included are full duplex serial I/O, binary multiply and divide routines, binary to BCD conversions, and BCD to binary conversion. It should be noted that since the 8049 is totally software compatible with the 8748 and 8048 these routines will also be useful directly on these processors. In addition the algorithms for these programs are expressed in a program design language format which should allow them to be easily understood and extended to suit individual applications with minimal problems.

FULL DUPLEX SERIAL COMMUNICATIONS


Serial communications have always been an important facet in the application of microprocessors. Although this has been partially due to the necessity of conecting a terminal to the microprocessor based system for program generation and debug, the main impetus has been the simple fact that a large share of microprocessors find their way into end products (such as intelligent terminals) which themselves depend on serial communication. When it is necessary to add a serial link to a microprocessor such as the Intel® MCS-85 or 86 the solution is easy; the Intel® 8251A USART or 8273 SDLC chip can easily be added to provide the necessary protocol. When it is necessary to do the same thing to a single chip microcomputer, however, the situation becomes more difficult.

Some microcomputers, such as the Intel 8048 and 8049 have a complete bus interface built into them which allows the simple connection of a USART to the processor chip. Most other single chip microcomputers, although lacking such a bus, can be connected to a USART with various artificial hardware and software constructs. The difficulty with using these chips,

however, is more economic than technical; these same peripheral chips which are such a bargain when coupled to a microprocessor such as the MCS-85 or 86, have a significant cost impact on a single chip microcomputer based system. The high speed of the 8049, however, makes it feasible to implement a serial link under software control with no hardware requirements beyond two of the I/O pins already resident on the microcomputer.

There are many techniques for implementing serial I/O under software control. The application note "Application Techniques for the MCS-48 Family" describes several alternatives suitable for half duplex operation. Full duplex operation is more difficult, however, since it requires the receive and transmit processes to operate concurrently. This difficulty is made more severe if it is necessary for some other process to also operate while serial communication is occurring. Scanning a keyboard and display, for example, is a common operation of single chip microcomputer based system which might have to occur concurrently with the serial receive/transmit process. The next section will describe an algorithm which implements full duplex serial communication to occur concurrently with other tasks. The design goal was to allow 2400 baud, full duplex, serial communication while utilizing no more than 50% of the available processing power of the high speed 8049 microcom-

The format used for most asynchronous communication is shown in Figure 1. It consists of eight data bits with a leading 'START' bit and one or more trailing 'STOP' bits. The START bit is used to establish synchronization between the receiver and transmitter. The STOP bits ensure that the receiver will be ready to synchronize itself when the next start bit occurs. Two stop bits are normally used for 110 baud communication and one stop bit for higher rates.



The algorithm used for reception of the serial data is shown in Figure 2. It uses the on board timer of the 8049 to establish a sampling period of four times the desired baud rates. For 2400 baud operation a crystal frequency of 9.216 MHz was chosen after the following calculation:

f = 480N(2400)(4)

where 480 is the factor by which the crystal frequency is divided within the processor to get the basic interrupt rate

2400 is the desired baud rate

- 4 is the required number of samples per bit time
- N is the value loaded into the MCS-48 timer when it overflows



The value N was chosen to be two (resulting in f = 9.216 MHz) so that the operating frequency of the 8049 could be as high as possible without exceeding the maximum frequency specification of the 8049 (11 MHz).

```
START OF RECEIVE ROUTINE
;1 IF RECEIVE FLAG=0 THEN
      IF SERIAL IMPUT=SPACE THEN
:2
;3
         RECEIVE FLAG:=1
         BYTE FINISHED FLAG:=0
; 3
;2
      ENDIF
;1 ELSE
           SINCE RECEIVE FLAG=1 THEN
; 2
      IF SYNC FLAG=0 THEN
         IF SERIAL INPUT=SPACE THEN
;3
;4
            SYNC FLAG:=1
            DATA:=88H
;4
; 4
            SHMPLE CNTR:=4
;3
                 SINCE SERIAL INPUT=MARK THEN
; 4
            RECEIVE FLAG:=0
; 3
         ENDIF
;2
      ELSE
              SINCE SYNC FLAG=1 THEN
;3
         SAMPLE COUNTER:=SAMPLE COUNTER-1
;3
         IF SAMPLE COUNTER=0 THEN
; 4
             SAMPLE COUNTER:=4
            IF BYTE FINISHED FLAG=0 THEN
;4
15
               CARRY:=SERIAL INPUT
;5
               SHIFT DATA RIGHT WITH CARRY
:5
                IF CARRY=1 THEN
÷6
                    OKDATA:=DATA
:6
                    IF DATA READY FLAG=0 THEN
                       BYTE FINISHED FLAG=1
:7
;6
                       BYTE FINISHED FLAG:=1
;7
;7
                       OVERRUN FLAG:=1
16
                    ENDIF
;5
               ENDIF
                    SINCE BYTE FINISHED FLAG=1 THEN
; 4
            EL SE
;5
               IF SERIAL INPUT=MARK THEN
۰6
                    DATA READY FLAG:=1
;5
               ELSE
                       SINCE SERIAL INPUT=SPACE THEN
;6
                    ERROR FLAG:=1
               ENDIE
:5
;5
               RECEIVE FLAG:=0
:5
               SYNC FLAG:=A
; 4
            ENDIF
; 3
         ENDIF
; 2
      ENDIF
: 1 ENDIE
                     Figure 2
```

The timer interrupt service routine always loads the timer with a constant value. In effect the timer is used to generate an independent time base of four times the required baud rate. This time base is free running and is never modified by either the receive or transmit programs, thus allowing both of them to use the same timer. Routines which do other time dependent tasks (such as scanning keyboards) can also be called periodically at some fixed multiple of this basic time unit.

The algorithm shown in Figure 2 uses this basic clock plus a handful of flags to process the serial input data.

Once the meaning of these flags are understood the operation of the algorithm should be clear. The Receive Flag is set whenever the program is in the process of receiving a character. The Synch Flag is set when the center of the start bit has been checked and found to be a SPACE (if a MARK is detected at this point the receiver process has been triggered by a noise pulse so the program clears the Receive Flag and returns to the idle state). When the program detects synchronization it loads the variable DATA with 80H and starts sampling the serial line every four counts. As the data is received it is right shifted into variable DATA; after eight bits have been received the initial one set into DATA will result in a carry out and the program knows that it has received all eight bits. At this point it will transfer all eight bits to the variable OKDATA and set the Byte Finished Flag so that on the next sample it will test for a valid stop bit instead of shifting in data. If this test is successful the Data Ready Flag will be set to indicate that the data is available to the main process. If the test is unsuccessful the Error Flag will be set.

The transmit algorithm is shown in Figure 3. It is executed immediately following the receive process. It is a simple program which divides the free running clock down and transmits a bit every fourth clock. The variable TICK COUNTER is used to do the division. The Transmitting Flag indicates when a character transmission is in progress and is also used to determine when the START bit should be sent. The TICK COUNTER is used to determine when to send the next bit (TICK COUNTER MODULO 4 = 0) and also when the STOP bits should be sent (TICK COUNTER = 9 4). After the transmit routine completes any other timer based routines, such as a keyboard/display scanner or a real time clock, can be executed.

```
START OF TRANSMIT ROLLTINE
;1
;1 TICK COUNTER:=TICK COUNTER+1
;1 IF TICK COUNTER MOD 4=0 THEN
      IF TRANSMITTING FLAG=1 THEN
; 2
         IF TICK COUNTER=00 1010 00 BINARY THEN
; 3
;4
             TRANSMITTING FLAG:=0
: 3
         ELSE
                  IF TICK COUNTER=00 1001 00 BINARY THEN
; 4
            SEND END MARK
; 4
            TRANSMITTING FLAG:=0
;3
                  SINCE TICK COUNTERCITHE ABOVE COUNT THEN
            SEND NEXT BIT
; 4
         ENDIF
;3
;2
      FISE
              SINCE TRANSMITTING FLAG=A THEN
         IF TRANSMIT REQUEST FLAG=1 THEN
; 3
            XMTRVT -=NXTRVT
: 4
: 4
             TRANSMIT REQUEST FLAG:=0
; 4
             TRANSMITTING FLAG:=1
; 4
             TICK COUNTER:=0
; 4
             SEND SYNC BIT (SPACE)
         ENDIF
;3
; 2
      ENDIF
;1 ENDIF
                         Figure 3
```



Figure 4 shows the complete receive and transmit programs as they are implemented in the instruction set of

the 8049. Also included in Fig. 4 is a short routine which was used to test the algorithm.

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2 0

```
SEQ
L00 0BJ
                        SOURCE STATEMENT
                2 ,*
                3 ;*
                         THIS PROGRAM TESTS THE FULL DUPLEM COMMUNICATION SUFTWARE
                4 ; *
                6.
                7 $INCLUDE(:F1.URTEST PDL)
                8 :
                9;
                         START OF YEST ROUTINE
             = 10 ;
                         ------
             = 11
             = 12 .
             = 13 .
             = 14 :
               15 .
               16 /1 ERROR COUNT := 0
               47 :1 REPEAT
               18 /2
                       PATTERN ≃0
               19:2
                       INITIALIZE TIMER
                20 . 2
                       CLEAR FLAGBYTE
               21 , 2
                       FLAG1=MARK
               22:2
                       PEPERT
               23 / 3
                          IF TRANSMIT REQUEST FLAG=0 THEN
             = 24 :4
                            NATBYTE: =PATTERN
             = 25.74
                            TRANSMIT REQUEST FLAG=1
             = 26 /3
                          ENDIF
                          IF DATA READY FLAG=1 THEN
               27:3
                28:4
                            PATTERN, = OKDATA
                29:4
                            DATA READY FLAG =0
                30 / 3
                          ENDIF
                31 72
                       UNTIL ERPOR FLAG OR OVERRUN FLAG
                32:2
                       INCREMENT ERROR COUNT
               33 /1 UNTIL FOREVER
               34 E0F
                35 #EJECT
0000
                         ORG
                               0
                36
                37 -1 SELECT REGISTER BANK 0
0000 C5
                38
                         SEL
                               RB0
                39 /1 GOTO TEST
                40
                                TEST
0001 2400
                         JMP
                41 $
                         INCLUDE( F1 UART)
                42 /
                47 ;
                44 :
                         ASYNCHRONOUS RECEIVE/TRANSMIT ROUTINE
             =
                45 :
                         46 /
                         THIS ROUTINE RECEIVES SERIAL CODE USING PIN TO AS RXD
                47 /
                         AND CONCURRENTLY TRANSMITS USING PIN P27
                48 ;
                         NOTE
                             THIS ROUTINE USES FLAG 1 TO BUFFER THE TRANSMITTED
               49 :
```

Figure 4



FOC - 081	SEO SOURCE STRITEMENT
	= 50 :1 DATA LINE. THIS ELIMINATES THE JITTER THAT = 51 :1 HOULD BE CRUSED BY VARIATIONS IN THE RECEIVE = 52 :1 TIMING. NO OTHER PROGRAM MAY USE FLAG 1 WHILE
	= 53 .1 THE TIMER INTERRUPT IS ENABLED
	= 54 ; = 55 ;
	= 56:
	- Jac. - 57
	= 17 = 58
	= 59 PEGISTER ASSIGNMENTS-BANK1
	= 60; ==================================
	= 61;
	= 62;
0007	= 63 ATEMP EQU R7 : USED TO SAVE ACCUMULATOR CONTENTS DURING INTERRUPT
9996	= 64 FLGBYT EQU R6 ; CONTAINS VARIOUS FLAGS USED 10 CONTROL THE RECEIVE
••••	= 65 ; AND TRANSHIT PROCESS. SEE CONSTANT DEFINITIONS FOR
	= 66 ; THE MEANING OF EACH BIT
0005	= 67 SAMOTR EQUITERS > 3 SAMPLE COUNTER FOR THE RECIEVE PROCESS
0004	= 68 TCKCTR EQUI: R4 ; SAMPLE COUNTER FOR THE TRANSMIT PROCESS
9999	= 69 REGO EQU RO ; USED AS POINTER REGISTER
	= 70;
	= 71 ; RAM ASSIGNMENTS
	= 72 : =================================
	= 73 :
0020	= 74 MOKDAT EQU 20H ; RECEIVE RETURNS VALID DATA IN THIS BYTE
0021	= 75 MORTH EQU 21H , RECEIVE ACCUMULATES DATA IN THIS BYTE
0022	= 76 MXMTBY EQU 22H , CONTAINS BYTE BEING TRANSMITTED = 77 MNXTBY EQU 23H ; CONTAINS THE NEXT BYTE TO BE TRANSMITTED
0023	= 77 MNXTBY EQU 23H ; CONTAINS THE NEXT BYTE TO BE TRANSMITTED = 78 \$EJECT
	= 79; = 80:
	= 81 CONSTANTS
	= 82; ========
	= 83;
	= 84; THE FOLLOWING CONSTANTS ARE USED TO ACCESS THE FLAG BITS CONTAINED
	= 85; IN REGISTER FLGBYT
	= 86;
9991	= 87 RCVFLG EQU 01H : SET WHEN START BIT IS FIRST DETECTED
	= 88 RESET WHEN RECEIVE PROCESS IS COMPLETE
9992	= 89 SYNFLG EQU 02H : SET WHEN START BIT IS VERIFIED
	= 90 ; RESET WHEN RECEIVE PROCESS IS COMPLETE
9994	= 91 BYFNFL EQU
0000	= 92 ; SET WHEN THE EIGHT DATA BIYS HAVE ALL BEEN RECEIVED
0008	= 93 DRDYFL EAU 88H ; SHOULD BE RESET BY MAIN PROGRAM WHEN DATA IS ACCEPTED
9919	= 94 ; SET BY RECEIVE PROCESS WHEN STOP BIT(S) ARE VERIFIED = 95 ERRFLG EOU 10H ; SHOULD BE RESET BY MAIN PROGRAM WHEN SAMPLED
9010	= 96
0020	= 97 TRROFL EQU 20H / TESTED BY MAIN PROGRAM TO DETERMINE IF READY 10
0020	= 98 : TRANSMIT A NEW BYTE-SET TO INDICATE THAT NXTBYT
	= 99 ; HAS BEEN LOADED
	= 100 ; RESET BY TRANSMIT PROCESS WHEN BYTE IS ACCEPTED
0040	= 101 TRNGFL EQU 40H ; SET WHEN TRANSMISSION OF A BYTE STARTS
	= 102 , RESET WHEN STOP BIT IS TRANSMITTED
9989	= 103 OVRUN EQU 80H ; SET BY RECEIVE PROCESS WHEN OVERUN OCCURRS
	= 104 SHOULD BE RESET BY MAIN PROGRAM WHEN SAMPLED

Figure 4 (continued)



```
LOC OBJ
                SEQ
                            SOURCE STATEMENT
                = 105 ;
                = 106 :
                             GENERAL CONSTANTS
                = 107 :
                             ______
                = 108 ;
9989
                = 109 MARK
                             EQU
                                     89H
                                             : USED TO GENERATED A MARK
                                     NOT 80H ; USED TO GENERATE A SPACE
FF7F
                = 110 SPACE
                             EQU
                                             : CONTROLS THE NUMBER OF STOP BITS
0000
                = 111 STPBTS EQU
                                                0 GENERATES ONE STOP BIT
                = 112
                                                1 GENERATES TWO STOP BITS
                = 113
                = 114 ;
                = 115 $EJECT
                = 116 ;
                = 117 ;
                             START OF RECEIVE/TRANSMIT INTERRUPT SERVICE ROUTINE
                = 118 ;
                             = 119 ;
0007
                = 120
                             ORG
                                     0007H
                = 121
                = 122 ;1 ENTER INTERRUPT MODE
0007 160A
                = 123 TISR:
                             JTF
                                     UART
0009 93
                = 124
                             RETR
000A D5
                = 125 UART:
                              SEL
                                     RB1
                = 126 : 1 SAVE ACCUMULATOR CONTENTS
000B AF
                             MOV
                                     ATEMP, A
                = 127
                = 128 ;1 RELOAD TIMER
000C 23FE
                = 129
                             MOV
                                     A. #TIMONT
000E 62
                = 139
                             MOV
                                     ЪÃ
                = 131 ;
                             OUTPUT TXD BUFFER (F1) TO TXD I/O LINE (P27)
                = 132 ;
                = 133 ;
                             = 134 ;
                                     OMARK
000F 7615
                = 135
                              JF1
                = 136 OSPACE
0011 9A7F
                             ANL
                                     P2. #SPACE
0013 0417
                              JMP
                                     RCY000
                = 137
                                     P2,#MARK
0015 8A80
                = 138 OMARK
                             ORL
                = 139 ;
                = 140 ;
                              START OF RECEIVE ROUTINE
                = 141 ;
                = 142 ;
                = 143 ;1 IF RECEIVE FLAG=0 THEN
0017 FE
                = 144 RCV000: MOV
                                     A, FLGBYT
0018 1224
                = 145
                              JB0
                                     RCV010
                            IF SERIAL INPUT=SPACE THEN
                = 146 ; 2
 001H 3664
                = 147
                              JT0
                                     XMIT
                = 148 ; 3
                              RECEIVE FLAG:=1
 0010 FE
                = 149
                              MOV
                                      A. FLGBYT
 0010 4301
                = 150
                              ORL
                                      A, #RCVFLG
                              BYTE FINISHED FLAG:=0
                = 151 /3
 001F 53FB
                = 152
                              ANL
                                     A, #NOT BYFNFL
                            ENDIF
                = 153 2
 0021 AE
                = 154
                              MOV
                                      FLGBYT, A
 0022 0464
                = 155
                                      TIMX
                              JMP
                                 SINCE RECEIVE FLAG=1 THEN
                = 156 :1 ELSE
                = 157 ; 2
                            IF SYNC FLAG=0 THEN
 0024 3238
                = 158 RCV010. JB1
                                      RCV030
                = 159 /3
                               IF SERIAL INPUT=SPACE THEN
```

Figure 4 (continued)

LOC OBJ	SEQ SI	DURCE STATEMENT
8826 3633	= 160	JT9 RCV929
3020 3033	= 161 ; 4	JT9 RCV820 SYNC FLRG =1 ORL R.#SYNFLG
0028 4302	= 162	ORL A #SYNFLG
002A HE	= 16 3	MOV FLGBYT-A
	= 164 - 4	DATA:=80H MOV RO,#MDATA
002B B821	= 165	MOV RO, #MDATA
0020 B080	= 166	MOV @RG.#80H
	= 167 :4	SAMPLE CNTR =4 MOY SAMCTR, #4
002F BD04	= 168	MOY SAMCTR: #4
0071 0464	= 169	JMF XMIT
	= 170 · 3	ELSE SINCE SERIAL INPUT=MARK THEN KECEIVE FLAG.=0
	= 171 +4	RECEIVE FLAG.=0
0033 53FE	= 172 RCV020	ANL A #NOT RCVFLG ,
	= 173 / 3	ENDIF
0035 AE	= 174	MOV FLGEYT, A JMP XMIT
0036 0464	= 175	JMP XMIT
	= 176 /2 E	LSE SINCE SYNC FLAG=1 THEN
		SAMPLE COUNTER =SAMPLE COUNTER-1
0038 ED64	= 178 RCV030	DJNZ SAMCTR, XMIT
	= 179 .3	IF SAMPLE COUNTER=0 THEN
	= 180 ; 4	IF SRMPLE COUNTER=0 THEN SAMPLE COUNTER:=4 MOV SAMCTR.#4 IF BYTE FINISHED FLAG=0 THEN JB2 RCV050 CLR C \
003A BD04	= 181 = 182 : 4 = 183 = 184	MOV SAMCTR, #4
	= 182 :4	IF BYTE FINISHED FLHG=8 THEN
003C 5259	= 183	185 KCAR26
003E 97	= 184	CLR U
0075 0640	= 185 ; 5	CARRY =SERIAL INPUT JNTO RCV040
003F 2642 0041 A7	= 186 = 187	JULE KEARAR
0041 H7 0042 B821	- 107 - 100 DCUQAG	CPL C MOV RØ, #MDATA
0042 5021 0044 F0	= 189	MOV A. 9R0
0044 F0	- 103 = 190 : 5	. SHIET DATA PICUT WITH CARRY
0045 67	= 191	SHIFT DATA KIGHT WITH CARRY RRC A
0046 A0	= 192	MOV GRO. A
0010110	= 193 /5	IF CARRY=1 THEN
0047 E664	= 194	JNC XMIT
	= 195 ;6	OKDATA :=DATA
0049 8820	= 196	MOV RØ, #MOKDAT
004B A0	= 197	MOV GRO, A
	= 198 :6	IF DATA READY FLAG=0 THEN
004C FE	= 199	MOV- R. FLGBYT
994D 7254	= 200	JB3 RCV045
	= 201 .7	BYTE FINISHED FLRG=1
004F 4304	= 202	BYTE FINISHED FLRG=1 ORL A, #BYFNFL
0051 AE	= 203	MOV FLGBYT, A
0052 0464	= 204	JMP XMIT
	= 205 ; 6	ELSE
	= 206 : 7	BYTE FINISHED FLAG:=1
	= 207 : 7	OVERRUN FLAG =1
	= 208 RCV045:	
		; MOY R, FLGBYT
0054 4384		ORL A.#(BYFNFL OR OVRUN)
0056 AE	= 211	MOV FLGBYT, A
	= 212 ;6	ENDIF
0007 0454	= 213 /5	ENDIF
9957 9464	= 214	JMP XMIT

Figure 4 (continued)

```
LOC OBJ
                SEQ
                            SOURCE STATEMENT
                = 215 ; 4
                                 ELSE . SINCE BYTE FINISHED FLAG=1 THEN
                                    IF SERIAL INPUT=MARK THEN
                = 216 ;5
 0059 265F
                = 217 RCV050: JNT0
                                     RCV060
                                        DATA READY FLAG:=1
                = 218 ; 6
                = 219
                                     A. #DRDYFL
 005B 4308
                              ORL:
                = 220
                             JMP
                                     RCV070
 0050 0461
                                    ELSE SINCE SERIAL INPUT=SPACE THEN
                = 221 /5
                                       ERROR FLAG.=1
                = 222 / 6
                                     A, #ERRFLG
 005F 4310
                = 223 RCV060: ORL
                = 224 /5
                                    ENDIF
                = 225 +5
                                    RECEIVE FLAG. =0
                                    SYNC FLAG:=0
                = 226 :5
                                     A. #NOT(SYNFLG OR RCVFLG)
 0061 53FC
                = 227 PCV070, ANL
 0063 AE
                = 228
                                     FLGBYT, A
                = 229 :4
                                 ENDIF
                = 230 ; 3
                              ENDIF
                = 231 +2
                            ENDIF
                = 232 /1 ENDIF
                = 273 #EJECT
                = 234 ;
                = 235 :
                              START OF TRANSMIT ROUTINE
                = 236 ;
                              _______
                = 237 :
                = 238 +1
                              FRANSMITTER OUTPUT BIT IS P2-7
                = 239
                = 240 ;1 TICK COUNTER.=TICK COUNTER+1
 0064 10
                = 241 XMIT: INC
                                      TCKCTR
                = 242 ;1 IF TICK COUNTER MOD 4=0 THEN
 8865 2383
                = 243
                              MOV.
                                      A, #03H
 8867 5C
                = 244
                              ANL
                                      A, TCKCTR
 9868 9697
                = 245
                              JNZ
                                      RETURN
                = 246 :2 IF TRANSMITTING FLAG=1 THEN
                                      A, FLGBYT
                = 247
                            MOY
 006A FE
                = 248
                             CPL
 006B 37
                                      А
                              JB6
                                      XMT040
 006C D286
                = 249
                = 250
                            IF STPBTS EQ 1
                = 251 ; 3
                              IF TICK COUNTER=00 1010 00 BINARY THEN
                = 252
                              MOA
                                      A, #28H
                                                             ; CONDITIONAL ASSEMBLY
                              XRL
                = 253
                                      A, TCKCTR
                 = 254
                              JNZ
                                      XMT010
                 = 255 ; 4
                                  TRANSMITTING FLAG: =0
                              MOV
                 = 256
                                      A, FLGBYT
                 = 257
                              ANL
                                      A, #NOT TRNGFL
                = 258
                              MOV
                                      FLGBYT, A
                = 259
                              IMP
                                      RETURN
                = 260
                              ENDIF
                                      IF TICK COUNTER=00 1001 00 BINARY THEN
                = 261 / 3
                               ELSE
                = 262 XMT010: MOV
 006E 2324
                                      ñ, #24H
 0070 DC
                = 263
                              XRL
                                      A, TCKCTR
 0071 967B
                = 264
                              JNZ
                                      XMT020
                 = 265 .4
                               send end Mark
 0073 A5
                 = 266
                              CLR
                                      F1
                                          ; SET FLAG1 TO MARK
 9974 85
                 = 267
                              CPL
                                      F1
                              IF STPBTS E0 0
                 = 268
                 = 269 ; 4
                                  TRANSMITTING FLAG:=0
```

Figure 4 (continued)



```
LOC OBJ
                 SEQ
                             SOURCE STATEMENT
                 = 278
                                                                # CONDITIONAL ASSEMBLY
0075 FE
                               MOA
                                       A, FLGBYT
0076 53BF
                 = 271
                               ANL
                                       A, #NOT TRNGFL
0078 AE
                 = 272
                               MOY
                                       FLGBYT, A
0079 0497
                 = 273
                               JMP
                                       RETURN
                 = 274
                               ENDIF
                 = 275 ; 3
                                ELSE
                                        SINCE TICK COUNTER THE ABOVE COUNT THEN
                 = 276 ; 4
                                   SEND NEXT BIT
007B B822
                 = 277 XMT020: MOV
                                       RO. #MXMTBY
007D F0
                 = 278
                                       A GRO
                               YOM
007E 67
                 = 279
                               RRC
                                       A
997F A9
                 = 280
                               MOV
                                       ero, a
0080 A5
                 = 281
                                       F1
                                                ; FLAG 1 WILL BE USED TO BUFFER TXD
                               CLR
9081 E697
                 = 282
                               JNC
                                       RETURN ; GO TO RETURN POINT IF TXD=SPACE (0)
0083 85
                 = 283
                               CPL
                                                ; ELSE COMPLEMENT FLAG 1 TO A MARK
                                       F1
0084 0497
                 = 284
                               JMP
                                       RETURN
                 = 285 ; 3
                                ENDIF
                                     SINCE TRANSMITTING FLAG=0 THEN
                 = 286 \pm 2
                             ELSE
                                IF TRANSMIT REQUEST FLAG=1 THEN
                 = 287 ; 3
                 = 288 XMT040: JB5
0086 8297
                                                                FLAG BYTE THERE
                                       RETURN
                 = 289 :4
                                    XMTBYT:=NXTBYT
 0088 8823
                 = 290
                               MOV
                                        RO, #MNXTBY
 008A F0
                 = 291
                               MOY
                                        A, ero
                 = 292
 008B 8822
                               MOV
                                        RO. #MXMTBY
                 = 293
                               MOV
 008D A0
                                        ero, a
                 = 294 ; 4
                                    TRANSMIT REQUEST FLAG:=0
 008E FE
                 = 295
                               MOY
                                        A, FLGBYT
 008F 53DF
                 = 296
                                ANL
                                        A, #NOT TRRQFL
                 = 297 :4
                                    TRANSMITTING FLAG:=1
 0091 4340
                 = 298
                                ORL
                                        A, #TRNGFL
 0093 HE
                 = 299
                                MOY
                                       FLGBYT, A
                 = 300 :4
                                   TICK COUNTER =0
 0094 BC00
                 = 301
                                MOV
                                        TCKCTR, #0
                 = 302;4
                                    SEND SYNC BIT (SPACE)
 9096 R5
                 = 303
                                CLR
                                        F1
                                                SET FLAG 1 TO CAUSE A SPACE
                 = 304 ; 3
                                 ENDIF
                 = 305 ; 2
                              ENDIF
                 = 306 :1 ENDIF
                 = 307 RETURN:
                 = 308 ;1 RESTORE ACCUMULATOR
 0097 FF
                 = 309
                                MOV . A RTEMP
 0098 93
                 = 310
                                RETR
                   311 $EJECT
                   312 ;
                   313 ;
                                START OF TEST ROUTINE
                    314 ;
                                ______
                   315 :
 0100
                                ORG
                                        0100H
                   316
 FFFE
                    317 TIMONT
                                EQU
                                        -2
                    318 MFLGBY EQU
                                        1EH
 001E
 001D
                    319 MSAMCT EQU
                                        1DH
                                        1CH
                    320 MTCKCT EQU
 001C
                    321 3
 0007
                    322 ERRCNT
                                EQU
                                        R7
                    323 PATT
                                EQU
                                        R6
 0006
                    324 ;
```

Figure 4 (continued)

```
LOC OBJ
                  SEQ
                              SOURCE STATEMENT
                   325 ;
                   326 ;
                   327 /1 ERROR COUNT:=0
0100 BF00
                   328 TEST: MOY
                                        ERRCNT, #0
                   329 ; 1 REPEAT
                   330 TLOP
                   331 ; 2
                              PATTERN: =0
0102 BE00
                   332
                                MOY
                                        PATT, #00
                   333 / 2
                              INITIALIZE TIMER
                                        A, #TIMENT
0104 23FE
                   334
                                YOM
0196 62
                   335
                                MOY
                                        T, A
0107 55
                   336
                                STRT
                                         T
0108 25
                   337
                                         TCNTI
                                EN
                   338 / 2
                              CLEAR FLAGBYTE
0109 B81E
                   339
                                        RØ, #MFLGBY
                                MOY
010B B000
                   340
                                MOY
                                         9R9, #9
                              FLAG1=MARK
                   341 / 2
9100 A5
                   342
                                CLR
                                        F1
010E B5
                   343
                                CPL
                                        F1
                   344 ; 2
                              REPEAT
                   345 TILOP:
                                 IF TRANSMIT REQUEST FLAG=0 THEN
                   346 ; 3
010F B81E
                   347
                                MOY
                                        RO. #MFLGBY
0111 F0
                   348
                                YOM
                                        A, GRO
0112 B224
                   349
                                JB5
                                        TREC
                   350 ; 4
                                    NXTBYTE:=PATTERN
0114 B923
                   351
                                MOY
                                        R1. #MNXTBY
0116 FE
                   352
                                MOV
                                        A, PATT
0117 A1
                   353
                                MOV
                                        eR1. A
                   354 ; 4
                                    TRANSMIT REQUEST FLAG=1
9118 35
                   355
                                        TCNTI
                                               ; LOCK OUT TIMER INTERRUPT
                                DIS
                   356
                                                 ; SO THAT MUTUAL EXCLUSION IS MAINTHINED WHILE
                   357
                                                 ; THE FLAG BYTE IS BEING MODIFIED
0119 F0
                   358
                                MOY
                                        A. CRO
011A 4320
                   359
                                ORL
                                        A. #TRRQFL
011C A0
                   360
                                MON
                                        GRO, A
011D 25
                   361
                                EN
                                         TCNTI
011E 1622
                   362
                                JTF
                                         TESTA
0120 2424
                   363
                                JMP
                                         TREC
0122 140A
                   364 TESTA:
                                CALL
                                         UART
                                                 ; CALL WART BECAUSE TIMER OVERFLOWED DURING LOCKOUT
                   365 / 3
                                 ENDIF
                   366 / 3
                                 IF DATA READY FLAG=1 THEN
                   367 TREC:
0124 F0
                   368
                                MOY
                                         A. ero
0125 37
                   369
                                CPL
                                         А
0126 7238
                   379
                                JB3
                                         TRECE
                   371 ; 4
                                    PATTERN: = OKDATA
0128 B920
                   372
                                MOV
                                         R1. #MOKDAT
012A F1
                   373
                                YOM
                                         A, 9R1
012B AE
                   374
                                MOV
                                         PATT, A
                   375 ; 4
                                    DATA READY FLAG:=0
012C 35
                   376
                                DIS
                                         TCNTI
                                                 ; LOCK OUT TIMER INTERRUPT
                   377
                                                 ; SO THAT MUTUAL EXCLUSION IS MAINTIANED WHILE
                   378
                                                 ; THE FLAG BYTE IS BEING MODIFIED
012D F0
                   379
                                MOV
                                         AJ ORO
```

Figure 4 (continued)



LOC	0BJ	SEQ	SOURCE STA	RTEMENT					•				
012E	53F7	380	ANL 6	a, #NOT DRDYFL									
0130	A9	381	MOY (9RO, A									
0131	25	382	EN 1	TCNTI									
9132	1636	383	JTF	TESTB									
0134	2438	384	JMP	TRECE									
91 36	140A	385 TESTB:	CALL (uart / Cal	L UART IF	TIMER	OVERFLO	HED DUF	ING LOCK	OUT	,		
		386 TRECE:											
		387 ; 3	ENDIF										
				r flag or ove	RRUN FLAG				3				
01 38		389		A, @RØ			•						
	5398	390		A.#(OVRUN OR	ERRFLG)								
013B	C60F	391		11L0P					*				
				ERROR COUNT									
013D	1F	393		ERRONT									
			IL FOREVER										
013E	2402	3 9 5	JMP :	TLOP									
		396 ; E0F											
		397	END										
USER	SYMBOLS											,	
ATEMP		BYFNFL 0004	DRDYFL 00	08 ERRCNT	0007 FE	RRFLG	คดาด	FLGBYT	9006	MARK	0080	MDRTA	9921
	Y 901E	MNXTBY 0023	MOKDAT 00			TCKCT		MXMTBY		omark	0015	OSPACE	
	0080	PATT 0006	RCV000 00			CV020		RCV030		RCV040		KCVØ45	
	0 0059	RCV060 005F	RCV070 00				0000	RETURN		SAMCTR		SPACE	
	S 0000	SYNFLG 0002	TCKCTR 00				0122	1ESTB		TILOP	010F	TIMENT	
TISR	0007	TLOP 0102	TREC 01			RNGFL		TRRQFL		UART	000A	XMI)	0064
	0 006E	XMT020 007B	XMT040 00		"					-			-

ASSEMBLY COMPLETE, NO ERRORS

Figure 4 (continued)

All mnemonics copyrighted © Intel Corporation 1979.

MULTIPLY ALGORITHMS

Most microcomputer programmers have at one time or another implemented a multiply routine as part of a larger program. The usual procedure is to find an algorithm that works and modify it to work on the machine being used. There is nothing wrong with this approach. If engineers felt that they had to reinvent the wheel every time a new design is undertaken, that's probably what most of us would be doing—designing wheels. If the efficiency of the multiply algorithm, either in terms

of code size or execution time is important, however, it is necessary to be reasonably familiar with the multiplication process so that appropriate optimizations for the machine being used can be made.

To understand how multiplication operates in the binary number system, consider the multiplication of two four bit operands A and B. The "ones and zeros" in A and B represent the coefficients of two polynomials. The operation $A \times B$ can be represented as the following multiplication of polynomials:

$$A3^*2^3$$
 + $A2^*2^2$ + $A1^*2^1$ + $A0^*2^0$
X $B3^*2^3$ + $B2^*2^2$ + $B1^*2^1$ + $B0^*2^0$



The sum of all these terms represents the product of A and B. The simplest multiply algorithm factors the above terms as follows:

```
A*B = B0*(A)*2^0 + B1*(A)*2^1 + B2*(A)*2^2 + B3*(A)*2^3
```

Since the coefficients of B (i.e., B0, B1, B2, and B3) can only take on the binary values of 1 or 0, the sum of the products can be formed by a series of simple adds and multiplications by two. The simplest implementation of this would be:

```
MULTIPLY:

PRODUCT = 0

IF B0 = 1 THEN PRODUCT: = PRODUCT + A

IF B1 = 1 THEN PRODUCT: = PRODUCT + 2*A

IF B2 = 1 THEN PRODUCT: = PRODUCT + 4*A

IF B3 = 1 THEN PRODUCT: = PRODUCT + 8*A

END MULTIPLY
```

In order to conserve memory, the above straight line code is normally converted to the following loop:

```
MULTIPLY:
PRODUCT: = 0
COUNT: = 4
REPEAT
IF B[0] = 1 THEN PRODUCT: = PRODUCT + A ENDIF
A: = 2*A
B: = B/2
COUNT: = COUNT - 1
UNTIL COUNT: = 0
END MULTIPLY
```

The repeated multiplication of A by two (which can be performed by a simple left shift) forms the terms 2*A, 4*A, and 8*A. The variable B is divided by two (performed by a simple right shift) so that the least significant bit can always be used to determine whether the addition should be executed during each pass through the loop. It is from these shifting and addition opera-

tions that the "shift and add" algorithm takes its common name.

The "shift and add" algorithm shown above has two areas where efficiency will be lost if implemented in the manner shown. The first problem is that the addition to the partial product is double precision relative to the two operands. The other problem, which is also related to double precision operations, is that the A operand is double precision and that it must be left shifted and then the B operand must be right shifted. An examination of the "longhand" polynomial multir ication will reveal that, although the partial product is indeed double precision, each addition performed is only single precision. It would be desirable to be able to shift the partial product as it is formed so that only single precision additions are performed. This would be especially true if the partial product could be shifted into the "B" operand since one bit of the partial product is formed during each pass through the loop and (happily) one bit of the "B" operand is vacated. To do this, however, it is necessary to modify the algorithm so that both of the shifts that occur are of the same type.

To see how this can be done one can take the basic multiplication equation already presented:

```
A*B = B0*(A*2^0) + B1*(A*2^1) + B2*(A*2^2) + B3*(A*2^3)
```

and factoring 24 from the right side:

$$A*B = 2^{4}[B0*(A*2^{-4}) + B1*(A*2^{-3}) + B2*(A*2^{-2}) + B3*(A*2^{-1})]$$

This operation has resulted in a term (within the brackets) which can be formed by right shifts and adds and then multiplied by 2^4 to get the final result. The resulting algorithm, expanded to form an eight by eight multiplication, is shown in figure 5. Note that although the result is a full sixteen bits, the algorithm only performs eight bit additions and that only a single sixteen bit shift operation is involved. This has the effect of reducing both the code space and the execution time for the routine.

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0

```
LOC OBJ
           SEQ
                    SOURCE STATEMENT
              1 $MACROFILE
              2 $INCLUDE(:F1.MPV8.HED)
              4:*
             5;*
                     MPY8X8
             6:*
             8 :*
             9;*
                     THIS UTILITY PROVIDES AN 8 BY 8 UNSIGNED MULTIPLY
           = 10;*
                     AT ENTRY:
            11 ;*
                      A = LOWER EIGHT BITS OF DESTINATION OPERAND
           = 12;*
                      XA≈ DON'T CARE
                      R1= POINTER TO SOURCE OPERAND (MULTIPLIER) IN INTERNAL MEMEORY
           = 13;*
                                 Figure 5
```



```
LOC OBJ
               SEQ
                           SOURCE STATEMENT
                = 14;*
                  15;*
                             AT EXIT.
                               A = LOWER EIGHT BITS OF RESULT
                               XA= UPPER EIGHT BITS OF RESULT
                               C = SET IF OVERFLOW ELSE CLEARED
                  18;*
                  19 :*
                  21 ;
                   22 ;
                   23 $INCLUDE(:F1:MPY8 PDL)
                = 24 /1 MPY8X8.
                  25 /1 MULTIPLICAND[15-8] =0
                  26 /1 COUNT.=8
                  27 :1 REPERT
                  28 ) 2
                           IF MULTIPLICANDE03=0 THEN BEGIN
                   29 - 3
                              MULTIPLICAND.=MULTIPLICAND/2
                  30 32
                           ELSE
                  31 / 3
                              MULTIPLICAND[15-8], = MULTIPLICAND[15-8]+MULTIPLIER
                  32 , 3
                              MULTIPLICANO:=MULTIPLICAND/2
                  23:2
                           ENDIF
                = 34 :2
                           COUNT =COUNT-1
                = 35 :1 UNTIL COUNT=0
                = 28.1 END MP43%S
                   27 :
                   38 EQUATES
                   39 : ======
                   48 :
 AAA2
                   41 XR
                             EQU
                                    R2
 0003
                   42 COUNT
                            EQU
                                    R3
 9994
                   43 IONT
                             EQU
                                    R4
                   44 ;
 0003
                   45 DIGPR
                             EQU
                                    3 -
                   46 :
                   47 $EJECT
                   48 $INCLUDE(:F1:MPY8)
                = 49 ;1 MPY8X8
                = 50 MPY8X8:
                = 51 /1 MULTIPLICANDE15-81:=0
 0000 BA00
                  52
                             MOV
                  53 +1 COUNT:=8
 0002 BD08
                  54
                             MOV
                                     COUNT, #8
                  55 /1 REPERT
                  56 MPY8LP
                   57 (2
                           1F MULTIPLICAND[0]=0 THEN BEGIN
 0004 120E
                   58
                             JB0
                                     MPY8A
                   59 / 3
                              MULTIPLICAND:=MULTIPLICAND/2
 0006 2A
                = 60
                             XCH
                                     A: XA
                = 61
                                     e
 0007:97
                             CLR
                                     A
 0008 67
                = 62
                             RRC
                = 63
 0009 2R
                             XCH
                                     B. XB
                             RRC
 000A 67
                = 64
                                     Ĥ
 000B EB04
                = 65
                             DJNZ
                                     COUNT: MPYSLP
 000D 83
                = 66
                             RET
                = 67 /2
                           ELSE
```

Figure 5 (continued)

intel

```
LOC OBJ
                   SEQ
                               SOURCE STATEMENT
                    68 MPY8A:
                     69:3
                                 MULTIPLICAND[15-8]:=MULTIPLICAND[15-8]+MULTIPLIER
                  =
                  =
                     70
                                XCH
 000E 28
                                         A. XA
 000F 61
                                         A. 9R1
                  =
                     71
                                ADD
 0010 67
                     72
                                RRC
                                         Ĥ
 0011 28
                     73
                                XCH
                                         A, XA
                                RRC
 9912 67
 0013 EB04
                     75
                                DJNZ
                                        COUNT, MPYSLP
 0015 83
                     76
                                RET
                     77 / 3
                                 MULTIPLICAND:=MULTIPLICAND/2
                     78:2
                              ENDIF
                    79 / 2
                              COUNT = COUNT-1
                  = 80 :1 UNTIL COUNT=0
                    81 /1 END MPY3X8
                     82 END
USER SYMBOLS
COUNT 0003
               DIGPR 0003
                               IONT
                                      9994
                                              MPYSR 000E
                                                             MFY8LP 0004
                                                                             MPY8X8 0000
                                                                                            ΧĤ
                                                                                                    0002
ASSEMBLY COMPLETE: NO ERRORS
```

All mnemonics copyrighted © Intel Corporation 1979.

DIVIDE ALGORITHMS

In order to understand binary division a four bit operation will again be used as an example. The following algorithm will perform a four by four division:

```
DIVIDE:
 IF 16*DIVISOR> = DIVIDEND THEN
   SET OVERFLOW ERROR FLAG
 FLSE
   IF 8*DIVISOR> = DIVIDEND THEN
     QUOTIENT[3]: = 1
     DIVIDEND: = DIVIDEND - 8*DIVISOR
   FLSE
     QUOTIENT[3]: = 0
   ENDIF
   IF 4*DIVISOR> = DIVIDEND THEN
     QUOTIENT[2]: = 1
     DIVIDEND: = DIVIDEND - 4*DIVISOR
   ELSE
     QUOTIENT[2]: = 0
   ENDIF
   IF 2*DIVISOR> = DIVIDEND THEN
     QUOTIENT[1]: = 1
     DIVIDEND: = DIVIDEND - 2*DIVISOR
   ELSE
      QUOTIENT[1]: = 0
    ENDIF
    IF 1*DIVISOR> = DIVIDEND THEN
     QUOTIENT[0]: = 1
      DIVIDEND: = DIVIDEND - 1*DIVISOR
    ELSE
      QUOTIENT[0]: = 0
    ENDIF
  ENDIF
END DIVIDE
```

The algorithm is easy to understand. The first test asks if the division will fit into the dividend sixteen times. If it will, the quotient cannot be expressed in only four bits so an overflow error flag is set and the divide algorithm ends. The algorithm then proceeds to determine if eight times the divisor fits, four times, etc. After each test it either sets or clears the appropriate quotient bit and modifies the dividend. To see this algorithm in action, consider the division of 15 by 5:

	00001111 - 01010000	(15) (16*5)
		Doesn't fit—no overflow
	00001111 - 00101000	(15) (8*5)
•		Doesn't fit— $Q[3] = 0$
	00001111 - 00010100	·(15) (4*5)
		Doesn't fit— $Q[2] = 0$
	00001111 00001010	(15) (2*5)
	00000101	Fits-Q[1] = 1
	00000101 - 00000101	(15-2*5) (1*5)
	00000000	Fits-Q[0]=1

The result is Q=0011 which is the binary equivalent of 3—the correct answer. Clearly this algorithm can (and has been) converted to a loop and used to perform divisions. An examination of the procedure, however, will show that it has the same problems as the original multiply algorithm.



The first problem is that double precision operations are involved with both the comparison of the division with the dividend and the conditional subtraction. The second problem is that as the quotient bits are derived they must be shifted into a register. In order to reduce the register requirements, it would be desirable to shift them into the divisor register as they are generated since the divisor register gets shifted anyway. Unfortunately the quotient bits are derived most significant bits first so doing this will form a mirror image of the quotient—not very useful.

Both of these problems can be solved by observing that the algorithm presented for divide will still work if both sides of all the "equations" involving the dividend are divided by sixteen. The looping algorithm then would proceed as follows:

DIVIDE: QUOTIENT: = 0 COUNT: = 4 DIVIDEND: = DIVIDEND/16 IF DIVISOR> = DIVIDEND THEN OVERFLOW FLAG: = 1 **ELSE** REPEAT DIVIDEND: = DIVIDEND*2 QUOTIENT: = QUOTIENT*2 IF DIVISOR> = DIVIDEND THEN QUOTIENT: = QUOTIENT + 1/*SET QUOTIENT[0]*/ DIVIDEND: = DIVIDEND - DIVISOR **ENDIF** COUNT: = COUNT - 1 UNTIL COUNT = 0 **ENDIF** END DIVIDE

When this algorithm is implemented on a computer which does not have a direct compare instruction the comparison is done by subtraction and the inner loop of the algorithm is modified as follows:

```
*
REPEAT
DIVIDEND: = DIVIDEND*2
QUOTIENT: = QUOTIENT*2
DIVIDEND: = DIVIDEND - DIVISOR
IF BORROW = 0 THEN
QUOTIENT: = QUOTIENT + 1
ELSE
DIVIDEND: = DIVIDEND + DIVISOR
ENDIF
COUNT: = COUNT - 1
UNTIL COUNT = 0
```

An implementation of this algorithm using the 8049 instruction set is shown in figure 6. This routine does an unsigned divide of a 16 bit quantity by an eight bit quantity. Since the multiply algorithm of figure 5 generates a 16 bit result from the multiplication of two eight bit operands, these two routines complement each other and can be used as part of more complex computations.

ISIS-II MOS-48/UPI-41 MACRO ASSEMBLER, V2.0

```
LOC OBJ
              SE0
                        SOURCE STATEMENT
                1 $MACROFILE
                2 $INCLUDE(:F1:DIV16.HED)
                4 : *
                5 :*
                         DIV16
                6;*
                8;*
                         THIS UTILITY PROVIDES AN 16 BY 8 UNSIGNED DIVIDE
                9;*
               10 :*
                         AT ENTRY:
                11 ;*
                           A = LOWER EIGHT BITS OF DESTINATION OPERAND
                12:*
                           XA= UPPER EIGHT BITS OF DIVIDEND
                13 ;*
                          R1= POINTER TO DIVISOR IN INTERNAL MEMORY
               14 : *
                15 :*
                         AT EXIT:
                16 ;*
                           A = LOWER EIGHT BITS OF RESULT
                17 ;*
                           XA= REMAINDER
```

Figure 6



```
LOC OBJ
                          SOURCE STATEMENT
               SEO
                = 18 : *
                              C = SET IF OVERFLOW ELSE CLEARED
               = 19 ;*
                 22 :
                  27 #INCLUDE( F1:DIV16 PDL)
               = 24 :1 DIV16
                = 25 :1 COUNT:=8
                  26 :1 [HYIDEND[15-8]:=DIVIDEND[15-8]-DIVISOR
                  27 :1 IF BORROW=0 THEN /* IT FITS*/
                  28 : 2
                          SET OVERFLOW FLAG
                  29 :1 ELSE
                  30 : 2
                         PESTORE DIVIDEND
               = 31 :2
                          PEPERT
                = 32,3
                             DIVIDEND:=DIVIDEND*2
                = 33:3
                             OUOTIENT =QUOTIENT*2
                = 34 :3
                             DIVIDENDE15-81: =DIVIDENDE15-81-DIVISOR
               = 35 /3
                             IF BORROW=1 THEN
                = 36:4
                              RESTORE DIVIDEND
                 27 : 3
                             ELSE
                  38:4
                                QUOTIENT[0] =1
               = 39.0
                             ENDIF
                 40 (3
                             COUNT := COUNT-1
               = 41 :2
                          UNTIL COUNT=0
                 42 / 2
                         CLEAR OVERFLOW FLAG
               = 43 :1 ENDIF
               = 44 :1 ENDOTVIDE
                  45 :
                  46 - EQUATES
                  47 , ======
                  48 👉
 0002
                  49 XA
                            EQU
                                    R2
 0003
                  50 COUNT
                            EQU
                  51 :
                  52 $EJECT
                  53 $INCLUDE(:F1:D1V16)
               = 54 /1 DIV16.
0000 2A
               = 55 DIV16. XCH
                                   A,XA : ROUTINE WORKS MOSTLY WITH BITS 15-8
               =. 56 /1 COUNT:=8
               = 57
                                   COUNT, #8
0001 8808
                            MOV
               = 58 -1 DIVIDENDC15-8]:=DIVIDENDC15-8]-DIVISOR
0003 37
               = 59
                            CPL
                                   Ĥ
0004 61
               = 68
                            ADD
                                   A. 0R1
0005 37
               = 61
                            CPL
                                   Ĥ
               = 62 ;1 1F BORROW=0 THEN /* IT FITS*/
0006 F60B
               = 63
                           JC
                                   DIVIA
                  64:2
                          SET OVERFLOW FLAG
 9998 H7
                  65
                            CPL
                                   0
 0009 0424
                  66
                            JMP
                                   DIAIB
                  67 : 1. ELSE
                  68 DIVIA:
                  69 - 2
                          RESTORE DIVIDEND
000B 61
                 78
                            ADD
                                   A, @R1
               = 71 2
                          REPERT
               = 72 DIVILP:
               = 73 .3
                             DIVIDEND:=DIVIDEND*2
                                       Figure 6 (continued)
```

intel

F00	08J	SEQ.	SOURCE STATEMENT .	
		= 74 ; 3	QUOTIENT =QUOTIENT*2	
9990	97	= 75	CLR (
999D	2 8	= 76	XCH H-XA	
800E	F7	= 77	PLC A	
000F		= 78	XCH A, XA	
9919	F 7	= 79	RLC A	
	E618	= 80	JNC DIVIE	
0013		= 81	CPL A	
9914		= 82	ADD AJ@R1	
0015		= 83	CPL A	
9916	0420	= 84	IMP DIVIC	
		≠ 8 5 .?	DIVIDEND[15-8]:=DIVIDEND[15-8]-DIVISOR	
001 8		= 86 DIVIE:		
0019		= 87 	ADD A. @R1	
001A	37	= 88	CFL A	
2045	5500	= 89 3	IF BORRON=1 THEN	
0618	E620	= 90	JNC DIVIC	
0044		= . 91 . 4	PESTORE DIVIDEND	
0010		= 92 03	ADD A. GRI	
0015	9421	= 93	IMP DIVID	
		= 94 /3	ELSE	
		= 95 DIVIC	OHOTIPHTE 0.1 -4	
9929	10	= 96 · 4 = 97	QUOTIENT[0].=1 INC XA	,
9929	Tu	= 98 :3	ENDIF	
		= 99 :3	COUNT =COUNT-1	
			UNTIL COUNT=0	
8821	EBOC	= 101 DIVID		
0.001	2000		CLEAR OMERFLOW FLAG	
0023	97	= 100	CLR C	
	• •	= 104 · 1 END		
		= 105 :1 END		
0024	28	= 106 DIVIB		
0025		= 107		
		108 END		
HSER 9	YMBOLS			
COUNT		DIV16 9000	DIVIA 000B DIVIB 0024 DIVIC 0020 DIVID 0021 DIVIE	0018 DIVILP 0000
XA	9992	,	VIVIE OUE VIVIE OUE VIVIE OUE VIVIE OUE	0020 DITIES 0000

ASSEMBLY COMPLETE, NO ERRORS

Figure 6 (continued)

All mnemonics copyrighted © Intel Corporation 1979.

BINARY AND BCD CONVERSIONS

The conversion of a binary value to a BCD (binary coded decimal) number can be done with a very straightforward algorithm:

CONVERT_TO_BCD:
BCDACCUM: = 0
COUNT: = PRECISION
REPEAT
BIN: = BIN * 2
BCD: = BCD * 2 + CARRY
COUNT: = COUNT - 1
UNTIL COUNT = 0
END CONVERT_TO_BCD

The variable BCDACCUM is a BCD string used to accumulate the result; the variable BIN is the binary number to be converted. PRECISION is a constant which gives the length, in binary bits of BIN. To see how this works, assume that BIN is a sixteen bit value with the most significant bit set. On the first pass through the loop the multiplication of BIN will result in a carry and this carry will be added to BCD. On the remaining passes through the loop BCD will be multiplied by two 15 times. The initial carry into BCD will be multiplied by 215 or 32678, which is the "value" of the most significant bit of BIN. The process repeats with each bit of BIN being introduced to BCDACCUM and then being scaled up on successive passes through the loop. Figure 7 shows the implementation of this algorithm for the 8049.



ISIS-11 MCS-48/UPI-41 MACRO ASSEMBLER, V2.0

```
LOC OBJ
                                            SEQ
                                                                           SOURCE STATEMENT
                                                    1 $MACROFILE
                                                    2 $INCLUDE(:F1.CONBCD_HED)
                                                    \{i,j\} is a name of the temperature and the angle of the section                                                     5 ; *
                                                    6,*
                                                 9:*
                                                                             THIS UTILITY CONVERTS A 16 BIT BINARY VALUE TO BCD
                                                                          AT ENTRY
                                          = 10 .*
                                                                               A = LOWER EIGHT BITS OF BINARY VALUE
                                          = 11 :*
                                                                                 KA= UPPER EIGHT BITS OF BINARY VALUE
                                                12 ; *
                                           = 13 :*
                                                                                RO- POINTER TO A PACKED BOD STRING
                                          = 14;*
                                                                         AT EXIT
                                          = 15 ;*
                                           = 16 ; 4
                                                                               A = UNDEFINED
                                           = 17 :*
                                                                               MA= UNDEFINED
                                           = 18:*
                                                                               C = SET IF OVERFLOW ELSE CLEARED
                                           21 :
                                                   22 .
                                                   23 $INCLUDE( F1:CONSCD. PDL)
                                           = 24 :1 CONVERT_TO_BCD
                                           = 25 /1 BCDACC.=0
                                           = 26 /1 COUNT =16
                                          = 27 1 REPEAT
                                          = 28 +2 BIN:=BIN*2
                                                 29 (2
                                                                    BCD:=BCD*2+CARRY
                                          = 30 ;2 IF CARRY FROM BCDACC GOTO ERROR EXIT
                                          = 31 ; 2 COUNT : = COUNT-1
                                          = 32 ;1 UNTIL COUNT=0
                                           = 33 :1 END CONVERT_TO_BCD
                                                  34 🧳
                                                  25 . EQUATES
                                                  36 ======
                                                   37 ;
  0002
                                                   38 XA
                                                                               EQU
                                                                                                    R2
 0003
                                                  39 COUNT
                                                                              EQU
                                                                                                    R3
  0004
                                                  40 ICNT
                                                                               EQU
                                                                                                    84
                                                   41 ;
                                                   42 DIGPR
  BBBR?
                                                                              EQU
                                                   43:
                                                   44 $EJECT
                                                   45 #INCLUDE(:F1:CONBCD)
                                           = 46 .
                                           = 47 TEMP1 SET
  AAA5
                                           = 48;
                                           = 49 /1 CONVERT_TO_BCD
                                           = 50 CNBCD
                                           = 51 /1 BCDACC =0
  0000 28
                                           = 52
                                                                               XCH
                                                                                                    A, R0
```

Figure 7

inteľ

_														
EGU	0BJ	SE0	2	SOURCE S	FIRTEMENT									*
0001	A9 -	= 5	57	MOV	R1, A									
9992		= 4		XCH	A, RO									
	8003	= 5		MOV	ICNT, #DIGE	R								
	8100		56 B ODGOR		0R1,#80	•								
9997		= 5		INC	P.1					•				
	EC05	= 5		DINE	IONT-BODGO	10				,				
6000	0.000		.~ 59 ∶1 COU		10443 - BOUCC	ın.			•					
GGG AL	8810	= 6		MOV	00UNT-#16									
Diskild	pote				COOM: #10									
			61 -1 PEP 62 BODGOB											
9000	07			EIN:=BIN										
0000			54 	ULP	0									
0000			55 	RLC	fi					*				
BOWE			56	XCH	A, XA									
900F		= 6		RLC	A									
9919	SH	= 6		XCH	A XA									
				BCD :=BCD*										
0011			79	XCH	H, R0	•								
0012			71	MOV	R1.A									
0013	28		' 2	XCH	A, R8									
	BC03	= 7		MOV	ICNT: #DIGP	R								
0016	AD	= 7	74	MOV	TEMP1.A									
0017	F1	= 7	75 BCDOC	MOA	A- 8R1									
0018	71	= 7	76	HDDC	A. 8R1									
9919	57	= 7	77	DB	Ĥ									
301A	H1	= 7	78	MOA	0R1/A									
991B	19	= 7	79	INC	R1									
9910	E017	= {	30	DINZ	ICNT- BCD00	;								
001E	FD	= 8	31	HOV	A. TEMP1									
		= 8	32 - 2	IF CARRY	FROM BCDACO	GOTO E	RROR EXIT	ī						
001F	F624	= {		JC	BCCCCC									-
				COUNT .=C0										
			85 :1 UNT											
9921	E800	= :		D JNZ	COUNT, BCDC	:OB								
9923		= ;		CLR	C :		BRRY TO 1	NOTCREE	NORMAL	TERMINAT	TON			
			 88 :1 END			Cabin, ,	A D. C.	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1401/11/11/12	1213121411	1511			
8824	83		89 BCDCOD		2102000									
0021	V.5		99 END	, MEI										
		•	70 CND											
USER SY	MPOLS													
BCDCOR		peneep	gaac	percon e	ממחים גרב	9947	CHDCF.	9999	COLBUT	9992	DICEDO	0002	LONT	0004
TEMP1		800008 vo	999C 9992	BCDCOD 0	024 BUDUL	0017	CNBCD	0000	COUNT	0003	DIGPR	0003	ICNT	0004
IEURT	4460	XB	ORIGIZ											
ASSEMBL	Y COMPLI	ETE, NO) ERRORS											

intel

The conversion of a BCD value to binary is essentially the same process as converting a binary value to BCD.

CONVERT_TO_BINARY
BIN:= 0
COUNT:= DIGNO
REPEAT
BCDACCUM:= BCDACCUM * 10
BIN:= 10 * BIN + CARRY DIGIT
COUNT:= COUNT - 1
UNTIL COUNT = 0
END CONVERT_TO_BINARY

The only complexity is the two multiplications by ten. The BCDACCUM can be multiplied by ten by shifting it left four places (one digit). The variable BIN could be multiplied using the multiply algorithm already discussed, but it is usually more efficient to do this by maken.

ing the following substitution:

BIN = 10 * BIN = (2) * (5) * (BIN) = 2 * (2 * 2 + 1) * BIN

This implies that the value 10 * BIN can be generated by saving the value of BIN and then shifting BIN two places left. After this the original value of BIN can be added to the new value of BIN (forming 5 * BIN) and then BIN can be multiplied by two. It is often possible to implement the multiplication of a value by a constant by using such techniques. Figure 8 shows an 8049 routine which converts BCD values to binary. This routine differs slightly from the algorithm above in that the BCD digits are read, and converted to binary, two digits at a time. Protection has also been added to detect BCD operands which, if converted, would yield binary values beyond the range of the result.

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0

LOC 0BJ SEQ SOURCE STATEMENT

```
1 $MACROFILE
   2 $INCLUDE( F1:CONBIN.HED)
   4: +
   5;*
           CONBIN
   6;*
   8;*
   9;*
           THIS UNILITY CONVERTS A 6 DIGIT BCD VALUE TO BINARY
  10 , 4
          AT ENTRY
  11 : *
            RO= POINTER TO A PACKED BCD STRING
  12:*
  13 : *
           AT EXIT:
  14 ;*
            A = LOWER EIGHT BITS OF THE BINARY RESULT
  15 :*
            XA= UPPER EIGHT BITS OF THE BINARY RESULT
  16:*
            C = SET IF OVERFLOW ELSE CLEARED
  17 /*
  19 /
  20 :
  21 $INCLUDE(:F1:CONBIN.PDL)
= 22 ;
  23 .
  24 /1 CONVERT_TO_BINARY
  25 ;1 POINTER0:=POINTER0+DIGITPAIR-1
  26 :1 COUNT:=DIGITPAIR
  27 ;1 BIN:=0
  28 :1 REPEAT
  29:2
         BIN:=BIN*10
  30:2
         BIN:=BIN+MEM(R0)[7-4]
  31 : 2
         BIN:=BIN*10
  32 / 2
         BIN.=BIN+MEM(R0)[3-0]
```



```
LOC OBJ
                 SEQ.
                              SOURCE STATEMENT
                    33:2
                              POINTERO =POINTERO-1
                     34 . 2
                              COUNT:=COUNT-1
                     35 -1 UNTIL COUNT=0
                     36 : 1 END CONVERT_TO_BINARY
                     27 ;
                     38 EQUATES
                     39 . ======
                     49 :
0002
                                        R2
                     41 XR
                                EQU
0003
                                        R3
                     42 COUNT
                                EQU
0004
                     43 ICNT
                                EQU
                                        R4
                     44 :
0003
                     45 DIGPR
                                EQU
                                        3
                     46 :
                     47 $EJECT
                     48 $INCLUDE( F1.CONBIN)
                    49 /
0005
                     50 TEMP1
                                SET
                                        R5
0006
                    51 TEMP2
                                        R6
                                SET
                    52 :
                     53 ; 1 CONVERT_TO_BINARY
                     54 CONBIN:
                     55 :1 POINTER0:=POINTER0+DIGITPAIR-1
0000 F8
                     56
                                MOV
                                        A, R0
0001 0302
                     57
                                ADD
                                        A. #D1GPR-1
0003 A8
                     58
                                MOV
                                        RO, A
                     59 ;1 COUNT:=DIGITPAIR
0004 BB03
                     60
                                MOY
                                        COUNT, #DIGPR
                     61 :1 BIN =0
 0006 27
                     62
                                CLR
                                        A
 0007 AA
                     €0
                                        XA, A
                                MOY
                     64 -1 REPEAT
                     65 CONBLP:
                     66 (2
                              BIN:=BIN*10
 0008 1428
                     67
                                CALL
                                         CONB10
000A F62A
                     68
                                JC
                                         CONBER
                     69:2
                              BIN.=BIN+MEM(R0)[7-4]
 999C AD
                     70
                                MOV
                                         TEMP1, A
 000D F0
                                         A, GRO
                     71
                                MOV
 000E 47
                     72
                                SMAP
 000F 530F
                     73
                                ANL
                                         A, #UFH
0011 6D
                     74
                                ADD
                                         A, TEMP1
 0012 2A
                     75
                                XCH
                                         A, XA
 0013 1300
                     76
                                ADDC
                                         A, #00
 0015 2A
                     77
                                XCH
                                         A, X8
 0016 F62A
                     78
                                JC
                                         CONBER
                     79 ; 2
                              BIN =BIN*10
 0018 142B
                     80
                                CALL .
                                        CONB10
 001A F62A
                     81
                                 JC
                                         CONBER
                     82:2
                               BIN =BIN+MEM(R0)[3-0]
 001C AD
                     83
                                MOA
                                         TEMP1, A
 001D F0
                     84
                                 MOV
                                         A, ero
 001E 530F
                     85
                                         A, #0FH
                                 ANL
 0020 6D
                     86
                                 ADD
                                         A, TEMP1
 0021 2A
                  = 87
                                 XCH
                                         A, XA
```



```
LOC 083
                  SEQ
                             SOURCE STATEMENT
  0022 1300
                  = 88
                               ADDC
                                        A. #00
 0024 2R
                  = 89
                               XCH
                                        A, XA
 0025 F62A
                  = 90
                                JC
                                        CONSER
                  = 91/32
                              POINTER0.=POINTER0-1
 0027 C8
                  = 92
                               DEC
                                        RA
                    93:2
                              COUNT:=COUNT-1
                    94 :1 UNTIL COUNT=0
  0028 EB08
                    95
                               DJNZ
                                        COUNT, CONBLP
                    96 :1 END CONVERT_TO_BINARY
  002A 83
                  = 97 COMBER: RET
                  = 98 $EJECT
                  = 99 ;
                  = 100 ;
                  = 101 :
                                UTILITY TO MULTIPLY BIN BY 10
                  = 102 ;
                                CARRY WILL BE SET IF OVERFLOW OCCURS
                  = 103 /
  002B AD
                  = 104 CONB10, MOV
                                        TEMP1 A , SAVE A
                                        ALXA : SAVE XA
  002C 2H
                  = 105
                                XCH
  002D AE
                  = 106
                                MOV
                                        TEMP2, A
  002E 28
                  = 197
                                XCH
                                        AX JA
                  = 108 ;
  992F 97
                  = 109
                                CLR
                                        С
  0030 F7
                  = 110
                                RLC
                                        A
                                                ; BIN:=BIN*2
  0031 2A
                  = 111
                                XCH
                                        A, XA
  0032 F7
                  = 112
                                RLC
  0033 2A
                  = 113
                                XCH
                                        A, SA
  0034 F646
                  = 114
                                JC
                                        CONB1E ; ERROR ON OVERFLOW.
                  = 115 ;
  0036 F7
                  = 116
                                RLC
                                        Ĥ
                                                ; BIN:=BIN*4
  0037 2A
                  = 117
                                XCH
                                        B. XB
  0038 F7
                  = 118
                                RLC
                                        Н
  0039 2R
                  = 119
                                XCH
                                        A, XB
  003H F646
                  = 120
                                JC
                                        CONB1E ; ERROR ON OVERFLOW
                  = 121 .
 003C 6D
                  = 122
                                ADD
                                        A. TEMP1 : BIN:=BIN*5
                  = 123
                                        A, KA
  0030 2A
                                XCH
  003E 7E
                  = 124
                                ADDC
                                        9, TEMP2
                  = 125
  003F 2A
                                XCH
                                        A. XA
  0040 F646
                  = 126
                                JC
                                        CONB1E ; ERROR ON OVERFLOW
                  = 127 :
  0042 F7
                  = 128
                                RLC
                                        A
                                                # BIN:=BIN*10
  0043 2A
                  = 129
                                XCH
                                        R, XA
  0044 F7
                  = 130
                                RLC
                                        Я
  0045 2A
                  = 131
                                XCH
                                        A, XA
                  = 132 ;
  0046 83
                  = 133 CONB1E: RET
                  = 134
                  = 135 %
                   136 END
USER SYMBOLS
CONB10 002B
               CONB1E 0046
                              CONBER 002A
                                             CONBIN 0000
                                                            CONBLP 0008
                                                                           COUNT 0003
                                                                                          DIGPR 0003
                                                                                                          1CNT
                                                                                                                 0004
TEMP1 0005
               TEMP2 0006
                                     0002
```

ASSEMBLY COMPLETE, NO ERRORS



CONCLUSION

The design goals of the full duplex serial communications software were realized; if transmission and reception are occurring concurrently, only 42 percent of the real time available to the 8049 will be consumed by the serial link. This implies that an 8049 running full duplex serial I/O will still outperform earlier members of the family running without the serial I/O requirement. It is also possible to run this program in an 8048 or 8748 at 1200 baud with the same 42 percent CPU utilization.

The execution times for the other routines that have been discussed have been summarized in Table 1. All of these routines were written to maintain maximum useability rather than minimum code size or execution time. The resulting execution times and code size are therefore what the user can expect to see in a real application. The results that were obtained clearly show the efficiency and speed of the 8049. The equivalent times for the 8048 are also shown. It is clear that the 8049 represents a substantial performance advantage over the 8048. Considering, in most applications, that the 8048 is

the highest performance microcomputer available to date, the performance advantage of the 8049 should allow the cost benefits of a single chip microcomputer to be realized in many applications which up until now have required too much "computer power" for a single chip approach.

EXECUTION TIME (MICROSECONDS)

	BYTES	8049	8048
MPY8	21	109	200
DIV 16	37	183 MIN 204 MAX	335 MIN 375 MAX
CONBCD	36	733	1348
CONBIN	70	388	713

Table 1. Program Performance

August 1979

Y OTHER THAN CIRCUITRY EMT 1-73



I. PURPOSE AND SCOPE

This Application Note presents a description of the design and operation of a high-speed emulator for the Intel® MCS-48TM family of single chip microcomputers. The HSE-49TM emulator provides a simple and inexpensive means for executing and debugging 8049 programs which require the full 11-MHz operating speed of the part.

Section II of this Application Note describes some of the features of this development tool and how it may be used. Section III briefly discusses the hardware used to implement these features, while Section IV describes the manner in which program execution status is made available to the operator.

A detailed description of all of the operator commands is presented in Section V of this note, along with the modifiers and options which may be specified for each command. Known restrictions and limitations of the HSE-49 system are listed and explained in Section VI. Section VII shows how the basic circuit may be modified to provide options on memory organization, I/O configurations, etc.

Full schematics of the system hardware, as well as monitor software listings, are presented in Appendices A and B, respectively. A short summary of the command syntax is presented in Appendix C,. Appendix D explains the error message codes which may appear during use.

It is assumed that the reader is already familiar with the operation of the 8048 or 8049 microcomputers. Some knowledge of the 8048 architecture is needed to understand sections of the command and modifier descriptions. Most users will already have this background. Other readers are referred to the MCS-48 Microcomputer User's Manual, Intel publication number 9800270.

II. THE HSE-49 DEVELOPMENT TOOL

In essence, the HSE-49 emulator provides the user a means for executing an MCS-48 program located in external RAM rather than internal ROM or EPROM. This allows programs being debugged to be modified easily and quickly during the debug cycle. A user's program may be entered into system RAM either manually or via a serial link from a host computer such as an Intellec® Microcomputer Development System. Once loaded, the program can be modified using an on-board keyboard and display, and executed in real-time in a number of breakpoint modes. The internal state of the processor, including RAM, accumulator, timer/counter, and status register contents, can also be read and modified through the keyboard.

Breakpoint and debug facilities are extremely flexible. The following execution modes are provided.

- Programs may be run in full (11 MHz) real time;
- · Programs may be single-stepped;
- In break mode, programs run in full real time until break occurs;

- Breaks may be triggered by either program or external data RAM accesses;
- Any number of breakpoints may be used in any combination;
- "Auto-Step" operation causes the current program counter and Accumulator contents to be printed on the display for a short time on every instruction cycle:
- "Auto-Break" provides the above display only when a break flag is encountered, with real time operation otherwise;
- While running in non-break mode, a TTL-level pulse is generated whenever a break flag is encountered. This signal may be used to trigger an oscilloscope or Logic Analyzer to assist in hardware and software debug.
- While running in any mode, the keyboard and display are "alive". Execution may be suspended or terminated by commands from the keyboard.

Intent of this Note

While the HSE-49 emulator can assist a new microcomputer user in becoming familiar with the 8048 and 8049 microcomputers, its inherent debug capabilities will also prove helpful to design engineers. The design could be used for new system development and verification or adapted for prototype production.

The main concern in designing the HSE-49 emulator was to keep the basic design simple, while maximizing the system's flexibility. The design allows the use of jumpers, hardware and software switches, etc. to allow the user to reconfigure the system according to the way he dedicates chip-select pins, I/O, etc. The emulator can be changed to fit each user's unique needs, rather than forcing the user to alter his needs to what is provided.

The primary intent of note is to provide the reader with the information needed to reconstruct and make full use of the HSE-49 emulator. Less emphasis is placed on describing how the hardware operates or how the commands are implemented. This information may be found in the schematic diagrams and software listings included in the Appendices.

III. GENERAL HARDWARE OVERVIEW

User Program Emulation

The actual emulation of the user's program is done using an 8039 microcomputer (IC29 on the schematics in Appendix A) executing a program stored in external RAM. The basic minimum configuration includes the 8039 microcomputer, an 8282 address latch (IC19), and 2K bytes of 2114 RAM to use for program development and real-time execution (ICs B1, C1, B2, and C2). Additional RAM may be added to allow the user to expand his program and data memory to 4K each. (If an 11-MHz crystal is used with the microcomputer, type 2114-3 RAMs must be used.)



System Supervision

A second microcomputer — another 8039 (IC25) with an 8282 address latch (IC16) and off-chip program memory in a 2716 EPROM (IC15) — is used to scan the on-board keyboard and display, interpret and implement commands, drive serial interfaces, etc. In general, the master processor is used to interface the execution processor's memory spaces with the outside world and control the operation of the execution processor. In this note the two processors will be abbreviated "MP" and "EP", respectively. Figure 1 shows how the two processors interrelate with the rest of the system.

Keyboard/Display

The 33-key keyboard shown in Figure 2 includes a 16-key hexidecimal keypad and 17 special function keys for specifying commands and modifiers. Readers already

familiar with the PROMPT-48TM debug tool for the 8048 will find that 25 of the HSE-49 emulator keys are identical in function and layout to the PROMPT-48 keyboard, and use the PROMPT-48 command syntax. The eight additional keys are used to generalize and augment the PROMPT-48 capabilities, as described in Section V.

The eight-character seven-segment display (DS1-DS8) is used for displaying addresses, data, and pseudo-alphanumeric messages. The display responses printed in Section V and throughout this note use a mix of upper and lower case letters to indicate what seven-segment patterns appear. An 8243 (IC9) and eight DIP packages (resistor packs, current buffers, etc.) are used for multiplexing the display and scanning the keyboard.

Breakpoint Detection

Breakpoints are specified and detected using a 2102A 1K × 8 RAM corresponding to each pair of 2114s (ICs A1




Figure 1. HSE-49TM Emulator Signal Flow Diagram




Figure 2. HSE-49TM Emulator Command Keyboard Organization



and A2). In effect, each program or data address accesses a 9-bit word. Eight bits are used normally for code or data storage. The ninth bit, accessed in parallel with the other eight, is used to indicate if a breakpoint has been set for that address. This output, when asserted, is latched (IC27 and IC36) and used to halt the execution processor via the single-step input. (In other modes, the break logic can be reconfigured to set the break requested flip-flop on any EP machine cycle or any EP "MOVX" instruction.)

Link Register

An 8212 8-bit latch (IC18) is used to communicate data and commands between the master and control processors. Under control of the MP, this register, called the "Link" register, may be logically mapped into either the program or data RAM address spaces. When this is done, the 2114s in the respective memory space are disabled and the link responds to all accesses, regardless of address. The link will be discussed in greater detail in Section IV.

Control Logic

In addition to the devices mentioned above, the minimum configuration requires about 10 additional ICs for bus arbitration, system control, and breakpoint and single-step logic. Additional parts may be optionally added for serial port interfacing, I/O reconstruction, etc.

MP Monitor

The monitor program executed by the MP includes commands for filling, reading, or writing the various memory spaces, including the execution processor's program RAM, external ("MOVX") data RAM, accumulator, PSW, PC, timer/counter, working registers, and internal RAM; to execute the user's program from arbitrary addresses in various debugging modes; and to upload or download object or data files from diskettes using an Intellec® development system. No special software is needed for the Intellec® other than ISIS Version 3.4 or later. The data format is compatible with the standard Intel hex file format produced by ASM-4; the baud rate may be altered from 110 baud (default state) up to 2400

baud from the on-board keybad. Blocks of data may be transmitted to a CRT or printer and displayed in a tabular format.

IV. INTERPROCESSOR COMMUNICATION

Program Break Sequence

When the MP detects that the EP has been halted by the breakpoint hardware, or when the operator presses a key while the program is executing, the program break sequence is initiated. The low-order 23 bytes of user program memory is read into a buffer within the internal RAM of the MP. A short program for reading and transmitting internal EP status is written over the low-order program memory. (This is one of several "minimonitors" overlayed over the user program area.) The link register is mapped logically over the user program memory, and loaded with the 8049 machine code for a "CALL" instruction to the mini-monitor program area. The EP is then allowed to fetch a single instruction from the link, i.e., the "CALL" to the mini-monitor is forced onto the EP data bus.

From this point on, the EP executes code contained in the mini-monitor. The link is logically mapped over the data RAM address space (whether or not any 2114 data RAMs are present). A block diagram of the system at this point is shown in Figure 3. The break logic is reconfigured so that any "MOVX" (RD or WR) operation executed by the EP will cause it to halt.

For example, after entering the first mini-monitor, the EP executes a "MOVX @RO,A" instruction. This writes the contents of the accumulator prior to the execution termination into the link, and causes the EP to halt. The MP may then read and retain the link contents to determine the EP accumulator value. The EP timer/counter and PSW are preserved in the same manner.

Accessing EP Internal RAM

After reading and saving EP internal status, the MP loads a different mini-monitor into the same RAM area. This monitor allows the internal RAM of the EP to be read and written by the MP by passing address and data




Figure 3. Communication between EP & MP



values between the two processors using the link register.

This is needed for two reasons. First, the EP program counter prior to the forced "CALL" instruction may be derived from the EP stack contents, and may be modified to cause the EP to resume execution at any desired address. Secondly, the internal RAM of the EP may then be accessed and modified in the process of executing a number of the monitor commands.

Resuming User Program Execution

In order to resume user program execution, a statusrestoration mini-monitor is overlayed. This restores the EP internal status using a scheme analogous to the one in which the status was originally saved. The final step of the last mini-monitor is an "RETR" instruction, after which the EP is again halted. The low-order program memory saved earlier is rewritten into the appropriate area, the break logic is reconfigured for the desired execution mode, and the EP is released to run at full speed until the next break situation is encountered.

Note that all commands are implemented using "logical" rather than "physical" addressing. Thus the operator need not be concerned with the intricacies of the system design. For example, when any monitor command refers to low-order user program memory, the appropriate byte of storage within the MP internal RAM is accessed instead. If the location is altered, the internal RAM is modified appropriately. When program memory is reloaded prior to resuming user program execution, the modified version of the user program will be the one loaded

Baud	HR06	HR07
110	93H	04H
150	96H	03H
300	45H	02H
600	9DH	01H
1200	44H	01H
2400	1AH	01H

Table 1. Serial Interface Data Rate Parameters

V. HSE-49 COMMAND DESCRIPTION

Whenever the characters "HSE-49" are present on the system display, a command string may be entered by the operator. In general, all command strings consist of a basic command initiator, an optional command modifier or type-designator, and a number of parameters or delimiters entered as hexidecimal digits. A command is executed, or a command in progress terminated, by pressing the [END/.] key. Logical default values are assumed for the modifier and parameters if either (or both) are omitted. A defualt parameter assumed for the command modifier will be presented on the display when the first parameter is entered.

Each parameter is a string of up to three hexidecimal digits. If more than three digits are entered, only the most recent three are considered. This allows an erroneous digit to be corrected without respecifying the entire command. A parameter is completed by pressing the [NEXT/,] key. Some commands may only need the

low order part of a parameter; i.e., a command incorporating a data byte (such as [FILL]) will use only the low-order 8 bits of the corresponding parameter; Internal RAM and hardware register addressing uses only seven. In each case, higher order bits are ignored.

A command string is terminated and the command invoked by pressing the [ENDI.] key. The command will also be invoked by pressing the [NEXTI,] key when no additional parameters are allowed. A command string may be aborted at any point before the command is invoked by pressing the [CLEAR/PREV] key, and the sign-on message will appear.

Errors

An illegal command string, command terminator, or hardware failure will cause an error message and error code number to appear on the display (e.g., "Error.3"). When this occurs, the monitor can be returned to command mode by pressing the [CLEAR] or [END/.] keys. An explanation of the various error codes is given in Appendix D.

Command Classes

Commands for the HSE-49 emulator are divided into general classes, where all commands in each class have the same choice of options or modifiers. A brief description of each command, followed by a description of the allowed options, is presented below by class.

Data Manipulation/Control Command Group

Commands:

[EXAM/CHA]

Display Response - "ECh."

Function — Examine/change memory location.

Causes the memory address specified to be read and presented on the display. New data may be entered (if desired) from the hexidecimal keypad. New data is verified before appearing on the display. Subsequent or previous locations may be read by pressing the [NEXT/,] or [PREV] keys, respectively. Command terminated with [END/.] key.

[FILL]

Display Response - "FIL."

Function — Fill range of memory addresses with a single data value.

Fill the appropriate memory space between the addresses specified by the first two parameters with the low-order byte of the third parameter. If second parameter less than first, only the location specified by the first is affected. It third parameter omitted, zero is assumed. If second and third parameters omitted, individual address specified is cleared. Command is useful for setting a large range of breakpoints; e.g., all of page 3 may be enabled for break with the command:

[FILL][PROG BRK]<300>[,]<3FF>[,]<1>[.]



[LIST]

Display Response - "LSt."

Function — List memory to output device through HSE-49 serial port.

Display the contents of a range of addresses given by two parameters to a teletype or CRT screen. Data is formatted, 16 separated bytes per line, with the starting address of each line printed. If used with an Intellec® system, the operator first uses ISIS-II to transfer the TTY input to the CRT output ("COPY :TI: TO :CO:") then invokes this command from the keypad. Alternatively, any ISIS device or disk file name(:TO:, :LP:, :F1:HRDREG.SAV, etc.) may be used as the destination.

[DNLOAD]

Display Response - "dnL."

Function — Download memory through HSE-49 serial port

Load data in hex file format through the serial input port. If used with Intellec® system, the operator first invokes this command from the keypad, then uses ISIS-II to transfer a disk file to the teletype port ("COPY: Fn:file.HEX TO:TO:").

The use of the checksum field for the download command is expanded slightly over the Intel hex file format standard. If the first character of the checksum field is a question mark ("?"), the checksum for that record will not be verified. This allows large object files produced by the assembler to be patched using the ISIS text editor without the necessity of manually recomputing the checksum value.

[UPLOAD]

Display Response - "UPL."

Function — Upload memory through HSE-49 serial port.

Output the contents of a range of addresses specified by the two parameters through the HSE-49 serial port in standard Intel hex file format. If used with Intellec® system, the operator first uses ISIS-II to transfer the TTY input to a disk file ("COPY :TI: TO :Fn:file.HEX"), then invokes this command from the keypad.

Data types allowed:

[PROG MEM]

Display Response - "Pr."

Function - User program memory.

Memory used to develop and execute user program. Addresses 000 through 7FF are the execution processor's memory bank 0; 800 through FFF are memory bank 1.

[REGISTER]

Display Response - "rG."

All mnemonics copyrighted Intel Corporation 1976.

Function - Register memory and RAM.

Internal RAM of execution processor. Locations 0-7 are working register bank 0; 18-1F are working register bank 1. Only the low-order 7 bits of an address are considered.

[DATA MEM]

Display Response - "dA."

Function - External data memory (if installed).

Memory accessed by execution processor "MOVX A,@ Rr" or "MOVX @ Rr,A" instructions. High-order 4 bits π ,ay or may not be relevant, depending on jumpering option selected (explained in Section VII of this note).

[HARD REG]

Display Response - "Hr."

Function - Hardware registers.

The execution processor (EP) hardware registers (accumulator, timer/counter, etc.), as well as several parameters for controlling HSE-49 system status, are accessible through this catch-all memory space. Addresses are as follows:

00 - EP accumulator.

01 — EP PSW.

Bits correspond to 8049 PSW except that bit 3 (unused in the 8049) is used to monitor and alter the state of F1. Bits 2-0 correspond to the stack pointer value after the EP executes a CALL to the mini-monitor; i.e., one greater than when EP was running the user's program.

02 - EP timer/counter.

03 — EP internal RAM location 00.
(This value is also accessible through [REGISTER] space.)

04 - EP program counter (low byte).

05 - EP program counter (high nibble).

06-07 — HSE-49 serial interface baud rate parameters. Defaults to 110 baud; other rates may be selected by loading the values listed in Table 1.

08 — HSE-49 automatic sequencing rate parameter. Used in [GO][AUTO STP] and [GO][AUTO BRK] execution commands. 00 → fastest; FF → slowest. Defaults to 20H; approximately two steps per second.

09 — Monitor version/release number (packed BCD).

0A-0F — Currently unused by the monitor program.

10-7F — Variables used by master processor (MP) monitor. Should not be altered by operator.

[PROG BRK]

Display Response - "Pb."



Function — User program breakpoint memory.

Memory space used to indicate points where program execution should halt when running in a mode with breakpoints enabled ([GO][W/ BRK] and [GO][AUTOBRK]). Break will occur if enabled byte is read as the first or last byte of a 2-byte instruction, or read in executing a MOVP, MOVP3, or JMPP instruction. Memory is only 1 bit per location; 00 indicates continue, 01 causes a halt. Addresses 000 through 7FF are the execution processor's memory bank 0; 800 through FFF are memory bank 1.

[DATA BRK]

Display Response - "db."

Function — External data RAM breakpoint memory.

Memory space used to indicate points where data accesses should halt when running in a mode with breakpoints enabled ([GO][W/BRK] and [GO][AUTOBRK]). Memory is only 1 bit per location; 00 indicates continue, 01 causes a halt. High-order 4 bits of breakpoint address may or may not be relevant, dependent on jumpering option selected for the corresponding data RAM (explained in Section VII of this note).

User Program Execution Control Group

Commands:

[GO]

Display Response - "Go."

Function - Begin execution.

If a parameter is given as part of the command string, execution will begin at that address. Otherwise, the EP program counter (hardware registers 04 and 05) will be used. These will contain the program counter from an earlier program execution break unless they have since been explicitly modified by the operator.

If command is terminated by [END/.], the EP's F1, PSW and stack pointer will be cleared. If command string is terminated by [NEXT/,], PSW will be taken from the EP PSW contents (hardware register 01).

While running the user's program, the characters "-run-." are written on the display. Execution may be halted and another command initiated by pressing the appropriate command key. Execution may be suspended at any time in any mode by pressing the [END/.] key. This will cause the current value of the execution processor program counter and accumulator to appear on the display in the form "PC.234-56". System status is saved in the appropriate hardware registers. At this point, or when an enabled breakpoint is encountered, pressing the [NEXT/.] key will cause the program to continue in the same mode as before. Any other command may be invoked by pressing the appropriate command string.

[GO/RESET]

Display Response - "Gr."

All mnemonics copyrighted © Intel Corporation 1976.

Function - Go from reset state.

EP is hardware-reset and released to execute the user's program from location 000H. No parameters are allowed. F0, F1, PSW, stack printer, memory bank flip-flop, etc., are cleared.

Note that this command does not require the use of mini-monitors to initiate program execution. As the last phase of the program development cycle, the 2114 program RAMs and address decoder may be removed and replaced by a ROM or EPROM part (not shown in schematics). This command may be used to start execution when the program RAM has been removed. No interrogation of EP status or internal RAM may be done, nor are break or single-step modes allowed in this case, though the 2102A breakpoint RAM outputs may still be used to trigger a logic analyzer.

Execution modes allowed:

INO BRKI

Display Response - "nb."

Function — Without breakpoints.

Full-speed execution without breakpoints enabled. Does not affect the state of the breakpoint memories.

[SING STP]

Display Response - "SSt."

Function - Single Step.

Step through program one instruction at a time. After each instruction is executed, execution halts with the current value of the Execution Processor Program Counter and Accumulator appearing on the display in the form "PC.234-56". System status is saved in the appropriate Hardware Registers. At the point, [NEXT/,] will cause the program to execute one more instruction, or any other command may be invoked by pressing the appropriate command string. Does not affect the state of the Breakpoint Memories.

(W/ BRK)

Display Response - "br."

Function — With breakpoints.

Full-speed execution with breakpoints enabled. When a breakpoint is encountered, execution halts with the current value of the execution processor program counter and accumulator appearing on the display in the form "PC.234-56". System status is saved in the appropriate hardware registers. At this point, [NEXT.,] will cause the program to continue until the next breakpoint is reached, or any other command may be invoked by pressing the appropriate command string.

[AUTO STP]

Display Response - "ASt."

Function — Automatically sequence through a series of instructions.



Step through program one instruction at a time. After each instruction is executed, execution halts with the current value of the execution processor program counter and accumulator appearing on the display in the form "PC.234-56". System status is saved in the appropriate hardware registers. Execution resumes after a time determined by contents of hardware register 08. Does not affect the state of the breakpoint memories.

[AUTO BRK]

Display Response - "Abr."

Function — Automatically sequence between breakpoints.

Execute a series of instructions in real time between breakpoints. When breakpoint is encountered, halt EP temporarily while program counter and accumulator contents are displayed, then continue. Display is sustained after execution resumes. Does not affect the state of the breakpoint memories.

Breakpoint Control Command Group

Commands:

[B]

Display Response - "Stb."

Function - Breakpoint set.

Set breakpoint for the address given. Multiple breakpoints may be set by entering additional addresses, separated by the [NEXTI,] key. Command terminated by pressing [END/.]. Action taken is to fill the appropriate breakpoint memory locations with logical ones.

[C]

Display Response — "CLb."

Function - Clear breakpoint.

Clear breakpoint for the address given. Multiple breakpoints may be cleared by entering additional addresses, separated by the [NEXT/] key. Command terminated by pressing [END/.]. Action taken is to fill the appropriate breakpoint memory locations with logical zeroes.

Data types allowed:

[PROG MEM]

Display Response - "Pr."

Function - Break on program memory fetch.

Applies command to the program breakpoint memory space.

[DATA MEM]

Display Response - "dA."

Function — Break on data memory access.

Applies command to the external data breakpoint memory space.

System Control Command Group

Command:

(SYS RST)

Display Response - "HSE-49."

Function - System reset.

Reset both the MP and EP and clear all breakpoints (requires approximately one second). CAUTION — If reset while EP is executing the user's program, the low order section of program memory (about 23 bytes) will be altered.

VI. SYSTEM LIMITATIONS

In designing the HSE-49 emulator, certain compromises were made in an attempt to maximize the usefulness of the emulator while keeping the circuitry simple and inexpensive. As a result, the following limitations exist and must be taken into account when using the system.

- 1. As explained in Section IV, user program execution is terminated (by single-stepping, breakpoints, pressing the [ENDI.] key, etc.) by forcing the execution processor to execute a "CALL" instruction to the mini-monitor. This uses one level of the EP subroutine stack. The EP PSW reflects the value of the stack pointer after processing this CALL. As a result, the value indicated for stack depth by examining the EP PSW (hardware register 01) is one greater than the depth when the break was initiated. The user program must not be using all eight levels of stack when a break is initiated or the bottom level will be destroyed.
- 2. User program is initiated (by the [GO] command or when resuming execution after a breakpoint, singlestepping, etc.) by forcing the EP to execute an "RETR" instruction. This will clear the EP interruptin-progress flip-flop. If the user program allows both external and timer interrupts to be enabled at the same time, care must be taken to avoid causing a break while the EP is within an interrupt servicing routine. No limitation is placed on breakpoints or single-stepping in the background program because of this
- 3. When the user program execution is terminated (by a break, single-stepping, etc.) and later resumed, the EP timer/counter is restored to its value when the break occurred (unless modified by the user). The prescaler, however, will have changed. Thus, up to 31 machine cycles may be "lost" or "gained" if a break occurs while the timer is running.
- Timer interrupts occurring at the same time as an EP break may be ignored if the timer overflow occurs after breaking user program execution before the timer value is saved.
- 5. The 8049 "RET" and "RETR" instructions are each 1-byte, 2-cycle instructions. During the second cycle the byte following the return instruction is fetched and ignored. If a program breakpoint is set for a location following a "RET" or "RETR" instruction, a break will be initiated when the return is executed.



- Breakpoints should not be placed in the last 3 bytes of an EP memory bank (locations 7FDH-7FFH and 0FFDH-0FFFH). User program should not be singlestepped or auto-stepped through these locations.
- Since I/O configuration is determined by external hardware rather than software, I/O modes may not be altered while a program is executing. (See Section VII for further details.)
- The "ANL BUS,#nn" and "ORL BUS,#nn" instructions may not be used in the user program, as external hardware cannot properly restore these functions.
- 9. The memory bank select flag is not affected by the user program break sequence. Upon resuming execution with the [GO] command this flag will remain in the same state as before the preceding break. The flag may be cleared only by executing the [GO/RESET] or [SYS RST] commands.

VII. HARDWARE CONFIGURATIONS

A number of control and status lines are available to the user. All are low-power Schottky TTL-compatible signals.

TP1 - Unused MP input.

TP2 - Unused MP output.

TP3 — User program suspended. Low when EP running user code. High when halted or running minimonitors.

TP4 — Breakpoint encountered. Normally low. Highlevel pulse generated when breakpoint passed. Useful for triggering logic analyzers, oscilloscopes, etc.

TP5 & TP6 — Memory matrix mode control. Select program vs. data RAM, link mapping configuration, etc. (See Appendix B for details.)

TP7 — Bus control. Low when MP controls common memory buses. High when EP controls memory buses.

The HSE-49 emulator hardware is designed to allow the user to reconfigure the system for a wide variety of different applications by installing or removing jumper wires or additional components. The schematics in Appendix A show the components needed for a variety of different configurations. In general, not all of the devices are required (or allowed) for any one configuration. The devices which are required are included in the following description.

The types of options allowed are divided below into several general classes and subdivided into mutually-independent features. Within some of these features there are numbered, mutually exclusive configurations; i.e., the serial interface (if desired) may use either

current-loop or RS-232C current buffers, but not both at one time.

Standard Operating Configuration

(Minimum system configurations — up to 4K program RAM; no data RAM; no serial interfaces; no execution processor I/O reconstruction.)

A. Basic 2K monitor from Appendix B: Install resistors R4-R6

Install transistor Q1 Install crystals Y1-Y2 Install capacitors C5-C38 Install switches S1-S33 Install displays DS1-DS8 Install IC1-IC2 Install RP3-RP5 Install IC6-IC7 Install RP8 Install IC9 Install IC15-IC20 Install IC25-IC30 Install IC34 Install IC36-IC38 Install A1-A2 Install B1-B2 Install C1-C3 Install jumpers 13-15 Install jumpers 17-18

Install jumper 20
B. Expansion 2K monitor:

Install IC14 Remove jumper 17

Serial Interface Buffer Selection

A. Current loop serial interfaces (4N46s) installed for use with full Intellec® Model 800 development system TTY port.

Install IC21-IC22 Install resistor R1-R3 Install jumpers 4-9 (Remove RS-232 jumpers)

B. RS-232C serial interfaces (MC1488 and MC1489) installed for use with CRT as output device for data dumps:

Install IC23-IC24 Install jumpers 1-3 Install jumpers 10-11 (Remove current-loop jumpers)

External Data RAM Address Decoding Scheme for Execution Processor

A. Up to 16 pages of on-board external data RAM installed for execution processor (addresses 0 through



OFFFH = 4K bytes); port 2 used for addressing pages 0 through 15:

Install jumpers 21-25 Install jumper 27 Install A5-A8 Install B5-B8 Install C5-C8

B. One page of on-board external data RAM installed for execution processor (addresses 0 through 0FFH); port 2 not used for data addressing:

Install jumper 26 Install jumper 28 Install A5 Install B5 Install C5

Connect the outputs of IC20, pins 7, 9, 10, & 11 to the inputs of a 74LS21 AND gate (not shown). Connect the output to CE and CS inputs of A5-C5. (Note: these signals are all present at jumpers 21-24 on the schematics.)

Reconstructing I/O for Execution Processor

- A. Application of port 2, pins P23-P20:
 - Using P23-P20 for latched output data (used with "OUTL P2,A", "ANL P2,#data", and "ORL P2,#data" instructions):

Install IC31


(2) Using P23-P20 for interfacing to an 8243 in user's prototype:


Connect D3-D0 pins on IC31 socket to corresponding Q3-Q0 pins.


- B. Application of execution processor BUS:
 - (1) Use of BUS as latched output port ("OUTL BUS,A"):

Install IC32











ASM48 HSE49 LNK PRINTCLE.)

```
FIRGE
ISIS-II MCS-48/UPI-41 MRCRO ASSEMBLER, V3.0
HSE-49(TM) EMULATOR MONITOR VERSION 2.5
 F00 081
                            SOURCE STATEMENT
                 LINE
                    1 #MRCROFILE NOGEN NOCOND XREF
                    2 $TITLE(1MSE-49(IM) EMULATUR MONITOR VERSION 2.51)
                    5 :
                                           PROGRAM, HISE-49(TM) EMULATOR MONITOR
                    \epsilon:
                    7 .
                                                    YERS 2, 57709
                    8.
                    9;
                                           COPYRIGHT (C) 1979
                                            INTEL CORPORATION
                   10 .
                   11
                                            3065 BOWERS AVENUE
                   12 .
                                           SANTA CLARA, CALIFORNIA 95051
                   13:
                   15 :
                   16 : RESTPROT
                   17 , -----
                    10 :
                   10 : THIS PROGRAM CONTAINS THE SUCTWARE NECESSARY TO RUN THE HISE-49(TM)
                   28 - HIGH-SPEED EMULATOR FOR INTEL®S MCS-48(TM) FAMILY FAMILY OF MICROCOMPUTERS.
                   21 / THE EMPLYTOR PROVIDES AN ASSORTMENT OF UTILITY FUNCTIONS FOR
                   22 - DEVELOPING AND DEBUGGING 8049-BRSED APPLICATIONS, INCLUDING THE
                   23 : 98ILITY TO ENTER AND MODIFY PROGRAMS IN PROGRAM RAMA
                   24 : ALTER DATA, SINGLE-STEP SECTIONS OF A PROGRAM, AND EXECUTE PROGRAMS
                    25 - 87 SPEEDS OF UP TO 11 MHZ. WITH OR WITHOUT BREAKPOINTS ENABLED.
                   20 : THE EMULATOR TO DESCRIBED IN GREATER DEPTH IN INTEL'S APPLICATION NOTE
                    27 - NP-55 "A HIGH-SPEED EMULATOR FOR INTEL MCS-48(TM) MICROCOMPUTERS."
                    28 +
                    29 : PROGRAM CROWNIZATION
                    30 ; seeses resessesses
                    31 .
                    22 - THIS LISTING IS ORGANIZED AS FOLLOWS:
                    33 :
                              INTRODUCTION AND HARDWARE OVERVIEW:
                    34 .
                    25 :
                              MARIABLE DECLARATION AND DEFINITION:
                    36 %
                              POWER-ON SYSTEM INITIALIZATION:
                    37 ;
                             KEYBOARD COMMAND PARSER AND ASSOCIATED TABLES:
                              IMPLEMENTATIONS OF THE PRIMARY COMMANDS,
                    28.
                             THATA ACCESSING UNILITY SUBROUTINES USED THROUGHOUT;
                    39 :
                    40
                             REVEORRO COMMING AND DISPLRY DRIVING SUBROUTINE;
                             PEYBOOKS AND SISPLAY INTERFACING UTILITIES;
                    41 :
                    42 :
                              SOUTINES AND UTILITY SUBPOUTINES WHICH INTERACT BETWEEN MP AND EP.
                    43 :
                    44 .
```

45 EDJECT

intel

LOC ODJ

```
LINE
           SOURCE STRIEMENT
  AF. :
  47 . INTRODUCTION AND HARDWARE OVERVIEW
  49 :
  50 ; THE EMULATOR DESIGN USES TWO MICROPROCESSORS. ONE PROCESSOR CONTROLS
  51 : SYSTEM STATUS, INTERPRETS MONITOR COMMANDS, AND COMMUNICATES
  52 : WITH THE OUTSIDE WORLD THROUGH THE ON-BOARD KEYBOARD, DISPLAY, SERIAL
  53 ; INTERFACES, CONTROL SIGNALS, ETC
  54 : 4 SECOND PROCESSOR IS USED TO ACTUALLY
  55 : EXECUTE THE USER'S PROGRAM UNDER THE CONTROL OF THE FIRST.
  56 : THESE PROCESSORS ORE REFERRED TO
  57 / THROUGHOUT THIS PROGRAM AS THE MASTER PROCESSOR (MP) AND EXECUTION
  58 : PROCESSOR (EP) PESPECTIVELY.
  59 .
  50 : THE PROGRAM IN THIS LISTING IS EXECUTED BY THE MASTER PROCESSOR.
  61 - AT THE END OF THIS LISTING ARE SEVERAL SHORT "MINI-MONITOR OVERLAYS"
  62 / WHICH THE EXECUTION PROCESSOR EXECUTES WHEN INTERACTION BETWEEN THE
  63 : INO PROCESSORS IS NECESSARY
  64 :
  65 / THIS PROGRAM WAS MRITTEN USING A NUMBER OF MACROS TO HANDLE HAL ALLOCATION
  66 : OF MPU RESOURCES (MORKING REGISTERS, INTERNAL RAM, AND MP MONITOR ROM
  67 : FOR CODE AND DATA STORAGE). THESE MACRO DEFINITIONS ARE INCLUDED IN A FILE
  68 : NAMED "ALLOC MAG." AND ARE PRINTED IN THIS LISTING FOR REFERENCE.
  69 ANOTHER SET OF MACROS IS USED TO SIMPLIFY THE (CCESSING OF VARIABLES)
  70 - STORED IN INTERNAL RHM (RS OPPOSED TO MORKING REGISTERS) BY USING R1 TO
  71: INDIRECTLY ADDRESS THE APPROPRIATE RAM LOCATION WHEN NECESSARY.
  72 - THESE MACROS ARE INCLUDED IN "MOPCOD MAC", AND ARE ALSO PRINTED HERE.
  73 : COMPLETE UNDERSTRINDING OF THESE MACROS IS NOT REQUIRED TO UNDERSTAND THE
  74 , MONITOR PROPER. ALL LINES WHICH ACTUALLY PRODUCE OBJECT CODE APPEAR IN
  75 : THE LISTING ITSELF, INDENTED TWO SPACES FROM THE NORMAL TABULATION COLUMNS.
  76: THE ACTUAL MONTTOR PROGRAM FOR THE EMULATOR SEGINS OF APPROXIMATELY
  77 : SOURCE LINE NUMBER 500.
  78 :
  79 : LINES GENEPATED BY MACRO EXPANSION ARE FLAGGED BY A PLUS SIGN ("+")
  98 : IMMEDIATELY FOLLOWING THE SOURCE LINE NUMBER
  81 / A NUMBER OF LINES FROM THE VERTIOUS MACRO DEFINITIONS WHICH DO NOT
  82 / PRODUCE ANY OBJECT CODE ARE PROCESSED BY THE ASSEMBLER
  83 - AS THESE MACROS ARE EXPANDED. WHEN THIS IS THE CASE, THESE LINES ARE
  84 ; SUPPRESSED FROM THE LIST FILE. AS A RESULT, THE LINE NUMBERS AKE
 -05 : NOT OLWAYS CONSECUTIVE WHERE R MACRO IS BEING INVOKED.
  86 ;
  87 NOTE:
  88 ; ====
  89 ; "SOURCE-LINE" REFERS TO THE DECIMAL NUMBER'S LEFT OF FOCH INSTRUCTION
  90 : AT THE END OF THE LISTING IS AN ASSEMBLY CROSS-REFERENCE TABLE INDICATING
  91 : THE SEQUENTIAL SOURCE-LINE NUMBER OF ALL INSTANCES WHERE ANY VARIABLE
  92 / 15 DEFINED OR REFERENCED. THIS WILL BE OF GREAT ASSISTANCE IN
  93 : LOCATING SPECIFIC SUBROUTINES, ETC. IN THE LISTING.
 95 / MNEMONICS COPYRIGHT (C) 1976 INTEL CORPORATION
 96 ;
 97 $EJECT
```



LOC	0BJ	LINE		SOURCE	STATEMENT	
		98	\$	INCLUD	E(:F0.ALL)	OC MAC)
999	a [*]	= 99		SET	Q.	
		= 100	i			
9999	9	= 101	2R80	EQU	Û	
9993	L	= 102	PB1	EQU	1	
9000	2 .	= 193	SKUM	EQU	2	•
000	3	= 104	CONST	EQU	3	
8004	\$	= 195		EQU	4	RCCUMULATOR VARIABLE TYPE
		= 196				
						ZES THE LINKED LIST POINTERS FOR
				GISTER	ALLOCATION	N AND DEALLOCATION ROUTINES.
		= 109				
999			?B0R2	SET	3	
999		= 111		SET	.4	
000		= 112		SE'I	5	
000			?B0R5	SET	6	
999			?B0R6	SET	7	
999	8	= 115	?BØR7	SET	S	
999:	, n		280PNT	SET	2	
999	2	= 118		DE I	2	
999	2		?B1R2	SET	3	
999			?B1R3	SET	4	
900			?B1R4	SET	5	
888			?D1R5	SET	6	•
999			7B1R6	SET	7	
999			?B1k7	SET	8	
	-	= 125			-	
888	2		?B1PNT	SET	2	
		= 127				
999	0	= 128	ORGPG0	SET	999H	
919	9	= 129	ORGPG1	SET	100H	
929	9	= 130	ORGPG2	SET	200H	
939	0	= 131	ORGPG3	SET	H002	
949	0	= 132	ORGPG4	SET	400H	
950	9	= 133	ORGPG5	SET	500H	
069	0	= 134	ORGPG6	SET	6 00H	
979	0	= 135	ORGPG7	SET	700H	
		= 136				
		= 137	\$EJECT			

```
SOURCE STATEMENT
1,00 081
              LINE
              = 139 :
                          START OF ALLOCATION MACROS
              = 140 ;
              = 141 /
              = 143 ;
              = 144 PRSAVE MACRO SYMBOL BANK, PNTVAL
              = 145 IF
                          PNTYRL ED 8
              = 146
                          ERROR 2
                          EXITM
              = 147
              = 148 ENDIF
              = 149 $
                          SRVE GEN
                          SYMBOL SET RAPHTYFIL
              = 150
              = 151 $
                          RESTURE
                                        ?B&BANK&R&PNTVAL
              = 152 ?B&ERNK&PNT
                                 SET
              = 153
                          ENDM
              = 154 :
              = 155 ;
              = 156 PMINDX SET
                                 20H
0020
              = 157 ;
              = 158 ?MSRVE MRCRO SYMBOL, LENGTH, RDDR
              = 159 $
                          SAVE GEN
              = 160
                          SYMBOL EQU ADDR
              = 161 $
                          RESTORE
              = 162 ?MINDX SET
                                 ?MINDX: LENGTH
              = 163 ENDM
              = 164 -
                                 SYMBOL, LENGTH
              = 165 MBLOCK MACRO
              = 166 2&SVMBOL
                                 EQU 3
              = 167
                          ?MSRVE SYMBOL, LENGTH, %?MINDX
              = 168 ENDM
              = 169 ;
              = 170 DECLARE MACRO SYMBOL, TYPE
                                 SET
                                        ?ATYPE
              = 171 ?&SYMDOL
                          ?&TYPE EQ 2
              = 172 IF
              = 173
                          PMSRVE SYMDOL, 1, 22MINDX
              = 174
                          EXITM
              = 175 ENDIF
              = 176 IF
                          PATYPE EQ 8
              = 177
                          PRSAVE SYMBOL, 0, X?D0FN1
              = 178
                          EXITM
              = 179 ENDIF
              = 180 IF
                          ?&TYPE EQ 1
                          PRSAVE SYMBOL, 1, XPB1PNT
              = 181
              = 182
                          EXITM
              = 183 ENDIF
              = 184
                          ENDM
              = 185 ,
              = 186 $
                          EJECT
```



```
L00 08J
               LINE
                           SOURCE STATEMENT
              = 187 ;
               = 188 / REORG - MACRO TO RESET THE INSTRUCTION LOCATION COUNTER
               = 189 ;
                            TO THE FIRST FREE LOCATION ON THE FIRST PAGE MODULE WILL
               = 190 ;
                           FIT WITHIN.
               = 191 REORG MACRO LOCATION
               = 192 $SAVE GEN
                                     LOCATION
               = 193
                            ORG
               = 194 $RESTORE
               = 195
                           ENDM
               = 196 ,
                                   MACRO TO FIND A PAGE OF ROM
               = 197 / CODEDLK
               = 198 : MHICH THIS BLOCK OF CODE WILL FIR MITHIN
               = 199 CODEBLK MACRO LENGTH
               = 200 PLENGTH SET
                                   LENGTH
                           HIGH(ORCPG0+LENGTH-1) EQ 0
               = 201 IF
               = 202
                            REORG KORGPG0
               = 203 ?STOMT SET
                                   $
               = 204 EXITM
               = 205 ENDIF
                            HIGH(ORGEGI:LENGTH-1) E0 1
               = 206 IF
               = 207
                            REORG ZORGPG1
               = 200 251ART SET
               = 209 EX1TM
               = 210 ENDIF
               = 211 IF
                            HIGH(ORGPG2+LENGTH-1) EQ 2
               = 212
                            REORG ZORGPG2
               = 213 PSTART SET
                                    $
               = 214 EXITM
               = 215 ENDIF
               = 216 1F
                            HIGH(ORGPG4+LENGTH-1) EQ 4
               = 217
                            REORG ZORGPG4
               = 218 2START SET #
               = 219 EXITM
              . = 220 ENDIF
               = 221 IF
                            HIGH(ORGPG5+LENGTH-1) EQ 5
               = 222
                            REORG ZORGPG5
               = 223 ?START SET
                                    $
               = 224 EXITM
               = 225 ENDIF
               = 226 IF
                            HIGH(ORGPG6+LENGTH-1) EQ 6
               = 227
                            REORG ZORGPG6
               = 228 ?STRPT SET
               = 229 EXITM
               = 230 ENDIF
               = 231 IF
                            HIGH(ORGPG7+LENGTH-1) EQ 7
               = 232
                            REURG ZORGPG7
               = 233 °STAR1 SET
               = 234 EXITM
               = 235 ENDII-
               = 236 IF
                            HIGH(ORGPG3+LENGTH-1) EQ 3
               = 237
                            REORG ZORGPG3
               = 238 ?START
                            SET
                                    ¢
               = 239 EXITM
               = 240 ENDIF
               = 241
                            ERROR 0
                                           ; *** INSUFFICIENT SPACE FOR CODE ON ANY PAGE ***
```



```
LOC OBJ
               LINE
                          SOURCE STATEMENT
               = 242
                            LNDM
               = 243 JUSTABLK
                                   INSERTS ONTO PAGE 3
               = 244 DRTABLK MACRO
                                 LENGTH
               = 245 ?LENGTH SET
                                   LENG1H
                            HIGH(ORGPG3+LENGTH-1) EQ 3
               = 246 IF
               = 247
                            REORG ZORGPG3
               = 248 2STRPT SET
                                   $
               = 249 EXITM
               = 250 END1F
                                          ; *** INSUFFICIENT SPACE FOR DATA BLOCK ON PAGE 3 ***
               = 251
                            ERROR
               = 252
                            ENDM
               = 253 / ?SIZE PRINTS A LINE TO THE SOURCE FILE GIVING BLOCK SIZE.
                            AND UPDATES APPROPRIATE ORGEG#
               = 254 ;
               = 255 ?SIZE MACRO BLK.PGE
               = 256 $SRYE GEN
               = 257 SIZE SET BLK
               = 250 /
               = 260 IF PLENGTH LT SIZE
               = 261
                            ERROR 0
                                          → *** SIZE EXCEEDS SPACE CHECKED FOR BY CODEBLK MACRO
               = 262 ENDIF
               = 263 IF
                            HIGH($-1) NE HIGH(?START)
                            ERROR 0
                                         *** CODE OR DATA BLOCK ROLLED OVER PAGE BOUNDARY ***
               = 264
               = 265 ENDIF
               = 266 $RESTORL
               = 267 ORGEGRAPGE
                                   SET
                                           $
              = 268
                            ENDM
                                   CHECKS SIZE OF PRECEDING BLOCK, PRINTS SIZE TO LLS) FILE.
               = 269 ; STZECHK
               = 270 SIZECHK MFICRO
               = 271
                            ?SIZE
                                  2($-?STRRT), %HIGH(?S)ART)
                            ENDM
               = 272
               = 273 ;
               = 274 ;
               = 275 ; RSOURCE
                                   CODE SPACE RELOCATION SUMMARY STATEMENT
               = 276 RSOURCE MACRO
               = 277 $SRVE LIST GEN
               = 278
                              PGS1ZE SET
                                           ORGPG0-000H
                                                          FBYTES USED ON PRGE 0
               = 279
                              PGSIZE SET
                                           ORGPG1-100H
                                                          ; BYTES USED ON PAGE 1
                              PGSIZE SET
               = 280
                                           ORGPG2-200H
                                                          JUVITES USED ON PAGE 2
               = 281
                              PGSTZE SET
                                           ORGPG3-300H
                                                          #BYTES USED ON PAGE 3
               = 282
                              PGSIZE SET
                                           ORGPG4~400H
                                                          FEYTES USED ON PAGE 4
                                                          JUSTES USED ON PAGE 5
               = 283
                              PGSIZE SET
                                           ORGPG5-500H
               = 284
                              PGSIZE SET ORGPG6-600H
                                                        ... BYTES USED ON PAGE 6
               = 285
                              PGSIZE SET
                                           ORGPG7-700H
                                                          JUYTES USED ON PRICE 7
               = 286 $EJECT
               = 287 $RESTORE
               = 288
                            ENDM
               = 289 $EJECT
```



```
LOC UEJ
                LINE
                             SOURCE STATEMENT
                  290 ;
                              INCLUDE(:F0:MOPCOD, MAC)
                  291 $
                = 292 ;
                = 293 ; ?FORM1 MACRO FOR GENERALIZING OFCODE INSTRUCTION
                = 295 ?FORM1 MACRO OPCODE, SRC
                = 296 IF
                              ?&SRC EQ 2
                = 297 $
                              SAVE GEN
                = 298
                               MOV
                                       R1. #SRC
                = 299
                               OPCODE
                                                fi, eR1
                = 300 $
                              RESTORE
                = 301
                              EXITM
                = 302 ENDIF
                = 303 IF
                              ?&SRC EQ 0 OR ?&SRC EQ 1
                = 304 $
                              SAVE GEN
                = 305
                                OPCODE
                                                AL SRC
                = 306 $
                              RESTORE
                = 307
                              EXITM
                = 308 ENDIF
                = 309 IF
                              ?&SRC EQ 3
                = 310 $
                              SAVE GEN
                = 311
                               OPCODE
                                                RJ #SRC
                = 312 $
                              RESTORE
                = 313
                              EXIIM
                = 314 ENDIF
                              ERROR 1
                = 315
                = 316 ENDM
                = 317 ;
                = 318; ?FORM2 MACRO FOR GENERALIZING MOVES FROM THE ACC 10 A VARIABLE
                = 319 ?FORM2 MACKU
                                      DEST
                = 320 IF
                              ?&DEST EQ 2
                = 321 $
                              SAVE GEN
                                        R1, #DEST
                = 322
                                YOM
                                MOV
                = 323
                                        ert. A
                              RESTORE
                = 324 $
                = 325
                              EX1TM
                = 326 ENDIF
                = 327 IF
                              ?&DEST EQ Ø OR ?&DEST EQ 1
                = 328 $
                              STIVE GEN
                = 329
                               MOV
                                        DEST, R
                = 330 $
                              RESTORE
                = 331
                              EXITM
                = 332 ENDIF
                = 333
                              ERROR 1
                = 334 ENDM
                = 335 ;
                = 336 ; ?FORM3 MACRO
                                      FOR GENERALIZING MOVES FROM THE ACC TO A VARIABLE
                                      WHEN IT IS KNOWN THAT R1 (IF NEEDED FOR INDIRECT ADDRESSING)
                = 337 ;
                = 338 ;
                                      IS ALREADY PRESET.
                = 339 ?FORM3 MACRO DEST
                               ?&DEST_EQ_2
                = 340 IF
                 = 341 $
                               SAVE GEN
                 = 342
                                MOY
                                         8R1, A
                 = 343 $
                               RESTORE
                 = 344
                               EXITM
```

intel

```
LOC OBJ
                LINE
                            SOURCE STATEMENT
               = 345 ENDIF
               = 346 IF
                             ?&DEST_EQ_0_OR_?&DEST_EQ_1
               = 347 $
                             SOVE GEN
               = 348
                              MOV
                                      DEST, A
               = 349 $
                             RESTORE
               = 350
                             EXIIM
               = 351 ENDIF
               = 352
                             ERROR 1
             = 353 ENDM
               = 354 ;
               = 355 / PFORM4 MACRO FOR GENERALIZING 'MOV ALSEC' INSTRUCTION
               = 356 ?FORM4 MRCRO SKC
               = 357 IF
                             ?&SRC EQ 2
               = 358 $
                             SAVE GEN
                                      R1, #SkC
               = 359
                              MOV
               = 360
                              MOV
                                      A, eR1
               = 361 $
                             RESTORE.
               = 362
                             EXITM
               = 363 ENDIF
               = 364 1F
                             ?&SRC EQ 0 OR ?&SRC EQ 1
                             SAVE GEN
               = 365 $
               = 366
                              MOV
                                      AL SRC
               = 367 $
                             RESTORE
               = 368
                             EXITM
               = 369 ENDIF
               = 370 IF
                             2&SRC EQ 3
               = 371 $
                             SAVE GEN
               = 372
                              YOM
                                      AJ#SRC
               = 373 $
                             RESTORE
               = 374
                             EXITM
               = 375 ENDIF
               = 376
                             ERROR 1
               = 377 ENDM
               = 378 ;
               = 379 ; ?FORM5 MACRO FOR GENERALIZING MOVING A CONSTANT INTO A VARIABLE
               = 380 ?FORMS MACKO DEST, CONST
                             2&DEST EQ 0 OR 2&DEST EQ 1 OR 2&DEST EQ 4
               = 381 1F
               = 302 $
                             SAVE GEN
               = 383
                              MOY
                                      DEST, #CONST
               = 384 $
                             RESTORE
               = 385
                             EXITM
               = 386 ENDIF
               = 387 IF
                             ?&DEST_EQ_2
               = 388 $
                             SRVE GEN
               = 389
                              MOV
                                      R1, #DEST
               = 390
                               MOY
                                       @K1, #CONST
               = 391 $
                             RESTORE
               = 392
                             EXITM
               = 393 ENDIF
               = 394
                             ERROR
               = 395 ENDM
               = 336 ;
               = 397 ; MMOV
                             MACRO GENERALIZED MOVE FROM SRC TO DEST
               = 398 MMOV
                             MACRO DEST, SRC
                             2&SRC EQ 3
               = 399 IF
```



LOC	0BJ	LINE	SOURCE S	STRIEMENT
		= 400	2EORMS	DEST- SRC
•		= 401	CXITM	
		= 402 ENDIF	2.12.11.	
-		= 403 1F	?&DEST	EQ 4
		= 494		MOV, SRC
		= 405	EXITM	
_		= 406 ENDIF		
· -		= 407 IF	?&SRC E	EQ.4
-		= 408	?FORM2	DEST
-		= 409	EXITM	•
		= 410 ENDIF		
		= 411		MOV. SRC
		= 412	VFORM2	DEST
		= 413 ENDM		APPERALATION OF THE LOCATION OF THE CONTROL OF THE
		= 414 , 28IN		GENERALIZES ARITHMETIC AND LOGICAL OPERATIONS
		= 415 'BINO		OFCODE, DEST, SRC
		= 416 IF	?&DEST ≎CODM4	,
-		= 417		OPCODE, SRC
		= 418 = 419 ENDIF	EXITM	
-		= 413 LND1F	PASRC E	FO 4
		= 421		OPCODE, DEST
		= 422	21-0KM3	
-		= 423	EXITM	
-	*	= 424 ENDIF		,
		= 425		. MOV, SIKC
-		= 426		OPCODE, DEST
		= 427	?FORMS	
		= 428 ENDM		
		= 429 :MADO	MACRO	FOR GENERALIZING ROD INSTRUCTION
		= 430 MADD	MHCRO	DEST, SRC
		= 431	?BINOP	' RDD, DEST, SRC
		= 432	ENDM	
		= 433 .		THE CHARMAL TOTAL AND A TAICTPLIANTON
		= 434 : MFIDD		
		= 435 MADDO		DEST, SKC
-		= 436 = 437	?EINOP	P HODO, DEST, SRC
		= 437 = 438 ;	ENDM	
		= 430 , MANL	MACRO	FOR GENERALIZING ANL INSTRUCTION
		= 440 MANL	MACRO	DEST: SRC
		= 441	2BINOP	
		= 442	ENDM	
		= 443 ;	L. 140.1	
		= 444 : MORL	MACRO	FOR GENERALIZING ORL INSTRUCTION
		= 445 MORL	MACRU	DEST, SRC
-		= 446	PBINOP	ORL DESTUSEC
		= 447	ENDM	,
		= 448 ,	,	
		= 449 / MXPL	MACRO	FOR GENERALIZING XRL INSTRUCTION
		= 450 MXRL	MACRO	DEST, SRC
•-		= 451	?BINOP	YRL: DEST: SRC
		= 452	ENDM	
		= 453 ;		
		= 454 , MXC)	i MACRO	FOR GENERALIZING XCH INSTRUCTION
		,		

أطint

LOC OBJ	LINE SOURCE STRTEMENT	
-	= 455 MXCH MRCRO DEST, SRC = 456 '281NOP XCH, DEST, SRC	
	= 457	
	= 459 PUNARY MACRO OPCODE, DEST	
•	= 460	
-	= 461 \$SAVE GEN = 462 OPCODE A	
-	= 463 \$RESTORE	
	= 464	
	= 465 ENDM	
	= 466°) = 467 MINC MRCRO DEST	
-	= 468 ?UNARY INC, DEST	
	= 469 ENDM	
	= 470 ; = 471 MDEC MACRO DEST	
	= 472 PUNARY DEC, DEST	
	= 473 ENDM	
	= 474 ;	
	= 475 MDJNZ MACRO DEST, ADDR	
-	= 476	•
	= 478 , JNZ RDDR	
••	= 479 \$RESTORE	
	= 480 ENDM	
	= 481 ; = 482 MRL MHCRO DEST	
_	= 483 PUNGRY RL, DEST	
	= 484 ENDM	
	= 485 ;	
	= 426 MRR MRCRO DEST = 487 ?UNARY RR.DEST	
	= 437	
	= 489 :	
	= 490 MRRC MACKO DEST	
-	= 491 QUNRRY KRC, DEST	
	= 492 ENDM = 493 ;	
	= 494 MRLC MACRO DEST	
	= 495 ?UNFRY RLC, DEST	
	= 496 ENDM	
	= 497; - 400 #FIECT	
	= 498 \$EJECT	



LOC	08J	LINE	:	SOURCE	STRTEMENT	:
		499	;		*	
		590	, === = =:	======		# # # # # # # # # # # # # # # # # # #
		591 .	; =====	======		
		592	:		BEGINNIN	G OF PROGRAM PROPER :
		503	; =====	======		
		504	; =====	=====		
		595 .	;			
		506	i			
		507	, *****	******	*******	******************************
		508				
	•	509	;	RLLOCE	RTION OF MP	P IZO PORTS:
		510				
			•	****	********	**********************
		512				·
		513		BUS		JUSED FOR BIDIRECTIONAL ADDRESS AND DATA TRANSFERS
		514		P1		JUSED AS INDIVIDUAL CONTROL OUTPUTS AND BREAK LOGIC
		. 515		P2		HIGH-ORDER ADDRESS AND ADDRESS SPACE SELECTION
	-	516				THE THE PURPLE SUPPLEMENT OF STRONG PARK OF VEHICLES
000E			POIGIT		P7	JUSED TO ENABLE CHARACTERS AND STROBE ROWS OF KEYBURKU
0000			rseghi			JUSED TO TURN ON HI SEGMENTS OF CURRENTLY ENABLED DIGIT
9990			PSEGLO			PORT FOR LOWER FOUR SEGMENTS
OUUD	5		PINPUT	EQU	F4	PORT USED TO SCAN FOR KEY CLOSURES
		521	1		kaladarkahakakatankalada	that about the beautiful to the state of the state of the beautiful to the state of the sta
		522 523	•	***	*********	*************************************
		524	•	TMDTU	TINIO PINC	OF PORT 1 USED AS FOLLOWS:
		525		14014	IVOIRE 1 IND	OF TOKT I ODED HO FOLLOWS:
			•	alakalakalakala	******	*******************
		527				
0001	1		LNERRM	FOU	00000001	LB ; P10 - HI ENABLES BREAK ON BREAK RAM OUTPU'I SIGNAL
6605			ENBLNK		00000010	36 ; P11 - HI ENABLES BREAK ON RD OR WAR TO LINK BY EP
	-	538				; (NO)E: P11 & P10 BOTH HI ENABLES
		531				BREAK ON ANY EP INSTRUCTION CYCLE)
0004	•	532	EPSSTP	EQU	00000100	B ; P12 - LO FORCES EP SS INPUT LOW
		533				HI GRIES BREAKPOINT FLIP-FLOP TO EP SS INPUT.
9998	3	534	CLREFF	EQU	00001000	90 ;P13 - LO CLEARS BREAK FLIP-FLOP
		535				; AND ENABLES WE CONTROL TO BREEKPOINT RAM.
9919	3	536	EPRSET	EQU	0001000	BB ()P14 - HI RESETS EP :
0020	3	5 37	MODOUT	EQU	0010 0 00	
		538				HI WHEN EP FROZEN OR RUNNING OVERLAYS.
9946	3	539	TUOYT	EQU	0100000	
		540				; P17 ··· UNUSED
		541				
		542	\$EJECT			

LOC OBJ	LINE SOUPCE STATEMENT
	543 ; **********************************
	544 :
	545 : INDIVIDUAL PINS OF PORT 2 USED AS FOLLOWS 546 :
	547 ; (2004)48044844444444444444444444444444444
	548 :
	549 : P23-P29 : ADR11-ADR8 FOR ACCESSING PROGRAM OR DATA RAM ARRAY
	550 ·
0010	551 NO EQU 00010000B :P24 MEMORY MATRIX CONTROL PIN 0
0020	552 M1 EQU 00100000B /P25 - MEMORY MATRIX CONTROL PIN 1
0040	553 MPUSEL EQUI - 01000000B - 7P26 - RIGH WHEN MP IN CONTROL OF COMMON MEM ARRAY,
	554 ; LOW WHEN EP IN CONTROL.
0080	555 EXPMON EQU 100000008 P27 - JUMPERED TO GROUND FOR STANDARD MONITOR,
	556) FLORITING WHEN EXPRINSION MONITOR PRESENT.
	557';
	558 ;
	559 WHEN MP IN CONTROL OF MEMORY MATRIX M1-M0 USED AS FOLLOWS
	560 ;
	561: M1 M0 MODE
	562 . 8 & PROGRAM RAM GRRRY ENABLED FOR READ & WRITE 563 : 9 1 DAIH RAM BRRRY ENABLED FOR READ & WRITE
	563 ; . 0 1 DATH RAM HRRBY ENABLED FOR READ & WRITE 564 ; 1 X LINK REGISTER ENABLED FOR READ, RAM BRRBYS DISABLED.
	565; (NOTE: LINK REGISTER (ALWAYS ENFIGLED FOR MP WRITES)
	566 ·
	567 WHEN EP IN CONTROL OF MATRIX M1-M0 USED BS FOLLOWS:
	568 :
	569 M1 M9 MODE
	570 : 0 X LP FSEN FETCHES FROM LINK REGISTER (USED 10 FORCE OPCODES)
	571 ; 1 0 EP PSEN FETCHES FROM PROGRAM RAM ARRAY,
	572 / EP RD & WAR CONTROL DATA RAM HARRAY
	573 ; 1 1 EP PSEN FETCHES FROM PROGRAM RAIM HARRY)
	574 : RC & WR CONTROL LINK-REGISTER.
	575
	576 \$EJ90T

LOC 083) L'INE	. S0	JURCE STATEMENT	
	5.77	· ,		
	578	. *******	******	\$4.***************************
	579			
			A'STEM CONSTRUC	DEFINITIONS:
	581			
		/ *********		中是水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水
			,	NUMBER OF DIGITS IN DISPLAY HND ROWS OF KEYS
0008	504			S S S S S S S S S S S S S S S S S S S
0000		,	.141040 200,	*
	600	DECLARE I	NOOLS, CONST	LESSER DIMENSION OF KEYBORRD MATRIX
49 64	. 614	! !	NOOLS EQU	4
	61°	<u> 5</u> .		
			DEBNCE CONST	NUMBER OF SUCESSIVE SCANS BEFORE KEY CLOSURE ACCEPTED
9 69 8	631		DEBNCE EQU	8
				CONT. IN LABORATION MANUAL MONDAGE OFFICE OF EACH TO
0047				SIZE OF LORGEST MINI-MONITOR OVERLAY FOR EM
0017	-	, (7.	OVSTZE EQU	23
			PUELEN CONST	LENGTH OF HEX FORMAT XMIT BUFFER (MAX RECORD LENGTH)
0010			BUFLEN EQU	16
****		· .		•
	66	4 . t*****	******	本式**在本本本本本本本本本文·**************************
	66'	5 ,		
	66	۱ ,	UTILITY CONSTAN	IT DECLARATIONS
		7 .		
		-	*******	水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水
		9 . 2 DEGLO DE :	WIND WONGT	•
0000		0 DECLARE : 4 ZEKO - I		
9999				
0001		9 PLUS1		
9001			PLUS3: CONST	•
0003		4 PLUSS		
	71	5 DECLAPE	NEG1, CONST	
FHFF	/2	9 NEG1	EQU 1	
	73	g.		
	73	1 \$EJECT		

F0C 081	LINE	SOURCE STRIEMENT
	732 /	
	733 ji kaka	·····································
• ,	734 ;	
_	735 :	BANK 0 REGISTER ALLOCATION.
	736 :	
		1.水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水
	738 ;	
		RE LOATA-KB0 (DATA USED BY LOGICAL ADDRESSING READ/WRITE UTILITIES
0002	752+	LDATO SET R2
		ARE KEY, RB9 ; HOLDS KLYCODE RETURNED FROM KBD INPUT ROUTINE.
9993	769+	KEY SET R3
0004		RE TIMP, RB0 COUNTER USED AS AN INDEX IN PARSER ROUTINE
0004	786+	1) MP SET R4
ODOU		ARE CHKSUM RB8 CHECKSUM OF DATA BYTES TRANSMITTED IN HEX FILE FORMAT
000 5	993 F	CHKSUM SET R5 ARE DSPTMP, R00 ; TEMPORARY STORAGE FOR DISPLAY PRITERNS IN ODSPACE?
000/	. 807 DECE	RRE DSPTMP, RD0 ; TEMPORARY STORAGE FOR DISPLAY PRITERNS IN 'DSPACC' DSPTMP SET R6
000 6		OST THE SET AS ORE XPCODE, REW ; EXPANSION MONITOR ROUTINE CODE NUMBER
0007	837+	XPCODE SET RY
0001	841 :	APCOME DET KY

	343 ;	լովականում անդանը կան հանդաց մաստանական համականականությունաց ընթականությունը ու բանականության առաջանական համակ
	844 ;	DRNK 1 REGISTER ALLOCATION
	845	CHART I REGISTER HELOSITION
	•	*************************************
	847 :	
		ARE ROTPATURES : USED TO HOLD INPUT PATTERN BEING ROTATED THROUGH CY
9992	865+	ROIPAT SET R2
	869 DECL	ARE POTENT, RB1 / COUNTS NUMBER OF DITS ROTATED THROUGH CV
999 3	886+	ROTONT SET R3
	890 DECL	RRE LASTKY RB1 : HOLDS KEY POSITION OF LAST KEY DEPRESSION DETECTED
0004	3074	LASTKY SET, R4
	911 DECL	ARE CURDIG RB1 (HOLDS POSITION OF NEXT CHARACTER TO BE DISPLAYED
9005	928+	CURDIG SET R5
	932 DECL	ARE KEYFLG, RB1 FLAG TO DETECT WHEN ALL KEYS ARE RELEASED
000 6	949+	KEYFLG SET R6
	953	(REGISTER 7 NOT USED FOR PRIMARY MONITOR)
	954 ;	
	955 ; ***	文章本宗公子本宗士大大本文学士文章本文学士大学大学大学大学大学大学大学大学大学大学大学大学大学大学大学大学大学大学大
•	956 \$ EJE	СТ



LOC	0BJ	LINE SOURCE STATEMENT
	,	957 ;
		958 - ***********************************
		960 : DATA RAM ALLOCATION
		961 :
		962 : ***********************************
*		963 :
0020		964 DECLARE EPACC, RAM ; STOPAGE IN MP FOR EP ACCUMULATOR 969+ EPACC EQU 32
5020		973 DECLARE EPPSW/RAM /STORAGE IN MP FOR EP PROGRAM STATUS WORD
0021		978+ EPPSM EQU 33
		982 DECLARE EPTIME, FRM (1) STORAGE IN MP FOR EN TIMER/COUNTER REGISTER
9922		907* EPTIMR EOU 34
000.3		991 DECLARE EPRO KAM STORAGE IN MY FOR EP REGISTER 0 OF BANK 0 996+ EPRO EOU 35
0023		996+ EPRO EOU 35 1000 DECLARE EPPCLO KAM : STORAGE IN MP FOR LOW BYTE OF EP PROGRAM COUNTER
0024		1005+ EPPCLO EQU 36
		1889 DECLARE EPPCHI, RAM STORAGE IN MP FOR HIGH NIBBLE OF EP PROGRAM COUNTER
0025		1014) EPPCKI EQU 37
24.05		1018 DECLARE HBITLO-RAM PARAMETER 1 FOR SEPIAL LINK DATA RATE GENERATOR
0026		1023+ HBITLO EQUI 38
0027		1027 DECLARE HBITHI PAM PARAMETER 2 FOR SERIAL LINK DATA RATE GENERATOR 10324 HBITHI EQU 30
1300		1836 DECLARE DEPTIMERAN PRAMETER FOR AUTO-STEP AND AUTO-BREAK SEQUENCING KATE
0028		1041+ DSPTIM EQU 40
		1845 DECLARE VERSNO-RAM MONITOR VERSION NUMBER
0029		1059+ VEPSNO EQU 41
0000		1854 DECLARE HREGA, RAM (UNUSED)
002A		1950+ MREGO EDU 42 1963 DECLARE HREGO RAM ; (UNUSED)
002B	:	1068) KREGE EQU 43
		1072 DECLARE HREGG RAM (UNUSED)
00 20		1077: HREGC EQU 44
		1081 DECLARE HREGD, RRM (UNUSED)
992D	1	1086+ IREGO EQU 45
0020		1990 DECLARE HREGE RAM (UNUSED) 1995+ HREGE EQU 46
0021		1099 DECLARE HREGF, RAM , (UNUSED)
9921-		1104+ HREGF EQU 47
		1108 DECLARE SMALO, RAM PRIMARY COMMAND STARTING MEMORY ADDRESS (LOW BYTE)
9939	1	1113+ SMOLU EQU 48
0024		1117 DECLARE SMAHI, RAM ; PRIMARY COMMAND STARTING MEMORY ADDRESS (HIGH BYTE)
0031		1122+ SMARI EQU 49 1126 DECLARE EMALO, RAM ; PRIMARY COMMAND ENDING MEMORY ADDRESS (LOW BYTE)
0032)	1131+ LMRLO EQU 50
		1135 DECLARE EMARI, RAM PRIMARY COMMAND ENDING MEMORY ADDRESS (HIGH BYTE)
0033	:	1140+ EMAHI EQU 51
		1144 DECLARE MEMLO, RAM :THIRD PARSER PARAMETER & HEX RECORD ADDRESS (LOW)
0034	1	1149+ MEMLO EGU 52
0035		1153 DECLARE MEMHI, RAM : THIRD PARSER PARAMETER & HLX RECORD AUDRESS (HIGH) 1158> MEMHI EQU 53
9973	,	1139 MENHT EGG 53 1162 DECLARE BOODE, RRM PRIMARY COMMAND NUMBER FROM PARSER TABLES (0-0)
0030	;	11G7+ BCODE EQU 54
		1171 DECLARE TYPE, RRM ; FRIMBRY COMMAND MODIFIER/OPTION (0-5)
00 37	,	1176+ TYPE EQU 55

LOC (08J	LINE, S	SOURCE STATEME	INT	
		1180 DECLARE	NUMCON, FIAM		; MAX. NUMBER OF PARAMETERS ALLOWED FOR SELECTED COMMAND.
9938		1185+	NUNCON EQU	56	
		1189 DECLARE	OPTION, RAM		: INDEX POINTER USED IN SEARCHING PARSER TABLES
8039		11944	OPTION EQU	57	
		1198 DECLARE	NEXTPL/RAM		ACHARACTER POSITION FOR DISPLAY UTILITIES TO WRITE NEXT
003A		1203+	NEXTPL EQU	58	
		1207 DECLARE	KBDEUF, RAM		POSITION OF KEY DEBOUNCED BY SCRNWING SUBROUTINE
003 B		1212+	KBDBNL EBN	59	•
		1216 DECLRRE	KEYLOC, RAM		; INCREMENTED AS SUCCESSIVE KEY LOCATIONS SCANNED
993 C		1221+	KEYLOC EQU	60	
		1225 DECLARE			KEEPS TRACK OF SUCCESSIVE READS OF SAME KEYSTROKE
003D		1230+	NREPTS LQU	61	
		1234 DECLARE			HOLDS ACCUMULATOR VALUE DURING SERVICE ROUTINE
99 3E		1239+	rsaye equ	62	
		1243 DECLARE			COUNTER DECREMENTED WHEN AUTO-STEP DELIAY IN PROGRESS
80 3F		12484	RDELIN' EQU	کنا	
0040		1252 DECLARE		٠.	INDEX POINTER FOR DISPLAY CHARACTER STRING ACCESSING
8849		1257+	STRTMP EQU		COUNT OF DATA BYTES IN NEX FORMAT RECORD BUFFER
8641	•	1261 DECLARE 1266+	BUFONT EQU		
0041		1270 DECLARE		63	:TYPE OF HEX FORMRI RECORD (0 OR 1)
9942		1275+	RECTYP EQU	6.6	
0012		1279 DECLARE		00	BIT COUNTER FOR ASCIL SERIAL I/O UTILITY SUBROUTINES
0043		1284+	B EQU	67	
00.5		1288 DECLARE		٠.	CHARACTER BEING SHIFTED DURING SERIAL 170 PROCESS
8944		1293+	REGC EQU	68	
		1297 DECLARE			COUNTER IN SOFTHARE DELAY DAYA KATE GENERATOR
9045		1302	H EQU	69	
		1306 ;			
		1307 MBLOCK	SEGMAP, CHARN	0	FREGISTER HRRAY FOR DISPLAY PATTERNS
0046		1311+	SEGMRP EQU	70	
		1314 ;			·
		1315 MBLOCK	OVEUF, OVSIZE		; LON-ORDER USER PROGRAM DURING MINI-MONITOR OVERLAYS
004E		1319+	OYBUF LOU	78	
		1322 ;	*		
		1323 MBLOCK	HEXBUF, BUFLE	N	; ALLOCATE BLUCK OF RAM FOR USE AS HEX RECORD BUFFER
006 5		1327+	HEXBUF EQU	10:	1 ·
		1330 ;			
		1331 \$EJECT			



.OC 08	3)	LINE	source st	RTEMENT			
		1332	DATACLK	40			
300		1337+	org	768			
		1341 ; INVALS	TABLE OF	CONSTA	NTS 10 BE	LOADED INTO MP INT	ERNAL RAM VARIABLES
		1342 /	as part	OF SYSTI	EM INITIAL	.IZATION PROCEDURE:	
		1343 :					
		1344 /	INITIAL	VALUE	VARIABLE	TYPE	
		1345	======	====	======	2222	•
1300 00		1346 INVALS:	DB	99H	ROTPAT	kB1	
301 00	9	1347	DB	0011	FROTENT	RB1	
302 00	9	1348	DB	00H	LRISTKY	RB1	
303 08	3	1349	DB	CHARNO	CURD16	RB1	
304 00	3	1350	Œ	9911	KEYFLG	RB1	-
305 00	9	1351	DR	00H	; <reg7></reg7>	RB1	
306 06	Ø	1352	DB	00H	; EPRCC	R/ III	
307 O1	1	1353	DB	01H	; EPPSH	rrm	
308 06	Ø	1354	DB	99H	EPTIMR	RAM	
309 00	9	1355	DE	99K	; EPRO	ram	
30A 06	0	1356	DB	00H	: EPPCLO	RAM	
30B 06	9	1357	DB	99H	; EPPCHI	RAM	
3 0 C 93	3	1358	DB	93H	HBITLO	RAM	
30D 04	4	1359	DE	04H	HBITHI	RAM	
30E 26	B	1360	DE	20H	DSPTIM	RAM	
3 0F 25	5	1361	DE	25H	; VERSNO	RAM	
310 00		1362	DB	00H	HREGA	RAM	•
311 00		1363	DB ·	00H	HREGB	RAM	
312 00		1364	DE	96H	HREGO	ROM	
313 00	-	1365	DB	99H	HREGD	RAM	r
314 00		1366	DB	99H	HREGE	RAM	
315 00		1367	DB	00H	HREGE	RAM	
316 00		1368	DB	99H	SMALO	RAM	
317 00		1369	DE	0011	; SMRKI	RAM	
318 FF	_	1370	DB	0FFH	EMFILO	RAM	
319 OF		1371	DB	0FH	; EMAHI	RAM	
31A 00		1372	DB	99K	MEMLO	RAM	
31B 00		1373	DB	00H	; MEMH1	RRM	
310 00 310 00	-	1374	DB	99H	BCODE	RAM .	
310 04 31D 04		1375	DE	00h			
131E 01		1376	DB		; TYPE	RAM	
31F 00		1376		91H	; NUMCON	RAM DOM	
1320 08 1311 08			DB DD	CHODNO	OPTION	ROM	r
		1378	30	CHRRNO	NEXTPL	RAM	
1321 FF		1379	DB	OFFIH	KEDBUF	RAM	
322 0 0	Ø	1380	DB	99H	; KEYLOC	KAM '	
023		1381 NOVALS	EQU	\$- INVRL	5		
		1382	SIZECHK	_			
1023		1385+: 512E 1386<:	SET 3	Ō			
			*****	****	*****		kultulululuskustuskuskuskusla sik
		1396 \$EJECT					

inteľ

LOC	0BJ	LINE	SOURCE STRTEMENT
		1397 \$	INCLUDE (:F0:PRRSER, MOD)
		=1398	CODEBLK 45
0000		=140 3+	ORG 0
		=1407 ; INIT	INITIRLIZES PROCESSOR REGISTERS
		=1408 ;	AND RAM LOCATIONS TO DEFINED VALUES.
9699	C5	=1409 INIT:	SEL R30
0001	BF00	=1410	MOV XPCODE, #0
0003	7401	=1411	CALL XPTEST
0005	27	=1412	CLR A
0006	3D	=141 3	MOVD PSEGLO, R
0007	3E	=1414	MOVD PSEGHIJ R
8999	C81A	=1415	MOV ROUNTARY START RT RD1 (REG2) = RRM LOC 18H
000F	B923	=1416	MOV R1, #LOW NOVRLS
699C	BA90	=1417	MOV R2, #LOW INVALS
999È	FR	=1418 INITLP:	MOY A.R2
000F	E3	=1419	MOVP3 ALBA
0010	AØ	=1420	MOY GRO, R
0011	18	=1421	INC R9
0012	18	=1422	INC K2
9913	E90E	=1423	DUNZ REL INITLE
0015	55	=1424	STRT 1
0016	744F	=1425	CRLL EPERK
0018	D886	=1426	MOV RO, #LOW(OV1BRS+OVSIZE)
001R	746R	=1427	CALL OVLORD
001C	54E5	=1428	CALL COMFIL
001E	B937	=1429	MOV R1, #TYPE
0020	11	=1430	INC PR1
0021	34F2	=1431	CHLL INCSMA
0023	54E5	=1432	CYLL COMFIL
0025	99EF	=1433	ANL P1,#(NOT EPRSET) ; REMOVE EP RESET SIGNAL.
0027	0429	=1434	JMP MRIN
		=1435 ;	
		=1436	SIZECHK
0029		=1439+ SIZE	SET 41
		=14404;	
		=1441+;*****	**************************************
		=1450 \$EJECT	ī

LOC OBJ	LINE	SOURCE STATEMENT
	=1451 ;	•
	=1452 ;	KEYBOARD LAYOUT:
	=1453 ;	
	=1454 ;	
	=1455 ;	and the second s
	=1456 ;	
	=1457 ;	! LIST !!GO/RESET!! GO !!EXRM/CKR! ! C !! D !! E !! F !
	=1458 ;	
	=1459 ;	
	=1460 ;	
	=1461 ;	! !!PROG BRK!!PROG MEM!!REGISTER! ! !! !! !! !
	=1462;	! UPLOAD !! !! !! 8 !! 9 !! A !! B !
	=14 63 ;	! !!AUTO STP!!SING STP!! NO BRK ! ! !! !! !! !
	=1464 ;	
	=1465 ;	AND AND A COURSE OF THE PERSONNEL AS HERE HAVE BEEN AND ASSESSED TO A CONTRACT OF THE PERSONNEL ASSESSED TO A CONTRACT OF THE
	=1466 ;	! !!DATA DRK!!DATA MEM!! !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	=1467 ;	! DNLOAD !! !! !!CLR/PREV! ! 4 !! 5 !! 6 !! 7 !
	=1468 ;	! !!AUTO-BRK!!WITH BRK!! !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	=1469;	CATEGORISM CONTROL CONTROL OF THE SECOND SEC
	=1470 ;	AND THE RESERVE A SERVED COURSE ASSESSED TO BE A COMMON TO THE CONTRACT OF THE SERVED COURSE OF THE CONTRACT OF THE SERVED COURSE OF THE CONTRACT OF THE CONTR
	=1471 ;	
	=1472 ;	! FILL !!HORD REG!! NEXT/, !! END/ !! 0 !! 1 !! 2 !! 3 !
	=1473 ;	
	=1474 ;	
	=1475 ;	
	=1476 \$Ł	TECT CONTRACT



LOC OBJ	LINE	SOURCE STATEMEN	n
	=1477; =1478; =1479; =1480; =1481; =1482;	VALUES RETURNE	EQUATES DETERMINES HOW THE PARSER INTERPRETS OF BY THE KEYBOARD SCANNING INPUT ROUTINE DUS KEYS OF THE KEYBOARD ARE PRESSED.
	=1482 ; =1483 ; KEY9	EQU 00H	YALUE RETURNED FOR EACH KEY OF KEYBOARD MATRIX
	=1484 ; KEY1	EQU 01H	EY KEYBURRD SCANNING SUBROUTINE "KEDIN".
	=1485 ; KEY2	EQU 02H	DI REIDONNO SONNITA SONNOTINE RODIN.
	=1486 ; KEY3	EQU 93H	++
	=1487 ; KEV4	LQU 94H	! 1C ! 1D ! 1E ! 1F ! ! 9C ! 8D ! 8E ! 8F !
	=1488 ; KEY5	EQU 95H	4-24
	=1489 ; KEY6	K36 UQ3	! 18 ! 19 ! 1A ! 1B ! ! 98 ! 99 ! 90 ! 98 !
•	=1490 ; KE\7	EQU 97H	4
	=1491 ; KEY8	EQU 98H	! 14 ! 15 ! 16 ! 17 ! ! 64 ! 65 ! 66 ! 67 !
	=1492 ; KEY9	equ 09H	+}+++
	=1493 ; KEYA	equ orii	! 10 ! 11 ! 12 ! 13 ! ! 90 ! 91 ! 92 ! 93 !
	=1494 : KEYD	equ 68 H	ttttttt
	=1495 ; KEYC	EQU OCH	
	=1496 ; KEYD	EQU 9DH	
	=1497 ; KEYE	EQU 0EH	
2212	=1498 ; KEYF	EQU OFH	really acquired a
9919	=1499 KEYFIL		; [FILL COMMEND]
9912 9943	=1500 KEYNXT		(NEXT/)
0013	=1501 KEYEND		[END/.]
9914 9915	=1502 KEYREL =1503 KEYPAT		,[DOWNLOAD COMMAND] ;[AUTOBREAK MODIFIEK]
9916	=1504 KEYDM	EQU 16H	(IDATE MEMORY MODIFIER)
9917	=1505 KEYCLE		;[CLERR/PREVIOUS]
9918	=1506 KEYREC		[UPLOAD COMMAND]
0010	=1507 KEYTRE		(I AUTOSTEP MODIFIER)
001A	=1508 KEYPM	EQU 19H	:[PROGRAM MEMORY MODIFIER]
001B	=1509 KEYRE		; [REGISTER MEMORY MODIFIER]
001C	=1510 KEYLST		(FORMATTED DATA OUTPUT COMMAND)
991D	=1511 KGORES		;[GO FROM RESET STATE COMMAND]
001E	=1512 KEYGO	EQU 1EH	(LGO COMMAND)
991F	=1513 KEYMO0		FEMAMINE/MODIFY COMMAND 1
999F:	=1514 KSETB	egu 08H	;[SET_BREAKPOINT_COMMAND]
999C	=1515 KCLRB	equ och	;[CLEAR BRERKPOINT COMMAND]
	=1516 ;		
	=1517 ;		
9019	=1518 PBRK	EQU 19H	:[PROGRAM BREAKFOINT MEMURY MODIFIER]
001 5	=1519 DERK	EQU 15H	(LDATA BREAKPOINT MEMORY MODIFIER)
0011	=1520 RINT	EQU 11H	(CHARDWARE REGISTER MEMORY MODIFIER)
001B	=1521 NOBRK	EQU 10H	(WITHOUT BREAKPOINTS MODIFIER)
9016	=1522 WERK	EQU 16H	:[WITH BREAKPOINTS ENABLED MOD1FIER]
991A	=1523 SING	EQU 18H	([SINGLE STEP MODIFIER]
	=1524 ;		
	=1525 ÆJECT	•	



```
LOC ODJ
                 LINE
                              SOURCE STATEMENT
                =1526
                               CODEBLK 169
0029
                =1531+
                                 ORG
                                         41
                =1535 ; MRIN
                               OUTPUT_MESSAGE(COMMAND_PROMPT)
                =1536 ;
                               CPILL INPUT_BYTE(KEY)
                =1537 ; MRIN2 IF THE KEY=LND GO TO MRIN.
                =1538;
0029 BF01
                =1539 MRIN:
                               MOV
                                       XPCODE: #1
002B 74D1
                =1540
                               CALL
                                       XPTEST
0020 2301
                =1541
                               MOV
                                       A, #1
002F 3400
                =1542
                               CALL
                                       OUTUIL
                =1543
                               CALL
0031 14EC
                                        INPKEY
                =1544 MAIN2:
0033 FB
                               MOY
                                        A KEY
0034 D313
                =1545
                               XRL
                                        II, #KEYEND
9936 C629
                =1546
                               JΖ
                                        MRIN
                =1547;
                =1548 ; FINDOP FIND OUT IF THE KEY PRESSED IS A LEGITIMATE COMMAND INITIATOR:
                =1549 ;
                               ITMP:=CTAB
                =1550 ;
                               BCODE:=TYPE:=0
                =1551 .;
                                                                 /CTRE EXHAUSTED/
                               WHILE CTRB(ITMP)<>0
                                 IF CTRE(ITMP)=KEY GOTO MAINE /COMMEND ENTRY FOUND IN CTAB/
                =1552 ;
                =1553;
                                 ELSE
                                           11MP:=1TMP+COMMRND_ENTRY_SIZE
                =1554;
                                           BCODE:=BCODE+1
                =1555 ;
                               ENDHHILE
                =1556 ;
                               GOTO ERROR
                                        TIMP: #CTRB
0038 EC23
                =1557
                               MOY
                =1558
                               MMOV
                                        BCODE, ZERO
003A B936
                                 MOV
                                          R1. #BCODE
                =1569+
                                 MOV
                                          eR1, #ZERO
003C B100
                =1570+
                 =1574
                               MMOY
                                        TYPE, ZERU
003E B937
                 =1585+
                                 MOY
                                          RL #TYPE
0049 B100
                 =1586+
                                 MOV
                                          @R1, #ZERO
9942 FC
                 =1590 FINDOP. MOV
                                        A ITHP
                 =1591
                               MOVP3
0043 E3
                                        ብ ፀብ
0044 B2BC
                 =1592
                               J65
                                        MERROR
0046 DE
                 =1593
                               XRL
                                        A, KEY
0047 C652
                 =1594
                               JZ
                                        MAINA
0049 FC
                 =1595
                               MOV
                                        AL ITHP
004A 0303
                 =1596
                               ADD
                                        AL #COMSTZ
964C RC
                 =1597
                               MOY
                                        ITMP, B
004D B936
                 =1598
                               MOY
                                        R1, #BCODE
004F 11
                 =1599
                                INC
                                        2R1
0050 0442
                 =1600
                               JMP
                                        FINDOP
                 =1601;
                               OUTPUT_MESSAGE(STROOM(BCODE)) /*PROMPT FOR THE CURRENT COMMAND*/
                 =1602 ;
                 =1603 ;
                                I:=1+1
                 =1634;
                               OPTION: = MEM(I)
                 =1605 :
                                I := I \cdot 1
                 =1606 ;
                               NO_OF_PARAMETERS:=MEM(I)
                                I:=3
                 =1607 ;
                 =1608;
                               MMOV
                 =1609 MRINA:
                                        A, BCODL
0052 B936
                 =1618+
                                  MOV
                                          R1, #BCODE
                 =1619+
                                          ft, eR1
0054 F1
                                  MOV
0055 031D
                 =1623
                                RDD
                                        N. #STRCOM
0057 3402
                                CALL
                                        OUTCLR
                 =1624
```

				•
LOC	08J	LINE	source s	TATEMENT
0059	1C	=1625	INC	ITMP
005A	FC	=1626	MOY	R. ITMP
995B		=1627	MOVP3	RURA : GET OPTION POINTER
		=1628	MMOV	OPTION A
995C	1:079	=1641+	MOV	R1, #OPTION
905E		=1642+	MOV	@R1.A
005F		=1646	INC	TIMP
0060		=1647	MOV	A, IMP
0061	F3	=1648	MOVP3	FLOR ; GET NO OF PRINHHETERS
		=1649	MMOY	NUMCON, A
	B938	=1662+	MOV	R1, #NUMCON
9064	R1	=1663+	MOV	GR1, A
		=1667 ;		
		=1668 ;	PARAMET	ER_BUFFER(0=>5).=0
		=1 669 ;		
0065	B906	=1670	MOV	R1,#6 ; EACH PARAM IS 2 BYYES
0067	6636	=1671	MOV	RO. #SMALO ; START OF PARAM BUFFERS
	E000	=1672 MAINB:		9R9, #89H
006B		=1673	INC	RØ
	E969	=1674	DJNZ	ki mine
	14EC	=1675	CALL	INPKEY
GOOL	1400		CIRL	110 NC1
		=1676 ;		VELICAMENTODITION LINDEAUCA DA DO
		=1677 -		(EYCONEM(OPTION+TYPE)[6-0] DO
		=1678 /		M(OPTION+TYPE)[7]=1 GOTO MRIND1
		=1679;		=TVPE+1
		=1680 ;	ENDWHIL	E
		=1681 ;		
		=1682	MMOV	ITMP, OPTION
0070	B939	=1698+	MOA	R1, #OPTION
0072	F1	=1699+	MOY	R, er1
0073	OC.	=1712+	MOV	ITMP, A
0974	1C	=1715	INC	TMT
		=1716 MRINC1	MMOV	A, ITMP
0975	FC	=1732+	MOY	A, ITMP
0076		=1736	MOVP3	A, @A
0977		=1737	CLR	C
0078		=1738	RLC	R
0079		=1739	RR VDI	
9978 9978		=1740 =4744	XRL	R, KEY MOTAIN
	0693	=1741	JZ	MRIND
9970	Γ687	=1742	JC	MAIND1
		=1743	MINC	TYPE
	B 937	=1748+	MOV	K1, #TYPE
0081	F1	=1749+	MOY	ત. ૯ જ1
0002	17	=1753+	INC	A ' ·
0083	A1	=1758+	MOY	eri A
0084	1C	=1761	INC	ITMP
	9475	=1762	JMF	MAINC1
		=1763 ;		
		=1764 ;	MODIFIE	ER NOT FOUND SO RESET TYPE INDEX TO DEFRULT CASE (ZERO).
		=1765 ;	100111	IN HOLL COME SO MESEL THE INVENTION PERIODS VINE NEEDLY.
		=1766 MRIND1	MMUN	TYPE, ZERO
Gaar	D022			
	B937	=177/+	MOV	R1. #TYPE
9685	8100	=1778+	MOV	eR1, #ZERO
		=1782	MMOY	A, OPTION

LOC	06 J	LINE	SOURCE	TATEMENT	
9999	B939	=1791+	VOM	R1. #OPTION	
000D		=1792+	MOY	A, e R1	
998E		=1796	MOVP3	R en	
	3404	=1797	CALL	OUTMSG	•
	049E	=1798	JMP	MRINB0	
0071	04 <i>3</i> C	=1799 :	Jim	nninoe	
		=1890 ;	COLLO	TPUT_MESSAGE(MODIFIER)	
		=1801 MRIND		A OPTION	
0607	B939	=1810+	MOY	R1, #OPTION	
9995 9995		=1811+	MOV	RISHOF FOR RisHR1	
9896		=1815	MOVP3	n en	
5670	LJ	=1816	MADD	A, TYPE	
9907	B937	=1822+	MOY	R1, #TYPE	,
0099		=1823+	NDD	ñ. € €1	
	3404	=1827	CRLL	OUTMSG	
	14EC	=1828	CRLL	INFKEY	
00 3C	1460	=1829 ;	CHLL	IW KLI	
ooor:	EC00	=1830 MAINE	a. MANU	ITMP, #9	
	2330	=1831 MRINB1		R. #SMALO	
99A2		=1832	ADD	A. ITHE	
99A3		=1833	RDD	A, ITMP	V · · · · · ·
00A4		=1834	MOV	RO, A	
			CALL	INPADA	
	14C0 FGBR	=1835 =1836	JC	CMDINT	
99N9				ITMP	
		=1837	INC		
	B938	=1838	MOV	R1, #NUMCON	
00RC 00RD	_	=1839	MOV Dec	A. (R1	
		=1840	MOV	fi .	s - 5
99AE	CGBH ut	=1841 =1842		eri, a CMDINT	•
00H		=1842 =1843	jz Mov		
	D313			A, KEY	
	CCBU	=1844 =1845	XRL JZ	A, #KEYEND	
	14EC	=1846	CALL	CMDINT INPKEY	•
	0400	=1847	JMP	MAINB1	
9900	04110	=1848 ;	JIT	DAILMOT	•
			NT ENTED	THE COMMAND PROCESSOR WITH:	
		=1850 ;		DE=THE MAIN COMMAND 14PE	
		=1851 ;		BCOMMAND TYPE	
		=1852 ;		ER(1)=FIRST ADDRESS	
		=1853 ;		ER(2)=SECOND (NODRESS	
		=1854 ;		ER(3)=DATA	
AARA	4400	=1855 CMDIN		IMPLEM	
0001	1100	=1856 ;	I. VIR	THE CELL	
			מחממ:ז מח	ENCOUNTERED IN MAIN PARSING KOUTINE.	
aaaa	BA01	=1858 MERRO		LDATA, #1	
	2498	=1859	JMP	PERROR	
9900	. 24311	=1869	SIZEC		
98 97	,			.51	
9097		=1863+ SIZ	L 3E1	.JI	
		=1864+; =4065+; ********	. 4- بادران طروق واروق		distributed:
				· ·	ምም ተቀቀ
		=1874 \$ EJEC			•
				*	

LOC OBJ	LINE	SOURCE STATEMENT
	=1875	DATABLK 50
0323	=1880+	ORG 803
	=1884 ;	•
	=1885 ; ***	***************
	=1886;	
	=1887 ;	TRBLES FOR PARSER
	=1888 ;	
	=1889 ; ****	**************************************
	=1890 ;	
	=1891 /	THE CLAB TABLE CONTAINS (COMSIZ) ENTRIES FOR EACH COMMAND. THE MEANING
	=1892 ;	OF THE ENTRIES IS AS FOLLOWS:
	=1893 ;	
	=1894 ;	ENTRY 0 COMMAND KEY TO INITIATE
	=1895 ;	ENTRY 1. POINTER TO THE LIST OF OPTIONS APPLICABLE TO THIS COMMAND
	=1896 ;	ENTRY 2. NUMBER OF NUMERIC PARAMETERS REQUIRED BY THE COMMAND
	=1897 ;	·
002 3	=1898 CTAB	
999 3	=1899 COMSI	EQU 3
	=1900 ;	
0323 1F	=1901	DE KEYMOD, LOW OPTAB1, 1 ; EXAM
0324 3F	=	
0325 01	.=	
0326 1E	=190 2	DB KEYGO, LOW OPTAB3, 1 ; GO
0327 49	=	
0328 01	=	
0329 10	=190 3	DB KEYFIL, LOW OF TABL, 3 ; FILL
032A 3F	=	
032B 03	=	DD WELL CT LOW ODTODY O NIMP
032C 1C	=1904	DB KEYLST, LOW OPTAB1, 2 ; DUMP
0320 3F 032E 02	= '	
		ND IZERDEC LOLLODZONA O DECODO
032F 18	=1905	DB KEYREC, LOW OPTAB1, 2 ; RECORD
0330 3F 0331 02	=	•
0332 14	=19 0 6	DB KEYREL, LOW OPTABL, 0 ; KELUAD
0332 14 0333 3F	=1966	DB KEYREL, LOW OPTAB1, 0 ; RELORD
0333 Sr 0334 00	=	
0335 0C	- =1907	DB KSE\B,LOW OPTAB2,1 ; SETBRK
0336 46	-1301	A PETOTOM OF HIDELT SIZEDAY
0337 01	=	
0338 OC	=1908	DB KCLRB, LOW OPTAB2, 1 ; CLRBRK
0339 46	= 1,000	TO ROUND EAR OF THE CITY OF TH
0337 40 0338 01	=	
0338 1D	=1909	DB KGORES, LOW OPTAB3, 0 ; GO FROM RESET STATE
033C 49	= 1505	TO RESIDENCE OF TROOPS OF TROOPS OF TROOPS OF TROOPS
0330 00	=	
033E FF	=1910	DB GFFH ;ESCOP
JJJC 11	=1911 ;	, A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	=1912 \$EJEC	
	171E 4F1FF	

LOC OBJ	LINE	SOURCE STATEMENT
	=1913 /	
	=1914 ;	THE OPTION TABLE GIVES THE VARIOUS OPTIONS ALLOWED FOR EACH
	=1915 /	BRSIC COMMAND, RS FOLLOWS:
	=1916 ;	
	=1917 /	ENTRY 0. START OF TABLE OF MODIFIER RESPONSES.
	=1918 :	ENTRY 1+. ALLOWED MODIFIER KLYSTROKES CORRESPONDING TO OPTIONS 0-5.
	=1919 ;	NOTE THAT THE LAST BYTE IN EACH OPTION GROUP HAS BIT
	=1920 ;	SEVEN SET TO INDICATE THE END.
	=1921	
033F 26	=1922 OPTNB1.	
0340 1R	=1923	DB KEYPM, KEYDM, KEYREG, RINT
0341 16	z	
0342 1B	=	
0343 11	=	
0344 19	=1924	DB PBKK, DBRK OR COH
0345 95	=	
0346 26	=1925 OPTAB2	S
0347 1R	=1926	DB KEYPM KEYDM OR 80H
9348-96	=	· ·
0349 2C	=1927 OPTRB3	
034A 1B	=1928	DB NOBRK, WERK, SING
034B 16	=	
034C 1A	=	AD WEIGHT WEITTO OF COLL
034D 15	=1929	DB KEYPRT, KEYTRA OR SØH
034E 99	=	CITCAR
0000	=1930	SIZECHK
002C	=1933+ SIZE =1934+:	1 DET 1 44

	=1335+; ***** =1944	
	=1944 \$EJEUI	

LOC OBJ	LINE S	Source 5	FATEMENT	,
·	=1945	CODEBLK	130	
0100	=1955+	ORG	256	
	=1959;0UTUTL	OUTPUT (ONE OF FOUR UTIL	ITY DISPLRY PROMPTS (LEFT JUSTIFIED)
	=1968;	ACCORDIT	NG TO ACC CONTEN	TS (0-3).
	=1961 ; OUTCLR	CLEAR D	isplay and outpu	T CHARACTER STRING STARTING
	=1962 ;	AT THE	RDDRESS POINTED	TO BY BYTE AT ADDRESS IN ACCUMULATOR.
	=1963 ; OUTMSG	SUBROUT	INE TO COPY R ST	RING OF BIT PATTERNS FROM ROM TO THE
	=1964 ;	DISPLAY	REGISTERS.	
	=1965 ;			RMINED BY RCC WHEN CALLED.
	=1966;			CONTENTS HRE USED TO ADDRESS A BYTE IN A
	=1967 ;			RENT PROE WHICH CONTRINS THE HODRESS OF
	=1968 ;			TERN DATA BYTES TO BE PRINTED ONTO THE
	=1969 ;	DISPLAY		
	=1970 ;			S INDICATED WHEN BIT7 =1.
	=1971 ;		UBROUTINE /WDISP	
	=1972 ;			ING INTO THE DISPLRY REGISTERS.
0100 0319	=1973 OUTUTL:		ብ, #STRU\L	
0102 B4F1	=1974 OUTCLR:		CLEAR	
0104 A3	=1975 OUTMSG		A. ea	
0405 0040	=1976	MMOV	STRIMP, A	
0105 E940	=1989+	YOM	R1, #STRTMP	
0107 A1	=1990+ =1994 PRNT2:		®R1⊾A A⊾STRTMP	; LOAD NEXT CHARACTER LOCATION
0108 B940	=2003+	MOV	R1, #STRTMP) LOND MEAN CHARGET LOCATION
0106 F1	=20041	MOY	A GR1	
010B R3	=2998	MOVE	R. OR	; LOAD BIT PATTERN INDIRECT
010C F217	=2009	JB7	PRNT1	· ·
010E D4D8	=2010	CRLL	WDISP	OUTPUT TO NEXT CHARACTER POSITION
	=2011	MINC	STRTMP	; INDEX POINTER
0110 C940	=2016+	YOM	R1J #STRTMP	
0112 F1	=2017+	MOY	A. @R1	
0113 17	=2021+	INC	A	
0114 A1	=2026+	MOV	eri, a	
0115 2408	=2029	JMP	PRNT2	
0117 C4D8	=2030 PRNT1:	JMP	WDISP	; D ONE
	=2031 ;			
601 9	=2032 STRUTL		LOH \$	·
0119 31	=2033	DB	LON(DERROR)	UTILITY MESSAGE 0 ADDRESS
011A 37	=2034	DB	LOW(DSGNON)	UTILITY MESSAGE 1 ADDRESS
0118 3E	=2035	DB	LON(DRUN)	UTILITY MESSAGE 2 ADDRESS
011C 44	=2036 =2037 CTDCOM	DB	LOW(DBPNT)	JUTILITY MESSAGE 3 ADDRESS
001D 011D 46	=2037 STRCOM =2038	DE:	LOW \$. HOCTO COMMOND A DECDONICE ORDOLEC
011D 46 011E 49			LOM(DMOD)	; BASIC COMMAND 0 RESPONSE ADDRESS ; BASIC COMMAND 1 RESPONSE ADDRESS
011E 49 011F 4B	=2039 =2040	DE DB	LOW(DGO) LOW(DF1LL)	BRSIC COMMAND 2 RESPONSE ADDRESS
0120 4E	-2041	DE	LON(DLST)	; BASIC COMMAND 3 RESPONSE ADDRESS
0121 51	=2042	DB	LOW(DREC)	; BASIC COMMIND 4 RESPONSE RODRESS
0122 54	=2043	DB	LOW(DREL)	BRSIC COMMAND 5 RESPONSE ADDRESS
0123 57	=2044	DB	LOH(DSB)	; BASIC COMMAND 6 RESPONSE ADDRESS
0124 5R	=2045	DB	LOM(DCB)	; BRSIC COMMAND 7 RESPONSE RODRESS
0125 50	=2046	DE	LON(DGR)	BASIC COMMAND 8 RESPONSE ADDRESS
9926	=2047 STRMEM	EQU	LOW \$	
0126 5F	=2048	DB	LOW(DPRMEM)	DATE TYPE MODIFIER 0 RESPONSE ADDRESS
0127 61	=2049	ĐB	LOW(DDAMEM)	DATA TYPE MODIFIER 1 RESPONSE ADDRESS
912 8 63	=2050	DE	LON(DRM)	; DRTA TYPE MODIFIER 2 RESPONSE ADDRESS



LOC	UBJ	LINE	SOURCE	STRTEMENT	
9129		=2051	DB	LOW(DINTRG)	; DATA TYPE MODIFIER 3 RESPONSE ADDRESS
012A		=2052	DB	LOW(DPRERK)	; DRTA TYPE MODIFIER 4 RESPONSE ADDRESS
012B	67	=2053	DB	Loh(DDABRK)	; DATA TYPE MODIFIER 5 RESPONSE AUDRESS
002C		=2054 STRGOC	F.GO	LOW \$	
012C		=2055	DB	Low(Dnobrk)	EXECUTION MODE MODIFIER 0
01 2D	-	=2056	DE	LOM(DMBRK)	EXECUTION MODE MODIFIER 1
012E		=2057	DB	LOH(DSS)	EXECUTION MODE MODIFIER 2
012F		=2058	DB	L'OW(DPA)	EXECUTION MODE MODIFIER 3
0130	75	=2059	DB	LOW(DTR)	EXECUTION MODE MODIFIER 4
		=2060 ;		· · · · · · · · · · · · · · · · · · ·	
		=2061 ;	UTILI	TY OUTPUT MESSAGES	
		=2062 ;			
		=2063 DERROR:			
0131		=2064	DE	01111001B	, "E"
0132		=2065	08	91919999E	; "R"
0133		=2066	D₽	01010000C	; "R"
0134		=2067	DB	01011100E	; *0*
0135		=2068	DB	01010000B	; "R"
913 6	CØ	=2069	DC	11000000E	g Mag M
0137	00	=2070 DSGNON:	0.00	00000000	
0138		=2871	96	00000000B	# #
0136 0139	_	=2072	DE	011101106	; "H"
0138		=2073	DB	01101101E	; *S*
		=2874	90	01111901E	, "E"
013B		=2075	DB	01000000E	#_# # 4**
013C 013D		=2076 =2077	DB DB	01100110E 11100111B	; 44 *
9770	Ef	=2078 DRUN:	מט	1110011118	; "9. "(TM)
013 E	00		Nr.	00000000	; * *
013E		=2079 =2080	DB DB	00000000B 01000000B	, n_ n
0140		=2000 =2081	DB	010100000B	; *R*
0140		=2082	DB	919199998 909111998	, "K" , "U"
0141 0142		=2083	DE	01011100E	, "V" , "N"
0143		-2003 =2084	DB	11999999B	- Σ''[¶'' - ' χ'' μ
0143	CO		VO	110000000	. The state of th
04.44	77	=2085 DBPNT: =2086	DE	Q444QQ44D	, upu
0144 0145				91119911B 19111991E	; "t"
9140	מט	=2087 =2000 #UTEST	DE	101110010) "U. "
		=2088 \$EJECT			•

LOC	OCJ	LINE	Source S	TATEMENT	
		=2089 ; =2090 ; =2091 ;	PRIMARY	COMMAND RESPONSE STRING PRITERN	ıs
9146		=2092 DMOD: =2093	ĐĐ	01111001B, 00111001B, 11110100B	, "ECH. "
0147 0148		=			
0148	1.4	= =2 0 94 DGO:			
0143	'20	=2095	D₽B	001111015, 1101110 0 8	; "60. "
014A		-2000	VD	601111916, 1191111996	, 00.
QT-III	00	=2096 DFILL:			
014E	71	=2097	DB	01110001B, 00110000B, 10111000B	; "FIL."
014C		=	•	012200020/002200000/102220000	, , <u>, , .</u> .
014D		=	,		
		=2098 DLST:			
014E	38	=2099	DB	00111000B, 01101101E, 11111000B	; "LST. "
614 F	6D	=			
0150	F8	=			
		=2100 DREC:			
0151	3E	=2101	DB	00111110B, 01110011B, 10111000B	; "UPL. "
0152		=			
0153	BE	=			
		=2102 DREL:			,
0154		=2103	DΒ	01011110E, 01010100B, 10111000B	; "DNL. "
0155		=			
0156	68	=			
		=2104 DSB			
0157		=2105	DB	01101101B, 01111000E, 111111100E	; "STB. "
0158		=		,	
0159		=			
	/	=2106 DCD:			
015A		=2107	DB	00111001E, 00111000E, 11111100E	; "CLB. "
015B		=			
015C	ru	= (400 000			
0451	20	=2108 DGR:	00	00444404B 4404000B	505 H
015b		=2109	DE	00111101B, 11010000B	; "GR. "
015E	טע	= 0440 #51505			
		=2110 \$ EJECT			

LOC OBJ	LINE	Source	STRTEMENT			
	=2111 ; =2112 ;	MEMORY	'SPACE MODIFIER OPTION RESPONSE S	STRINGS		
	=2113					
•	=2114 DPRME	M				
015 F 73	=2115	DB	01110011B, 11010 000 B	, "PR. "		
0160 D0	=					
	=2116 DDAME	M:				
0161 SE	=2117	D€	01011110B, 11110111B) "DN. "		
01 62 F7	=					
	=2118 DRM:		•			
0163 50	=2119	DE	01010000B, 10111101B	, "RG. "	•	
0164 BD	=					•
	=2120 DFRB					
9165 73	=2121	DB	01110011B, 11111190E	; "PB. "		
01 6€ FC	=					
	=2122 DDRD					
0107 SE	=2123	DB	01011110B, 11111100B	; "DE " -	,	
0160 FC	= 0.04 5747					
-0450 75	=2124 DINT		044404405-440400000	W 475 W		
- 91 69 76	=2125	₽B	011101106, 110100006	9 "HR "		,
016A D0	= 24.25					,
	=2126 ;	prepoi	NSE MESSAGES FOR GU CONDITION MOD	tritio.		
	=2127 ;	KESPU	ASE NESSHOULS FOR DO COMPITION NOD	IF LEKS.		
	=2128 ;	DIZ.				
016B 54	=2129 DNOBI =2130	vis. DB	01010100E, 11111100E	: "NB "		
9166 FC	=2136	UB	010101000; 111111000	· NO		
610C LC	=2131 DHBR	γ.		-	**	
016D 7C	=2132	r. DB	01111100B, 11010000B	; "BR. "		
016E D0		<i>V</i> U	011111000/110100000) Div.		
OTOL DO	=2133 DSS:					
016F 6D	=2134	DB	01101101B, 01101101B, 11111000B	; "SST: "		
0170 6D	= -5134	00	011011010) 011011010) 111110000	, 551.		
. 0171 F8	=				- %	
. 01/1/0	=2135 DPA:					
0172 77	=2136	DB	01110111E, 01111100E, 11010000B	. "ARR "		4
0173 7C	=	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	011101110, 011111000, 110100000	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
9174 D9	=					
01, 1, 2, 3	=2137 DTR:					*
0175 77	=2138	DΒ	01110111B, 01101101E, 11111000B	; "AST. "		
0176 GD	=					
0177 F8	=					*
	=2139 ;		•			
	=2149	SIZEC	HK		•	*:
9978	=2143+ SI		120		s .	
	=2144+;					
	=2145+; ***	*****	**********	******	:***	
	=2154 \$EJE	CT				

```
SOURCE STATEMENT
LOC OBJ
                 LINE
                =2155
                              CODEDLK 45
88C9
                =2160+
                                ORG
                                        192
                =2164 ; INPODR INPUT DATA INTO TWO-BYTE PARAMETER BUFFER INDICATED BY RO.
                =2165 ;
                              RECEIVE NUMERIC KEYS FROM KEYBOHRD UNTIL 57 OR 5.5.
                =2166 ;
                              SHIFT INTO HODRESS BUFFER;
                =2167;
                              RE-MRITE DISPLAY.
                =2168;
                              IF NUMBER OF CONSTRINTS NEEDED IS ZERO, NO NEW PRRHMETERS ARE ALLOWED.
                =2169;
00C0 97
                =2170 INPROR: CLR
                                      C
00C1 R7
                =2171
                              CPL
                                      С
                =2172
                              MMOY
                                      A. NUMCON
00C2 B938
                =2181+
                                MOV
                                        R1, #NUMCON
80C4 F1
                =2182+
                                MOV
                                        n, eri
99C5 C6D7
                =2186
                              JΖ
                                       ELSIF1
                =2187 INPRO1: MOV
00C7 FB
                                       N KEY
00C8 92D7
                =2188
                              JB4
                                       ELSIF1
                =2189
88CR 28
                              XCH
                                       A, ero
99CE 47
                =2190
                              SHAP
99CC 29
                =2191
                              XCH
                                       RJ ERO
00CD 30
                =2192
                              XCHD
                                       AL ERØ
00CE 18
                =2193
                              INC
                                       RØ
                                      AJ ero
00CF 30
                =2194
                              XCHD
9909 3478
                =2195
                              CALL
                                       UPDHDR
00D2 14EC
                =2196
                              CALL
                                       INPKEY
00D4 97
                =2197
                              CLR
0005 0407
                =2198
                              JMP
                                       INPR01
                =2199 ;
                =2200 (ELSIF1 IF KEY=""," OR "," THEN RETURN.
                =2201 ;
0007 FB
                =2202 LLSIF1: MOV
                                       A KEY
0008 D312
                =2293
                              XRL
                                       R, #KEYNXT
800A C6E5
                =2204
                              JΖ
                                       ELSIF2
000C FB
                                      B, KEY
                =2205
                              MOV
00DD D313
                =2206
                              XRL
                                       A, #KEYEND
00DF - C6E5
                =2207
                              JZ ·
                                      ELSIF2
                =2208;
                =2209 ;
                              ELSE GOTO PERROR.
                =2210 ;
00E1 BR02
                =2211
                              MOV
                                      LDATA, #2
90E3 249R
                =2212
                              JMP
                                      PERROR
90E5 E846
                =2213 ELSIF2: MOV
                                      RO, #SEGMAP
00E7 B903
                =2214
                              MOY
                                      R1, #3
00E9 B4F5
                =2215
                              CALL
                                      DELFINK
00EB 83
                =2216
                              RET
                =2217
                              SIZECHK
002C
                =2220+ SIZE SET 44
                =2221+;
                =2222+; **********************
                =2231 $EJECT
```



LOC	0BJ	LINE S	source st	TRTEMENT
		=2232	CODEBLK	35
9178		=2242+	ORG	376
		=2246 ; UPDADR	UPDATE A	NODRESS FIELD
		=2247 ;	CLAST TH	REE CHARACTERS OF DISPLAY) WITH ADDRESS BUTFER
		=2248 UPDADR:	MMOV	NEXTPL, PLUS3
0178	B93A	=2259+	MOV	R1, #NEXTPL
017R	D103	=2260+	MOV	QR1, #PLUS3
		=2264 ;	WRITE AD	ODR INTO NEXT THREE BUFFER LOCATIONS.
017 C	FØ	=2265 UPDND1:	MOV	ብ ፀ ዋ0 -
017D	68	=2266	DEC	K0
017E	53 0 F	=2267	ANL	A, #9FH
0180	968E	=2268	JNZ	D5PHI
0182	D4D8	=2269	CALL	MDISH
0184	FØ	=2270	MOV	െ € R0
0185	47	=2271	SMED	A
0186	530F	=2272	rinil	R. #0FH
9188	9692	=2273	JNZ	DSPM1
018R	D4D8	=2274	CRLL	MD1SP
018C	2494	=2275	JMP	DSPL0
018E	D4D3	=2276 DSPHI.	CRLL	DSPACC
6190	FØ	=2277 DSPMID:	MOV	R, ero
0191	47	=2278	SWRP	R
0192	D4D3	=2279 DSPM1	CALL	DSPRCC
0194	FØ	=2280 DSPL0:	MOV	∩ ero
	D4D3	=2281	CRLL	DSPRCC
0197	83	=2282	RET	
		=2283	SIZECHK	
0020		=2286+ SIZE	SET 3	2
		=22874;		
			*****	*************
		=2297 \$E JECT		

LOC OBJ	LINE S	SOURCE 57	ratement
	=2298	CODEDLK	75
019 8	=2308+	ORG	408
0170	=2312 / FERROR.		REPERT
	=2313 ;		T_MESSAGE(PERROR_FROMPT)
	=2314 ,		T(LDATA)
	=2315 :		INPUT_BYTE(KEY)
			EY='CLERR/TKEY10US'
0190 BR04	=2317 RERROR		LDATA, #4
019A BF02	=2318 PERROR		XPCODE, #2
019C 74D1	=2313	CRLL	XPTEST
019E 27		CLR	A
019F b7	=2321	MOV	PSW A
01A0 FB	=2322	MOV	R, KEY
01A1 D317	=2323	XRL	A. #KEYCLR
01A3 C6DG	=2324	JZ	ERROR2
01N5 27	=2325	CLR	A
01RG 3400	=2326	CALL	WTUTL
0163 FA	=2327	MOY	A, LDATR
01A9 D4D3	=2328	CALL	DSPRCC
	=2329	MMOY	KBDCUF, NEG1
01RE E93B	=2340+	MOY	R1, #KDOBUF
01AD B1F	=2341+	MOV	@R1, #NEG1
01RF 14EC	=2345	CRLL	INPKEY
0161 FB	=2346	MOV	ብ KEY
01B2 D313	=2347	XRL	A, #KEYEND
01B4 9698	=2348 =0340 EDDOO(1)	JNZ	RERROR
01B6 0429	≈2349 ERROR2: ≈2350	SIZECHK	MAIN
0020	=2353+ SIZE		
0020	=2354+;	201 2	.
		*****	**************************************
	=2364 ;		
	=2365	CODEBLK	80
0200	=2380+	OPG	512
	=2384 ; IMPLEM	IMPLEME	NT COMPAND
0200 2306	=2385 IMPLEM:	MOV	A, #LOW(JMPTBL)
	=2386	MRDD	A. BCUDE
0202 B936	=2392+	MOV	R1, #BCODE
0204 61	=2393+	NDD	A. eri
0205 B3	=2397	JMPP	e A
	=2398 ;		
	=2399 JMPTBL:		LAUL TEALON
0206 0F	=2400	DB	LOW(JTOMOD)
0207 20	=2481	DB	LOW (JTOGO)
0208 22 0209 1R	=24 0 2 =24 0 3	DB DB	LOW(JTOFIL)
	0404		LOW(JTOLST)
020A 11 020B 16	=2404 =2405	-DB DB	LON(JTOREC) LON(JTOREL)
929C 2C	=2406	DB	LOH(COMSER)
9290 28	=2407	DE:	LOW(CONCER)
020E 26	=2408	DE	LOW(JGORES)
3252 EV	=2409 ;		
020F 444F	=2410 JTOMOD:	JMP	EXAMIN
	=2411 :		
0211 85	=2412 JTOREC.	CLR	FO ; FO=O ==> HEX FORMAT DATA DUMP



LOC	08J	LINE	source st	TRIEMENT
9212	8472	=2413	CALL	HFILEO
0214		=2414	JMP	MAIN
		=2415 ;		
0216	5497	=2416 J70REL	CALL	PRECIN
0218	0429	=2417	JMP	MR1N
		=2418 ;		•
821A	85	=2419 JT0LST:	CLR	F0
021 B	95	=2420	CPL	F0
9210	E472	=2421	CALL	HFILEO .
021E	0429	=2422	JMP	MAIN
		=2423 ;		•
0220	8400	=2424 JT0G0:	JMP	EPRUN
		=2425 ;	•	•
	54E5	=2426 J10FIL:	CALL	COMFIL
9224	0429	=2427	JMP	MAIN
		=2428 ;		
9226	8461	=2429 JGORES:	JMP	COMGOR
		=2430 ;		
) to clear breakpoints
	BA00	=2432 COMCBR:		LDATA, #0
022A	442E	=2433	JMP	BRKFIL
		=2434 ;		
) TO SET BREAKPOINTS
	BA01	=2436 COMSDR		LDATA, #1
022E	2304	=2437 BRKFIL:		A #4
0000		=2438	MADD	TYPE 0
	B937	=2448+	VOM .	K1, #TYPE
0232 0233		=2449÷ =2455+	add Mov	ብ, 0 R1 0K 1, ብ
	n1 F400	=2459 BRKNXT:		LSTORE
0234 0236		=2400 DKKNA).	MOV	BY KEA.
	D313	-2460 =2461	XRL	R, #KEYEND
	C64D	=2462	JZ	BRKEND
	14EC	=2463	CALL	INPKEY
0230	1460	=2464	MMOV	NUMCON, PLUS1
ดวรถ	B938	=2475+	MOY	R1, #NUMCON
	C101	=2476+	MOY	@R1. #PLUS1
	B830	=2489	MOV	RO, #SMALO
	B000	=2481	MOY	ero. #9
02.5	2000	=2482	MMOY	SMRH1, ZERO
9245	B931	=2493+	MOY	R1, #SMHHI
	B100	=2494+	MOY	@R1, #ZERO
	1400	=2498	CRLL	INPROR
	E634	=2499	JNC	BRKNXT
	0429	=2500 BRKEND		MRIN
J		=2501	SIZECHK	
004F		=2504+ SIZE		 79
3,		=2505+;	'	
		=2506+; ****	******	**********
	•	=2515 \$EJECT		



LOC OBJ	LINE	Source 5	TATEMENT
	=2516	CODEBLK	75
024F	=25314	ORG	591
0211			ZMODIFY MEMORY COMMAND.
	=2536 ;		S MEMORY RODRESS SPACE OPTION, RODRESS VALUE, AND CURRENT DATA.
	=2537 ;		CYBOARD AND INTERPRETS RESPONSE.
	=2538 ;	ויו כטוובויי	ETOOTING THE THIEN NETS THEN ONSE.
	=2539 ;	OUTPUT I	MESSAGE((MEMORY_SPRCE_OPTION>(SMA>/=/(DRTA_BYTE>)
024F 85	=2540 EXAMIN:		F0
UZ4F OJ	=2541 EXRMO:		A, TYPE
0250 B937	=2550+	MOV	R1. #TYPE
0252 F1	=2551+	MOV	તા ભાગ
0253 0326	=2555 =2555		A, #STRMEM OFFSET FOR FIRST MEMORY TYPE STRING
0255 3402	=2556	add Call	
		MOY	OUTCLR RØ, #SMALO÷1
0257 6831 0259 347C	=2557 =2558	CALL	UPDAD1
025B 2348	=2559	MOV	€, #01001090E ; '='
0250 D408	=2568	CALL	MDISP:
025F 14FC		CALL	LFETCH
	≈2561 =2562	MOY	A, LDRTA
0261 FA	=2562	SMUS	
9262 47	≈2563 ~2564		A DSPACC
0263 D4D3 0265 FN	=2564 =2565	CALL MOY	A, LDATA
9266 D4D3	=2566 =2566	CRLL	DSPACC
8266 0403	=2567 ;	CHLL	DOFFICE
	=2568 ;		
		INPUT_K	יבטיויבטי
	=2570 ;		' IS NOT NUMERIC)
	=257 1 ;	TL (VC)	IF (KEY=KEYEND) GO TO PARSER
	=2572 ;		ELSEIF (KEY=KEYNEXT)
	=2573 ;		INCREMENT (SMA)
	-2573 ; ≃2574 ;		GOTO EXAMIN
			ELSEIF (KEY=KEYPREYIOUS)
	=2575 ; =2576 ;		DECREMENT (SMR)
	=2576 ; =2577 ;		GOTO EXAMIN
	=2577 ;		ELSE GOTO PERROR
	≃2578 ; ~2570 ;		ELDE GOTO PERKOK
020 4450	=2579 ; =258 0	CALL	INPKEY
0268 14EC		MMOV	
0000 50	=2581 =2597+	MOV	ብ. KEY ብ. KEY
026R FB 026B 927B	=2601	JB4	EXAM1
0200 7270	=2602 ;	JD4	FUMIT
		ODDEND	DATE WITH (LOWNIE_(KLY>)
	=2603 ;	CALL LS	
	=26 94 ; =26 95 ;		
		GOTO EX	AFRITAN
GUCD FO	=2606;	MOU	0.10000
926D FR	=2607	MOV	A, LDATR
026E 47	=2608	SWAP	H o warran
926F 53F0	=2689 =2648	ANL JF0	a. #0f0H Exams
9271 B675	=2610 -2644		
9273 27 9274 95	=2611 =2612	CLR	A GA
0274 95 0275 60	=2612 =2612 LVOMS	CPL	60 ven
9275 6B	=2613 EXAM5:	ADD MOU	R, KEY
0276 AA	=2614	MOV	LDATA, A
0277 F400	=2615 =2616	CRLL	LSTORE
0279 4450	=2616	JMP	EXAM0



LOC	OBJ	LINE	SOURCE S	TRTEMENT			
		=2617 ;					
0 27B	D313	=2618 EXRM1	XRL	R. #(KEYEND)	1		
827D	9681	=2619	JNZ	exam2			
827F	8429	=2620	JMP	MAIN			
		=2621 ;					
9281	FB	=2622 EXRM2:	MOY	A. KEY			
9282	D312	=2623	XRL	A. #KEYNXT			
	968A	=2624	JNZ	EXAM3			
028€	34F2	=2625	CRLL	INCSMA			
9288	444F	=2626	JMP	EXAMIN			
028A	FE	=2627 EXRM3	MOV	A, KEY			
0288	D317	=2628	XRL	R. #KEYCLR			
0280	9693	=2629	JNZ	EXAM4			
028F	54F4	=2630	CALL	DECSMA			
8291	444F	=2631	JMP	EXAMIN			
0293	BN03	=2632 EXAM4	: MOV	LDATA, #83H			
0295	249A	=2633	JMP	PERROR			
		=2634	SIZECKK				
0048		=2637+ SIZ	E SET 7	2			
		=2638+;					
		=2639+; ****	******	******	*****	****	*****
		=2648 ;					
		=2649	CODEBLK	4			
80EC		=2654+	OKG	236			
99EC	D4C2	=2658 INPKE	Y: CALL	KBDIN ; F	Turns Ki	ey depres	SION IN A
00EE	AB	=2659	MOY	KEY, A			
00EF	83	=2660	RET				
		=2661	SIZECH				
0004		=2664+ SIZ	E SET 4	ļ			
		=2665+;					
		=2666+; ***	******	******	:*****	*****	******
		=2675 \$EJEC	T				



FOC OBY	LINE	Source s	TRTEMENT
	2676 \$	INCLUDE	(:F0:GOCOMS, MOD)
	=2677	CODECLK	210
0400	≈2697 +	ORG	1924
	=2701 ; EPRUN	run enu	LATION MODE.
	=2792 ;		EP WITH SYSTEM STRTUS AND RELERSE.
	=27 03 ;	SEQUENC	E IS RS FOLLOWS:
	=2704 ;		KIND WAS TERMINATED BY THE "NEXT" KEY:
	≈27 05 ;		RE SMA INTO EP PC;
	=2706;		P PC INTO TOP-OF-STACK (RELATIVE TO EP PSA);
	=2707 ;	PRISS EP	
	=2708 ;	PASS EP	·
	=2709 ;	PASS EP	
	=2710 :	11155 EF	ACCUMULATOR;
0400 2302	=2711 ; =2712 EPRUN:	MOV	η, #2
0402 3400	=2713 LI KUV.	CALL	OUTUTL
0102 3100	=2714	MHOY	R, NUMCON
0404 B938	=2723+	MOV	R1, #NUMCON
0406 F1	=2724+	MOV	A, QR1
0407 9615	=2728	JNZ	EPCONT
	=2729	MMOV	EPPCLO, SMALO
0409 B930	=2745+	YOM	R1. #SMHLO
049B F1	=2746+	MOV	ብ eri
040C B924	=2752+	YOM	R1, #EPPCLO
040E R1	=2753+	MOY	ex1. A
	=2756	MMOY	EPPCHI, SMANI
040F B931	=2772+	MOY	R1, #SMAHI
0411 F1	=2773+	MOA	ቤ e R1
0412 B925	=2779+	MOV	R1, #EFPCHI
0414 R1	=278 0 ⊹	MOV	eri, r
0415 FB	=2783 EPCONT		A, KEY
0416 D312	=2784	XRL	R. #KEYNXT
0418 C61F	=2785	JZ	EFCON1
041R 2301	=2786	MOV	A, #01H ; STACK ONE LEVEL DEEP TO HOLD USER STARTING ADDRESS
0440 0004	=2787	MMOV	EPPSN, A
041C B921 041E A1	=28 99 + =28 91 +	YOM	R1, #EPPSW @R1, R
MATE UT	=2805 EPCON1		LDATA, EPPCLO
041F 6924	=2821+	MOV	R1, #EPPCLO
8421 F1	=2822+	YOM	R. 8R1
8422 AA	=28354	MOY	LDATA A
OILL IN	=2838	MMOV	A, EPPSN
0423 B921	=2847+	MOY	R1, #EPPSW
0425 F1	=2848+	MOV	ብ . er.i
0426 07	=2852	DEC	A
0427 5307	=2853	ANL	R, #07H
0429 E7	=2854	RL	A
042H 0308	=2855	ADD	A, #88H
	=2856	MMOV	SMALO, A
042C B930	=2869+	MOA	R1, #SMALO
042E A1	=2870+	MOV	erl a
042F F4C3	=2874	CALL	EPSTOR
	=2875	MINC	SMALO
0431 B930	=2880+	YOM	R1_#SHRL0
9433 F1	=2881+	MOV	R. €R1



LOC ·	0EJ	LINE S	SOURCE S	TATEMENT			
0434	17	=2885+	INC	R		•	
9435		=2890+	MOV	eri, a			
		=2893	MMOV	A, EPPSM			
04 36	8921	=2902+	YOM	R1, #EPPSN			
9438	F1	=2903+	MOV	A. er1			
8439	53F0	=2907	ANL	R, #0F0H			
		=2908	MORL	A EPPCHI			
043B	B925	=2914+	MOV	R1, #EPPCHI			
043D	41	=2915+	ORL.	6. GR1		ş.	
043E	rr	=2919	MOV	LDATH, A			
	F4C3	=2920	CALL	EPSTOR			
0441		=2921 EPCNT:	MOV	R9, #LOH(OV2BAS+OVSIZE)		•	
044 3	746A	=2922	CALL	OVLOAD			
	8003	=2923	MMOV	R. EPRO			
	B923	=2932+	MOV	R1, #EPR0			
0447		=2933+	MOV	A GR1			
6445	F4D9	=2937	CRLL	EPPRSS			
0440	0004	=2938	MMOV	A, EPPSN			
044C	B921	=2947+ =2948÷	MOV	R1 #EPPSN 8, 8R1			
	F4D0	=29 4 07 =2952	CALL	EPPASS			
011 0	1400	-2352 =2953	MMOY	A, EPTIMR			
044F	8922	=2962+	MOV	R1 #EPTIMR			
0451		=2963+	MOY	fi eri			
	F400	=2967	CALL	EPPYISS			
	1 100	=2968	HMOY	A, EPACC			
9454	B920	=2977+	MOY	R1, #EPACC	•		
9456		=2978+	MOY	fl. er1			
	F4D0	=2982	CALL	EPPRSS			
0459	8903	=2983	ORL	P1,#90000011B			
945B	F4DE	=2984	CALL	EPSTEP			
0450	745R	=2985	CALL	OVSNAP			
045F	846B	=2986	JMP	CGO			
		=2987 ;		•			
		=2988 ; COMGOR	GO FROM	I RESET COMMAND			
		=2989 ;		PROCESSOR			
		=2990;	reload	LOW ORDER PROGRAM BYTES INTO PROGRAM MEMORY			
		=2991 ;					
	2392	=2992 COMGOR:		A #2			
	3400	=2993	CRLL	OUTUTL			
	8910	=2994	ORL.	P1, #EPRSE1			
	745A	=2995	CALL	OVSMAP			
0469	99EF	=2996	RNL	P1; #(NOT EPRSET)			
		=2997 ;					
		=2998 ; =2999 ; CGO	CCT UD	DOCON LOCAC CON ODDDODDATATE DOCON COMPATITONS			
				BREAK LOGIC FOR APPROPRIATE BREAK CONDITIONS	,		
		=3 000 ; =3 001 ;	DEFEND	ING ON CONTENTS OF TYPET			
		=3002 CGO:	MMOV	R, TYPE		•	
gacn	B937	=3011+	MOV	R1, #TYPE			
946D		=3012+	YOM	R, er1		,	
	0371	=3016	RDD	A, #LOW GOTEL			
9479		=3017	JMPP	eri			
0.110		=3018 ;	A141	1			
0471	. 7C	=3019 GOTBL:	DE	LOH(CGONE)			
	-						

				,	
LOC	0BJ	LINE	SOURCE :	STATEMENT	
8472	76	=3020	DE	FOM(CCOMB)	
0473	80	=3021	D€	LON(CGOSS)	•
0474	76	=3022	DB	LUM(CGOPAT)	
0475	89	=3 0 23	DB	LOW(CGOTRA)	
		=3024 ;			
		=3025 CG			
94 76				P1,#NOT 00000010D	
0478		=3027	0kL	P1,#00000001E	
947A	8482	=3028	JMP	EPRUN4	
0.470	0050	=3029 :	- ALI	D4 #NOT 00/00044D	
0470			IONE: ANL	P1,#NOT 00000011B	
047E	8482	=3031	JMP	EPRUN4	
		=3032 ;	OTOO.		
0400	0007	=3033 CG		D4 #00000044D	
0480	0367	-3034 CO -3035 ;	ioss orl	P1,#0000011B	
			CODINIA CES UK	CONTROL LOGIC TO RUN	HCED/C DEGEDOM
		=3037 ,		E PROCESSOR TO RUN.	USER S PROUKINI.
		=3038 ;	KELEHS	E PROCESSOR TO KUN.	
0482	രമാര		POLINIA - CICI	DO #00400000D	; DISABLE EP LINK REFERENCES.
0484		=3040	KUN4 UKL	P2, #001000008 P2, #NOT 000100008	; SET ALL REFERENCES TO RAM ARRAY.
0486		-3 040 =3041		P1, #NOT MODOUT	SET HEL REFERENCES TO KHIT HKKIT.
0488		-3041 =3042	CALL	EF'REL	
0400	F4F4	=3 04 2 =3 04 3 ;	CFALL	CI KLL	
		=3044 ;	URITE	חס עבטכדסחעב זשפווד חם	HARDWARE BREAK TO UCCUR.
		=3045 :	PHILL !	OK KEISIKOKE INI OI OK	TRINDMINE DICERT TO OCCUR.
048A	E48C		RUN1: CRLL	10FPOL	
048C		=3047		KBDPOL	
048E		=3048	CPL	A	
048F		=3049		EPRUN3	
0491		=3050	JNI	EPRUN2	
0493		=3051		EPRUN1	
		=3052 ;	· · · ·		
		=3053 : E	PRUNG A KEYS	TROKE HAS DETECTED HIH	LE EP WAS RUNNING.
		=3054;		EXECUTION,	
		=3055 ;	PROCES	s keystroke.	
0495	D400	=3056 EF	RUN3: CALL.	STSRVE	
0497	84B3	=3057	JMP	EPRUN5	
		=3058 ;			·
		=3 0 59 ; E	Prun2 an ena	BLED BREAK CONDITION (ICCURRED.
		=3000;	Break	EMULATION MODE,	
		=3061 ;	CONTIN	UE ACCORDING TO GO COM	MAND TYPE.
0499	B400	-3062 EF	RUN2 CHLL	STSAVE	
•		=3063	MMOV	A, TYPE	
049B	B9 37	=30721	MOV	R1. #TYPE	
849D	F1	=3073+	MOV	റം @ R1	
049E	03A1	=3077	ADD	R, #LON CNTTBL	
04R0	83	=3078	JMPP	eA	
		=3079;			
04A1	A€	=3080 CN	ITTBL: DE	LON(BRKERR)	
04 82		=3081	DE	LOW(EPRUNG)	•
04A3	BR	=3082	DB	LOW(EPRUNG)	
		-7007	NO	LOUZCHTTDO	
04R4	HH	=3083	DB	LOW(CNTTRA)	
		=3083 =3084	DB	LOW(CNTTRA)	•

لهint

LOC	OBJ	LINE S	Source s	TATEMEN)		
	1	=3996 : FIPYFPP	EREBKEN!	INT LATCH MAS SE	n Thomas	BREAKPOINTS NOT ENABLED.
		=3887 ;		HARDWARE ERKOR		CHERN CHITS NOT ENGINEED.
04R6	B808	=3088 ERKERR:		LDATA, #0CH	TILDUNIUL.	•
04R8		=3033	IMP	PERROR		
5		=3090 ;	****	Line		
		=3091 CNTTRA:	MHOV	R, DSPTIM		
04AA	0928	=3100+	MOY	R1. #DSPTIM		
04RC	F1	=3101+	MOV	R. 8R1		
04AD	94F2	=3105	CRLL	DELAY		
04FF	F4RF	=3106	CRLL	KBOPOL		
64B1	F241	=3107	JB7	EPCNT	#B7 SET	INDICATES NO KEYSTRUKE.
		=3108 ;				
		=3109 ; EPRUN5	INPUT(K	EY),		
		=3110 ;	IF KEY=	end go to parser	ડ	
		=3111 ;	INPUT K	ĘΥ,		
		=3112 ;	IF KLYC	ONEXT GO TO PARS	SER,	
		=3113 ;	CONTINU	e in same mode.		
	,	=3114 ;	,			
04B3	14EC	=3115 EPRUN5:	CALL	INPKEY		
94B5	FB ,	=3116	MOV	₽ KEY		
04B6	D313	=3117	XRL	A, #KEYEND		'
	9607	=3118	JNZ	EPRET		•
04BA	14EC	=3119 EPRUN6:	CALL	INPKEY		
94BC		=3120	MOY	ብ KEY		
	D312	=3121	XRL	A. #KEYNXT		
	9607	=3122	JNZ	LPRET		
	2302	≥312 3	MOV	A, #2		
	3400	=3124	CALL	OUTUTL		
04C5	8441	=3125	JMP	EFCNT		
		=3126 ;			-	wa
		=3127 ; EPRET		ON MODE IS TO BE		
	0.477	=3128 ;			IERPRET KI	ey already detected.
64 07	0433	=3129 EPRET:	JMP	MRIN2		
		=3130 ;	e v men e e	,		
// /// //		=3131	SIZECHK	•		*
00 C9		=3134+ SIZE	SET 2	201		
		=3135+;				
			******	******	*****	*******
	4	=3145 \$ EJECT				



LOC	08J	LINE	Source Si	ATEMENT
		=3146	CODEBLK	115
0500		=3171+	ORG	1280
				JS SRVE SUBROUTINE.
		=3176 ;		RLL TO LOC 014H;
		=3177 ;	SAME EP	
		=3178 ;	save ep	
		=3179 ;	SAVE EP	
		=3180 ;	SAVE EP	
		=3181 ;		TOP-OF-STACK IN EP PC;
ocoo	7440	=3182 ;	KETURN.	רחחחע
	744F	-=3183 STSRVE:	MOV	EPERK
	2303 3400	=3184 =3185	CRLL	R₁#3 OUTUTL
	7450	=3186	CALL	DYSHOP
	B88F	=3187	MOV	RO, #LON(OVOBRS+OVSIZE)
	746R	=3188	CALL	OYLOAD
	8R29	=3189	ORL	F2, \$001000008
	2314	=3190	MOY	R, #14H
9510		=3191	MOVX	ERL A
	9ADF	=3192	ANL	P2, #NOT 801990098
	8903	=3193	ORL	P1, #99089911B
0515	F408	=3194	CALL	EPSTEP
0517	' 8A20	=3195	ORL	P2, #90100000B
0 519	9AEF	=3196	PINL	F2, #NOT 00010000B
051 B	8903	=3197	ORL	P1,#(ENBRAM OR ENBLNK)
051 D	F4DE	=3198	CALL	EPSTEP
		=3199 ;		
		=32 00 ;		ON PROCESSOR IS NOW AT LOCATION 009H INTERNAL WITH
		=3 201 ;	(RETURN	ADDRESS+2) PUSIED ON STACK.
		=3 292 ;		
	BCP15	=3203	MOY	RO, #LOH(OY3BRS+UVSIZE)
	. 746R	=3204	CALL	OYLOND
Q 523	F4D0	=3205	CALL	EPPASS
~~~	. 0000	=3206	MMOV	EPACC, A
	B920	=3219+	MOY	R1. #EPACC
<b>0</b> 527		=3220+	YOM	ert. A
6256	F4D0	=3224	CRLL	EPMSS
0520	8922	=3225 =3238+	VOM Vom	EPTIMR: A R1, #EPTIMR
0520		=3239+	MOY	ert. A
	F400	=3243	CALL	EPPRSS
OVED	1 700	=3244	MMOV	EPPSM R
952F	B921	=3257+	MOY	R1, #EPPSW
0531		=3258+	MOY	eri, A
	1 400	=3262	CALL	EPPRSS
0000		=3263	MMOY	EPRO, R
9534	B923	=3276+	MOV	R1. #EPR0
0536		=3277+	MOV	OR1. A
	C888	=3281	MUY	RØ, #LOM(OY1BRS+OYSIZE)
	746A	=3282	CALL	OYLOAD
		=3283	MOV	R, EPPSM
053B	6921	=3292+	MOV	R1, #EPPSN
<b>0</b> 53D	F1	=3293+	MOV	<del>Ու 8K</del> 1.
053E	97	=3297	DEC	A
053F	5307	=3298	ANL	A. #07H



LOC	0BJ	LINE	SOURCE S	STATEMENT	1
0541	E7	=3299	RL	A	•
0542	0308	=3300	ADD	A, #68H	
	-	=3301	MMOV	SMALO, A	
9544	B930	=3314+	MOY	R1. #SMALO	
0546	R1	=3315+	MOV	ekt. A	
8547	F4B7	=3319	CALL	EPFET	· · · · · · · · · · · · · · · · · · ·
0549	03FE	=3320	ADD	Ռ.#-2	
054B	AA	=3321	MOY	LDATA, R	
		=3322	MMOV	EPPCLO, A	•
054C	B924	=3335+	MOY	R1, #EPPCLO	
054E	A1	=3336+	MOV	eri a	
054F	F4C3	=3340	CALL	EPSTOR .	
0551	B930	=3341	MOY	R1, #SMALO	
0553	11	=3342	INC	9R1.	
0554	F4B7	=3343	CALL	EPFET	Ÿ
9556	ar	=3344	MOV	LDATA, A	•
0557	53F0	=3345	ANL	A, #11119999B	
0559	2A .	=3346	XCH	A. LDATA	
055A	13FF	=3347	ADDC	A, #-1	
055C	53 <b>0</b> F	=3348	RNL	R. #00001111B	
		=3349	MMOV	EPPCHI, A	
055E	B925	=3362+	MOV	R1 #EPPCHI	
0560	A1	=3363+	MOV	9R1. A	
<b>0561</b>	4A	=3367	ORL	R, LDATA	
6562	AA	=3368	MOY	LDATA, A	
0563	F4C3	=3369	CRLL	EPSTOR .	
9565	B825	=3370	MOY	RØ, #EPPCHI	
	347C	=3371	CALL	UPDAD1	
0569	2340	=3372	MOY	քե <b>#01000000</b> B	"-" FOR DISPLRY
956B	D4D8	=3373	CALL	WDISP	
<b>056</b> 0	B820	=3374	MOV	RO, #EPACC	
056F	3490	=3375	CRLL	DSPMID	
0571	83	=3376	RET		
		=3377	SIZECH	K	
9972		=3380+ SIZE	SET :	114	
		=3381+;		•	
		=3382+; ****	****	*******	*********
		=3391 \$EJECT	ſ		0

All mnemonics copyrighted © Intel Corporation 1976.

LOC	OBJ	LINE !	Source St	TRTEMENT	
•		3392 \$	INCLUDE	C:F0:HFILE, MOD	<b>)</b>
0000		=3393 CHRRCR	EQU	90H	; (CR)
999A		=3394 CHRRLF	EQU	8AK	; 〈LF〉
991A		=3395 CNTRLZ	EQU	1PH	; CONTROL-2
		=3396 ;			
		=3397	CODEBLK		
0297		=3412+	ORG	663	
	2.400			RECORD INPUT	ROUTINE
Ø297		=3417 HRECIN		CHERIN	
0299 0298		=3418 =3419	XRL JZ	A, #CNTRLZ Done	
923D		=3429	XRL	A, #CNTRL2	
029F		=3421	XRL	化#(':')	
	9697	=3422	JNZ	HRECIN	
		=3423	MMOV	CHKSUM, ZERO	
02R3	DD00	=3428+	MOY	CHKSUM, #ZER	<u>'</u>
02R5	14F0	=3432	CALL	BYTEIN	
		=3433	MMOY	BUFCNT, A	
02117	E941	=3446+	MOV	R1, #BUF CNT	
02ก9		=3447+	YOM	9R1,A	
02AA	14F0	=3451	CALL	BYTEIN	
		=3452	MMOY	SMAHI, A	
	B931	=3465+	MOV	k1,#5M8HI	
02RE	н1 14F0	=3466+	MOV	eri, a	
0211F	1460	=3470 =3471	CALL MMOV	BYTEIN SMRLO, A	•
9204	B930	=3484+	MOV	R1, #SMRLO	
02B3		=3485+	MOY	eri, n	
	14F0	=3489	CALL	BYTEIN	
		=3490	MMOY	RECTYP, A	
02B6	B942	=3503+	MOV	R1, #RECTYP	
0288	A1	=3504+	MOY	@R1. R	
		=3508";			
		=3509 /HDATIN	HEX DAT	A BYTE IN	
		=3510 HDATIN:	MMOV	A, BUFCNT	
	B941	=3519+	MOV	K1, #BUFCNT	
92BB		=3520+	YOM	A, er1	
	CCCC	=3524	JZ	RECDON	
	14F0	=3525	CALL	BYTEIN	
9209	nn F400	=3526 =3527	MOY CIALL	LDATA, A LSTORE	
	341:2	=3528	CALL	INCSMA	
0203	311 E	=3529	MDEC	BUFCNT	
9205	B941	=3534+	MOV	R1, #BUFCNT	
0207		=3535+	MOY	A, eR1	
02C8		=3539+	DEC	R	
02C9		=3544+	MOV	eri, n	
	4489	=3547	JMP	HONTIN	
		=3548 ;			
02CC	34CD	=3549 RECDON:	CRLL	CHARIN	
	D33I	=3550	XRL	B,#((?()	· · · · · · · · · · · · · · · · · · ·
	C6DB	=3551	J2	CKSMOK	
	D33F	=3552	XRL	A,#((?()	; SALITCH BACK TO DATA CHARACTER
	34BA	=3553	CALL	NIBIN2	; JOIN SUBROUTINE ALREADY IN PROGRESS
Ø2D6	14F2	=3554	CALL	BYTEI1	;DITTO

LOC	0BJ	LINE	source s	TRTENENT	
		=3555			FOR SULT FOR NON-121 CHARACTERS IS AS IF
		=3556			; BYTEIN WAS CALLED. )
		=3557	MMOV	A, CHKSUM	
02D8	FD	=3573+	MOV	a, chksum	·
02D9	96E1	=3577	JNZ	CHKERR	
		=3578 CKSMOK:	MMOV	A. RECTYP	
020B	B942	=3587+	MOV	R1, #RECTYP	
02DD	F1	=3588+	MOY	A, <b>e</b> R1	•
02DE	0697	=3592	JZ	HRECIN	
		=3593 ;			
				e correctly rece	IVED
02E0	83	=3595 DONE:	RET		
		=3596 ;			
					RECORD DETECTED
	BAGC	=3598 CHKERR:		LDATA, #OCH	
NSF?	249A	=3599	JMP	PERROR	
0045		=3600	SIZECHK		
004E		=3603+ SIZE	SEI 7	8	
		=3694+,			****
		=3614 ;	****	·+ · · · · · · · · · · · · · · · · · ·	***********
		=3615	CODEBLK	4.2	
00F0		=3620+	ORG	240	
0010				IPUT SUBROUTINE.	
		=3625 ;			L CHARRCTERS FROM THE TRPE INPUT DEVICE
		=3626 ;			A SINGLE BYTE OF DATA:
AAFA	3468	=3627 BYTEIN:		NIBIN	IN STREET BITE OF WITH.
00F2		=3628 BYTEI1:		A	
99F3		=3629	MOV	LDATA, A	•
	34B8	=3630	CRILL		
• • •		=3631	MORL	LDATA, A	
00F6	48	=3648+	ORL	R, LDRTA	
90F7	AA	=3660+	MOV	LDATA, A	
00F8	6D	=3664	ADD	A, CHKSUM	
99F9	RD	=3665	MOV	CHKSUM, R	•
00FA	FA	=3666	MOV	A, LDATA	
99FB	83	=3667	RET		
		=3668	SIZECHK	(	
000C		=3671+ SIZE	SET 1	12	
		=3672+;			
		=3673+; *****	****	******	****************
		=3682 ;			
		=3683	CODEBLK	(25	
<b>01</b> B8		=3693+	ORG	440	·
					CHARRCTER AND PRODUCES A MRSKED FOUR BIT VALUE.
		=3698 ;			NE TO VERIFY HEXIDECIMAL VALIDITY
	34CD	=3699 NIBIN:		CHRRIN	
01BA	0306	=3700 NIBIN2	HDD	A, #-3RH	; ACC=0F6-0FF FOR CHARACTERS '0'-'9'
0404	ECCO.	=3701	THE	Mana	CHARACTERS > '9' PRODUCE OVERFLOW
	E602	=3702	JNC	NIBI3	000 C F F00 01V/000310C 101 111
	03F9	=3703	ADD	n, #-7	RCC=9-5 FOR CHARACTERS 'R'-'-'-'
<b>0100</b>	E6C9	=3704	JNC	RSCLRR	ERROR IF CHARACTER BETWEEN 191 AND 181
		=3705 ;	000-00	TI BEIL FOR ALBOA	TEDE (0/ /F/
		=3706 ;	HUU=UF(	5K-05H FOR CHARAC	ALEKS TWITTE
		=3707;			

LOC	0CJ	LINE	SOURCE STATEMENT
01C2	03FA	=3708 NIBI3:	ADD 8,#-6 ; ACC=0F0H-0FFH FOR CHARACTERS '0'-'F'
<b>01</b> C4	0310	=37 <b>9</b> 9 =37 <b>10</b>	ADD A. #18H ; ACC=86H-8FH FOR CHARACTERS '8'-'F'; OVEKFLOW IF ABOVE 15 TRUE.
01C6	E6C9	=3711	JNC RSCERR
01C8	83	=3712 =3713 ;	RET
			ILLEGAL HEXIDECIMAL CHARACTER RECEIVED
			MOY LDATA, #8AH
01CB	249R	=3716 =3717	JMP PERROR SIZECHK
0015		=372 <b>0</b> + SIZE	SET 21
		=3721+;	
			**************************************
		=3731 ;	
		=3732 ;	OMERIU E
		=3733	CODERLK 5
01CD		=3743+	ORG 461
			CHARACTER INPUT ROUTINE.
0468	D 4 40		RECEIVES ONE ASCII CHARACTER FROM THE LOGICAL READER DEVICE.
	D449 537F	=3749 CKARIN: =3750	CRLL CIN ANL 0.#7FH
9101		=3750 =3 <b>751</b>	RET
9101	ده	-3751 =3 <b>7</b> 52	S12ECHK
9995		=3755+ SIZE	
כשמש		=3756+,	2E1 2
			**************
		=3766 ;	ቀው ቀው ቀው መመመስ መመመስ መመመስ መመመስ መመመስ መመመስ መ
		=3767 ;	
		=3768 \$EJECT	,
		-7100 ACAECI	



LOC OBJ	LINE	source st	ATEMENT
	=3769	CODEBLK	
<b>6</b> 572	=3794+	ORG	1394
			OUTPUT SUBROUTINE
	=3799 ;		LED WITH F0=0 OUTPUT IS STANDARD HEX FILE FORMAT.
	=3890 :		LED WITH F0=1 OUTPUT IS FORMATTED DATA DUMP TO CRT
0570 0074	=3801 HFILEO:		MEMHI, SMRHI
0572 B931	=3017+	MOV	R1, #SMMHI
0574 F1	=3818+	MOY	∩ eR1
0575 B935	=3824+	MOV	R1, #MEMII
9577 A1	=3825+	MOV	₽R1, A
01:30 8000	=3828		MEMLO, SMRLO
9578 B930	=3844+	MOY	R1, #SMALO
9578 F1	=38454	MOV	R, <del>(R1</del>
957B B934	=3851+ -3050+	MOV	R1, #MEMLO
0570 A1	=3852+	MOV.	©R1, A
OESE DOGG	=3855		CHKSUM, ZERO
957E BD99	=3860+	MOY	CHKSUM, #ZERO
0580 B865	=3864 =3865 ;	MOV	RO, #HEXBUF
		. 1 000 1821	PT DUTE FROM MEMORY THEO HEY DIRECT
9582 14FC	=3867 LDBYTE:		KT BYTE FROM MEMORY INTO HEX BUFFER LFETCH
0584 FA	=3868		H, LDATA
9585 A8	-3060 =3869	MOV	ero, a
9586 18	-3000 =3870	INC	RØ
9587 B4E2	-3070 =3871	CALL	CMPMAS
0589 E696	-3071 =3072	JNC	ENDFIL
958B 34F2	=3873	CALL	INCSMA
958D F8	=3874	MOV	R, RO
958E 938B	=38 <b>7</b> 5	RDD	A, #- (BUFLEN+HEXBUF)
9590 E682	-3073 =3876		LDBYTE
0592 D400	=3877	CALL	HRECO .
0594 R472	=3878	JMP	HEILEO
בורוו דכנט	=3879 ;	318	· ·
		FND HFX	FILE TRANSMISSION
	=3881 ;		UT BUFFER FOR LAST DATA RECORD
	=3882 ;		UT CANNED 'END-OF-FILE' RECORD
	=3883 ;	RETURN.	of others are of figure
0596 D400	=3884 ENDFIL		KRECO
0598 B6R7	=3885	JF0	HEDONE
059R 34D2	=3886	CRLL	TCRLFO
059C B8AE	=3887	MOY	R9, #(LOW EOFREC)
959E F8	=3888 ENDF1:	MOY	A, R0
059F A3	=3889	MOVP	A. ea
0580 CGR7	=3890	JZ	HEDONE
95A2 B4BD	=3891	CALL	CHARO
0584 18	=3892	INC	R0
05R5 R49E	=3893	JMP	ENDF1
05A7 34D2	=3894 HFDONE	: Call	TCRLFO
05A9 231R	=3895	MOV	R, #CNTRLZ
05AB B4BD	=3896	CALL	CHARO
05AD 83	=3897	RET	
	=3898 ;		4
	=3899 ; E0FRE	C CHARACT	ER SKTING FOR ('FINNED END-OF-FILE RECORD FOR
	=3900 ;		EX FILE FORMAT STANDARD.
05RE 203A3030	=39 <b>01</b> EOFREC	: DE .	/ :00000001FF/



L	0C	0 <b>B</b> J	LINE	SOURCE ST	TRTEMENT	,			
		3 <b>0303030</b> 3 <b>0314646</b>							
	SBA		=3902	DB	0	; END OF STRING	CODE BYTE		
_			=3903	SIZECHK					
8	049		≈3906+ SIZE	SET 7	3				
			=3907+;						
			=3988+; ****	*****	******	******	*****		
			≈3 <b>91</b> 7 ;						
			=3918 ;						
			≈39 <b>1</b> 9	CODEBLK	90				
0	600		=3949+	ORG	<b>15</b> 36				
			=3953 ; HRECO	HEXIDEC	IMRL RECORD OUT	put sequence.			
			≈3954 ;	HEX BUF	fer rilready loa	DED.			
	600		=3955 HRECO		A, <b>R0</b>				
9	601	039B	=3956	RDD	R, #-HEXBUF				
			=3957	MMOY	EUFCNT, A				
		B941	=3970+	MOY	R1, #BUFCNT				
	605	–	=397 <b>1</b> +	MOY	@R1, R				
		3402	=3975	CRLL	TCRLF0				
		2320	=3976	MOV	A.#′ ′				
		B4ED	=3977	CALL	CHARO				
		B617	=3978	JF Ø	FDUMP1				
		2330	=3979	MOY	R/#':'				
И	161U	B4EO	=3980	CALL	CHRRO				
		DO 44	=3981	MMOV	A, EUFCNT				
	1614 1614	B941	=399 <b>0</b> + =3991+	MOV MOV	R1,#BUFCNT A,@k1			·	
		34DE	=3991*	CRLL	BALEO				
	, OI	טטויכ	=3996 FDUMP1		R, MEMBI				
а	<b>4</b> 47	B935	=4905+	MOV	R1, #MEMHI				
	619		=4806+	MOV	A, €R1				
		34DB	=4010	CALL	BYTEO				
Ŭ	~	3100	=4011	MMOY	A, MEMLO				
9	610	B934	=4020+	MOV	R1, #MEMLO		٠.		
	61E		=4021+	MOV	A, eR1				
		34DB	=4025	CNLL	BYTEO				
		B628	=4026	JF0	FDUMP2				
	623		=4027	CLR	R				
0	€24	34DB	=4028	CRLL	BYTE0				
0	1626	C42C	=4029	JMP	DATO				
0	£28	233D	=4030 FDUMP2	: MOY	R, #'='				
0	62R	B4BD	=4031	CALL	CHARO				
			=4032 ; DATO	DATA OU	TPUT	•			
0	<b>162</b> C	£865	=4033 DATO:	MOV	RO, #HEXBUF				
0	62E	B632	=4034 DRT01:	JF0	FDUMP5				
9	630	C436	=4035	JMP	FDUMP3				
0	632	2320	=4036 FDUMP5	: MOY	Ri#′ ′				
		E4BD	=4037	CALL	CHRRO			*	
	636		=4038 FDUMP3	: MOV	A. ero	1			
		34DE	=4039	CALL	BYTE0				
0	639	18	=4040	INC	RØ				
			=4041	MDJNZ	BUFCNT, DAYO1				
		B941	=4046+	MOV	R1. #BUFCNT				
	163C		=4047+	MOV	R₁ <del>e</del> R1				
9	€3D	<b>0</b> 7	=4051+	DEC	A ·				
								,	



```
LOC OBJ
              LINE
                         SOURCE STATEMENT
              =4956+
063E R1
                            MOY
                                   eri, a
063F 962E
              =4060+
                            JNZ
                                   DAT01
              =4062;
              =4063 ; ENDREC END RECORD BEING TRANSMITTED
0641 B648
              =4064 ENDREC: JF0
                                 FDUMP4
              =4065
                          MMOV
                                 A. CHKSUM
9643 FD
              =4981+
                            MOV
                                   A, CHKSUM
0644 37
              =4085
                          CPL
                                  R
0645 17
              =4006
                           INC
                                  A
0646 34DB
              =4087
                          COLL
                                 BYTE0
0648 83
              =4988 FDUMP4: RET
              =4089
                          SIZECHK
0049
              =4092+ SIZE SET 73
              =4093+;
              =4103 ;
              =4104
                           CODEDLK 9
01D2
              =4114+
                            ORG
                                    466
              =4118 ; TCRLFO TAPE (CR><LF> OUTPUT
91D2 230D
              =4119 TCRLFO: MOV
                                  A. #CHARCR
01D4 B4BD
              =4120
                          CRLL
                                  CHARO
01D6 230R
              =4121
                                  A, #CHARLE
                           MOV
01D8 B4BD
              =4122
                           CALL
                                  CHRRO
01DA 83
              =4123
                           RET
              =4124
                           SIZECHK
0003
              =4127+ SIZE SET 9
              =4128+;
              =4138;
              =4139
                           CODEBLK 11
01DB
              =4149+
                            OKG
                                    475
              =4153 ; BYTEO BYTE OUTPUT
01DB AR
              =4154 BYTE0
                          MOY
                                  LDATR, R
01DC 6D
              =4155
                           ADD
                                  A, CHKSUM
01DD RD
              =4156
                           MOY
                                  CHKSUM, R
01DE FA
              =4157
                                  A, LDATA
                           MOY
01DF 47
              =4158
                           SHAP
01E0 B4DB
              =4159
                           CALL
                                  NICO
01E2 FR
              =4160
                           MOV
                                  R, LDATA
01E3 B4BB
              =4161
                           CALL
                                  NIBO
01E5 83
              =4162
                           RET
              =4163
                           SIZECHK
000B
              =4166+ SIZE SET 11
              =4177 ;
              =4178
                           CODEBLK 12
01E6
              =4188+
                             ORG
                                    486
              =4192 ; HEXASC HEXIDECIMAL NIBBLE TO ASCII CHARACTER CONVERSION.
                                  A, #01"H
01E6 530F
              =4193 HEXASC: ANL
01E8 03F6
              =4194
                                  fl, #(-10)
                           add
01EA FEEF
              =4195
                           JC
                                  HEXNIB
01EC 033A
              =4196
                           RDD
                                  A. #(19+'9')
01EE 83
              =4197
                           RET
01EF 0341
              =4198 HEXNIB: RDD
                                  R, #('R')
```

```
LOC OBJ
               LINE
                           SOURCE STATEMENT
91F1 83
               =4199
                            ret
               =4200
                            SIZECHK
999C
               =4203+ SIZE SET 12
              =4204+;
               =4205+; ***********************************
               =4214;
              =4215 ;
               =4216 DECLARE BITSO, CONST
000B
              =4230 BITSO EQU
                                           ; DATA BITS FUT OUT (INCLUDING TWO STOP BITS)
               =4231;
               =4232
                            CODEBLK 30
04C9
               =4252+
                              ORG
                                     1225
               =4256 ; HBDLAY HALF-BIT TIME DELAY
               =4257 HBDLAY MMOV
                                   H, HBITHI
                                     R1, #HEITHI
04C9 B927
               =4273+
                              MOY
                              MOY
04CB F1
               =4274+
                                     R, eR1
04CC E945
               =4280+
                                     R1, #H
                              MOV
04CE R1
               =4281+
                                     ert, a
                              MOY
               =4284
                            MMOV
                                   R1, HBITLO
04CF B926
               =4300+
                              MOV
                                     R1, #HBITLO
04D1 F1
               =4301+
                              MOV
                                     A-081
04D2 R9
               =4314÷
                                     R1, A
                              MOV
04D3 84D7
               =4317
                            JMP
                                   HBD1
04D5 B900
               =4318 HBD2:
                            MOV
                                   R1,#8
04D7 ESD7
               =4319 HED1.
                            DJNZ
                                   R1, HBD1
               =4320
                            MDJNZ
                                   HJ HB02
0409 B945
               =43254
                              MOV
                                     K1, #H
04DB F1
               =4326+
                              MOV
                                     AJ ER1
94DC 97
               =43304
                              DEC
04DD R1
               =4335+
                              MOY
                                     eri, n
04DE 96D5
               =43391
                              JNZ
                                     HBD2
04E0 83
               =4341
                            RET
                            SIZECHK
               =4342
0018
               =4345+ SIZE SET 24
               =4356 ;
               =4357 $EJEC1
```



LOC	08J	LINE	Source s	TRTEMENT	
		=4358	CODEBLK	40	
05BE		=4383+	ORG	1467	
		=4387 ; NIBO	Mask ac	c to make	HEX NIBBLE, TRANSLATE TO ASCIT AND OUTPUT
9588	3 <b>4E</b> 6	=4388 NIBO:	CRLL	HEXASC	
		<b>=4389</b> ;			
		=4390 ; CHARO			
		=4391 ;		THE CONTE	INTS OF THE ACC TO THE CRT DISPLAY SCREEN
		=4392 CHARO:	MMOA	REGC, R	
	B944	=4405+	MOV	R1. #RE	(GC
05BF	N1	=4406+	MOV	eri, n	
		=4418	MMOV		SET NUMBER OF BITS TO BE TRANSMITTED
	B943	=4421+	MOV	R1. #B	ì
	B10B	=4422+	MOY	eR1, #6	
05C4		=4426	CLR		CLERR CARRY
	F6CB	=4427 CO1:	JC	CO2	
	998F	=4428	FINL	P1. #NOT	TTYOUT
	R4CF	=4429	JMP	CO3	
	8940	=4430 CO2:	ORL	P1, #TTY(	
05CD		=4431	NOP		JEVEN OUT TWO BRANCH EXECUTION TIMES
05CE		=4432	NOP		
	9409	=4433 C03:	CALL	HEDLAY	
	9409	=4434	CALL	HBOLIN	
<b>050</b> 3		=4435	CLR		SET WHAT WILL EVENTUALLY BECOME A STOP BIY
05D4	H7	=4436	CFL	C	
	5044	=4437	MRRC		ROTATE CHARACTER RIGHT ONE BIT
	B944	=4442+	MOV	R1. #RE	:UU
9507	-	=4443+	MOV	al eri	
9508		=4447+	RRC	R	•
<b>05</b> 09	H1	=4452+	MOV	eri. A	I MALITHA MELIT LATA DET THEA AARMI
		=4455			/\ MOVING NEXT DATA BIT INTO CARRY
0500	D047	=4456	MDJNZ		; CHECK IF CHARACTER (AND STOP BIT(S)) DONE
	B943	=4461+	MOV	Ř1. #B	
95DC		=4462+	MOV	fl. eR1	
9500		=4466+	DEC	A ADA A	
95DE		=4471+	MOA	@R1. R	
	9605	=4475+	JNZ	C01	
05E1	83	=4477	KET	,	
0007		=4478	SIZECH		•
9927		=4481+ SIZE =4482+;	SE!	59	
		– .			**********
			******	*****	***********
		=4492 ;	CONTRA I	. 47	
9649		=4493	CODEBLI		
0043		=4523+ =4527 . CTN	ORG	1689	BROUTINE WAITS FOR A KEYSTROKE AND
		=4527 ; CIN			
0/40	D042	=4528 ; =4520 CTN			DITS IN REG ACC.
	B943	=4529 CIN:	MOV	R1.#B	- NOTO DITC 10 DE DEON
	B108 464D	=4530 =4531 CIO:	MOV JNT1	CIO	; DRTA BITS 10 BE READ
	464D				
	5651	=4532 =4532 C14 :	JNT1	CI0	
	5651 5651	=4533 CI1:	JT1	CI1	
		=4534 =4535	JT1 COLL	CI1	•
	9409	=4535 -4536	CALL	HEDLRY	
	5651 9409	=4536 =4537 Ct2:	JT1	CI1	
9033	J403	=4537 CI2:	CALL	HBDLRY'	

LOC.	OBJ	LINE	SOURCE S	STATEMENT
965B	9409	=4538	CRLL	HBDLRY
065D	5662	=4539	JT1	CI3 ; CHECK SID LINE LEVEL
965F	97	=4540	CLR	C ; DATA BIT IN CY
9669	C465	=4541	J <b>MP</b>	C14
<b>06</b> 62	97	=4542 CI3:	CLR	C
9663	A7	<b>=454</b> 3	CPL	C
0664	99	=4544	NOP	; EVEN OUT BRRNICH EXECUTION TIMES
<i>6</i> 665	99	=4545 CI4:	NOP	
<b>0</b> 666	99	=4546	NOP	
0667	90	=4547	NOP	
		=4548	MRRC	REGC
9668	B944	=4553+	MOV	R1, #REGC
966A	F1	=4554+	MOV	A, eri
966B	67	=4558+	RRC	A
<b>9€6</b> C	A1	=4563+	MOY	eR1, ብ
		=4566	MDJNZ	E, CI2
066D	B943	=4571+	MOV	R1, #B
966F	F1	=4572+	MOV	A, eri
9679	97	=4576+	DEC	A
8€71	R1	=4581+	MOV	eri, A
9672	9659	=4585+	JNZ	CI2
		<b>=45</b> 87	MMOY	AL REGC
9674	B944	=4596+	MOY	R1, #REGC
0676	F1	=4597+	MOA	A, eri
9677	83	=4601	RET	; CHARACTER COMPLETE
		=4602	SIZECHK	(
992F		=4605+ SIZE	SET 4	17
		=46 <b>0</b> 6+;		
		=4607+; ****	******	
		=4616		



```
LOC OBJ
                LINE
                             SOURCE STRTEMENT
                              INCLUDE (:F0:MEMREF, MOD)
                4617 $
                =4618
                              CODEBLK 15
02E5
                =4633+
                                        741
                               org
                =4637 ; CONFIL COMMAND TO FILL ADDRESS SPACE BETWEEN SHA AND ENR WITH DATA
                =4638;
                              IN LOW BYTE OF MEM.
                =4639 COMFIL: MMOV
                                      LDATA, NEMLO
02E5 B934
                =4655+
                                MOV
                                        R1. #MEMLO
02E7 F1
                =4656+
                                MOV
                                        RJ ER1
02E8 RA
                =4669+
                                MOY
                                        LDATA, A
02E9 F400
                                      LSTORE
                =4672 LFILL:
                             CALL
02EB B4E2
                =4673
                              CALL
                                      CMPMAS
02ED E6F3
                =4674
                              JNC
                                      LFILL1
02EF 34F2
                =4675
                              CALL
                                      INCSMA
02F1 44E9
                =4676
                              JMP
                                      LFILL
92F3 83
                =4677 LFILL1: RET
                =4678
                              SIZECHK
000F
                =4681+ SIZE SET 15
                =4682+;
                =4683+; **********************************
                =4692;
                =4693
                              CODEBLK 4
00FC
                =4698+
                                ORG
                                        252
                =4782 ; LEETCH FETCHES CONTENTS OF LOGICAL MEMORY ADDRESS DETERMINED BY
                =4703;
                              (TYPE) (SMAHI), & (SMALO) INTO (LDRTA).
00FC D478
                =4704 LFETCH: CALL
                                      AFETCH
OOFE AA
                =4795
                              MOY
                                      LDATA, A
00FF 83
                =4706
                              RET
                              SIZECHK
                =4707
9994
                =4710+ SIZE SET
                =4711+;
                =4712+; **********************************
                =4721 ;
                =4722
                              CODEBLK 75
0678
                =4752+
                                ORG
                                        1656
                =4756;
                =4757 ; AFETCH LOGICAL FETCH SUBROUTINE
                =4758;
                              FETCHS CONTENTS OF VARIOUS NEMORY SPRCES TO ACC.
                =4759 AFETCH: MMOV
                                      A, TYPE
2678 B937
                =4768+
                                MOY
                                        RL #TYPE
                                        AL GR1
067R F1
                =4769+
                                MOY
                                      A. #LOW LEETBL
967B 937E
                =4773
                              ADD
067D B3
                =4774
                              JMPP
                                      en.
                =4775 ;
967E 84
                =4776 LFETBL: DB
                                      LOW LEEPH
967F 98
                =4777
                              DB
                                      LOW LFEDM
9689 9C
                =4778
                              DΕ
                                      LOW LFEREG
0681 A9
                              DB
                =4779
                                      LOW LEEINT
0682 E1
                =4789
                              DΕ
                                      LOW LEEBRK
 0683 B1
                =4781
                              DΒ
                                      LOW LEEBRK
                =4782 ;
                =4783 LFEPM:
                              MMOY
                                      A. SMAKI
9684 B931
                                MOY
                =4792+
                                         R1. #SMAHI
 9686 F1
                =4793+
                                MOV
                                         RJ PR1
 0687 9698
                =4797
                               JNZ
                                       LFEDM
                =4798
                                       R. SMALO
                              MMOY
```



LOC	08J	LINE S	SOURCE S	TATEMENT
8689	R930	=4897+	MOV	R1. #SMRLO
8688		=4808+	MOY	A. 8€1
9680		=4812	ADD	A, #-0VSIZE
968E	F698	=4813	JC	LFEDM
		=4814	MMOV	A SMRLO
9699	8930	=4823+	MOV	R1, #SWRLO
8692	F1	=4824+	MOV	A, er1
<b>969</b> 3	034E	=4828	ADD	A, #OVBUF
9695	R9	=4829	MOV	R1.A
9696	F1	=4830	MOV	R₁ <del>er</del> 1
<b>9</b> 697	83	=4831	RET	
<b>969</b> 8	94E1	=4832 LFEDM:	CALL	LPGSEL
<b>969</b> 8	8 <b>1</b>	=4833	MOYX	R, eri
9698	83	=4834	KET	
		=4835 ;		
		=4836 LFEREG:		R. SMRLO
	B938	=4845+	MOY	K1.#SMALO
069E		=4846+	MOV	ብ er1
	537F	=4850	ANL	A, #01111111B ; CHECK IF LOW ? BITS =0
	C6R5	=4851	JZ	LFER0
REH3	E487	=4852	JMP	EPFET
		=4853 ;	MACO I	o impo
OZOE	B923	=4854 LFER0: =4863+	MMOV	A EPRO
96A7		=4864+	MOY	R1, #EPR0 A. @R1
96A8		=4868	RET	ιν αντ
оопо	02	=4869 ;	KEI	
		=4870 LFEINT:	MMOU	R, SMRLO
9699	B930	=4879+	MOV	R1, #5MRL0
96AB		=4889+	MOV	6) <b>8</b> R1
	0320	=4884	ADD	A, #EPRCC
06NE		=4885	MOV	R1, A
96AF		=4886	MOY	R. eri
96B9	83	=4887	RET	
		=4888 ;		
		=4889 ; LFEBRK	LOGICAL	FETCH OF BREAK-POINT DATA
96B1	94E1	=4890 LFEDRK:	CALL	LPGSEL
	99F7	=4891	ANL	P1, #NOT 00001000E
	8908	=4892	ORL	Γ1, #00001000B
	99FD	=4893	ANL.	P1, #NOT 08000010B
	89 <b>0</b> 1	=4894	ORL	F1, #86000001B
96BB		=4895	MOYX	R. GR1
96BC		=4896	MOY	R. #01H
06BE		=4897	JNI	LFEBR1
9609		=4898	CLR	<b>A</b> .
86C1	83	=4899 LFEBR1:		
		=4900	SIZECHK	
9 <b>94</b> R		=4903+ SIZE	SET 7	4
		=4904+;		
			*****	************************
		=4914 <b>\$</b> EJECT		



LOC OBJ	LINE	SOURCE S	TATEMENT		
9799	=4915 =4950+	CODEBLK ORG	85 1792		
	=4954 ;				
			STORE SUBROUTINE		
	=4956 ;			INTO YARIOUS MEMORY SPACES.	
0700 000"	=4957 LSTORE		₽ TYPE		
0700 B937	=4366+ =4967+	MOV	R1. #TYPE ก. eR1		
0702 F1 0703 0306	=4971	RDD	A, #LOW LSTTBL		
9795 B3	=4972	JMPP	en		
	=4973 ;	•			ı
9796 9C	=4974 LSTTBL	: DB	LON LSTPM		
0707 21	=4975	DB	LON LSTON		
<b>979</b> 8 26	=4976	DB	LOW LSTREG		
0709 34	=4977	DB	LOW LSTING		
070H 3D	=4978	DB	LOW LSTBRK		
070C 3D	=4979	D€	LOH LSTBRK		
	=4980 ;		0.000		
0700 1074	=4981 LSTPH:		R, SMAHI		
070C B931 070E F1	=4990+ =4991+	MOY	R1. #SNAHI ค. eR1		
979F 9621	=4995	JNZ	LSTDM		
0101 3021	=4996	MMOV	R ₂ SMALO	•	,
0711 8930	=5005+	MOV	R1. #SMALO	•	
0713 F1	=5006+	MOV	A. <b>e</b> R1		
0714 03E9	=5010	ADD	A. #-OVSIZE		
0716 F621	=5011	JC	LSTDM		-
	<b>=501</b> 2	MMOV	A. SMALO		
0718 B930	=5821+	MOY	R1, #SMRLO		
071A F1	=5822+	MOY	R. eri		
071B 034E	=5826	ADD	A, #OVBUF		
071D R9	=5027	MOV	R1J A		
071E FA	=5028	MOV	r. LDRTA		
971F R1	=5029	MOV	eri, A		
0720 83	=5030	RET			•
0704 0454	=5031 ;	0011	LOCCE		
0721 94E1 0723 FA	=5032 LSTDM: =5033	: Crill Mov	LPGSEL A, LDATA		
0724 91	-5033 =5034	MOVX	eri, A		•
9725 83	=5035	RET	CKIJII		·
0120 05	=5036 ;		•		
	=5037 LSTREC	: MMOV	R, SMRLO	•	
0726 B930	=5046+	MOV	R1 #SMALO		•
9728 F1	=5047+	MOA	A. eri		
0729 537F	=5051	FINL	A, #011111116	CHECK IF LOW ORDER BITS = 0	•
972B C62F	=5052	JZ	LSTRØ		
0720 E4C3	<b>=50</b> 53	JMP	EPSTOR		
	=5054 ;				
	.=5055 LSTR0		EPRO, LDATA		
072F FA	=5078+	MOV	A. LDATA		
9739 B923	=5 <b>6</b> 84+	MOV	R1, #EPRO		
9732 R1	=5885+	MOV.	eri, A		
<b>073</b> 3 <b>83</b>	=5888 =5889 ;	RET			
	=5090 LSTIN	T: MMOY	A, SNALO		·

	00.1			
LOC	UEJ	LINE	Source St	IRIEMENI .
0734	0020	=5 <b>0</b> 99+	MOV	DA ACHOLO
9736		=5100+	MOY	R1.#SMALO A. eR1
0737		=5100+	ADD	A JEPACC
9739		=5105	MOV	R1.A
9738		=51 <b>0</b> 6	MOY	ቤ LDATA
073B		=5107	MOV	€R1. B
973C		=5108	RET	EKT) II
61.3C	20	-51 <b>0</b> 0 ;	KLI	
			LOCTOR	STORE OF BREAK-POINT DATA
073D	QAE4	=5111 LSTBRK:		LPGSEL
973F		=5112	MOV	R, LDATA
9749		=5113	JEØ	
9742		=5114	ORL	LSTBR1
0744		-5114 =5115	JMP	P1, #8000001B LSTBR2
9746		=5116 LSTBR1:		P1, #NOT 00000001B
0748		=5117 LSTBR2:		P1, #NOT 00001000B -
074N		=5118	WOAX	A ER1
074B		=5119	ORL	P1, #000010008
074D	23	=5120	RET	
004E		=5121	SIZECHK	
004E		=5124+ SIZE	SET 7	<b>6</b>
		=5125+;		
			*****	*******
		=5135 ;	CONTRILL	42
0454		=5136	CODEBLK	
04E1		=5156+ =5460 + 100000	020 1001001	1249
		=5160 ; LPGSEL		
		=5161 ;		PORT 2 TO ADDRESS APPROPRIATE BYTE OF KNM BLOCK.
04E1	0027	=5162 LPGSEL: =5171+		A, TYPE
94E3			MOV	R1, #TVPE
04E4		=5172+ =5176	MOY	A. #R4 A. #88808081B ; MASK OFF DATA TYPE SELECTOR BIT
94E6		-5176 =5177	rinl Shrp	A, #80000001B ; MASK OFF DATA TYPE SELECTOR BIT
<del>01</del> 00	41	=5178	MORL	n A, SMAHI
04E7	D024	=5184+	MOV	
				R1, #SMA(1
04E9 04ER		=5185+	ORL	A MALOSOSOD
		=5189	ORL	A #01000000B
04EC	SH	=519 <b>0</b>	OUTL	P2, A
04ED	0070	=5191	MP10V	A, SMALO
04EF		=5200+	MOV	R1, #SMRLO
		=5201÷	MOV	A. @C1
94F9		=5205 =520 <i>C</i>	MOV	RL A
04F1	97	=5206	RET	
0044		=5207	SIZECHK	,
0011		=5210+ SIZE	SET 17	(
		=52114;		
			*****	*****************
		=5221 ;		•
		=5222 \$EJECT		



```
LOC OBJ
                LINE
                             SOURCE STRTEMENT
                =5223
                             CODEBLK 11
01F2
                =5233+
                               ORG
                                        498
                ≠5237 ; INCSMA INCREMENT STARTING MEMORY ADDRESS WORD.
01F2 B930
                =5238 INCSMR: MOV
                                     R1,#SMRLO
01F4 11
                =5239 INCH:
                             INC
                                      8R1
01F5 F1
                =5240
                             MOV
                                     A, ext
01F6 96FC
                =5241
                              JNZ
                                      INCH1
01F8 19
                =5242
                              INC
                                      R1
01F9 F1
                =5243
                              MOV
                                      AJ ER1
                =5244
01FR 17
                              INC
                                      A
01FB 31
                =5245
                              XCHD
                                      R, er1
01FC 83
                =5246 INCH1:
                             RET
                =5247
                              SIZECHK
9996
                =5250+ SIZE SET 11
                =5251+;
                =5252+; **********************************
                =5261 ;
                =5262
                              CODEBLK 12
02F4
                =5277+
                                ORG
                                        756
                =5281 ; DECSMA DECREMENT SMA WORD.
02F4 B930
                =5282 DECSMA: MOV
                                      R1. #SMALO
02F6 F1
                =5283
                              MOV
                                      AL ER1
02F7 07
                =5284
                              DEC
                                     · A
02F8 21
                              XCII
                =5205
                                      AL OR1
02F9 96FF
                =5286
                              JNZ
                                     DECSM1
02FB 19
                =5287
                              INC
                                     K1
02FC F1
                =5288
                              MOY
                                      fu eri
92FD 97
                =5289
                              DEC
                                     - A
02FE 31
                =5290
                              XCHD
                                     0, 881
02FF 83
                =5291 DECSM1: RET
                =5292
                              SIZECHK
999C
                =5295+ SIZE SET 12
                =5296+;
                =5297+; **********************************
                =5386;
                =5307
                              CODEBLK 15
05E2
                =53324
                                ORG
                                        1506
                =5336 ; CMPMRS COMPARE MEMORY ADDRESSES
                =5337;
                              COMPARE SHA BYTES WITH ENA BYTES TO DETERMINE RELATIVE MAGNITUDE.
                =5338;
                              RETURNS WITH CHRRY=1 IFF (SMR) >= (EMR).
                =5339 ;
                              IS CALLED AFTER ACTION HAS BEEN PERFORMED ON (SMA) TO DETERMINE IF
                =5340;
                              TASK IS COMPLETED:
                =5341 ;
                                  IF CY=0 THEN (SMA) >= (EMA) ==>
                                                                      TERMINATE TASK.
                =5342;
                                  IF CY=1 THEN (SMA) ( KEMA)
                                                                 ==>
                                                                      INC SMA AND REPEAT.
                =5343 CMPMRS: MMOV
                                      A, SMALO
05E2 B930
                =5352+
                                MOY
                                        R1, #SMALO
05E4 F1
                =5353+
                                MOY
                                        A, eR1
05E5 37
                =5357
                              CPL
                                      A
                =5358
                              MADD
                                      R, EMALO
05E6 B932
                =5364+
                                MOY
                                        R1, #EMALO
05E8 61
                =5365+
                                add
                                        A. eri
                =5369
                              VOMM
                                      A, SMAHI
05E9 B931
                =5378+
                                MOY
                                        R1_#SMBHI
05EB F1
                =5379+
                                MOY
                                        AL ER1
05EC 37
                =5383
                              CPL
                                      A
```

LOC	OBJ	LINE	SOURCE STATEMENT
		=5384	MADDC ALEMANI
95ED	B933	=539 <b>0</b> ÷	MOV R1. #EMRKI
05EF	71	=5391+	ADDC A. ext.
05F0	83	=5395 CMPRET	T: RET
		=5396	SIZECHK
999F		=5399+ SIZE	E 907 15
		=5400+;	
		=5401+; ****	**************
		=5410 \$EJEC1	ī



.00 083	LINE S	OURCE S	TRTEMENT	,
	5411 \$	INCLUDE	(:F0:KBD. MOD)	
	=5412	CODEBLK		
974E	=5447+	ORG	1870	
	=5451 ;			
	=5452 ;			ROCESSING ROUTINE
	<b>=545</b> 3 ;	CALLED	PERIODICALLY WH	EN KBD AND DISPLAY AKE TO BE ALIVE.
974E D5	=5454 TIINT:		RB1	
	=5455	MMOY	rsrve, a	
974F B93E	=5468+	MOV	R1, #RSAVE	
3751 A1	=5469+	MOV	eri, A	
9752 23F0	=5473	MOV	A, #(~10H)	DEL 200 THE THE THE THE
3754 62	=5474	MOV	T, A	; RELOAD TIMER INTERVAL
9755 27	=5475	CLR	R	HATTE ELONG LOTTENI TO CEO BATHELI
9756 3E	=5476	MOVD	PSEGHI, R	HIRITE BLANK PATTERN TO SEG DRIVERS
9757 3D 9758 FD	=5477 =5478	MOVD MOV	PSEGLO, A	
9758 PV 9759 <b>9</b> 7	=5479	DEC	R, CURDIG	
0759 07 075A 3F	=548 <b>9</b>	MOYD	A PDIGIT, A	; ENERG1ZE CHRRACTER
975B9C	=5481	MOVD	R, PINPUT	; LOND RNY SWITCH CLOSURES
975C AA	=5482	MOY	ROTPRT, A	FOR HIS SELICIT OFFICERS
7. 50 III	=5483	101	NUMBER	HRITE NEXT SEGMENT PRITERN
975D FD	=5484	MOV	R. CURDIG	PROFILE MENT SEGMENT FINITENA
975E 97	=5485	DEC	A	
975F 0346	=5486	RDD	R. #SEGMAP	ADD CURDIG DISPLACMENT TO BRSE
9761 RE	=5487	MOY	RO, A	THE CONDICTOR PER CHARACTER TO BE SEE
9762 FØ	=5488	MOY	A, ero	; LOAD ACC W/ NEXT SEGMENT PATTERN
9763 3D	=5489	MOVD	PSEGLO, A	ENABLE RPPROPRIATE SEGMENTS
<b>9764 47</b>	=5490	SWAP	R	
0765 3E	=5491	MOVD	PSEGHI, R	
	=5492 ;			
	=5493 ; *****	*****	*******	******
		THE NEX	KT CHARACTER IS	NOW BEING DISPLAYED.
	=5494 ;		JONGON COON ENIT	THE TO THE CONTENT THE DECEMBER COOK
	=5494 ; =5495 ;	THE KE	IDUING JOIN NOO!	INE IS INTEGRATED INTO THE DISPLAY SCAN.
	=5495 ; =5496 ;	WITH TI	HE CURRENT ROW E	NERGIZED, CHECK IF THERE ARE ANY INPUTS.
	=5495 ; =5496 ; =5497 ; *****	WITH TI	HE CURRENT ROW E	
	=5495 ; =5496 ; =5497 ;****** =5498 ;	WITH TI ******	E CURRENT ROW E	NERGIZED, CHECK IF THERE ARE ANY INPUTS.
	=5495; =5496; =5497;****** =5498; =5499;	WITH TI ******	E CURRENT ROW E	NERGIZED, CHECK IF THERE ARE ANY INPUTS.
27/6 50%	=5495; =5496; =5497;****** =5498; =5499; =5500;	WITH TI ******* ROTATE	HE CURRENT ROW E	NERGIZED, CHECK IF THERE ARE ANY INPUTS.
9766 B804	=5495; =5496; =5497;****** =5498; =5499; =5500; =5501	WITH THE THE ROTATE MOY	HE CURRENT ROW E	NERGIZED, CHECK IF THERE ARE ANY INPUTS.
	=5495; =5496; =5497;******* =5498; =5499; =5500; =5501 =5502 NXTLOC:	WITH THE THE ROTATE MOVER MOVE	HE CURRENT ROW E  HETTS THROUGH TH  ROTCNT, #NCOLS  ROTPAT	NERGIZED, CHECK IF THERE ARE ANY INPUTS.
0766 B804 0768 FR	=5495; =5496; =5497;******* =5498; =5499; =5500; =5501 =5502 NXTLOC: =5514+	WITH THE STATE ROTATE MOVING MOVING MOVING MOVING MOVING MOVING MOVING MICH MOVING MOV	HE CURRENT ROW E  HETTS THROUGH TH  ROTCNT, #NCOLS  ROTPRT  A, ROTPRT	NERGIZED, CHECK IF THERE ARE ANY INPUTS.
0768 FA 0769 67	=5495; =5496; =5497;******* =5498; =5499; =5500; =5501 =5502 NXTLOC: =5514+ =5518+	ROTATE  MOV MRRC MOV RRC	HE CURRENT ROW E  HETTER THROUGH TH  ROTCNT, #NCOLS  ROTPRT  A, ROTPRT  A	NERGIZED, CHECK IF THERE ARE ANY INPUTS.
9768 FA 9769 67 976A AA	=5495; =5496; =5497;******* =5498; =5499; =5500; =5501 =5502 NXTLOC: =5514+ =5518+ =5529+	ROTATE  MOV  MRRC  MOV  RRC  MOV	HE CURRENT ROW E  HETTER THROUGH TH  ROTCNT, #NCOLS  ROTPRT  A, ROTPRT  A  ROTPRT, A	NERGIZED, CHECK IF THERE ARE ANY INPUTS.  ***********************************
0768 FA 0769 67 076A AA 0768 F68B	=5495; =5496; =5497;****** =5498; =5499; =5500; =5501 =5502 NXTLOC: =5514+ =5518+ =5529+ =5532	WITH TI *********  ROTATE  MOV  MRRC  MOV  RRC  MOV  JC	HE CURRENT ROW E  BITS THROUGH TH  ROTCNT, *NCOLS  ROTPAT  A. ROTPAT  A. ROTPAT  A. ROTPAT, A.  SCANS	NERGIZED, CHECK IF THERE ARE ANY INPUTS.  ***********************************
9768 FA 9769 67 976A AA 976B F68B	=5495; =5496; =5497; ****** =5498; =5499; =5500; =5501 =5502 NXTLOC: =5514+ =5529+ =5532 =5533	ROTATE  MOV  MRRC  MOV  RRC  MOV	HE CURRENT ROW E  HETTER THROUGH TH  ROTCNT, #NCOLS  ROTPRT  A, ROTPRT  A  ROTPRT, A	NERGIZED, CHECK IF THERE ARE ANY INPUTS.  ***********************************
9768 FA 9769 67 976A AA 976B F68B	=5495; =5496; =5497; ****** =5498; =5499; =5500; =5501 =5502 NXTLOC: =5514+ =5514+ =5529+ =5532 =5533 =5534	WITH TI *********  ROTATE  MOV  MRRC  MOV  RRC  MOV  JC	HE CURRENT ROW E  BITS THROUGH TH  ROTCNT, *NCOLS  ROTPAT  A. ROTPAT  A. ROTPAT  A. ROTPAT, A.  SCANS	NERGIZED, CHECK IF THERE ARE ANY INPUTS.  ***********************************
0768 FA 0769 67 076A AA	=5495; =5496; =5497; ****** =5498; =5499; =5500; =5501 =5502 NXTLOC: =5514+ =5518+ =5529+ =5533 =5534 =5535;	WITH TI **********  ROTATE  MOV  MRRC  MOV  RC  MOV  JC  MOV	HE CURRENT ROW E  HETS THROUGH TH  ROTCHT, #NCOLS  ROTPHT  A  ROTPHT  A  ROTPHT, A  SCANS  KEYFLG, #1	NERGIZED, CHECK IF THERE ARE ANY INPUTS.  ***********************************
0768 FA 0769 67 076A AA 0768 F68B	=5495; =5496; =5497;****** =5498; =5499; =5500; =5501 =5514+ =5518+ =5529+ =5533 =5534 =5536;*******	WITH TI *********  ROTATE  MOV  MRRC  MOV  JC  MOV  ********	HE CURRENT ROW E  HETS THROUGH TH  ROTCNT, #NCOLS  ROTPRT  A, ROTPRT  A  ROTPRT, A  SCANS  KEYFLG, #1	NERGIZED, CHECK IF THERE ARE ANY INPUTS.  E CY MHILE INCREMENTING KEYLOC.  ; SET UP FOR (NCOLS) LOOPS THROUGH 'NXTLOC'  ; ONE BIT IN CY INDICATES KEY NOT DOWN ; MARK THAT AT LEAST ONE KEY MAS DETECTED ; \ IN THE CURRENT SCAN
0768 FA 0769 67 076A AA 0768 F68B	=5495; =5496; =5497;****** =5498; =5499; =5500; =5501 =5514+ =5518+ =5529+ =5532 =5533 =5534 =5535; =5536;*******	WITH TI  ROTATE  MOV  MRRC  MOV  JC  MOV  A KEYS	HE CURRENT ROW E  HETS THROUGH TH  ROTCNT, #NCOLS  ROTPRT  A, ROTPRT  A  ROTPRT, A  SCANS  KEYFLG, #1	NERGIZED, CHECK IF THERE ARE ANY INPUTS.  E CY MHILE INCREMENTING KEYLOC.  ; SET UP FOR (NCOLS) LOOPS THROUGH 'NXTLOC'  ; ONE BIT IN CY INDICATES KEY NOT DOWN ; MARK THAT AT LEAST ONE KEY MAS DETECTED ; \ IN THE CURRENT SCAN  TED FOR THE CURRENT COLUMN. ITS
0768 FA 0769 67 076A AA 0768 F68B	=5495; =5496; =5497;****** =5498; =5499; =5500; =5501 =5514+ =5518+ =5529+ =5532 =5533 =5534 =5535; =5536;*******	WITH TI	HE CURRENT ROW E  HETS THROUGH TH  ROTCNT, #NCOLS  ROTPRT  A, ROTPRT  A  ROTPRT, A  SCANS  KEYFLG, #1  FROKE WAS DETECT  ON IS IN REGISTE	NERGIZED, CHECK IF THERE ARE ANY INPUTS.  E CY MHILE INCREMENTING KEYLOC.  ; SET UP FOR (NCOLS) LOOPS THROUGH 'NXTLOC'  ; ONE BIT IN CY INDICATES KEY NOT DOWN ; MARK THAT AT LEAST ONE KEY MAS DETECTED ; \ IN THE CURRENT SCAN  THE FOR THE CURRENT COLUMN. ITS IR KEYLOC. SEE IF SAME KEY SENSED LAST CYCLE.
0768 FA 0769 67 076A AA 0768 F68B	=5495; =5496; =5497;****** =5498; =5499; =5501; =5501 =5502 NXTLOC: =5514+ =5518+ =5529+ =5532; =5533; =5536;******** =5537; =5538; =5539;********	WITH TI	HE CURRENT ROW E  HETS THROUGH TH  ROTCNT, #NCOLS  ROTPRT  A, ROTPRT  A  ROTPRT, A  SCANS  KEYFLG, #1  FROKE WAS DETECT  ON IS IN REGISTE	NERGIZED, CHECK IF THERE ARE ANY INPUTS.  E CY MHILE INCREMENTING KEYLOC.  ; SET UP FOR (NCOLS) LOOPS THROUGH 'NXTLOC'  ; ONE BIT IN CY INDICATES KEY NOT DOWN ; MARK THAT AT LEAST ONE KEY MAS DETECTED ; \ IN THE CURRENT SCAN  TED FOR THE CURRENT COLUMN. ITS
0768 FA 0769 67 076A AA 0768 F68B	=5495; =5496; =5497;******* =5499; =5500; =5501 =5502 NXTLOC: =5514+ =5518+ =5529+ =5532 =5533 =5534 =5535; =5536;******* =5539;********	WITH TI ********  ROTATE  MOV  MRRC  MOV  JC  MOV  *******  A KEYS  POSITII *******	HE CURRENT ROW E  HETS THROUGH TH  ROTCHT, #NCOLS  ROTPHT  A, ROTPHT  A  ROTPHT, A  SCAN5  KEYFLG, #1  ***********************************	NERGIZED, CHECK IF THERE ARE ANY INPUTS.  E CY MHILE INCREMENTING KEYLOC.  ; SET UP FOR (NCOLS) LOOPS THROUGH 'NXTLOC'  ; ONE BIT IN CY INDICATES KEY NOT DOWN ; MARK THAT AT LEAST ONE KEY MAS DETECTED ; \ IN THE CURRENT SCAN  ***********************************
0768 FA 0769 67 076A AA 0768 F68B	=5495; =5496; =5497;****** =5498; =5499; =5501; =5501 =5502 NXTLOC: =5514+ =5518+ =5529+ =5532; =5533; =5536;******** =5537; =5538; =5539;********	WITH TI	HE CURRENT ROW E  HETS THROUGH TH  ROTCNT, #NCOLS  ROTPRT  A, ROTPRT  A  ROTPRT, A  SCANS  KEYFLG, #1  FROKE WAS DETECT  ON IS IN REGISTE	NERGIZED, CHECK IF THERE ARE ANY INPUTS.  E CY MHILE INCREMENTING KEYLOC.  ; SET UP FOR (NCOLS) LOOPS THROUGH 'NXTLOC'  ; ONE BIT IN CY INDICATES KEY NOT DOWN ; MARK THAT AT LEAST ONE KEY MAS DETECTED ; \ IN THE CURRENT SCAN  ***********************************



oc oej	LINE	SOURCE S	STATEMENT	
72 2C	=5555	XCH	- A, LRSTKY	
73 DC	=5556	XRL	A, LASTKY	
74 C67C	=5557	JZ	SCRN3	
	=5558 ;			•
	=5559;****	****	*****	********
	=5560 ;	A DIFFI	erent key has ref	D ON THIS CYCLE THAN ON THE PREVIOUS CYCLE.
	=5561 ;	set nri	epts to the debou	INCE PARAMETER FOR A NEW COUNTDOWN.
	=5562 ; ****	*****	*********	
	=5563 ;			
'76 B93D	=5564	MOY	R1, #NREPTS	
778 B106	=5565	MOV	@R1J #6	
77A E48B	=5566	JMP	SCRN5	
	=5567 ;			*
				****
				S ON PREVIOUS CYCLE
	=5570 ;			EADY ZERO, DO NOTHING.
	=5571 ;		ecrement nrepts.	
	=5572 ;			), MOVE LASTKY INTO KEDCUF.
		***:****	******	***************
	=5574 ;			
770 0070	=5575 SCAN3		A, MREPTS	
77C B93D	=5584+	MOY	R1, #NREPTS	
77E F1	=5585+	MOV	A, @R1	15 OLD TONU 3500
77F C68B	=5589	JZ	SCAN5	; IF ALREADY ZERO
781 07	=5590	DEC	A	; INDICATE ONE MORE SUCCESIVE KEY DETECTION
700 (1000	=5591	MMOV	NREPTS, R	
782 B93D	=5604+	MOY	R1, #NREPTS	•
784 R1	=5605+	VOM	@R1. A	TO DECREMENT DODG NOT DECINE THE PERG
785 968B	=5609	JNZ	SCANS	; IF DECREMENT DOES NOT RESULT IN ZERO
707 60	=5610 -5633	MMOV	KBDBUF, LASTKY	; TO MARK NEW KEY CLOSURE
787 FC	=5633+ -5630+	VOM	A, LASTKY	
780 B93B	=5639÷ =5640+	MOA	R1, #KEDEUF	
78R N1	=5640+	MOV	erla	
70D D07C	=5643 ;	. MOU	DA BUTTH OC	
78B B93C	=5644 SCAN5 =5645		R1, #KEYLOC @R1	
78D 11 78E ED68	-5646	INC DJNZ	ROTCNT, NXTLOC	
790 EDRS	=5647	DJNZ	CURDIG, TIRET1	
792 BD <b>08</b>	=5648	MOY	CURDIG, #CHRRNO	,
132 0000	=5649 ;	1101	CONDIG WORKING	
		okoleskoleskoleskolesk	ak a	************************
	=5651 ;			MENT IS USED BY THE KEYBORRD SCANNING ROUTINE.
	=5652 ;			TER R REFRESH SEQUENCE IS COMPLETED
				(*************************************
	=5654 ;			
	=5655	MMOV	KEYLOC, ZERO	
794 B930	=5666+	VOM	R1, #KEYLOC	
796 8100	=5667+	YOM	@R1, #ZER0	
798 FE	=5671	YON	A, KEYFLG	•
799 969D	=5672	JNZ	SCAN8	; JUMP IF ANY KEYS WERE DETECTED
177 7070	=5673	MMOV	LASTKY, NEG1	; CHANGE (LASTKY) WHEN NO KEYS ARE DOWN
79B BCFF	-5678+	YOM	LASTKY, #NEG1	VOLUME SELECTIVE MINER IN SELECTIVE COMM
79D BE00	=5682 SCRN8		KEYFLG, #0	
- DE DE DE	=5683 ;	. 1107	NETT EG) WO	
	-5003 /			•

LOC OBJ	J LINE	SOURCE STATEMENT
	=5685 ;	
	=5686 ;	KBD/DISP RETURN CODE- RESTORES SYSTEM STATUS.
	=5687	MMOY A, RDELAY
979F B93	3F =5696+	MOV R1, #RDELPY
07R1 F1	=5697+	MOV R, @R1
UZR2 CGR	38 <b>=5701</b>	JZ TIRET1
ย784 97	=5702	DEC A
	=5703	MMOV KDELAY, A
0785 B93	3F =5716+	MOV R1, #RDÉLAY
0797 A1	=5717+	MOY GR1. R
	=5721 TIRET1	: MMOV ALASAVE
w788_893	3E =5730+	MOV R1, #ASAYE
0788 F1	=57314	MOV n. GR1
978B 93		RETR
	=5736 ;	
	=5737 ;	
		L TIMER OVERFLOW POLLING SUBROUTINE
	=5739 ;	CALLED REPERTEDLY FROM WHEREYER KBD/DISP MUST BE ALIYE.
	=5740 ;	MONITORS THE TIMER OVERFLOW FLAG (TOF) AND CALLS SERVICE
	=5741 ;	ROUTINE WHEN APPROPRIATE.
97RC 164		: JTF TIINT
07NE 83	=5743	RET
	=5744	SIZECHK
9961	=5747+ SIZE	SET 97
	=5748÷ <i>,</i>	
	=5749+; ******	宋家花水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水水
	=5758 \$EJECT	



FOC OB1	LINE	SOURCE STRTEMENT
	=5759	CODEBLK 17
0602	=5709+	ORG 1730
	=5793 ;	
	≃5794 ⊬KBDIN	KEYBOARD INPUT SUBROUTINE.
	=5795 ;	RETURNS ONLY AFTER A NEW KEYSTROKE HAS BEEN DETECTED AND DEBOUNCED.
	<b>≃5796</b> /	VALUE OF KEY POSITION IN SWITCH MATRIX IS
	=5797 ;	RETURNED IN THE ACCUMULATOR.
•	=5798 ;	DISPLAY CHARACTER NOW ON BLANKED BEFORE RETURNING.
0602 DF03	=5799 KBDIN	
06C4 74D1	=5800	CALL XPTEST
0606 F4AC	=5801 KBD11:	
	=5802	MMOV A, KECQUE
<b>060</b> 8 B938	=5811+	MOV R1, #KBDEUF
06CA F1	=5812 i	MOV A, GRI
06CB F2C6	=5816	JB7 KBDI1
06CD 27	=5817	CLR A
06CE 3E	=5818	MOVD FISCALD A
06CF 3D	=5819	MOVD PSEGLO, A
06D0 37	=582 <b>0</b> =5824	CPL A XCH A. @R1
96D1 21	=5821 =5000	XCH fl. @R1 RET
06D2 33	=5822 =5823	SIZECHK
0011	=5826+ SIZE	
9911	=5827+,	JLI II
		本宗章文章文章文章文章文章文章文章文章文章文章文章文章文章文章文章文章文章文章文
	=5837 ;	
	=5838	CODEBLK 15
05F1	=5863+	URG 1521
****		WRITES 'BLANK' CHARACTERS INTO ALL DISPLAY REGISTERS.
	=5868 /	RETURNS WITH NEXTPL SET TO LEFTMOST CHARACTER POSITION
	=5869 ;	DOES NOT REFECT ACC OR CV.
05F1 8846	=5870 CLEAR:	MOV ROURSEGMAP
<b>05F</b> 3 8908	=5871	MOV R1, #CHARNO
05F5 B000	=5872 DBLANK	: MOV @R0,#0 ;STORE THE BLRNK CODE
05F7 18	=5873	INC R0 ; POINT TO NEXT CHARACTER TO THE LEFT
05F8 E9F5	=5874	DJNZ R1, DBLRNK
	=5875	MMOV NEXTPL, CHARNO
05FR D93A	=5886+	MOY R1, #NEXTPL
05FC <b>010</b> 8	=5887+	MOY @R1. #CHARNO
05FE 83	=5891	RET
	=5892	SIZECHK
000E	=58954 SIZE	SET 14
	=5896+;	
		本水才 不生态大小女儿大家工术专业工作者工作者工作者工作者工作者工作者工作者工作者工作者工作者工作者工作者工作者工
	=5906 ;	
	=5907	CODECLK 44
06D3	=5937+	ORG 1747
0/1/2 (5205		C DISPLAY VALUE OF LOW NIEBLE OF HCC
06D3 530F	=5942 DSPACC	
06D5 03EF	=5943 =5944	ADD A, #DGPATS
06D7 A3	=5944 =5945 : UDICD	MOVP A.OA  UDITEC DIT DOLLEDA NOU IN SCEINTO NEVI (HODOCTED DOCITION
,		WRITES DIT PAITERN NOW IN ACC INTO NEXT CHARACTER POSITION
•	=5946 ; = <b>5</b> 047 ;	OF THE DISPLAY (NEXTPL). INCREMENTS NEXTPL.
acho or	=5947 ; =5040 HDTCD:	RESULTS IN DISPLAY BEING FILLED LEFT TO RIGHT, THEN RESTARTING
06D8 AE	=5948 WDISP:	MOV DSPTMP, R



LOC	0BJ	LINE	SOURCE S	TRTEMENT	
06D9	BFØ4	=5949	MOY	XPCODE, #4	
960B		=5950	CALL	XPTEST	
		=5951	MMOY	A, NEXTPL	
06DD	B93A	=5960+	VOM	R1, #NEXTPL	
06DF	F1	=5961+	MOV	R/ <b>9R1</b>	
96E9	0345	=5965	ADD	R. #SEGMAP-1	
06E2	R9	=5966	MOY	R1. A	
06E3	FE	=5967	YOM	A, DSPTMP	
06E4	R1	=5968	. MOV	@R1. A	
		=5969	MDJNZ	NEXTPL, NOISP1	
06E5	B93A	=5974+	MOY	R1, #NEXTPL	
06E7	F1	=5975+	MOY	A, @R1	
<b>96E</b> 8		=5979+	DEC	R	
06E9		=5984+	MOA	@R1, A	
	96EE	=5988+	JNZ	WDISP1	, ,
	B108	=5990	MOV	@R1,#CHARNO	
06EE	83	=5991 WDIS	P1: RET		
		=5992 ;			TOTAL DESCRIPTION OF THE PROPERTY OF THE PROPE
					TABLE OF SEGMENT PATTERNS FOR HEX DIGITS.
			e the full	HEX SET (0-F)	IS INCLUDED.
		≈5995 ;	<b></b>		
00EF		=5996 DGPA	12 FRO	\$ AND OFFH	
		=5997 ;	WAT 15	DAPPE ODG	THE CTORRODO COURSE OF CHEST PROCESSES CONSULID TON
		=5998 ; FOR	MH ( 15	PGFEDCBA	IN STANDARD SEVEN-SEGMENT ENCODING CONVENTION
		=5999 ;	00	60444440	WHERE P REPRESENTS THE DECIMAL POINT SEGMENT PATTERN FOR DIGIT '0'
06EF		=6000	DB OD	00111111B	SEGMENT PATTERN FOR DIGIT '1'
00F0 06F1		=6001 =6002	DB DB	00000110E 01011011E	SEGMENT PATTERN FOR DIGIT 12
		-6003	DB	010011011E	SEGMENT PATTERN FOR DIGIT '3'
06F2 06F3		=6003 =6004	0B	01100111E	SEGMENT PATTERN FOR DIGIT '4'
96F4		-0004 =6005	DE	01100110B	; SEGNENT PRITERN FOR DIGIT '5'
06F5		=6006	DE	01111101E	SEGMENT PRITERN FOR DIGIT '6'
96F6		=6 <b>0</b> 07	DE	00000111B	SEGMENT PRITERN FOR DIGIT '7'
96F7		=6 <b>00</b> 8	DB	01111111B	SEGMENT PRITERN FOR DIGIT '8'
06F8		=6009	DB	01100111B	;SEGMENT PATTERN FOR DIGIT '9'
<b>96F</b> 9		=6010	DD	01110111B	SEGMENT PRITERN FOR DIGIT 'R'
06FA		=6011	DE	01111100E	SEGMENT PATTERN FOR DIGIT 'B'
96FE		=6012	DR	001111001B	SEGMENT PRITERN FOR DIGIT 'C'
96F0		=6013	DE	01011110E	SEGMENT PHITERN FOR DIGIT 'D'
06F0		=6014	DB	01111001E	; SEGMENT PATTERN FOR DIGIT 'E'
06FE		=6015	DE	01110001B	SEGMENT POTTERN FOR DIGIT 'F'
		=6016	SIZECH	K .	
0020	:	=6019+ SI		44	
		=6020+;			
		=6021+; ***	K******	************	******
		=6030 ;			
		=6031	CODEEL	.K 12	
04F2	<u> </u>	=6051+	ORG	126€	
		=6055 ; DEL			THE NUMBER OF COMPLETE
		=6056 ;		Y SCANS CORRES	PONDING TO THE ACC CONTENTS.
		=6957 ;			N INTERPROES- AS WHEN OPERATOR SHOULD SEE
		=6058 ;			WHILE IT IS CHRNGING:
		=6059 DELI		RDELAY, H	
94F2	2 B93F	=6072+	YOM	R1, #RDELAY	
	1 A1	=6073+	MOV	<b>0R1</b> , R	•

LOC	OEJ	LINE	SOURCE	STATEMENT		
04F5	F4AC	=6077 DEL'AY1	: CALL	TOFFOL		
		=6878	YOMM	A, RDELAY		
<b>04</b> F7	893F	=6087+	YOM	R1. #RDELI	ny .	
04F9	F1	=6 <b>088</b> ⊦	MOY	ሌ <del>@</del> R1		
04FA	96F5	=6092	JNZ	DELAY1		
04FC	83	=6093	RET			
		=6894	SIZECH	K		
999B		≃6097+ SIZE	SET	11		
		=6 <b>8</b> 98+;				
		=6 <b>89</b> 9+; ****	****	******	******	******
		=6 <b>10</b> 8 ;				
		=6109	CODEBL	.K 8		
97RF		=6144+	ORG	1967		
		=6148 ; KEDP0			BOARD IMPUT ROUTINE	
		=6149 ;	RETURN	I WITH ACC BI	t 7 = 0 if Keyboard	INPUT HAS BEEN RECEIVE
07RF	BF05	=6150 KBDPOL	. MOY	XPCODE, #5		
07B1	74D1	=6151	CALL	XPTEST		
		=6152	MMOY	A, KBDBUF		
07B3	B93B	=6161+	MOV	K1. #KEDBI	UF	
97B5	F1	=6162+	MOV	A, 0R1		
07E6	83	=6166	RE1			
		=6167	SIZECH	<b>K</b>	•	
9668	!	=6170+ SIZE	SET	8		
		=6171+;				
		=6172+; ****	****	******	***************	*****
		=6181 \$EJECT				



```
LOC OBJ
                LINE
                           SOURCE STATEMENT
                6182 $
                            INCLUDE(:F0:LINK.MOD)
               =6183
                            CODEDLK 15
07E7
               =6218+
                              ORG
                                     1975
               =6222 ; EPFET FETCH DISTRIBUTE FROM EP INTERNAL RAM ADDRESSED BY SMRLO.
               =6223 EPFET: MMOV
                                    A, SMALO
0787 8930
               =6232+
                              MOY
                                     R1, #SMALO
               =6233+
07B9 F1
                              MOY
                                     A, eR1
07BA F4D0
               =6237
                            CALL
                                    EPPASS
07BC 2380
               =6238
                            MOV
                                    R. #100000006
07BE F4D0
               =6239
                            CALL
                                    EPPRSS
07C0 F4D0
               =6249
                            CALL
                                    EPPASS
07C2 83
               =6241
                            RET
               =6242
                            SIZECHK
999C
               =6245: SIZE SET 12
               =6246+;
               =6256;
               =6257
                            CODEELK 15
97C3
               =6292+
                              ORG
                                      1987
               =6296 ; EPSTOR STORE DATA IN LDATA IN EP INTERNAL RAM AT <SMALO>
07C3 FR
               =6297 EPSTOR: MOV
                                    R, LDRTA
07C4 F4D0
               =6298
                            CALL
                                    EPPRSS
               =6299
                            MMOV
                                    A. SMRLO
07C6 B930
               =6308+
                              MOV
                                      R1 #SMRLO
07C8 F1
               =6309+
                              MOY
                                      A CR1
07C9 537F
               =6313
                            ANL.
                                    A, #011111116
07CE F4D0
               =6314
                            CALL
                                    EPPRSS
07CD F4D0
               =6315
                            CALL
                                    EPPRSS
07CF 83
               =6316
                            RET
               =6317
                            SIZECIK
0000
               =6320+ SIZE SE1 13
               =6321+;
               =6331 $EJECT
```

### أطint

```
LOC OBJ
               LINE
                           SOURCE STATEMENT
               =6332;
                            THE FOLLOWING UTILITIES INVOLVE INTERCHANGES BETWEEN THE MF AND EP.
               =6333 ;
               =6334
                            CODEBLK 11
07D0
               =6369+
                              ORG
                                      2000
               =6373 ; EPPRSS PASSES A SINGLE PARAMETER BYTE TO THE EP THROUGH THE LINK.
               =6374;
                            WRITE THE CONTENTS OF THE ACC TO THE LINK;
               =6375 ;
                            RELEASE THE EIG
               =6376;
                            READ THE LINK INTO THE RCC;
               =6377 ;
                            RETURN.
07D0 8R30
               =6378 EPPRSS: ORL
                                   P2, #00110000B
                                                          FENABLE LINK WRITES.
07D2 91
               =6379
                            MOVX
                                    @R1, A
                                                          FMRITE ACC 10 LINK.
0703 99FE
               =6380
                            ANL
                                    P1, #NOT ENERGM
                                                          ; DISABLE BREAKPOINTS.
0705 8902
               =6381
                                   P1, #ENBLNK
                            ORL
                                                          FSET TO BREAK ON LINK REFERENCE.
0707 F408
                            CALL
               =6382
                                    EPSTEP
0709 31
               =6383
                            MOYX
                                    A, eR1
970A 83
               ≈€384
                            RET
               =6385
                            SIZECHK
999E
               =6388+ SIZE SET 11
               =6389+;
               =6399;
               =6400
                            CODEBLK 25
070€
                              ORG
               =6435+
                                      2011
               =6439 ; EPSTEP RELEASES EP TO RUN IN PRESENT MODE UNTIL AN ANTICIPATED
               =6440 ;
                            HARDWARE BREAK OCCURS.
               =6441;
                            (DUE TO SINGLE STEPPING, LINK OPCODE FETCH, OR LINK DRTA FETCH.)
                            MUST OCCUR WITHIN A FINITE NUMBER OF CYCLES (<40 MP CYCLES)
               =6442 ;
               =6443 ;
                            OR MATCHDOG TIMER WILL ASSUME A COMMUNICATIONS ERROR
               =6444 ;
                            BETWEEN THE MP AND EP.
07DB F4F4
               =6445 EPSTEP: CALL
                                    EPREL
0700 B90A
               =6446
                            MOV
                                    R1, #10
07DF 86F1
                                    EPSTE2
               =6447 EPSTE1: JNI
07E1 E9DF
               =6448
                            DJNZ
                                    R1. EPSTE1
07E3 8910
               =6449
                            0RL
                                    P1, #EPRSET
07E5 744F
               =6450
                            CALL
                                    EFERK
97E7 B866
               =6451
                            MOV
                                    RW, #LON(OV1BAS+OVS1ZE)
07E9 746A
                            CRLL
               =6452
                                    OYLOAD
07EB 99EF
               =6453
                            ANL
                                    P1, #NOT EPRSET
07ED BRIDE
               =6454
                            MOV
                                    LDATA, #0EH
07EF 249R
               =6455
                            JMP
                                    PERROR
97F1 744F
               =6456 EPSTE2: CALL
                                    EHBRK
07F3 83
               =6457
                            RET
               =6458
                            51ZECHK
0019
               =6461+ SIZE SET 25
               =6462+;
               =6472;
               =6473;
               =6474 $EJECT
```



```
LOC OBJ
                LINE
                           SOURCE STATEMENT
               =6475
                            CODEBLK 9
97F4
               =6510+
                              ORG
                                      2036
               =6514 ; EPREL
                            RELEASES EP TO RUN IN PRESENT MODE.
               =6515 ;
                             SEQUENCE IS AS FOLLOWS:
               =6516;
                            PUT MEMORY ARRAY IN EP MODE;
               =6517;
                            RAISE /SSTEP;
               =6518;
                            return.
07F4 99F7
               =6519 EPREL: ANL
                                    P1_#NOT_CLRBFF
                                                           ; CLEAR BREAK F/F.
07F6 8908
               =6520
                            0RL
                                    P1, #CLRBFF
                                                            FRE-ENABLE BREAK F/F.
07F8 9ABF
               =6521
                            ANL
                                    P2. #NOT 01000000B
                                                            FENABLE EF CONTROL OF MEN ARRAY
07FR 8904
               =6522
                             ORL
                                    P1. #00000100B
                                                            ; FREE EP TO RUN UNTIL BREAK.
07FC 83
               =6523
                             RET
               =6524
                             SIZECHK
0009
               =6527+ SIZE SET 9
               =6528+;
               =6530;
               =6539;
               =6540
                             CODEBLK 11
034F
               =6580+
                              ORG
                                      847
               =6584 ; EPBRK
                            REGAIN CONTROL OF MEMORY ARRHY FROM EP.
               =6585 ;
                             DROP /SSTEP;
               =6586 ;
                             WRIT 30 USECS.;
               =6587 ;
                             PUT MEMORY ARRAY IN MP MODE;
               =6588;
                             RETURN
034F 99FB
               =6589 EPBRK: FINL
                                    F1. #NOT 00000100E
                                                            FREEZE EMULATION PROCESSOR.
0351 8920
               =6590
                             DRL.
                                    P1, #MODOUT
                                                            ; SIGNAL EP IS NOT RUNNING USER CODE.
0353 B905
               =6591
                             MOY
                                     R1. #5
0355 E955
                             DJNZ
                                                            ; DELAY FOR EP TO FINISH INSTRUCTION.
               =6592
                                     R1. $
0357 8840
               =6593
                             ORL
                                     P2, #01000000B
                                                            SEIZE CONTROL OF MEM ARRAY.
0359 83
               =6594
                             RET
               =6595
                             SIZECHK
                =6598+ SIZE SET 11
999B
                =6599+;
                =6686+; ******************************
               =6689 :
               =6610;
                =6611
                             CODEBLK 16
035A
               =6651+
                               ORG
                                       858
                =6655 ; Ovsmap overlay smap.
                =665€ ;
                             SHAPS BLOCK OF DRIABNIES (USER'S PROGRAM) BETHEEN MY RAM & EP PM.
               =6657 OVSHAP: MOV
935A D865
                                     RØ, #OVBUF+OVSIZE
035C B917
               =6658
                             MOY
                                     R1. #OVSIZE
035E 2340
               =6659
                             MOY
                                     f. #01000000B
0360 3R
                =6660
                             OUTL
                                     P2, B
0361 C8
               =6661 OVSW1:
                             DEC
                                     RØ
0362 C9
               =6662
                             DEC
                                     R1
0363 81
                             MOVX
               =6663
                                     H, eR1
0364 20
               =6664
                             XCK
                                     R. 9R0
0365 91
                =6665
                             MOVX
                                     ERL A
0366 F9
                =6666
                             YOM
                                     A, R1
0367 9661
                =6667
                             JNZ
                                     OVSW1
0369 83
                =6668
                             RET
                =6669
                             SIZECHK
0010
               =6672+ SIZE SET 16
```

LOC OBJ	LINE	SOURCE STRTEMENT
	=6673+;	
	=6674+; *****	- X-*** <del>********************************</del>
	<b>=668</b> 3 ;	
	=6684	CODEBLK 14
036A	=6724+	ORG 874
	=6728 ; OYLORD	) Overlay load.
	=6729 ;	MOVES BLOCK OF DATABYTES (ASSEMBLED SOURCE) FROM PG3 TO EP PM.
	=6730 ;	TOP OF DRTR BLOCK LOADED RND BLOCK LENGTH DETERMINED BY RO AND R1.
036A E917	=6731 OVLORD:	: MOV R1, #OVSIZE
036C 2340	=6732	MUV A #01000000C
036E 3A	=6733	OUTL P2.8
036F C8	=6734 MML01:	DEC R0
0370 C9	=6735	DEC R1
0371 F8	=6736	MOY & RO
0372 E3	=6737	MOYP3 ALEA
0373 91	=6738	MOYX @R1, A
0374 F9	=6739	MOV NR1
0375 966F	=6740	JNZ MPILO1
9377 83	=6741	RET
	=6742	S1ZECHK
999E	=6745+ SIZE	SET 14
	=6746+;	
	=6747+; *****	*****************************
•	=6756 \$EJECT	



```
LOC OBJ
                LINE
                            SOURCE STATEMENT
               =6757 ;
              , =6758  ; ===========
               =6759 ;
               =6760 ;
                             THE REST OF THIS MODULE CONTAINS THE MINI-MONITORS WHICH OVERLAY
               =6761;
                             THE EMULATION PROCESSOR PROGRAM RAIN TO GIVE THE
               =6762;
                             MRSTER PROCESSOR ACCESS 10 INTERNAL REGISTERS AND RAM OF THE EP.
               ≈6763 ;
               =6764 ; ====
               =6765 ;
                             DATABLK 22
               =6766
0378
               =6771+
                               ORG
               =6775;
                             OVERLRY TO BREAK EP EXECUTION AND JUMP TO LOCATION 009H.
               =6776 ; 0V0-
               =6777;
                             LOCATION BOSH REACHED WITH TOP-OF-STACK = RETURN ADDRESS+2
                             DUE TO FORCED "CALL" DURING WHICH PC WAS INCREMENTED.
               =6778;
                             LOCS 003H & 007H CALL 009H TO SIMULATE SHINE CONDITION
                =6779 i
                =6789;
                             IF BREAK OCCURS DURING INTERRUPT CYCLE.
                =6781;
                             Source code for Mini-Monitor Overlayed over Loh Order Program Ram.
                =6782;
9378
                =6783 UVOBRS EQU
                =6784 ORG
                             OYUBAS
0378
                             CALL
0378 1409
                                     009H
                =6785
037A 00
                =6786
                             NOP
                =6787;
037B
                =6788 ORG
                             0Y0BRS+003H
837B 1489
                =6789
                             CALL
0370 00
                =6790
                             NOP
037E 00
                =6791
                             NOP
                =6792;
                             0V0BRS+007H
037F
                =6793 ORG
037F 1409
                =6794
                             CRLL
                                     009H
0381 00
                =6795
                             NOP
0382 00
                =6796
                             NOP
0383 00
                =6797
                             NOP
0384 00
                =6798
                             NOP
0385 60
                =6799
                             NOP
0386 00
                =6800
                             NOP
0387 00
                =6801
                             NOP
9388 99
                =6802
                             NOP
0389 00
                =6803
                             NOP
938A 99
                =6804
                             NOP
0388 00
                =6805
                             NOP
                =6886;
038C
                =6807 URG :
                             0V0BAS+014K
038C 0403
                =6808
                              JMP
                                     009H
                =6809 ;
                              SIZECHK
                =6810
0016
                =6813+ SIZE SET 22
                =6814+;
                =6924 $EJECT
```

LOC	0BJ	LINE	SOURCE STATEMENT
		=6825	DATABLK 22
038E		=6830+	ORG 910
		=6834 ;	
		=6835 ; 0V3-	OVERLAY TO SAYE STATUS DATA AFTER BREAK.
		=6836 ;	ACC, TIMER/COUNTER, PSW (WITH F1), & RAM LOC 0 PASSED SEQUENTIALLY
		=6837 ;	10 MP.
		=6838 ;	SOURCE CODE FOR MINI-MONITOR OVERLAYED OVER LOW ORDER PROGRAM RAM.
		=6839 ;	
938E		=6840 0V3BR5	·
038E		=6841 ORG	0Y38RS
	0400	=6842	JMP 866H
0390	1 66	=6843 =6844 ;	NOP
0391		=6845 ORG	0Y3BRS+803H
0391		=6846	RET
0392	2 00	=6847	NOP
0393	90	=6848	NOP
0394	90	=6849	NOP
		=6850 ;	•
0395	5	=6851 ORG	0Y3BRS+897K
9395	83	=6852	RET
039€	60	=6853	NOP
		=6854 ;	
8397	,	=6855 ORG	0Y3BRS+809H
9397	7 90	=6856	MOYX GRO, A
0398	3 42	=6857	MOV A.T
0399		=6858	MOYX GRO, A
039f		=6859	MOV A, PSM
039E	3 7 <b>611</b>	=6868	JF1 0Y3B1
	) 53F7	=6861	ANL A. #11110111B
0311	ļ	=6862 OV3B1	EQU \$-(LOW OV3BRS)
039F	90	=6863	MOVX @RO, R
03A6		=6864	SEL RB0
03A1		=6865	MOV A.R0
03A2	2 0409	=6866	JMP 009H
		=6867 ;	
		=6868	SIZECHK
9916	5	=6871+ SIZE	SET 22
		=6872+;	
			**************************************
		=6882 <b>\$</b> EJECT	

### inteľ

LOC	0 <b>8</b> J	LINE	SOURCE STATEMENT
		=6883	DATABLK 22
03N4		=6888+	ORG 932
		=6892 ;	
		=6893 ; 0V1~	OVERLAY 1 10 GIVE MP ACCESS TO EP RAM LOCS. 01H-7FH.
		=6894 ;	SOURCE CODE FOR MIN1-MONITOR OVERLAYED OVER LOW ORDER PROGRAM RAM.
		=6895 ;	
93R4	•	=6896 OV1BRS	EQU \$
		=6897 ;	
93A4	<b>040</b> R	=6898	JMP 0V1B1
33116	99 -	=6899	NOP
		=69 <b>00</b> ;	
03A7		=6901 ORG	0Y1B1S+893H
93A7	83	=6902	RET
93A8	99	=6903	NOP
03H9	99	=6904	NOP .
93AN		=6905	NOP
		=69 <b>0€</b> ;	•
03AE		=6907 ORG	0Y1BRS+ <del>0</del> 07H
BYSB		=6988	RET
33RC		=6909	NOP
	••	=6910 ;	
03AD		=6911 ORG	0V1BR5+ <del>00</del> 9H
03RD		=6912	MOYX GRO, A
		=6913 ;	The trigonial control of the control
000f)		=6914 0V1B1	EQU \$- 0Y1BRS
		=6915 ;	WAY A CITATION
03RE	88	=6916	MOYX A, ero
03RF		=6917	NOV RO, A
03B0		=6918	MOYX A. ERO
	F213	=6919	JB7 0Y1B2
0383		=6928	XCH fl. R0
9384		=6921	MOV ero, a
	0409	=6922	JMP 009H
	0.103	=6923 ;	VIII 00011
<b>031</b> 3		=6924 0V1B2	EQU \$-LON DY1BRS
0212		=6925 ;	LUC V LOW STEEDS
03E7	FR	=6926	MOV A, GRO
	6409	=6927	JMP 809H
0300	0707	=6928 ;	VIII 00211
		=6929	SIZECHK
<b>991</b> 6		=6932+ SIZE	
an TO		=6933+;	JLI CC
			<del>:************************************</del>
		二りプンタナテキギギギギ	<del>*************************************</del>

LOC	0BJ	LINE	Source s	FATEMENT
		=6944	DATABLK	77
03BA		=6949+	ORG	954
02011		=6953 ;	0.1.0	20.
		=6954 ; 0V2-	OVERI BY	TO RESTORE EP STATUS SAVED ON BREAK AND RESUME USER'S PROGRAM.
		=6955;		CODE FOR MINI-MONITOR OVERLAYED OVER LOW ORDER PROGRAM RAM.
		=6956 ;	2001102 1	
03 <b>ย</b> ก		=6957 OV2BAS	EQU	\$
03BH		=6958 ORG	OV2BAS	
	0490	=6959	JMP	H000H
93EC		=6960	NOP	49511
0320	••	=6961 ;		
938D		=6962 ORG	0V2BRS+	3 <del>8</del> 3H
03ED		=6963	RET	
03BE		=6964	NOP	
038F		=6965	NOP	
0300		=6966	NOP	
		=6967 ;		
03C1	•	≈6968 ORG	0V2BRS+	997H
03C1	83	=6969	RET	
93C2	99	=6970	NOP	·
		=6971 ;		
<b>0</b> 3C3		=6972 ORG	OV2BAS+	609H
Ø3C3	90	=6973	MOVX	ero, a
		=6974 ;		
03C4	83	=6975	MOYX	A, ero
<b>03C5</b>	A8	<b>≈</b> 6976	MOY	RØ, A
0306	80	=6977	MOVX	A, ero
<b>0</b> 3C7		=6978	MOV	PSHLA
<b>0</b> 3C8	R5	=6979	CLR	F1
93C9	E5	=6980	CPL	F1
03CA	7213	=6981	JB3	0V2B1
<b>0</b> 3CC	R5	=6982	CLR	F1
		≈6933 <i>;</i>		
<b>031</b> 3		≈6984 0V2B1	EQU	\$-LON OY2BRS
		=6985 ;		
03CD		=6986	MOVX	R. 9R9
03CE		=6987	MOY	LA
03CF		=6988	MOVX	n, ero
03D0	33	=6989	RETR	
		=6990	SIZECIK	_
0017		=6993+ SIZE	SET 2	3
		=6994+;	haladadadadada	
			*****	*******************************
		=7004 \$EJECT		



LOC 08J	LINE S	OURCE STATEMENT
	7 <b>995</b> ;	
	7006	CODEELK 11
9301	7946+	ORG 977
0301 CR80	7 <b>050</b> XPTEST:	ORL P2, #89H
03D3 0A	7051	IN R.P2
0304 9R7F	7052	PINL P2,#(NOT 80H)
0306 F2D9	7053	JB7 \$+3
0308 83	7054	RET
0309 F5	7 <b>05</b> 5	SEL MB1
03DA 0400	7056	JMP 800H
	7057	SIZECHK
9668	7060+ SIZE	SET 11
	7061+;	
	7062+; *****	***********************
	7 <b>071</b> ;	
	7072	CODEBLK 13
03DC	7112+	URG 988
03DC 28432931	7116	DB '(C)1979 INTEL'
03E0 39373920		r
03E4 494E5445		
03E8 4C		
		SIZECHK
999D		SET 13
	7121+;	
		******************************
	7131 ;	
	7132 ;	
		RSOURCE
0100	7135+	PGSIZE SET ORGPG0-000H ; BYTES USED ON PAGE 0
<b>99</b> FD	7136+	PGSIZE SET ORGPG1-100H ; BYTES USED ON PAGE 1
0100	7137+	PGSIZE SET ORGPG2-200H ; BYTES USED ON PAGE 2
00E9	7138+	PGSIZE SET ORGPG3-300H ; BYTES USED ON PAGE 3
00FD	7139+	PGSIZE SET ORGPG4-400H ; BYTES USED ON PRGE 4
00F1	714 <del>0+</del>	PGSIZE SET ORGPG5-500H ; BYTES USED ON PAGE 5
00FF	7141+	PGSIZE SET ORGPG6-600H ; BYTES USED ON PAGE 6
<b>00FD</b>	7142+	PGSIZE SET ORGPG7-700H ; BYTES USED ON PAGE 7
	7143+\$EJECT	



LOC OBJ	LINE	SOURCE STATEMENT
	7145 ; ****	{*************************************
A	7146 <i>i</i>	
	7147 ;	FILL ALL UNUSED MEMORY LOCATIONS WITH NOP OPCODES
	7148 ;	
		**********
	7150 ;	
	7151 \$GEN 7158 ;	
01FD	7160	ORG ORGPG1
02. 5	7161	REPT (200H - ORGPG1)
	7162	D8 0
	7 <b>16</b> 3	ENDM
01FD 00	7164+	DB 0
01FE 00	7165+	DB
01FF 00	7166+	DB 0
•	7168 ;	
03E9	7175 ; 7177	ORG ORGPG3
6363	7178	REPT (486H - ORGPG3)
	7179	DB 0
	7189	ENDM
03E9 00	7181+	00 0
03ER 00	7182+	DB 0
03EB 00	7183+	08 0
03EC 00	7184+	DB 0
93ED 99	7185+	DB 0
93EE 99	7186+	DB 0
03EF 00	71874	DB 0
03F0 00	7183: 7189+	DE 0 DE 0
03F1 00 03F2 00	719 <del>0+</del>	D6 8
93F3 99	7191+	D6 0
03F4 00	7192+	D6 0
03F5 00	7193+	DC 0
03F6 00	7194+	DB 0
03F7 00	7195+	06 0
03F8 00	7196+	DB 0
03F9 00	7197+	DE 0
03FR 00	7198+	DB 0
03FB 00 03FC 00	7199+ 7200+	DB
93FD 99	72001	DC 0
03FE 00	7202+	OB 0
93FF 90	7203+	DB 0
	7205 ;	
94FD	7297	ORG ORGPG4
	7298	REPT (586H - ORGPG4)
-	7209	06 0
	7210	ENDM
04FD 00	7211+	DB 0
94FE 99	7212+	DE 9
04FF 00	7213+ 7215 ;	D6 0
05FF	7213 , 7217	ORG ORGPG5
03I I	7218	REPT (688H - ORGPGS)



LOC OBJ	LINE	SOURCE STRTEMENT
-	7219	DC 0
	7220	ENDM
95FF 99	7221+	DB 0
	7223 ;	
96FF	7225	ORG ORGPG6 .
	7 <b>2</b> 26	REPT (700H - ORGPG6)
-	7227	DB 9
	7228	ENDM
06FF 00	72294	DE 0
	7231 ;	
07FD	7233	ORG ORGPG?
	7234	REPT (800H - ORGPG?)
••	7235	DB Ø
	7236	ENDM
07FD 00	7237+	DE 0
07FE 00	7238+	DB Ø
07FF 00	7239+	DE 0
	7 <b>241</b> ;	
•	7242 \$EJECT	Ī



LFILL 4672#	4676					,									
LF ILL1 4674	4677#														
LPGSEL 4832	4890	5032	5111	5162#											
LSTBR1 5113	5116#														
LSTBR2 5115	5117#														
LSTBRK 4978	4979	5111#													
LSTDM 4975	4995	5911	5032#												
LST INT 4977	5090#														
LSTORE 2459	2615	3527	4672	4957#							`				
LSTPH 4974	4981#														
LSTR0 5052	5955#														
LSTREG 4976	5037#														
LSTTBL 4971	4974#														
M9 551#															
M1 552#						•									
MADD 430#	1816	2386	2438	5358											
MADDC 435#	5384														
MAIN 1434	1539#	1546	2349	2414	2417	2422	2427	2500	2620						
MAIN2 1544#	3129														
MAINA 1594	1609#														
MAINB 1672#	1674														
MAINCO 1798	1830#														
MRINB1 1831#	1847														
MAINC1 1716#	1762														
MAIND 1741	1891#														
MAIND1 1742	1766#														
MFML 440#															
MCLOCK 165#	1307	1315	1323										,		
MDEC 471#	3529	4200	4457	AECC	50/0										
MDJNZ 475#	4041	4328	4456	4566	5969										
MEMHI 1158#	3824	4005	4655												
MEMLO 1149#	3851	4020	4655												
MERROR 1592	1058#	2044	2075												
MINC 467#	1743	2011	2875												
MML01 6734#	6740	41274	4.000	4.500	4640	4.000	4740	1700	4700	4004	4026	4004	(14.7)	0040	4220
MMOV 398#	1558	1574	1609	1628	1649	1682	1716	1766	1782	1801	1976	1994	2172	2248	2329
2464	2482	2541	2531	2714	2729	2756	2787	28 <b>95</b>	2838	2856	2893	2923	2938	2953	2968
3882	3063	3091	3206	3225	3244	3263	3283	3301	3322	3349	3423	3433	3452	3471	3490
3510	3557	3578	3891	3828	3855	3957	3981	3996	4011	4065	4257	4284	4392	4410	4587
4639	4759	4783	4798	4814	4836	4854	4870	4957	4981	4996	5012	5937	5055	5090	5162
5191 6959	5343	5369 6452	5455	5541	5575	5591	5610	5655	5673	5687	5703	5721	5802	5675	5951
6859 MODOUT 537#	6078 3041	6152 6590	6223	6299											
			54'70												
	2908	3631	5178												
MRL 482# MRLC 494#															
MRLC 494# MRR 486#															
	4477	4548	5502												
	4437	7,770	JUUL												
MXCH 455# MXRL 450#															
NCOLS 614#	5504														
	5501	5670													
NEG1 729# NEXTPL 1203#	2341 2253	5678 2259	5880	5886	5968	5974									
NEATEL 1203# NIBI3 3702	3708#	2233	3000	J000	3300	J7(4									
NIEIN 3627	3630	3699#							-						
NIBIN2 3553		3022#													
	3700#														



			1													
NIPO	4159	4161	4380#													
Nobrk	1521#	1928														
NOVALS	1381#	1416														
NREPTS	1230#	5564	5584	5694												
NUMCON	1185#	1662	1838	2181	2469	2475	2723									
NXTLOC	5502#	5646														
OPTAB1	1901	1903	1904	1905	1906	1922#										
OPTAB2		1908	1925#													
OPTAB3		1909	1927#	,												
OPTION		1641	1698	1791	1810											
						4500	40778	4047	2452	2450	22704	2224	0200	2262	0540	7.CE4
ORGPGØ		1499	1491	1449#	1528	1529	1873#	1947	2157	2158	2230#	2234	2300	2367	2518	2651
	2652	2674#	2679	3148	3399	3617	3618	3681#	3685	3735	3771	3921	4106	4141	4180	4234
	4360	4495	4620	4695	4696	4720#	4724	4917	5138	5225	5264	5309	5414	5761	5840	5909
000004	6033	6111	6185	6259	6336	6492	6477	6542	6613	6686	7008	7074	7135	7152	7153	
ORGPG1		1952	1953	2153#	2239	2240	2296#	2305	2306	2363#	2372	2523	2684	3153	3404	3690
	3691	3730#	3740	3741	3765#	3776	3926	4111	4112	4137#	4146	4147	4176#	4185	4186	4213#
	4239	4365	4500	4625	4729	4922	5143	5230	5231	5260#	5269	5314	5419	5766	5845	5914
	6038	6116	6190	6264	6341	6407	6482	6547	6618	6691	7013	7079	7136	7159	7160	
ORGPG2	130#	2377	2378	2514#	2528	2529	2647#	2689	3158	3409	3410	3613#	3781	3931	4244	4370
	4505	4638	4631	4691#	4734	4927	5148	5274	5275	5305#	5319	5424	5771	5850	5919	6043
	6121	6195	6269	6346	6412	6487	6552	6623	6696	7018	7084	7137	7169	7170		
ORGPG3	131#	1334	1335	1395#	1877	1878	1943#	6577	6578	6608#	6648	6649	6682#	6721	6722	6755#
	6768	6769	6823#	6827	6828	6881#	6885	688€	6942#	6946	6947	7993#	7043	7844	7070#	7109
	7110	7130#	7138	7176	7177				,							
ORGPG4		2694	2695	3144#	3163	3786	3936	4249	4250	4355#	4375	4510	4739	4932	5153	5154
0	5220#	5324	5429	5776	5855	5924	6048	6049	6107#	6126	6290	6274	6351	6417	6492	6557
	6628	6701	7023	7089	7139	7206	7207	0042	OTOLA	0120	0200	0217	0301	0111	UIJE	0001
ORGPG5		3168	3163	3390#	3791	3792	3916#	2044	4200	4204	4491#	4515	4744	4937	5329	5330
OKUFUS								3941	4380	4381						
	5409#	5434	5781	5860	5861	5905#	5929	6131	6205	6279	6356	6422	6497	6562	6633	6796
	7028	7094	7140	7216	7217											5034
ORGPG6		3946	3947	4102#	4520	4521	4615#	4749	4750	4913#	4942	5439	5786	5787	5836#	5934
	5935	6029#	6136	6210	6284	6361	6427	<b>650</b> 2	6567	6638	6711	7033	7099	7141	7224	7225
ORGPG7	135#	4947	4948	5134#	5444	5445	5757#	6141	6142	6180#	6215	6216	6255#	6289	629 <b>0</b>	6330#
	6366	6367	6398#	6432	6433	6471#	6507	<b>650</b> 8	6537#	6572	6643	6716	<b>70</b> 38	7104	7142	7232
	7233															
OUTCLR	1624	1974#	2556													
OUTMSG	1797	1827	1975#													
OUTUTL	1542	1973#	2326	2713	2993	3124	3185									
OVØBRS	3187	6783#	6784	6788	6793	6807	-									
0V1B1		6914#														
0V1B2		6924#	•													
OV1BRS		3281	6451	6896#	6901	6907	6911	6914	6924							
0Y2E1		6984#	0101	0030#	0301	0501	0711	0714	0,24							
			COEO	/0/2	CO/ O	7020	C004					•				
OV2BAS		6957#	6958	6962	6968	6972	6984									
0V3B1		6862#		CO 4E	COUTA	core	5050									
OV3ERS		6840#	6841	6845	6851	6855	6862									
OVBUF		4828	5026	6657												
OYLORD		2922	3188	3204	3282	6452	6731#									
OVSIZE	646#	1321	1426	2921	3187	3203	3281	4812	5010	6451	6657	6658	6731			
OVSW1	6661#	6667														
OVSHAP	2985	2995	3186	6657#				•								
	1518#															
	517#								~							
	1859		2318#	2633	3089	3599	3716	6455								
						7149#										
	520#		. 221 #		. 100 H			TTEN								
	699#												1			
LFOOT	033#	24/0														

.PLUS3	714#	2260														
PRNT1	2009	2030#														
PRNT2	1994#	2029														
PSEGH1	518#	1414	5476	5491	5818											
PSEGL0		1413	5477	5489	5819											
RDELRY		5696	5716	6072	<i>6</i> 987			,								
RECDON		3549#	2507													
RECTYP REGC	1273#	3503 4405	3587 4442	4552	4500											
REORG	191#	1335	1401	4553 1529	4596 1878	1948	1953	2158	2235	2240	2361	2306	2368	2373	2378	2519
KLUKU	2524	2529	2652	2688	2685	2690	2695	3149	3154	3159	3164	3169	3466	3405	3410	3618
	3686	3691	3736	3741	3772	3777	3782	3787	3792	3922	3927	3932	3937	3942	3947	4107
	4112	4142	4147	4181	4186	4235	4240	4245	4250	4361	4366	4371	4376	4381	4496	4501
	4506	4511	4516	4521	4621	4626	4631	4696	4725	4730	4735	4740	4745	4750	4918	4923
	4928	4933	4938	4943	4948	<b>51</b> 39	5144	5149	5154	5226	5231	5265	5270	5275	5310	5315
	5320	5325	5330	5415	5420	5425	5430	5435	5440	5445	5762	5767	5772	5777	5782	5787
	5841	5846	5051	585£	5861	5910	5915	5920	5925	5930	5935	6034	6039	6044	6849	6112
	6117 6275	6122 6280	6127 6285	6132	6137	6142	6186	6191	6196	6201	6206	6211	6216	6260	6265	6270
	6428	6433	6478	6290 6483	6337 6488	6342 6493	6347 6498	6352 65 <b>0</b> 3	6357 6 <b>58</b> 8	6362 6543	6367 6 <b>54</b> 8	6493 6553	64 <b>6</b> 8 6558	6413 6563	6418 6568	6423 6573
	6578	6614	6619	6624	6629	6634	6639	6644	6649	6687	6692	6697	6762	6707	6712	6717
	6722	6769	6828	6886	6947	7809	7014	7019	7024	7029	7034	7039	7044	7975	7889	7685
	7998	7095	7100	7105	7110											
RERROR		2348														
RINT	1520#	1923														
ROTON		5591	5646													
ROTPOT		5482	5507	5514	5529											
RSOURC SCAN3	276 <b>#</b> 5557	7133														
SCAN5	5532	5575# 5566	5589	5609	5644#											
SCAN8	5672	5682#	3302	3007	JU11#							,				
SEGMAP		2213	5486	5870	5965											
SING	1523#	1928					١,									• .
SIZE	1385#	1388	1439#	1442	1863#	1866	1933#	1936	2143#	2146	2220#	2223	2286#	2289	2353#	2356
	2504#	2507	2637#	2640	2664#	2667	3134#	3137	3389#	3383	3603#	3666	3671#	3674	3720#	3723
	3755#	3758	3906#	3909	4092#	4095	4127#	4130	4166#	4169	4203#	4206	4345#	4348	4481#	4484
	4605#	4688	4681#	4684	4719#	4713	4903#	4906	5124#	5127	5210#	5213	5250#	5253	5295#	5298
	5399# 632 <b>0#</b>	5402 6323	5747#	5750	5826#	5829	5895#	5898	6019#	6622 6601	6097# 6672#	6100 6675	6179#	6173	6245#	6248 6816
	6871#	6874	6388# 6932#	639 <b>1</b> 6935	6461# 6993#	6464 6996	6527# 706 <b>0#</b>	6530 7063	6598# 712 <b>0</b> #	7123	0012#	6613	6745#	6748	6813#	0010
SIZECH		1382	1436	1860	1930	2140	2217	2283	2350	2501	2634	2661	3131	3377	3600	3668
212201	3717	3752	3903	4889	4124	4163	4200	4342	4478	4692	4678	4797	4900	5121	5207	5247
	5292	5396	5744	5823	5892	6016	6094	6167	6242	6317	6385	6458	6524	6595	6669	6742
	6810	6868	6929	6990	7057	7117										
smahi	1122#	2487	2493	2772	3465	3817	4792	4990	5184	5378						
SMALO	1113#	1671	1831	2480	2557	2745	2869	2880	3314	33 <b>41</b>	3484	3844	4807	4823	4845	4879
CTROOM	5005	5021	5046	5099	5200	5238	5282	5352	6232	6308						
STROOM		2037#														
STRGUC STRMEN		2054#	20478	2555												
STRTMP		1925 1989	2047# 2003	2016												
STRUTL		2032#	5007	2010												
STSRVE		3962	3183#													
TCRLFO		3894	3975	4119#												
TIINT		5742			•											
TIRET1		5701	5721#													
TOFPOL	3046	5742#	5801	6077												



TTYOUT 539# 1YPE 1176# UPDHD1 2265# UPDHDR 2195	1429	4430 1579 3371	1585	1748	1771	1777	1822	2448	2550	3011	3972	4768	4966	5171
VERSNO 1050#														
WBRK 1522#	1928													
WDISP 2010	2030	2269	2274	2560	3373	5948#								
WDISP1 5988	5991#													
XPC00E 837#	1410	1539	2318	5799	5949	6150				•				
XPTEST 1411	1540	2319	5860	5950	6151	7050#								
ZERO 684#	1570	1586	1778	2494	3428	3860	5667					,		

CROSS REFERENCE COMPLETE

BRKFIL 2433	2437#														
BRKNXT 2459	2499														
EUFCNT 1266	3446	3519	3534	3970	3990	4046									
BUFLEN 662	1329	3875													
BYTEI1 3554	3628#														
BYTEIN 3432	3451	3479	3489	3525	3627#										
BYTEO 3995	4010	4025	4028			44548									
		4023	4020	4039	4087	4154#									
CGO 2986	3002#														
CGONB 3019	3030#														
CGOPAT 3022	3025#														
CG055 3021	3034#														
CGOTRR 3023	3033#														
CGOMB 3020	3026#														
CHARCR 3393	4119														
CHARIN 3417	3549	3699	3749#												
CHARLE 3394															
CHARNO 598		1349	1378	5648	5871	5887	5990								
CHARO 3891	3896	3977	3980	4031	4037	4120	4122	4392#							
CHKERR 3577	3598#	3211	3700	4071	4031	4120	4122	4222#							
		2000	7577	3664	200	2000	4074	1001							
CHKSUM 803		3566	3573	3664	3665	3860	4074	4001	4155	4156					
CIO 4531		4532													
CI1 4533		4534	4536												
CI2 4537	4585														
CI3 4539	4542#														
CI4 4541	4545#														
CIN 3749	4529#														
CKSMOK 3551	3578#							•							
CLERR 1974	5870#														
CLRBFF 534		6520													
CMDINT 1836	1842	1845	1855#												
CMPMAS 3871	4673		1000#												
		5343#													
CMPRET 5395															
CNTRLZ 3395		3429	3895												
CNTTBL 3077	3080#														
CNTTRR 3083	3884	3091#													
CO1 4427	4475														
CO2 4427	4430#														
CO3 4429	4433#														
CODEBL 199		1526	1945	2155	2232	2298	2365	2516	2649	2677	3146	3397	3615	3683	3733
3769	3919	4104	4139	4178	4232	4358	4493	4618	4693	4722	4915	5136	5223	5262	5397
5412	5759	5838	5907	6931	6109	6183	6257	6334	6400	6475	6549	6611	6684	7006	7072
COMCBR 2497	2432#	3030	0501	0031	0107	0103	0201	0334	0100	0413	,0070	0011	0004	1000	1012
		2426	4670#												
COMFIL 1428	1432	2426	4639#												
COMGOR 2429	2992#														
COMSER 2406	2436#														
COMSIZ 1596	1899#														
CTAB 1557	1898#		•												
CURDIG 928	5478	5484	5647	5648											
DATABL 244	1332	1875	6766	6825	6883	6944									
DATO 4029	4033#														
DAT01 4034															
DBLANK 2215	5872#	5874									-				
DBPNT 2036	2085#	V01 T													
DBRK 1519												•			
DCB 2045		,													
	2106#														
DDABRK 2053	2122#														
DORMEN 2049	2116#														



DECSHA DECSHA	170# 848 1063 1207 5286	584 869 1072 1216 5291# 5282#	690 890 1081 1225	616 911 1090 1234	632 932 1099 1243	648 964 11 <b>98</b> 1252	67 <b>0</b> 973 1117 1261	685 982 1126 1279	7 <b>60</b> 991 1135 1279	715 1 <b>909</b> 1144 1288	739 1 <b>90</b> 9 1153 1297	756 1018 1162 4216	773 1027 1171	790 1036 1180	897 1945 1189	824 1054 1198
DELRY DELRY1 DERROR DFILL	6877# 2033 2040	6059# 6092 2063# 2096#						,								
DGO DGPRTS DGR DINTRG DLS1	2046	2094# 5996# 2106# 2124# 2098#														-
DMOD DNOBRK DONE DPA	2038 2055 3419 2058	2092# 2129# 3595# 2135#						4								
DPRBRK DPRMEM DREC DREL DRM		2120# 2114# 2100# 2102# 2118#								•						
DRUN DSE DSGNON DSPACC DSPHI	2276	2078# 2104# 2070# 2279 2276#	2281	2328	2564	2566	5942#	`							•	
DSPLO DSPM1 DSPMID DSPTIM	2275 2273 2277# 1041#	2280# 2279# 3375 3100	5057				-									
DSF1MP DSS DTR DABRK ELSIF1	2057 2059 2056	5948 2133# 2137# 2131# 2188	5967 2202#													
ELSIF2 EMAHI EMALO ENBLNK ENBRAM	1140# 1131# 529#	2207 5390 5364 3197 3197	2213# 6381 6380	* *												
ENDF1 ENDF1L ENDREC EOFREC	3888# 3872 4064# 3887	3893 3884# 39 <del>0</del> 1#	•													
EPACC EPERK EPENT EPEON1 EPEON1	1425 2921# 2785	<b>318</b> 3		3374 6456	4884 6589#	5104										•
EPFET EPPRSS EPPCKI EPPCLO	3319 2937 <b>1014#</b>	3343 2952 2779	4852 2967 2914 2821	6223# 2982 3362 3335	32 <b>0</b> 5 337 <b>0</b>	3224	3243	3262	6237	6239	6240	6298	6314	<b>6315</b>	6378	ţ

EPPSH	978#	2880	2847	2902	2947	3257	3292								
EPR0	996#	2932	3276	4863	5684										
EPREL	3042	6445	6519#												
EPRET EPRSET	3118 5764	3122 1433	3129# 2994	2996	6449	6453									
EPRUN		2712#	2354	2330	0445	0402									
EPRUN1		3051										•			
EPRUN2		3062#	,												
EPRUN3		3056#					•								
EFRUN4	3028	3031	3039#												
eprun5	3057	3115#													
EPRUN6		3082	3119#												
EPSSTP															
EPSTE1		6448													
EPSTE2		6456#	2440	C700	CAAER										
EPSTEP EPSTOR		3194 2920	3198 3 <b>340</b>	6382 3369	6445 <b>#</b> 5053	6297#									
EPTIMR		2962	3238	2203	2022	0231#									
ERROR	748	765	782	793	816	833	861	382	903	924	945				
EKROR2		2349#													
EXRM0	2541#	2616		1											
EXAM1	2601	2618#													
EXAM2	2619	2622#													
EXNM3	2624	2627#													
EXRM4	2629	2632#													
EXAMS Examin		2613# 2540#	2626	2631											
EXPMON		23408	2020	5021											
FDUMP1		3996#													
FDUMP2		4030#													
FDUMP3	4035	4038#								,					
FDUMP4		4038#													
FDUMP5		4036#													
FINDOF		1600													
GOTBL H	1302#	3019# 4280	4325												
HBD1	4317	4319#	4319												
HBD2	4318#	4339	1313	~			•								
	4257#	4433	4434	<b>45</b> 35	4537	4538									
HEITHI	1032#	4273													
	1023#	4300													
	3510#	3547													
	4193#	4388	2026	2056	4022										
HEXBUF HEXNIB		3864 4198#	3875	3956	4033										
HEDONE		3890	3894#												
HFILEO		2421	3801#	3878											
HRECIN		3417#	3422	3592											
HRECO		3884													
	1059#				•										
	1068#									1			*		
	1077#														
	1086# 1095#														
	1104#														
IMPLEM		2385#												,	
INCSMR			3528	3873	4675	5238#									
											/				



										*						
INCH	5239#															
INCW1	5241	5246#														
INIT	1409#															
INITLE		1423														
INPR01		2198														
INPADR		2179#	2498													
INPKEY		1675	1823	1846	2196	2345	2463	2580	2658#	3115	3119					
				1070	2170	2370	2703	2.300	2030W	2110	3117					
INVALS		1381	1417	4505	4507	1-05	1.000	4 ( 4 (	4.547	4:405	4740	4745	4700	4770	4764	4070
ITMP	786#	1557	1590	<b>15</b> 95	1597	1625	1626	1646	1647	1705	1712	1715	1725	1732	1761	1830
	1832	1833	1837													
<b>JGORES</b>		2429#						,								
JMPTBL		2399#														
JIOFIL		2426#														
JT0G0	2401	2424#														
JIOLST	2403	2419#														•
JT0M00	2400	2419#														
<b>JTOREC</b>	2404	2412#														
JTOREL.	2405	2416#														
KBOBUF	1212#	2334	2340	5639	5811	6161										
KBD11		5816														
KBDIN		5799#														
KBOPOL		3106	6150#													
KCLRB		1908	0130#													
			4502	4740	4047	2407	2222	2205	2222	2246	2460	0500	2507	2642	000	0007
KEY	769#	1544	1593	1740	1843	2187	2202	2205	2322	2346	2460	2590	2597	2613	2622	2627
WELLOL D	2659	2783	3116	3 <b>120</b>												
KEYCLR		2323	2628													
KEYDM		<b>192</b> 3	1926													
KEYEND		1545	1844	2206	2347	2461	2618	3117								
KEYFIL		1 <del>90</del> 3	-													
KEYFLG	949#	<b>553</b> 3	5671	5682					*							
KEYG0	1512#	1902														
KEYLOC	1221#	5550	5644	5660	5666	,										1.
KEYLSY	1510#	1904														
KEV'MOD	1513#	1901														
KEYNXI		2203	2623	2784	3121											
KEYPAT		1929														
KEYPM		1923	1926													
KEYREC		1905	1720													
KEYREG		1923					· .									
KEYREL		1906														•
KEYTRA		1929														•, •
KGORES		1909					,									
KSETB		1907														
LASTKY		5555	5556	5626	5633	5678										
LDATA	752#	1858	2211	2317	2327	2432	2436	2562	2565	2697	2614	2632	2828	2835	2919	3 <b>088</b>
	3321	3344	3346	3367	3368	3526	3598	3629	3641	3648	3660	3666	3715	3868	4154	4157
	4160	4662	4669	4705	5028	5033	5971	5978	5106	5112	6297	6454				
LDBYTE	3867#	3876														
LFEBR1	4897	4899#														
LFEBRK		4781	4890#													
LFEDM		4797	4813	4832#												
LFEINT		4870#														
LFEPM		4783#														
LFER9		4854#														
LFEREG		4936#														
							,									
LFETBL		4776#	4704#													
LFETCH	2001	3867	4794#						-			*		*		

inteľ

#### AP-55A

PSĖGLO 000C	RDELAY 003F	RECDON 02CC	RECTYP 0042	KEGC 0044	REORG 9995	RERKOR 0198	RIN) ' 0011
ROTCNY 0003	ROTPAT 0002	RSOURC 0012	SCAN3 077C	SCAN5 0788	SCAN8 0790	SEGMAP 0046	SING 001R
SIZE 000D	SIZECH 0011	SWHII 0031	SMALO 0030	STRCOM 601D	STRGOC 002C	STRMEN 0026	STRTMP 0040
STRUTL 0019	STSRVE 0500	TCRLFO 01D2	TIINT 074E	TIRET1 0788	TOFPOL 97AC	T1Y0UT 0040	14PE 0037
UPDAD1 017C	UPDADR 0178	YERSNO 0029	WBRK 0016	WD1SP 0608	WDISP1 06EE	XPCODE 0007	XPIEST 0301
2EDO 8888							

ASSEMBLY COMPLETE, NO ERRORS



515-11	ASSEM	BLER SI	MEOL CR	oss ref	ERENCE,	V2. 1			· FH	GE 1						
3	105#	1614	1629	1637	1650	1658	1721	1787	1896	1818	1977	1985	1999	2177	2388	2444
	2546	2586	2719	2788	279€	2843	2857	2865	2898	2910	2928	2943	2958	2973	3007	3068
	3 <b>09</b> 6	3207	3215	3226	3234	3245	3253	3264	3272	3288	3302	3310	3323	3331	3350	3358
	3434	3442	3453	3461	3472	3480	3491	3499	3515	3562	3583	3637	3958	3966	3986	4001
	4016	4070	4393	4481	4592	4764	4788	4803	4819	4841	4859	4875	4962	4986	5001	5017
	5042	5095	5167	5180	5196	5348	5360	5374	5386	5456	5464	5546	5580	5592	5 <del>600</del>	5692
	5704	5712	5726	5897	595€	6060	6868	6083	6157	6228	6304					
SAVE	1235#	5460	5466	5722	5728		*									
;	1280#	<b>441</b> 3	4413	<b>441</b> 3	4419	4459	4469	4569	4579					•		
OPNT	117#	7 <b>4</b> 6	754#	763	771#	780	788#	797	<b>805</b> #	814	822#	831	839#			
0R2	110#	754									•					
9R3	111#	771														
<b>9</b> R4	112#	788														
0R5	113#	ଅଷ୍ଟ														
<b>BR</b> 6	114#	822					-									
20R7	115#	839														
31PNT	126#	859	867#	880	888#	901	909#	922	930#	943	951#					
1K2	119#	867														
31R3	120#	888														
31R4	121#	909														
31R5	122#	930														
31R6	123#	951							,							
91R7	124#															
CODE	1163#	1561	1561	1561	1567	1610	1616	2390								
SINOP		1817	2387	2439	2909	3632	5179	5359	5385							
	4217#	4411														
	1262#	3438	3444	3511	3517	3532	3542	3962	3968	3982	3988	4044	4054			
	649#														•	
CHARN		5876														
HKSU		3426	3426	3426	3558	3564	3571	3571	3858	3858	3858	4066	4972	4079	4979	
	104#	585	586	590	594	601	602	686	610	617	618	622	626	633	634	638
,,,,,,,	642	649	650	654	658	671	672	676	689	686	687	691	695	701	702	79
	710	716	717	721	725	4217	4218	4222	4226	000	30.		•			
CURDI		110	111	161	120	76.11	1210	7646	TELO							
	617#															
	1037#	3092	3098				*									
	102(#	2025	2020													
		E700														
	1136#	5388														
	1127#		2075	2244	2447											
	965#		2975	3211	- 3217	7760										
	1010#		2777	2912	3354	3360	2742	2272	-							
	1001#		2750	2806	2814	2819	3327	3333	2045	7240	2255	3284	3290		,	
EPPS)			2798	. 2839	2845	2894	2988	2939	2945	3249	3255	3204	2526			
EPR0	992#		2930	3268	3274	4655	4861	5060	5082							
EPTIA			2960	3230	3236		4700	4745	43,00	4007	4040	4000	0000	2042	4470	270
FORM1		1615	1634	1655	1688	1695	1722	1745	1788	1807	1819	1982	2000	2013	2178	238
	2441	2445	2547	2587	2720	2735	2742	2762	2769	2793	2811	2818	2844	2862	2877	289
	2911	2929	2944	2959	2974	3008	3063	3097	3212	3231	3250	3269	3289	3307	3328	335
	3439	3458	3477	3496	3516	3531	3 <b>5</b> 63	3584	3634	3638	3807	3814	3834	3841	3963	398
	4002	4017	<b>404</b> 3	4071	4263	4270	42 <del>90</del>	4297	4322	4398	4439	4458	4550	4568	4593	464
	4652	4765	4789	4894	4820	4842	4860	4876	4963	4987	5662	<b>591</b> 8	5943	5061	5968	509
	5168	5181	5197	5349	5361	5375	5387	5461	5504	5547	5581	5597	5616	5623	5693	570
	5727	5898	5957	5971	6865	6884	6153	6229	6305					~		
FORM	319#	1638	1659	1692	1702	1986	2739	2749	2766	2776	2797	2815	2825	2866	3216	323
	3254	3273	3311	3332	3359	3443	3462	3481	3500	3811	3821	3838	3848	3967	4267	427
	4294	4304	4492	4649	4659	5065	5081	5465	5601	5620	5636	5713	6869			

?FORM4	356#															
?FORM	#93E	1560	1576	1611	1630	1651	1684	1718	1768	1784	1803	1978	1996	2174	2250	2331
	2466	2484	2543	2583	2716	2731	2750	2789	2897	2840	2858	2895	2925	2940	2955	2970
	3004	3065	3093	3208	3227	3246	3265	3285	3303	3324	3351	3425	3435	3454	3473	3492
	3512	3559	3580	3803	3830	3857	3959	3983	3998	<b>401</b> 3	4067	4259	4286	4394	4412	4589
	4641	4761	4785	4800	4816	4838	4856	4872	4959	4903	4998	5014	5039	5057	5092	5164
	<b>51</b> 93	5345	5371	5457	5543	5577	<b>55</b> 93	5612	5657	5675	5689	5705	5723	5804	5877	5953
	6061	6080	6154	6225	6301											
?H	1298#	4262	4278	4323	4333											
?HBITH	1028#	4258	4266	4271												
?HBITL	1019#	4285	4293	4298												
?HEXEL	J 1324#															
?HREGE	1055#															
?HREGE	1064#															
?HREGO	1073#															
?KREGE	1082#															
?HREGE	1091#															
?HREU	1100#															
?ITMP	774#	1687	1703	1710	1710	1717	1723	1730	1730							
?KBDBI	J 1208#	2332	2332	2332	2338	5615	5637	5803	5389	<b>615</b> 3	6159					
?KEY	757#	2582	2588	2595	2595											
?KEYFL	933#															
?KEYL(	1217#	5542	5548	5658	5658	5 <i>6</i> 58	5664									
?LASTI	891#	5611	5619	5624	5631	5631	5676	5676	5676							
?LDATA	740#	2010	2826	2833	2833	3633	3639	3646	3646	3652	3658	3658	4644	4660	4667	4667
	5056	5064	5 <b>0</b> 69	5076	5076											
?LENG	1333#	1383	1399#	1442	1527#	1866	1876#	1936	194€#	2146	2156#	2223	2233#	2289	2299#	2356
	2366#	2507	2517#	2640	2650#	2667	2678#	3137	3147#	3383	3398#	3606	3616#	3674	3684#	3723
	3734#	3758	3770#	3909	3928#	4095	4105#	4130	4140#	4169	4173#	4206	4233#	4348	4359#	4484
	4494#	4608	4619#	4684	4694#	4713	4723#	4906	4916#	5127	5137#	5213	5224#	5253	5263#	5298
	5300#	5492	5413#	5750	5760#	5329	5839#	5898	59 <del>0</del> 8#	<b>692</b> 2	6032#	6100	6110#	6173	6184#	6248
	6258#	6323	6335#	6391	6401#	6464	6476#	6530	6541#	6601	6612#	6675	6685#	6748	6767#	6816
	6826#	6874	6884#	6935	6945#	6996	7007#	7063	7073#	7123						
?MEMH	1154#	3886	3822	3997	4003											
?MEML(	1145#	7833	3849	4012	4018	4640	4648	4653								
?MIND	< 156#	967	971#	971	976	980#	980	985	989#	389	994	998#	998	1003	1007#	1007
	1012	1016#	1016	1021	1025#	1925	1030	1034#	1034	1039	1043#	1043	1048	1052#	1052	1057
	1061#	1061	1066		1070	1075	1079#	1079	1084	1088#	1088	1093	1097#	1097	1102	1106#
	1106	1111	1115#	1115	1120	1124#	1124	1129	1133#	<b>11</b> 33	1138	1142#	1142	1147	1151#	1151
	1156	1160#	1169	1165	1169#	1169	1174	1178#	1178	1183	1187#	1187	1192	1196#	1196	1201
	1205#	1205	1210	1214#	1214	1219	<b>12</b> 23#	1223	1228	1232#	1232	1237	1241#	1241	1246	1256#
	1250	1255	1259#	1259	1264	1268#	1268	1273	1277#	1277	1282	1286#	1286	1291	1295#	1295
	1300	1304#	1304	1309	1313#	1313	1317	1321#	1321	1325	1,329#	1329				
?MSAVI		587	603	619	635	<b>€51</b>	673	688	703	718	742	759	776	793	810	827
	851	872	893	914	935	967	976	985	994	1003	1012	1021	1030	1039	1048	1057
	1066	1075	1084	1093	1102	1111	1120	1129	1138	1147	1156	1165	1174	1183	1192	1201
011001	1210	1219	1228	1237	1246	1255	1264	1273	1282	1291	1300	1309	1317	1325	4219	
	601#	6334	EC7.													
?NEG1		2330	5674					*·**·								
	1139#		2251	2251	2257	5878	5878	5878	5884	5952	5958	5972	5982			
	1226#		5582	5596	5682	0.4.5-			4.470	- د د وسرم	6357					
	1181#		1660	2173	2179	2467	2467	2467	2473	2715	2721					
	1190#	1633	1639	1683	1691	169€	1783	1789	1802	1898						
	1316#								ż							
	2 633#															
	1 686#															
?PLUS	3 701#	2249														



?R1	99#	4289	4305	4312	4312											
?RAM	103#	965	96€-	974	975	983	934	992	993	1691	1002	1010	1011	1019	1020	1028
	1029	1037	1038	1046	1047	1055	1056	1064	1065	1073	1074	1082	<b>108</b> 3	1091	1092	1100
	1101	1109	1110	1118	1119	1127	1128	1136	1137	1145	1146	1154	1155	1163	1164	1172
	1173	1181	1182	1190	1191	1199	1200	1268	1209	1217	1218	1226	1227	1235	1236	1244
	1245	1253	1254	1262	1263	1271	1272	1280	1281	1289	1290	1298	1299			
2RE0	191#	749	741	745	757	758	762	774	775	779	791	792	796	808	809	<b>81</b> 3
· NOO	825	826	830		101	.00	102	117	****		124	132	130	000	003	413
20004				OE4	OEO	070	074	0.45	070	004	000	000	000	040	(42	047
?RB1	102#	849	858	854	858	870	871	875	879	891	892	896	900	912	913	917
	921	933	934	938	942											
	1244#	5688	5694	5708	5714	6064	6070	<b>607</b> 9	<i>6</i> <b>9</b> 85							
	1271#	3495	3501	3579	3585						,					
?REGC	1289#	4397	4403	4440	4450	4551	4561	4508	4594							
?ROTCN	870#															
?ROTPA	849#	5595	5512	5512	5521	5527	5527									
?RSAVE	144#	591	595	697	611	623	627	639	643	655	659	677	681	692	696	797
	711	722	726	746	763	789	797	814	831	855	859	876	889	897	901	918
	922	939	943	4223	4227											
2SEGMB	1308#	727	3.5	1000						•						
	255#	1707	4.477	4064	4074	24.44	2240	2204	2351	2502	2635	2662	3132	3378	3601	3669
?SIZE		1383	1437	1861	1931	2141	2218	2284								
	3718	3753	3904	4090	4125	4164	4201	4343	4479	4683	4679	4708	4901	5122	5298	5248
	5293	5397	5745	5824	5893	6017	6095	6168	6243	6318	6386	6459	6525	6596	6670	6743
	6811	6869	6930	6991	7058	7118										
?5MAH1	1118#	2485	2485	2485	2491	2757	2765	2770	3457	3463	38 <b>0</b> 2	3810	3815	4784	4790	4982
	4988	5182	5370	5376												
?SMALO	1109#	2730	2730	2743	2861	2867	2878	2888	3306	3312	3476	3482	3829	3837	3842	4799
	4805	4815	4821	4837	4843	4871	4877	4997	5003	5013	5019	5938	5044	5091	5097	5192
	5198	5344	5350	6224	6230	6300	6306								,	
25,1901	1339#	1383	1383	1391	1405#	1437	1437	1445	1533#	1861	1861	1869	1882#	1931	1931	1939
: 2111101	1957#	2141	2141	2149	2162#	2218	2218	2226	2244#	2284	2284	2292	2310#	2351	2351	2359
	2382#	2502	2502	2510	2533#	2635	2635	2643	2656#	2662	2662	2670	2699#	3132	3132	3149
	3173#	3378	3378	3386	3414#	3601	3601	36 <b>0</b> 9	3622#	3669	3669	3677	3695#	3718	3718	3726
	3745#	3753	3753	37 <b>61</b>	3796#	3904	3904	3912	3951#	4090	4090	4098	4116#	4125	4125	<b>41</b> 33
	4151#	4164	4164	4172	4190#	4201	4201	4209	4254#	4343	4343	4351	4385#	4479	4479	4487
	4525#	4603	4603	4611	4635#	4679	4679	4687	4700#	4708	4708	4716	4754#	4901	4901	4909
	4952#	5122	5122	5130	5158#	5208	5208	5216	5235#	5248	5248	5256	5279#	5293	5293	5301
	5334#	5397	5397	5405	5449#	5745	5745	5753	5791#	5824	5824	5832	5865#	5893	5893	5901
	5939#	6017	6017	6025	6053#	6095	6095	6103	6146#	6168	6168	6176	6229#	6243	6243	6251
	6294#	6318	6318	6326	6371#	6386	6386	6394	6437#	6459	6459	6467	6512#	6525	6525	6533
	6582#	6596	6596	6604	6653#	6670	6670	6678 -		6743	6743	6751	6773#	6811	6811	6819
									6726#							
	6832#	6869	6869	6877	6890#	6930	6930	6938	6951#	6991	6991	6999	7048#	<b>705</b> 8	7 <b>0</b> 58	7 <b>966</b>
OCTOTAL.	7114#	7118	7118	7126												
	1253#	1981	1987	1995	2001	2014	2024									
?TYPE	1172#	1577	1577	1577	1583	1746	1756	1769	1769	1769	1775	1820	2440	2446	2453	2542
	2548	3003	3009	3064	3070	4760	4766	4958	4964	<b>51</b> 63	5169					
?Unary	459#	1744	2012	2876	3530	4842	4321	4438	4457	4549	4567	5503	5970			
?VERSN	1046#															
?XPC00	825#															
	671#	1559	1575	1767	2483	3424	3856	5656								
RETCH		4759#	20.0	1.0.	2105	3121	3000	0000								
			E770													
	1239#	5468	5730													
ASCERR		3711	3715#													
В	1284#	4415	4421	4461	4529	4571										
	1167#	<b>15</b> 63	1569	1598	1618	2392										
BITSO	4230#	4422														
BRKEND	2462	2500#														
BRKERR	3090	3080#														



LOC	0B)	LINE	SOURCE STRTE	SOURCE STRITEMENT										
		7243	END											
Ek S	YMBOLS													
ì	9994	?RSAVE 0002	?B <b>999</b> 2	?B0FNT 0000	?B0R2 0993	?B8k3 0004	?B9R4 9995	?BØR5 88%						
8 <b>9</b> 86	9997	?B8R7 8868	?B1PNT 0007	?B1R2 0003	?B1R3 0994	?B1k4 9995	?B1R5 0006	?B1R6 666						
31R7	3888	?BCODE 0002	?BINOP 0022	?BITS0 0003	?BUFCN 0002	?BUFLE 6003	?CHARN 0003	?CHKSU 000						
CONST	0003	?CURDI 0001	?DEBNC 0003	?DSPTI 0902	?DSPTM 0000	?EMPHI 0002	?EMALO 0002	?EPACC 000						
TPCH	9892	?EPPCL 0002	?EPPSH 0002	?CPR0 0002	?EPTIM 0002	?FORM1 0016	?FORM2 0018	?FORM3 001						
ORM4	001C	?FORM5 001E	?H <b>600</b> 2	?HBITH 0002	?HBITL 0902	?HEXEU 0003	?HREGA 6662	?HREGE 000						
REGC	<b>606</b> 2	?HREGD 6002	?HREGE 0002	?HREGF 0002	?ITMP 0000	?KBUBU 0002	?KEY 0000	?KEYFL 000						
(EYLO	9992	?LASTK 0001	?LDRTA 0900	?LENGT 0000	?MENH1 0002	?MEMLO 0002	?MINDX 0075	?MSRVE 00						
ICOLS	<b>000</b> 3	?NEG1 0003	?NEXTP 6662	?NREPT 0002	?NUMCO 6992	20PTI0 0002	20VBUF 0003	?0V51Z 00						
LUS1	0003	?PLUS3 0003	?R1 9900	?RAM 0002	?RE0 0000	?RB1 0001	?RDELFI 9992	?RECTY 00						
REGC	9992	?ROTCN 0001	?ROTPA 0001	?RSAVE 0000	?SEGMA 0003	?SIZE 000E	?SMAHI 6662	?SMRL0 00						
TART	03DC	?STRTM 0002	?TYPE 0002	?UNARY 002A	?VERSN 0002	?XPCOD 0900	?ZERO 0693	AFETCH 06						
AVE	003E	RSCERR 0109	£ 6043	BC00E 9936	£1T50 000E	BRKEND 024D	Brkerr 94A6	BRKFIL 02						
rknxt	0234	BUFCNT 0041	BUFLEN 0010	BYTEI1 00F2	BYTEIN 00F0	EYTEO 01DB	CGU 9468	CGONB 04						
COPAT	9476	CGOSS 9489	CGOTRA 0480	CGOHB 0476	CHARCK 000D	CHARIN 01CD	Charle 960a	Charmo 60						
irro	058D	CHKERR 02E1	CHKSUM 0005	CI0 064D	CI1 <del>0</del> 651	C12 0659	C13 <b>9662</b>	CI4 06						
IN	0649	CKSMOK 02DB	CLEAR 05F1	CLRBFT 0008	CMUINT 00BA	CMFMAS 05E2	CMPRET 05F0	CNTRLZ 00						
ITTBL	04A1	CNTTRA 04AA	CO1 05C5	CO2 <b>95CB</b>	CO3 05CF	CODEEL 0006	CUMCBR 0228	COMFIL 02						
MGOR	0461	COMSBR 0220	COMSIZ 0003	CTAB 0023	CURD1G 0005	Dritabl 000C	DATO 0620	DAT01 96						
<b>LANK</b>	05F5	DBPNT 0144	DBRK 0015	DCB 015A	DDABRK 0167	DDAMEM 0161	DEBNCE 0008	DECLINE 06						
CSM1	02FF	DECSMA 02F4	DELRY 04F2	DELAY1 04F5	DERROR 0131	DFILL 014B	DGO 0149	DGPATS 06						
iR	015D	DINTRG 0169	DLST 014E	DMOD 6146	DNOERK 0168	DONE 02E0	DPA 0172	DPRERK 01						
RMEN	015F	DREC 0151	DREL 0154	DRM 0163	DRUN 013E	DSC 9157	DSGNON 0137	DSPACC 64						
PHI	018E	DSPLO 0194	DSPM1 0192	DSPMID 0190	DSPTIM 0028	DSPTMP 0006	DSS 016F	D1R 01						
BRK	016D	ELSIF1 0007	ELSIF2 00E5	EMAHI 0033	EMALO 0032	ENELNK 0002	ENBRAM 0001	ENDF1 05						
DFIL	9596	ENDREC 0641	EOFREC 05AE	EPACC 0020	EPCRK 034F	EPCNT 9441	EPCON1 041F	EPCONT 04						
TET	07B7	EPPRSS 0700	EPPCHI 0025	EFFCLO 0024	EPPSW 8921	EPR0 0023	EPREL 97F4	EFRET 04						
RSET	0010	EPRUN 0400	EPRUN1 048A	EPRUN2 0499	EPRUN3 0495	EPRUN4 0482	EPRUNS 0483	EPRUN6 64						
SSTE	9994	EPSTE1 07DF	EPSTE2 07F1	EPSTEP 07DB	EPSTOR 0703	EPTIMR 0022	ERROR2 01B6	EXAMO 03						
	027B	EXRM2 0281	EXAM3 0288	EXAM4 0293	EXRMS 0275	EXAMIN 024F	EXPMON 0080	FDUMP1 06						
	9628	FDUMP3 0636	FDUMP4 0648	FDUMF'S 0632	FINDOP 0042	GOTEL 0471	К 9045	HED1 04						
D2	04D5	HBDLRY 04C9	HBITHI 0027	HBITLO 0026	HDATIN 0269	HEXASC 01E6	HEXBUF 0065	HEXNIB 01						
	05A7	HFILEO 0572	HRECIN 0297	HRECO 0600	HREGA 0028	HRLGB 0020	HNEGC 002C	HREGD 66						
	892E	HREGF 002F	IMPLEM 0200	INCSMR 01F2	INCH 01F4	INCHI 01FC	INIT 0000	INITLP 06						
	00C7	INPROR 0000	INPKEY 00EC	INVALS 0300	1TMP 0004	JGORES 0226	JMFTEL 0206	JTOFIL 02						
0G0	0220	JTOLST 0218	JTOMOD 020F	JTOREC 0211	JYOREL 0216	KBDEUF 003B	KBDI1 0606	KBD1N 06						
	07AF	KCLRB 000C	KEY 0803	KEYCLR 0017	KEYDM 0016	KEYEND 0013	KEYFIL 0010	KEYFLG 6						
	001E	KEYLOC 0030	KEYLST 001C	KLYMOD 001F	KEYNX1 0012	KEYPAT 0015	KEYPM 001A	KEYREU 06						
	001B	KEYREL 0014	KEYTRH 0019	KGORES 001D	KSETB 000B	LASTKY 0004	LDATA 0902	LDEYTE 05						
	96C1	LFEBRK 06B1	LFEDM 0698	LFEINT 06AS	LFEPM 0684	LFER0 0685	LFEREG 069C	LFETEL OK						
	00FC	LFILL 02E9	LFILL1 02F3	LPGSEL 04E1	LSTBR1 0746	LSTER2 0748	LSTBRK 0730	LSTDM 07						
	0734	LSTORE 0700		LSTRO 072F	LSTREG 0726	LSTTBL 0706								
			LSTPM 070C				MO 0010	M1 00 MAINB1 00						
	8824 6975	MADDC 0025	MAIN 8029	MAIN2 0033	MAINA 8652	MAINB 8669	MAINEO 009E							
	6675	MRIND 0093	MAIND1 6987	MRNL 8226	MBLOCK 0002	MDEC 9920	MDJN2 002D	MEMHI 06						
	0034	MERROR 0'0BC	MINC 002B	MML01 036F	MMOV 0920	MODOUT 0020	MORL 0027	MPUSEL 06						
L	002E	MRLC 0031	MRR 002F	MRRC 0030	MXCH 0029	MXRL 0028	NCOLS 0004	NEG1 FF						
	003H	NIBI3 01C2	NIBIN 01B8	NIBIN2 01BA	NIBO 05BB	NUERK 001B	NOVALS 0923	MREPTS 04						
	988	NXTLOC 0768	OPTRE1 033F	OPTAB2 0346	OPTAB3 0349	OPTION 0039	ORGPG9 0100	URGPG1 01						
	0300	ORGPG3 03E9	ORGPG4 04FD	ORGPG5 05FF	ORGPG6 86FF	ORGPG7 07FD	OUTCLR 0102	OUTHSG 01						
	0100	OVØBAS 0378	0V1B1 009R	0V1B2 0313	OV1BAS 03A4	0V2B1 0313	OV2BAS 03BA	0Y3E1 03						
	038E	OVBUF 004E	OVLORD 036R	OYSIZE 0017	OVSM1 0361	Ovshar 935A	PBRK 0019	PDIGIT 00						
COUL	019A	PGSIZE 00FD	PINPUT 900B	PLUS1 0001	PLUS3 0003	FRNT1 0117	PKNT2 0108	PSEGHI 96						



### APPENDIX C COMMAND SUMMARY

The following is a summary of the commands implemented by the HSE-49 emulator monitor. Within each command group, tokens in each column indicate options the user has when invoking those commands.

Tokens in square brackets indicate dedicated keys on the keyboard (some keys having shared functions); angle brackets enclose hex digit strings used to specify an address or data parameter. Parameters in parentheses are optional, with the effects explained above. The notation used is as follows:

```
<SMA> — Starting Memory Address for block command,

<EMA> — Ending Memory Address for block command,

<LOC> — LOCation for individual accesses,

<DATA> — DATA byte.
```

Asterisks (*) indicate the default condition for each command; thus that token is optional and serves to regularize the command syntax.

#### Program/data entry and verification commands:

```
[EXAM] [PROG MEM]* <LOC> [,] [NEXT]
[DATA MEM] [PREV]
[REGISTER] [,]
[HWRE REG]
[PROG BRK]
[DATA BRK]
```

#### Program/data initialization commands:

```
[FILL] [PROG MEM]* <SMA> [,] <EMA> [,] <DATA> [,] [DATA MEM] [REGISTER] [HWRE REG] [PROG BRK] [DATA BRK]
```

Intellec® development system or TTY interface commands (for transferring HEX format files):

```
[UPLOAD] [PROG MEM]* <SMA> [,] <EMA> [,]
[DATA MEM]
[REGISTER]
[HWRE REG]
[PROG BRK]
[DATA BRK]

[DNLOAD] [PROG MEM]* [,]
[DATA MEM]
[REGISTER]
[HWRE REG]
[PROG BRK]
[DATA BRK]
```

#### Formatted data dump to TTY or CRT:

```
[LIST] [PROG MEM] <SMA> [,] <EMA> [,] 
[DATA MEM] 
[REGISTER] 
[HWRE REG] 
[PROG BRK] 
[DATA BRK]
```

#### Program execution commands:

```
[GO] [NO BREAK]* (<SMA>) [.]

[WW BREAK] [.]

[SING STP]

[AUTO BRK]

[AUTO STP]

[GO/RST] [NO BREAK]* [.]

[WW BREAK]

[SING STP]

[AUTO BRK]

[AUTO STP]
```

#### Breakpoint setting and clearing:

```
[SET BRK] [PROG MEM]* <LOC> ([,] <LOC> ...) [.]
[DATA MEM]

[CLR BRK] [PROG MEM]* <LOC> ([,] <LOC> ...) [.]
[DATA MEM]
```

### APPENDIX D ERROR MESSAGES

The following error message codes are used by the monitor software to report an operator or hardware error. Errors may be cleared by pressing [CLR/PREV] or [END/.]. The format used for reporting errors is "Error – n" where "n" is a hex digit.

#### **Operator Errors**

- 1. Illegal command initiator.
- 2. Illegal command modifier or parameter digit.
- 3. Illegal terminator for Examine command.
- 4. Illegal attempt to clear Error mode.
- 5-9. Not used.

#### Hardware Errors

- A. ASCII error non-hex digit encountered in data field of hex format record.
- B. Breakpoint error. Break logic activated though breakpoints not enabled.
- C. Hex format record checksum error. Note the checksum will not be verified if the first character of the checksum field is a question mark ("?") rather than a hexidecimal digit. This allows object files to be patched using the ISIS text editor without the necessity of manually recomputing the checksum value.
- D. Not used.
- E. Execution processor failed to respond to a command or parameter passed to it by the master processor. EP automatically reset. EP internal status may be lost. Program memory not affected.
- F. Not used.



ISE OF ANY CIRCUITRY OT

INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED.

AFN-013648-01



### USING THE 8049 AS AN 80 COLUMN PRINTER CONTROLLER

#### I. INTRODUCTION

This Application Note details using INTEL's 8049 microcomputer as a dot matrix printer controller. Previous INTEL Application notes, (e.g. AP-27 and AP-54) described using intelligent processors and peripherals to control single printer mechanisms. This Application note expands upon the theme established in these prior notes and extends the concept to include a complete bi-directional 80 column printer using a single line buffer. For convenience this application note is divided into six sections:

- 1. INTRODUCTION
- 2. PRINT MECHANISM DESCRIPTION
- 3. INTERFACE CIRCUITRY
- 4. SOFTWARE
- 5. CONCLUSION
- 6. APPENDIX

Over the last few years 80 column output devices have become somewhat of a defacto output standard for business and some data processing applications. It should be mentioned that by no means is the 80 column format a "new" standard. 80 column computer cards have been around for more than 20 years and perhaps the existence of these cards in the early days of computers is why the 80 column format is a standard today.

Many CRT terminals use the 80 by N format and to complement this a number of printers use this same format. One reason, aside from those historic in nature, for the 80 column standard is that 80 columns of 12 pitch text on standard typewritten 8.5 inch by 11 inch paper completely fills up an entire line and allow ample room for margins. So, the 80 column format is an aesthetically convenient format.

Printers are usually divided into either impact or nonimpact and a character or line oriented device. Impact printers actually use some type of "striker" to place ink on the paper. More often than not the ink is contained on a ribbon which is placed between the striker and the paper. Non-impact printers use some means other than direct pressure to place the characters on the paper. This type of printer is very fast because there is very little mechanical motion associated with placing the characters on the paper. However, because the paper is required to be treated with a special substance, it is not as convenient as an impact printer.

Character printers are capable of printing one character at a time. (Any standard home typewriter is in effect a character printer.) Line printers must print an

entire line at a time. Line printers are usually quite a bit faster than character printers, but they usually don't offer the print quality of character printers.

In recent years, the "computer boom" has caused the price of printers to tumble markedly. High volume production, competition, and the tremendous demand for reliable print mechanisms have all contributed to the decrease in price. Because of their simplicity, line printer mechanisms have decreased in price faster than other mechanisms. Therefore, when high quality print is not needed, a line printer is a very attractive choice.

This application note describes how to control an 80 column impact-line printer with an 8049/8039. The complete software listing is included in the appendix. The 8049 is the high-performance member of the MCS-48TM microcontroller family. The Processor has all of the features of the 8048 plus twice the amount of program and data memory and an 11MHz clock speed. For details about the 8049, please refer to the MCS-48 user's manual.

#### II. PRINT MECHANISM DESCRIPTION

The model 820 printer is available from C. ITOH ELECTRONICS (5301 BEETHOVEN STREET, LOS ANGELES, CA 90066). This inexpensive and simple printer is ideal for applications requiring 80 columns of dot matrix alpha-numeric information.

The model 820 printer is comprised of three basic sub-assemblies; the chassis or frame, the paper feed mechanism, and the print head. The diagram in Figure 2.1 gives the physical dimensions of the basic print mechanism. The basic chassis for the printer is constructed out of four sheet metal stampings. These stampings are screwed together to form a sturdy base on which all other components of the printer are mounted.

The paper feed mechanism consists of a toothed wheel, a solenoid, a tension spring, and a "catcher." When the solenoid is activated, the arm of the solenoid pulls against the spring and drags over the toothed wheel. When the solenoid is released, its arm is pulled by the spring, but this time the arm grabs a tooth on the wheel and pulls the wheel forward which advances the paper. A "catcher," which is merely a piece of plastic held against the toothed wheel, is added to assure that the paper is advanced only one "tooth" position each time the solenoid is activated.

The print head is comprised of seven solenoids which are mounted in a common housing. The solenoids are physically mounted in a circle, but their hammers are positioned linearly along the vertical axis. These seven vertically positioned hammers are the strikers that actually do the printing.






Figure 2.1 Physical Dimensions of C. ITOH Model 820 Printer




Figure 2.2 "Formation" of a Character by a Dot
Matrix Printer

A motor, mounted toward the back of the print mechanism, drives a rubber toothed belt which turns a roller guide. A motor turns a guide that moves the print head from right to left and left to right. By properly timing the current flow through the solenoids while the print head is moving across the paper, characters can be formed. Figure 2.2 illustrates how the dot matrix printer "forms" its characters.

The timing pulses for the print head mechanism are generated by an opto-electronic sensor. This sensor, located on the left side plate of the printer, informs the print controller when to apply current to the print head mechanism. This "on-board timing wheel" assures that all characters will be properly spaced and that they will all be "in-line" in a vertical sense.

The print mechanism is also equipped with two additional sensors. These are the left home position sensor, located near the left front of the mechanism, and the right home position sensor, located near the right front of the print mechanism. These sensors simply tell the controller when the print head is in either the left or right home position. A complete timing chart for the printer is shown in Figure 2.3.

#### III. INTERFACE CIRCUITRY

The manual supplied with the printer recommends some specific interface circuitry. For the most part the circuitry used in this Application Note followed these suggestions. The circuitry needed to drive the print head solenoid is shown in Figure 3.1. This same






Figure 2.3 Timing Diagram of C. ITOH Model 820 Printer




Figure 3.1 Solenoid Drive Circuit
(Eliminate R₂ for Line Feed Solenoid)

circuit is used to drive the line feed solenoid except that the current limiting resistor R2 is eliminated. This resistor is not needed because the line feed solenoid is physically much larger than the print head solenoids and can tolerate much higher levels of current.

The print head drivers are connected to an 8212 latch. The latch is interfaced to the BUS PORT on the 8049 and is enabled whenever the WR pin and the BIT 4 of PORT 1 are coincidentally low. The line feed driver is connected to PORT 1 BIT 1 of the 8049.

Note that the driver is simply a Darlington transistor that is driven by an open collector TTL gate. Resistor R2 is the current limiting resistor and diode D, capacitor C, and resistor R3 are used to "dampen" the inductive spike that occurs when driving solenoid S. This circuit is repeated for each of the seven solenoids in the print head. It should be mentioned that, although the type of Darlington transistor needed to drive the print head is not critical, a collector current rating of at least 5 amps and a breakdown voltage (Veeo) of at least 100 volts is needed. Transistors that do not meet these requirements will be damaged by the inductive kickback of the solenoids.

As mentioned in Section 2, the printer provides some sensor interface signals that are derived via three optoelectronic sensors. These signals must be amplified and converted to TTL levels in order to interface to the controller. This conversion is accomplished with a simple voltage comparator. Figure 3.2 is a schematic of the sensor interface circuitry. Note that hysterisis is employed on the voltage comparators. This eliminates "false" sensing.




Figure 3.2 Example of Sensor Circuit

Motor control is accomplished by using a Monsanto MCS-6200 optically-coupled TRIAC. This part is ideal in this kind of application because it provides a simple means of controlling a line-operated motor without sacrificing the isolation needed for safe and reliable operation. Figure 3.3 is a schematic of the motor driving circuit.




Figure 3.3 Motor Driving Circuit



To interface 8049 to the outside world one 8212 latch was used. This latch was connected to the BUS PORT and is enabled by an INS or MOVX instruction coincident with BIT 4 of PORT 1 being in a logical zero state. In this configuration, the 8212 was used to hold the data until read by the 8049. The connection of the 8212 to the 8049 is shown in Figure 3.4 and the parallel port timing diagram is shown in Figure 3.5. The 8212 parallel port was connected to the LINE PRINTER OUTPUT of an INTELLEC MICROCOMPUTER DEVELOPMENT SYSTEM.




Figure 3.4 Connection of the 8212 Input Port to the 8049




Figure 3.5 Parallel Port Timing

#### IV. SOFTWARE

As mentioned in Section 2, the bulk of the timing needed to control the printer is actually generated by the printer itself. Therefore, all the software must do is harness these timing signals and turn on and off the right solenoids at the right time.

To make things easy, the software needed to drive the printer is broken into four separate routines. These are:

- 1. INITIALIZATION ROUTINE
- 2. INPUT ROUTINE
- 3. OUTPUT ROUTINE
- 4. LOOKUP ROUTINE

The INITIALIZATION ROUTINE turns the motor on and checks the opto-electronic sensors. If a failure is found, the routine turns off the motor and loops on itself. This insures that the print mechanism is cycled properly before characters are accepted for printing.

This routine also initializes all of the variables used by the printer.

The INPUT ROUTINE reads the characters that are present in the 8212 input port and writes them into the 8049's buffer memory. The routine then checks the characters to see if a CARRIAGE RETURN (ASCII OCH) has been transmitted. If a CR is detected, the input routine automatically inserts a LINE FEED as the next character. When the input routine detects a LINE FEED, it stops reading characters and sets the direction bits and the print bit in the status register. This action evokes the OUTPUT ROUTINE. A detailed flowchart of the INPUT ROUTINE is shown in Figure 4.1.




Figure 4.1 Input Routine Flowchart



The OUTPUT ROUTINE initializes both the input and output buffer pointers and then reads the characters from the 8049's buffer memory. After a character is read the OUTPUT ROUTINE calls the LOOKUP ROUTINE which reads the proper bit pattern to form that character. This bit pattern is then used to strobe the solenoids. After each character is printed, the OUTPUT ROUTINE calls the INPUT ROUTINE and another character is placed into the buffer memory. This type of operation guarantees that the input buffer cannot "overrun" the output buffer. A flowchart of the OUTPUT ROUTINE is shown in Figure 4.2.




Figure 4.2 Output Routine Flowchart IV-I. HANDLING THE I/O BUFFER

Since the C. ITOH Model 820 printer is capable of printing in both directions the 80 character buffer must be manipulated in a manner as to allow maximum input-output efficiency. This is accomplished by reversing the "direction" of the buffer memory each time the printer is printing from right to left. For simplicity, if it is assumed that the buffer is only five bytes long, Figure 4.3 can be used to help explain the buffer operation.

Initially the input buffer pointer is loaded with the address of the first location in the buffer memory. As characters are read, the input buffer pointer increments and fills the buffer memory as shown in Figure 4.3(b) through 4.3(f). When a CARRIAGE RETURNLINE FEED (CRLF) is encountered the input buffer pointer and the output buffer pointer are reset back to the first location. The OUTPUT ROUTINE then reads the character from the first location in the buffer memory, increments the output buffer pointer and calls the INPUT ROUTINE, which reads another character from the parallel input port.

The OUTPUT ROUTINE reads the entire buffer, inserting space codes (20H) after a CR is detected, and the input buffer pointer follows the output buffer pointer as they "increment" up to the buffer memory. When the OUTPUT ROUTINE has printed the last character or space, the output buffer pointer and the input buffer pointer are set to point at the last location of the buffer memory. The OUTPUT ROUTINE then reads the character from the last location of the buffer memory and proceeds to "decrement" down the buffer memory. Space codes are inserted until a CR is found. Figure 4.3(1) to 4.3(0).

The input buffer pointer follows the output buffer pointer just as in the previous case. When the last, or in this case the first character is printed, the output buffer pointer and the input buffer pointer are set to point at the last location of the buffer memory. Now the pointers are "decrementing" down the buffer memory, but the printer is actually printing in a "normal" left to right fashion.

When the last character or space is printed, the output buffer and the input buffer pointer are set to the first location of the buffer memory and printing takes place in a reverse or right to left manner. After this line is printed, the print head and both buffer pointers are in the same position as they were initially. So, four lines must be printed before the buffer pointers and the print head complete a cycle. Each of these situations is handled separately by four different subroutines: CASEO, CASE1, CASE2, and CASE3.

#### IV-II. TIMING

All critical timing for the printer controller came from two basic sources; the timing sensors on the printer and the internal eight-bit timer of the 8049.

The internal timer of the 8049 was used to control the length of time the solenoids were fired (600 microseconds) and was also used as a "one-shot" to align the printer. This alignment is needed to make the "backward" printing line up vertically with the normal or forward printing. The "one-shot" is used to measure the time from the last column of the last character position until the right sensor flag is covered.




Figure 4.3 I/O Buffer Handler



When the print head reverses direction and the right sensor flag is uncovered, the timer is then used to determine where to start printing in the reverse direction.


The timer and the print wheel on the printer are used to determine when to place a character. The strobe from the print wheel informs the 8049 when to fire the solenoids and the timer allows the proper spacing between the characters.

#### V. CONCLUSION

Although the full speed of the 8049 was not used in this application, the high speed of the 8049 makes it possible to "fine-tune" any critical timing parameters. Additionally, the extra available CPU time could be used to add an interrupt driven keyboard and display, such as the ones discussed in AP-40, to the printer. This would allow the printer to function as a complete "terminal".

Very little attempt was made to optimize the software, but still the entire program fits easily in 1.25K of memory; 750 bytes for printer control and 500 bytes for character lookup. Adding lower case to the printer would require an additional 500 bytes of lookup table. The remaining 250 bytes should be used to add "user" features such as tabs, double width printing, etc.

The high speed of the 8049 combined with its hardware and software architecture make it an ideal choice for controlling an 80 column, bi-directional line printer. The I/O structure of the 8049 minimizes the amount of external hardware needed to control the printer and the large amount of on-board program and data memory allow quite a sophisticated control program to be implemented.





#### APPENDIX B. MONITOR LISTING

```
€0€
       083
                           5 E 9
                                             SOURCE STATEMENT
                                                 THIS PROGRAM IMPLEMENTS CONTROL OF THE C 110H HODEL 82B
                               5
                                               PPINTER THE HARDWARE CONFIGURATION IS AS SUCH:
                                               :8212 INPUT PORT OH BUS = DATA INPUT
:8212 QUIPUT PORT OH BUS = QUIPUT TO SOLEHOID HAMMERS
                                              18212 OUTPUT PURT ON BUS = OUTPUT TO SOLEMOID HARMERS
171 IMPUT = CHARACTER POSITIONING SENSOR ON PRINTER
.TO IMPUT = INTERRUPT FROM 8212 IMPUT PORT
.PORT 18 = MOTOR ON. LOW = ON
.PORT 11 = LINE FEED STROBE, LOW = ON
.PORT 16 = LEFT MARGIN SENSOR. LOW WHEN COVERED, HIGH WHEN OPEN
.PORT 17 = RIGHT KARGIN SENSOR. LOW WHEN COVERED, HIGH WHEN OPEN
                               8
                              18
                              14
                              12
                              13
                                               :T1 = PIN 2 OF LM339, PRINT WHEEL SEMBOR
:PORT 16 = PIN 13 OF LM339
:PORT 17 = PIN 14 OF LM339
                              14
                              15
                              16
                              17
                              13
                              19
                              28
                                               SYSTEM EQUATES
                              21
9888
                                                                                    POINTS AT INPUT LOCATION POINTS AT OUTPUT LOCATION
                             22 INBUF
                                               EQU
                                                           R B
8881
                              23 OUTBUF
                                              E₽U
                                                           R 1
0002
                              24 SAVPHT
                                               E ₽ U
                                                           R.2
                                                                                    STATUS FOR PRINTING
                              25 STBCHT
                                              EQU
                                                           R3
                                                                                    STROBE COUNTER
8884
                             26 TEMP1
                                              EQU
                                                           R 4
8885
                             27 STATUS
                                              ERU
                                                           R 5
                                                                                    :BIT B = LINE FEED SET
                                                                                    BIT 1 = PRINT
BIT 2 = CONTINUE
                             29
                                                                                    BIT 3 = CR FOUND
                             38
                             31
                                                                                    BIT 4 = LF FOUND
                             32
                                                                                    BIT 5 = LF FOUND IN PRINTING
                             33
                                                                                    BIT 6 = PRINT DIRECTION
                                                                                    :B = RIGHT TO LEFT
:1 = LEFT TO RIGHT
                             34
                             35
                             36
                                                                                              = BUFFER LOAD DIRECTION
                             37
                                                                                    :B = FIRST TO MAX
                             38
                                                                                     : 1 = MAX TO FIRST
3886
                             39 LINCHT
                                              EQU
                                                           R 6
P 7
                                                                                    THE LINE COUNTER
8887
                             48 JUNKI
                                              E₽U
                                                           6 F H
ARAF
                             41 MAX
                                              EQU
                                                                                    : NAX BUFFER LOCATION
8828
                             42 FIRST
                                              EQU
                                                           2 B H
                                                                                    BOTTON OF BUFFER
                             43 SEJECT
```

### intط

```
LOC OBJ
                    SER
                                  SOURCE STATEMENT
                      44
8888
                      45
                                   ORG
                                            888K
                      46
                      47
                                   JUMP OVER THE INTERRUPT LOCATIONS
                      43
3888 15
                      49
                                   DIS
                                                               DON'T USE INTERRUPTS
3881 3488
                      58
                                   JMP
                                            R G T H
                                                               BEGIN THE PROGRAM
                      51
888A
                      52
                                   ORG
                                            Вин
                      53
                      54
                                   START THE PROGRAM
                      5.5
                                   LOOP UNTIL THE BUFFER FILLS UP
                      56
                      57
                      58 PRHT:
BBBA FD
                                   MOV
                                            A.STATUS
                                                               GET THE STATUS
BBBB 3211
                      53
                                            LPRHT
                                                               : IF PRINTING, CONTINUE
                                   JB1
888D 3488
                      6 B
                                            LDBUF
                                                               READ INTO THE BUFFER
                                   CALL
888F 848A
                      61
                                            PPHT
                                   JHP
                                                               LOGP
                      62
                                   .THIS ROUTINE PRINTS A LINE
                      63
                                   '17 FIRST SAVES THE STATUS
.AND THEN DETERMINES WHICH DIRECTION TO PRINT
'AND HOW TO MANIPULATE THE BUFFER
                      64
                      65
                      66
                      67
8811 3404
                      68 LPRNT:
                                  JHP
                                            STACHK
                                                               GO FIX UP THE STATUS
3813 F224
                      69 LPRHT1: JB7
                                                               JUMP TO CASE 2 AND 3
                                            € # S E 2 3
8815 8417
                                   JHP
                                            CASEBI
                      7.1
                                   :CASEBI: LOADING THE BUFFER FROM FIRST TO MAX
8817 8928
                      74 CASEB1: MOV
                                            OUTBUF - #FIRST
                                                               SET UP OUTBUF
BB19 B82B
                      7.5
                                   MOV
                                            INBUF . #FIRST
BBIR FA
                                   ND4
                                            A.SAVPNT
                                                               GET THE SAVED STATUS
3816 9400
                                   CALL
                                            MOTON
                                                               TURN ON THE MOTOR
881E D252
                      73
                                   JB6
                                            C # 5 E 1
                                                               PRINT FOWARD
0020 9483
                      73
                                   CALL
                                            PRHTBK
                                                               GET READY TO PRINT BACKWARDS
8822 8431
                      38
                                   JMP
                                            EASEB
                                                               PRINT BACKWARDS
                      81
                      3.2
                                   :CASE23: LOADING BUFFER FROM MAX TO FIRST
                      83
                                                               SET UP OUTBUF
SET UP INBUF
GET THE PRINT STATUS
TURN ON THE MOTOR
8824 896F
                      84 CASE23: MOV
                                            DUTBUF . *MAX
3826 B86F
                      3.5
                                   MOV
                                            INBUF. *MAX
                                            A SAVPHT
8828 FA
                                   MOV
                      86
BB29 3400
                      8.7
                                   CALL
                                                               PRINT LEFT TO RIGHT GET READY TO PRINT BACKWARDS
3828 D2C2
                                            CHSE3
                      8.8
                                   JB6
8820 9483
                      93
                                            PPHTRE
                                   CALL
382F 8430
                                                               PRINT RIGHT TO LEFT
                      9 B
                                            E # 3 E 2
                                   JMP
                      91
                      92 SEJECT
```



FOC	0BJ	SEO	SOURCE	STATEMENT	
8831	F1	93 CASEB:	MDV	A, eDUTBUF	GET THE CHARACTER
8832	3491	94	CALL	FXPRNT	ADJUST FOR PRINTING
	8128	95	MOV	@OUTBUF,#28H	; PUT A SPACE IN BUFFER RAM
	F242	96	JB7	FDC	J FOUND A CR
	945E	97	CALL	INCTST	; UPDATE OUTBUF
883A	CGAE	98	JZ	BATCHD.	; WAIT FOR END
	BF 28	99	MDV	JUNK1, #28H	GET A SPACE TO PRINT
	9463	188	CALL	GTPRNT	GD PRINT A SPACE
	B431	181	JMP	CASE 8	LOOP
	BF2B	182 FDC:	MDV	JUNK1.02BH	GD PRINT THE LAST SPACE
	9463	183 FDC1:	CALL	GTPRNT	;GD PRINT A CHARACTER
	945E	184	CALL	INCTST	CHECK OUT BUFFER
	CGAE	185	JZ	WATCHD	; WAIT FOR THE END
884A		186	MBY		GET THE CHARACTER
	B128	187	MOV		JPUT A SPACE THERE
	3491	188	CALL	FXPRNT	FIX THE CHARACTER UP
	AF	189			SAVE IT
0058	8444	118.	JMP	FDC1	; L00P
		111	;		
		112	3		
		113			TO RIGHT, LOADING BUFFER FROM
		114		TO MAX	
		115	;		*
8852		116 CASE1:			GET THE CHARACTER
	3491	117		FXPRNT	; ADJUST FOR PRINTING
8855		118	MOV	JUNK 1. A	SAVE ACC
	8128	119	MDV JB7	@OUTBUF.#28H	PUT A SPACE IN THE BUFFER
	F262	128,			FOUND A CR?
	9463	- 121	CALL	GTPRNT	GO PRINT THE CHARACTER
	945E	122	CALL	INCTST Watch	CHECK THE BUFFER
	C675		JZ	WATCH	IS THE LAST CHARACTER BEING PRINTED?
	8452	124		CASE1	LOOP
	B128	125 CRFOND:	MDV	POUTBUF, #28H	PUT A SPACE IN THE BUFFER MEMORY
	BF 2 B	126	MDY Call	JUHK1,#28H	; PUT A SPACE IN TEMP LOCATION
	9463	127		<b>-</b>	GD PRINT THE SPACE
	945E	128		INCTST	CHECK THE BUFFER
	C675	129	JZ	, WATCH	LAST CHARACTER PRINTED?
886C		138	MOV	A, @DUTBUF	GET THE HEXT CHARACTER
	3491	131	CALL	FXPRNT	ADJUST IT .
886F	8462	132	JMP	CRFOND	; LOOP
		133 SEJECT			



LDC	OBJ	SEQ	SOURCE	STATEMENT	
		134	;		
		135	; THIS	ROUTINE CALLS THE	LINE FEED
		136	;		
8871		137 DDLF:			STROBE LINE FEED SOLEHOID
8873	848A	138	JMP	PRNT	GO BACK TO THE PRINT ROUTINE
		139	;		
		148			A LINE WHEN THE PRINT
		141		IS MOVING LEFT TO	RIGHT
		142	3		
8875		143 WATCH	: CLR	A	JZERO ACC
8876		144	MDV	T, A	ZERO TIMER
8877		145	STRI	1	START THE TIMER
	3488	146	CALL	CORDE	GO READ THE LAST CHARACTER
887A		147 LUUPW	: 1N	H , P 1	EXAMIN PORT ONE
	F27A	148	781	LUUPW	CHECK RIGHT HAND SENSOR
987D 987E		147	810P	T, A T LDBUF A, P1 LOOPW TCMT A, STATUS OYR1 MOTOF A, WBFDH A, WBFBH STATUS, A A, SAVPNT DOLF PRNT	GET THE STATUS
	5285	128	100	H, 51H1U5	JUMP IF CONTINUE IS SET
	94DF	151	382	MOTOE	TURN HOTOR OFF
	53FD	132	CHEL	NUIDE	RESET BIT ONE
	53FB	103	MHL	H. #BFVN	RESET CONTINUE BIT
8887		134 0441:	HAL	etatus a	
8888		155	MOU	A CAUDUT	RESTORE STATUS GET THE SAVED STATUS
	B271	150	105	NO. E	DO A LINE FEED IF BIT IS SET
	B4 BA	157	180	DOLF	GO BACK TO PRINT ROUTINE
8800	D788	159	;	rnnı	AND DUCK TO LETTE KDOILING
		168	;		
		161		2. PRINTING PICHT	TO LEFT, LOADING BUFFER FROM
		162		TO FIRST	TO EEL TO EDWDING DOTTER THOM
		163	;	10 11801	
8880	F1	165 CASE2	. NOV	A. POUTBUF	GET THE CHARACTER
BBBE	3491	166	CALL	FXPRNT	ADJUST FOR PRINTING
8898	B12B	167	MDY	POUTBUF, #28H	PUT A SPACE IN BUFFER RAM
8892	F29E	168	JB7	FDCR	FIND A CR YET
8894	9472	169	CALL	DECTST	CHECK THE BUFFER
BB96	CGAE	178	JZ	WATCHD	JIF ZERO WAIT FOR SENSOR FLAG
8898	BF 28	171	MOV	JUHK1,#28H	; PUT SPACE IN TEMP LOCATION
889A	9463	172	CALL	GTPRNT	GO PRINT SPACE
889C	848D	173	JMP	CASE2	; LOOP
	BF 28	174 FDCR:	MBV	JUNK1, #2BH	GET A SPACE
	9463	175 FDCRI	: CALL	GTPRNT	GO PRINT THE CHARACTER
	9472	176	CALL	DECTST	CHECK THE BUFFER
	CGAE	177	JZ	WATCHD	LEAVE IF DONE
	F 1	178	HOV	A, @DUTBUF	GET A CHARACTER
	3491	179	CALL	FXPRNT	ADJUST THE CHARACTER FOR PRINTING
88A9	AF	188	HOV	JUNK1, A GOUTBUF, #28H	SAVE IT
				00UTDUE \$ 20U	PUT A SPACE WHERE THE CHARACTER WAS
<b>88</b> 44		181	ηυγ	FUU188F,#28R	
	B12B B4AB	181 182 183 \$EJEC			SLOOP



					•
FDC	OBJ	SEQ	SOURCE	STATEMENT	
		184			
		185	:THTS	PRIITINE MOTTS FOR	THE SENSOR FLAGS TO BE COVERED LEFT
		186	HHEN	PRINTING PICHT TO	1 FET
		187	:		
BBAE	3488	IRR WATCHO:	COLL	IDRIIF	CO READ THE LAST CHARACTER
	89	189	18	A, Pi	GET SENSOR INFORMATION
8881	DZAE	198	JB6	WATCHD	LOOP IF SENSOR IS NOT COVERED
	FD	191	MDV	A, STATUS	GET THE STATUS
8884	52BA	192	JB2	DVR	GET SENSOR INFORMATION GLOOP IF SENSOR IS NOT COVERED GET THE STATUS SEE IF CONTINUE IS SET TURN THE MOTOR OFF
8886	94 DF	193	CALL	HOTOF	TURN THE MOTOR OFF
8888	53FD	194	AHL	A, BBFDH	RESET BIT 1
BBBA	53FR	195 DVP:	AMI	O. BRERU	RESET BIT 3
888C	AD	196	MDV	STATUS, A	RESTORE STATUS
888D	FA	197	MOV	A, SAVPNT	GET THE SAVED STATUS
888E	B271	198	JB5	DOLF	RESTORE STATUS GET THE SAVED STATUS JOO A LINE FEED JEKIT
88C8	848A	199	JMP	PRNT	; EXIT
		289	.;		
		281	CASE	3, PRINTING LEFT	TO RIGHT, LOADING BUFFER FROM
		282	; MAK T	O FIRST	
		283	. 3		
BBC2	F 1	284 CASE3:	MDV	A, @DUTBUF	GET A CHARACTER FIX FOR PRINTING SAVE CHARACTER
88C3	3491	285	CALL	FXPRNT	FIX FOR PRINTING
88C5	AF .	286	MDV	JUNK1, A	: SAVE CHARACTER
28C	RIDA	297	MAG	ADUTEUS BORD	PRIT A COACE IN THE RREEFS
88 C B	F2D2	288	JB7	CRFND	LEAVE IF A CR IS FOUND
BBCA	3463	289	CALL	GTPRNT	GO PRINT THE CHARACTER
BBCC	9472	215	CALL	DECTST	CHECK THE BUFFER
BBCE	C675	211	JZ	WATCH	LEAVE IF DONE
8808	B4C2	212	JMP	CASE3	;LEAVE IF A CR IS FOUND ;GO PRINT THE CHARACTER ;CHECK THE BUFFER ;LEAVE IF DONE ;LOOP ;PUT A SPACE IN THE BUFFER RAM
8802	B12B	213 CREND:	MDY	POUTBUF,#28H	PUT A SPACE IN THE BUFFER RAM
BBD4	BF 2 B	214	MOV	JUNK1, #28H	GET A SPACE
8806	9463	215	CALL	GTPRNT	PRINT A SPACE
8808	9472	216	CALL	DECISI	GET A SPACE  PRINT A SPACE  CHECK THE BUFFER  LEAVE IF DONE  GET NEXT CHARACTER  ADJUST IT
BBDA	C675	217	JZ	WATCH	LEAVE IF DONE
8800	F1	218	MUV	A, WUUTBUF	GET NEXT CHARACTER
RADD	3491	219	CALL	FXPRNI	JADJUST IT
88 D F	8402	2 2 8	VER	LKFND	LUUP
		221 *EJECT			

LOC	0BJ	SEQ	SOURCE	STATEMENT	
B188		222	ORG	1 8 B H	
8188	<b>89</b>	224 LDBUF:	ÍH	A . P1	READ PORT 1
B181		225	JB5	LHMODE	BIT 5 = H = LINE MODE
8183		226	JBB	ARND	JUMP AROUND IF NOTOR IS ON
8185		227	ORL	P1 - # 191 H	TURN THE MOTOR OFF
8187		228 ARHD:	JB4	HOFF	HO FORM FEED
8189		229	MDV	A, LINCHT	GET THE LINE COUNTER
B1 BA		238	ORL	A,#88H	SET MSB
B180		231	MOV	LINCHTA	RESTORE THE LINE COUNTER
B1 BD		232	MDV	A #BFFH	SET ACC
	721A	233 HDFF:	JB3	HOLF	JUMP IF NO LINE FEED
B111		234	CALL	LIHEFD	GO DO A LF OR FF
8113	89	235 BUTLDP:	I H	A - P1	READ THE PORT
B114	721A	236	JB3	HOLF	: WAIT FOR SWITCH TO BE RELEASED
8116	921A	237	JB4	HOLF	: WAIT FOR SWITCH TO BE RELEASED
8118	2413	538	JMP	BUTLOP	: LDOP
B11A	2488	239 NOLF:	JMP	LDBUF	:LOOP .
		248	;		
		241	FIRS	T SEE IF A CHA	RACTER IS PRESENT IN THE BUFFER
		242 .	;		
811C		243 LHMODE:		CHAR	: IF CHARACTER PRESENT, READ IT
811E	83	244	RET		; IF NOT, EXIT ROUTINE
		245	;		
		246		HERE IS A CHAR	ACTER, READ IT
		247	1		
B11F		248 CHAR:	MDV	A, STATUS	GET THE STATUS
	5249	249	JB2	ARHDJP	IF CONTINUE IS SET, DON'T LOAD
	9249	258	JB4	ARHDJP	FIF LF IS SET, DON'T LOAD
	7248	251	JB3	LFCRCK	: WAS CR SET, SEE IF HEXT CHAR IS LF
8126		252	CALL	GTCAR	GD READ A CHARACTER
8128 8124		253 GDOD:	CALL	FXCHAR	MAKE SURE IT IS OK
B12B		254 255	MDV	PINBUF, A A. Status	; SAVE CHARACTER IN BUFFER MEMORY : GET THE STATUS
B120		256	JB?	SUBI	: IF BIT 7 IS SET DECREMENT BUFFER
B12E		257	INC	INBUF	: UPDATE IHBUF
8125	2378	258	HDV	A . #MAX+1	GET TOP
8131		259	XRL	A, INBUF	ARE WE AT THE TOP?
0132		268	JNZ	ARNDJP	IF HOT GET THE STATUS
Ø134		261	HDV	A, INBUF	GET INBUF
B135		262	DEC	A	CHANGE BY ONE
B136	AB .	263	MOV	I H B U F · A	PUT IT BACK
B137	2449	264	JMP	ARNDJP	GET THE STATUS
B139		265 SUB1:	MOV	A, INBUF	GET INBUF
B13A	87	266	DEC	A	CHANGE BY ONE
B13B	A8	267	MBY	I N B U F . A	; PUT INBUF BACK
B130	231F	268	MDV	A, #FIRST-1	GET THE BOTTOM OF THE BUFFER
B13E		269	XRL	A, INBUF	TEST THE BUFFER
B13F		27 <b>8</b>	JHZ	ARNDJP	: IF HOT ZERO READ THE STATUS
8141		271	IHC	IHBUF	: MOVE INBUF BACK
8142		272	JMP	ARNDJP	GO GET STATUS
B144		273 GETSTA		A · STATUS	GET THE STATUS
B145	1249	274	JBB	ARHDJP	IF BIT B SET, BYPASS
	925B	275	JB4	STBIT1	IF LE IS FOUND, SET THE STATUS
B149	មវ	276 ARHDJP:	RET		EXIT
		277	; . • · · • -		500 A 15 AFTED A DD
		278 279	HIS	KUUTINE "FORC	ES" A LF AFTER A CR
71.40	0407		, ,,,,		
B146	9406 238a	288 LFCRCK: 281	MDV	GTCAR	READ A CHARACTER
8145	2428	282	385	A.#BAH G00D	GET A LINE FEED:
8176	2420	283	VHF.	6000	SUMP BHCK
		284	THIS	ROUTINE SETS	THE STATUS BITS
		285	;		
8158	FD	286 STB1T1:	HOV	A, STATUS	LOAD THE STATUS
	3259	287	JBI	STPRNT	; IF STILL PRINTING, LEAVE
	4382	288	ORL	A,#B2H	SET PRINT BIT
	B34B	289	ADD	A, #48H	SUPDATE POSITION COUNTER
8157		298	HDY	STATUS, A	PUT STATUS BACK
8158		291	RET		EXIT ROUTINE
8159		292 STPRHT		BYEBYE	CHECK CONTINUE BIT
B15B		293	ORL	A . #84H	SET CONTINUE BIT
B.1 5 D		294	ADD	A,#48H	SUPDATE PRINT DIRECTION
B15F		295	MOV	STATUS, A	PUT THE STATUS BACK
8168	83	296 BYEBYE			*: EXIT
		297	;		



LOC	0BJ	SEQ	SOURCE STATEMENT	
		298 299	THIS ROUTINE "CONVERTS"	LOWER CASE LETTERS TO
		388	JOPPER CASE	
8161		381 FKCHAR		CLEAR THE CARRY
	537F	382		STRIP MSB
8164 8165	83AB	383 384		SAVE ACC SEE IF NUMBER IS 68H
8167		385		IF CARRY ISH'T SET, JUMP
8169		386	MDV A.JUNKI	GET ACC BACK
816A	37 8328	387		SUBTRACT 28H FROM THE ACC
B16D		388 389	ADD A.#28H CPL A	
	2474	318		JUMP TO TEST OR LF
8178		311 FINE:		HOW SUBTRACT ABH FROM ACC
8171 8173	83AB	312 313	ADD A, #BABH	
8174		314 FIXDUN:		SAVE A
8175	D3BD	315	XRL A. #BDH	IS CHARACTER A CR
0177	967F	316		IF IT IS NOT TEST LF
8179	FD 4388	317 318	MDV A.STATUS Orl A.#B3H	GET THE STATUS
817C		319	MDV STATUS, A	SET BIT 3; RESTORE THE STATUS
	248F	328	JMP FIXFIN	LEAVE
817F	FF D38A	321 LFTEST:		GET CHARACTER BACK
	C689	322 323		; IS IT A LF ; IF ITS HDT, WE ARE DONE
8184	FF	324		GET THE CHARACTER BACK
8185	D3BC	325	XRL A.#BCH	IS IT A FORM FEED
8187	968F	326 327 FIXUP:		; IF HOT FORM FEED, JUMP
	4318	328		GET THE STATUS SET BIT 4
818C	AD	329		RETURN THE STATUS
818D	3458	338	CALL STBIT1	SET THE STATUS
FOC	081	331 FIXFIN: SEQ	MDV A JUNKI Source Statement	GET THE CHARACTER
8198	83 ,	332	RET	EXIT FIXCHAR
		333 334	THIS ROUTINE RECOGNIZES	A LE. EF. AND CR
		335	JOURING THE PRINT OPERAT	ION
		336	IT ALSO FORCES A SPACE	
		337 338	IN THE BUFFER IS NOT IN	THE LOUKUP TABLE
8191	AF	339 FKPRNT:	NOV JUNKIJA	SAVE ACC
	DBBC	349	XRL A. #BCH	FORM FEED
B134	C682	341 342		GO SET FORM FEED Restore Character
	D3BD .	343		SEE IF IT IS A CR
8199	C6A8	344	JZ ERFIX	LEAVE IF IT IS
B19B		345	MDV A, JUNK 1	GET ACC BACK
8190	038A C6AB	346 347		SEE IF IT IS A LF LEAVE IF IT IS
BIAB		348		GET CHARACTER BACK SEE IF IT IS A CHARACTER
81A1		349		
	96BD	359	JNZ ISCHAR	FIF IT IS JUMP
81A5	232B 83	351 352		PUT A SPACE IN ACC EXIT
	4388	353 CRF1X:		SET BIT 7
BIAA		354	RET	EXIT
BIAB	FD 4328	355 LFFIX: 356		GET THE STATUS SET LF BIT IN STATUS
BIAE		357		PUT THE STATUS BACK
BIAF	2328	358	MDV A,#28H	GET A SPACE
8181 8182		359 368 FFF1X:		EXIT
B1B2		361 FFF1X:		GET THE STATUS SET LINE FEED BIT
8185		362	MDV STATUS, A	: PUT THE STATUS BACK
8186		363	MDV A LINCHT	GET THE LINE COUNT
0187 8189	438B	364	ORL A.#BBH MDV LINCNT.A	SET BIT ?
	AF 2328	365 366	MDV LINCNT,A ,NDV A,#28H	PUT LINE COUNT BACK GET A SPACE
81 BC	33	367	RET	EXIT
BIBD		368 ISCHAR:	MDV A-JUNK1	GET CHARACTER BACK
818E 8108	533F	369 379		STRIP THE TWO MSB
8468	v <b>3</b>	210	n L I	· E N 1 1

```
SOURCE STATEMENT
                      SEG
100 083
                       371
                       372
                                      ITHIS ROUTINE PRINTS THE CHARACTER IN THE ACC
                       373
BIC1 AC
                       374 PRNTIT:
                                      HDV
                                                 TEMP1 - A
                                                                     SAVE CHARACTER
B1C2 E?
                       375
                                      RL
                                                A
                                                                     : MULTIPLY BY TWO : MULTIPLY BY FOUR
81C3 E7
                       376
                                      RL
                                                 A
                       377
                                      ADD
                                                 A, TEMP1
                                                                     : ADD ONCE TO MULTIPLY BY 5
B1C4 6C
                       378
                                      : NOW SEE WHAT PART OF THE LOOKUP TABLE TO USE
                       379
                       388
                                                                     :PUT CHARACTER IN A, TARGET IN TEMP1
:JUMP TO HIGH ADDRESS IF BIT 5 SET
                                      XCH
B1C5 2C
                       381
                                                 A. TEMPI
B1C6 B2CA
                       382
                                      JB5
                                                SHORT
                                                                     GO TO FIRST PART OF LOOKUP TABLE GO TO SECOND PAGE OF LOOKUP TABLE
81C8 44AB
                       383
                                      JHP
                                                PAGE 1
                       384 SHORT:
BICA 64AB
                                      JMP
                                                PAGE 2
                       385
                                      ;THIS ROUTINE TRIGGERS THE SCLENCIDS FOR 688 MICROSECONDS ;AFTER WAITING FOR THE TRIGGER SIGNAL FROM THE PRINTER
                       386
387
                       388
BICC AF
                       389 FIRE:
                                      HDV
                                                 JUNK L. A
                                                                     SAVE THE ACC
                                                                     GET THE STATUS
SEE IF FORWARD OR BACKWARDS
BICD FD
                       39B
                                      MOV
                                                 A, STATUS
BICE D2D4
                       391
                                       JB6
                                                 HT1
8108 5608
                       392 F1REX:
                                      JT1
                                                FIREX
                                                                     : WAIT FOR TI
B102 2406
                       393
                                       JMP
                                                FIREY
                                                                     LEAVE
8104 4604
                       394 NT1:
                                       JHTI
                                                 HT1
                                                                     LDOP
B106 FF
                       395 FIREY:
                                      MDV
                                                 A. JUNKI
                                                                     GET ACC BACK
                                                                     :TRIGGER THE SOLEHOID
B107 98
                       396
                                      HDVX
                                                BRB, A
                       397
                       398
                                       HOW KILL 688 HICROSECONDS
                       399
                                                                     :LOAD DELAY NUMBER
:PUT IT IN TIMER
:START THE TIMER
R108 23F3
                                      HDV
                                                 Q. MRESH
                       4 R R
810A 62
                       481
                                      MOV
                                                 T . A
81DB 55
                                      STRI
                       482
810C 16E8
                       483 TSJTF:
                                      JTF
                                                 KTDUN
                                                                     LDOP ON TIMER FLAG
81DE 24DC
                                      JMP
                                                 ISJIF
                       484
                                                                     ;ZERO ACC
;TURN OFF SOLEHOIDS
;STOP THE TIMER
B1EB 27
                       485 KTDUN:
                                      CLR
81E1 98
                       486
                                      HDVX
                                                 PRB. A
B1E2 65
                       487
                                      STOP
                                                 TENT
B1E3 83
                       488
                                      RET
                                                                     SERIT FIRE ROUTINE
                       489 SEJECT
```



LDC	OBJ	SEQ	SOURCE STATEMENT
		412	;
		411	
		412	
		413	;THIS IS THE LOOKUP TABLE. THE MSB IS HOT USED; THE MSB - 1
		414	IS THE DOT THAT IS THE TOP OF ANY GIVEN CHARACTER AND THE
		415	LSB IS THE DOT THAT IS THE BOTTOM OF ANY GIVEN CHARACTER
		416	,
		417	
		418	· ·
8288		419	ORG 288H
		428	f •
8288	3E	421 TABLE1	DB 3EH : *****
8281		422	DB 41H : * *
8585		423	DB 5DH : * *** *
8283		424	DB 59H ; * ** *
8284	4 E	425	DB 4EH , * ***
		426	
8285		427	DB 7CH / *****
8586		428	DB 12H : * *
8287		429	DB 11H : ★ ★
8288		438	DB 12H ; * *
8289	7 C	431	DB 7CH : ****
		432	· ·
828A		433	DB 7FH ******
8288		434	DB / 49H : * * *
858C		435	DB 49H ; * * *
858D		436	DB 49H : * * *
828E	36	437	DB 36H : ** **
		438	
828F		439	DB 3EH ; *****
8218		448	DB 41H : * *
8211		441	DB 41H : * *
8212 8213		442 443	DB 41H : * *
8213	22	444	DB 22H ; * *
B214	25	445	DB 7FH : ******
8215		446	
8216		447	DB 41H ; * * DB 41H · ; * *
9217		448	DB 41H ; * *
8218		449	DB 3EH ; *****
2210	V.	458	, , , , , , , , , , , , , , , , , , , ,
8219	7 F	451	DB 7FH : ******
821A		452	DB 49H ; * * *
B21B		453	DB 49H ; * * *
B210		454	DB 49H : * * *
B21D		455	DB 41H : * 4
	•	456 SEJECT	

LOC	OBJ _	SEQ	SOURCE	STATEMENT	
		457			
821E	7 F	458	DB	7 F H	. ******
821F	89	459	DB	89 H	1 1 1
8228	89	468	DB	89 H	
B221	89	461	DB	B 9 H	, • •
8222	B 1	462	DB	BIH	: <b>*</b>
		463			•
8223	3 E	464	DB	3 E H	: *****
8224	41	465	DB	4 1 H	: • •
8225	41	466	DB	4 1 H	: • •
8226	51	467	DB	5 1 H	: * * *
8227	71	468	DB	71 H	. *** .*
		469			
8228	7 F	478	DB	7 F H	: ******
B229	88	471	DB	88 H	: *
822A	88	472	DB	<b>8</b> 8H	ş •
8228	98	473	DB	<b>88H</b>	; •
B22C	7 F	474	DB	7 F H	; ******
		475			
B22D	88	476	DB	8 <b>9</b> H	;
822E	41	477	DB	4 1 H	; • •
822F	7 F	478	DB	7 F H	: ******
8238	41	479	DB	4 1 H	: * *
B231	88	488	DB	8 B H	:
		481			
8232	29	482	DB	2 <b>8</b> H	: *
8233	48	483	0.8	4 B H	
B234	48	484	DB	4 B H	j .
8235	4 B	485	DB	4 B H	. •
8236	3 F	486	DB	3 F H	
	٠.	487	••	51.11	
8237	7 F	488	DB	7 F H	: ******
8238	88	489	DB	B8H	
B239	14	498	DB	14H	
823A	22	491	DB	228	
B23B	41	492	DB	41H	
8538	71	493	UB	417	
B23C	7 F	494	DB	7 F H	: ******
B230	48	495	DB	4 B H	: *
823E	48	496	08	488	
B23F B24B	48	497	0.8	484	; •
8248	4 B	498	DB	4 B H	3 *
		499			
B241	7 F	588	DB	7 F H	; ******
8242	B 2	581	DB	B 2 H	
8243	ØC.	582	DB	BCH	; **
8244	82	583	DB	B2H	, · · · · · · · · · · · · · · · · · · ·
8245	7 F	5B4	DB	7 F H	: ******
		585			
8246	7 F	586	DB	7 F H	: ******
8247	84	587	DB	8 4 H	; *
8248	88	588	DB	<b>8</b> 8H	: *
8249	18	589	DB	1 B H	; •
B24A	7 F	518	DB	7 F H	. ******
		511	*EJECT		

					*
FOC	OBJ	SEO S	OURCE	STATEMENT	
		512			
8248	3 E		DB	3 E H	
824C	41		DB	41H	, , , , , , , , , , , , , , , , , , , ,
B240	41		DB	4 1 H	
824E			DB	41H	
824F					, , , , , , , , , , , , , , , , , , , ,
8646	36	518	DB	3 E H	*****
	7.5			250	
8258	7 F		DB	7 F H	; ******
8251			DB	B 9 H	* *
8252			DB	B 9 H	; * *
8253			DB	B9H	
8254	86		DB	B6H	**
		524			
9255			DB	3 E H	; ****
8256			DB	41H	; * *
8257			DB	51H	: * * *
8258			DB	. 21H	: * * `
8259	5 E		DB	5 E H	: * ****
		532			
825A			DB	7 F H	******
825B		532	DB	B 9 H	: * *
B25C			DB ·	19H	1 ** *
<b>B</b> 250			D B	29H	: * * *
825E	46		DB	4 6 H	; * **
		536			
825F	26		DB	26H	: * **
9268			DB	49H	: * * *
<b>B</b> 261			ÐΒ	4 9 H	: * * *
8262			ŅΒ	4 9 H	j * * * *
8263	32		DΒ	3 5 H	: ** *
		542			
<b>B</b> 264		543	DB	81 H	*
8265		544	DΒ	8 1 H	•
8266	7 F	5 4 5	DB	7 F H	· * * * * * * *
8267	91	546	DB	B 1 H	*
8268	81	547	DB	B 1 H	* * * * * * * * * * * * * * * * * * *
		548			
B269	3 F	549	DB	3 F H	. *****
826A	48	558	DB	4 <b>8</b> H	3 *
826B	48	551	DB	4 B H	f •
226C	48	552	DB	4 B H	<b>↓ •</b>
B26D	3 F	553	DB	3 F H	: *****
		554			
826E	1 F	555	DB	1 F H	****
826F	28	556	DΒ	2 <b>B</b> H	<b>:</b> ◆
8278	48	557	DB	4 B H	1 *
2271	28	559	DB	2 B H	<b>t</b> ★
B272		559	DB	1 F H	j ****
		568			
8273	7 F		DB	7 F H	: *****
			DB	2 <b>B</b> H	3 *
B275			DB	13H	: **
B276		564	DB	2 <b>8</b> H	1 *
8277			ÐB	7 F H	: *****
		566 \$EJECT			
		•			

### AP-91

LOC	OBJ	SEQ	SOURCE	STATEMENT	
		567			
8278	63	568	DB	6 3 H	: ** **
8279	14	569	DB	1 4 H	; • •
827A	86	578	DB	88 H	3 *
<b>8</b> 27B	14	571	DB	1 4 H	: * *
B270	63	572	DB	63H	; ** **
		573	•		
#27D	83	574	DB	83H	; **
827E	84	575	₽	B 4 H	<b>;</b> *
827F	78	576 `	DB	78H	; ****
8288	84	577	DB	B 4 H	j *
8281	83	578	DB	B 3 H '	: **
		579			
8282	61	588	DB	6 1 H	: ** *
8283	51	581	DB	5 1 H	: * * . *
284	49	582	, DB	4 9 H	; * * *
8285	45	583	DB	4 5 H	; * * *
8286	43	584	DB	4 3 H	; * **
		585			
8287	?F	586	DB	7 F H	3 ******
8288	7 F	587	DB	7 F H	; ******
8289	41	588	DB	4 1 H	: * *
B28A	41	589	DB	4 1 H	; * *
<b>8288</b>	41	59₿	DB	4 1 H	; * *
		591			
828C	82	592	DB	B 5 H	; •
B280	84	593	DB	B 4 H	; *
828E	88	594	DB	8 8 H	; •
B28F	18	595	DB	184	<i>j</i> •
8298	28	596	DB	2 B H	; *
		597			
8291	41	598	DB	4 1 H	3 * *
B292	41	599	DB	4 1 H	J * " *
B293	41	600	DB	4 1 H	; * *
8294	7 F	6 🛭 1	DB	7 F H	; ******
B295	7F	682	DB	7 F H	; ******
		683			
B296	18	684	DB	184	
8297	88	685	DB	88 H	*
B298	84	686	DB	. B4H	
8299	88	687	DB	B 8 H	; •
829A	18	688	DΒ	18H .	; *
	40	689		400	
B29B	48	6 1 B	DB	4 B H	
829C	48	611	DB	4 B H	; * : *
B290	4 B	612 613	DB DB	4 9 H 4 9 H	; * ; *
829E	48 48	614	DB	4 B H	; *
0271	70		JECT UB	707	• •
		D13 \$F	V E L !		

LOC	OBl	SEQ	SOURCE	STATEMENT	
		616	;		
82 A B	8888	617 PAGE1:	HDV	STBCHT, #88H	ZERO STROBE COUNTER
82A2	FA	618	MDV	A. SAVPHT	GET DIRECTION
82A3	37	619	CPL		
82 A4	D283	628	JB6	BAKWRD	: IF BACKWARD JUMP OUT
82 A 6	FC	621 LKL0:	MOV		GET THE TARGET
82 A 7	A3	622	MOVP	A @A	GET THE DATA
B2AB	34CC	623	CALL	FIRE	STROBE THE SOLENDIDS
82 A A	1 C	624	INC		INCREMENT THE POINTER
B2 AB	1 B	625,	INC .	STBCHT	INCREMENT THE STROBE COUNTER
B2AC	FB	626	MDV	A.STBCHT	GET THE STROBE COUNTER
B2AD	D385	627	XRL	A - #85H	IS IT FIVE
82AF	96A6	628	JHZ	LKED	REPEAT IF NOT FIVE
B2B1	84 A E	629	JMP	SETTIM	GO BACK
B2B3	FC	638 BAKWRD:	MOV	A, TEMP1	GET THE TARGET
B2B4	B3B4	631	ADD	A, #B4H	COMPENSATE FOR GOING BACKWARDS
8286	AC	632	MDV	TEMP1/A	SAVE IT: Get the target:
8287	FC	633 LKL01:	HDV	A TEMP1	GET THE TARGET
B2B8	A3	634	MOVP	A, eA	GET THE DATA
B2B9	34 C C	635	CALL	FIRE	STROBE THE SOLENDIDS
<b>8288</b>	FC	636	MBV	A · TEMP1	GET TEMP1
<b>828</b> C	87	637	DEC		DECREASE BY ONE
82BD	AC	638	MOV	TEMP1/A	: PUT IT BACK
B2BE	1 B	639	INC	STBCNT	: INCREMENT THE STROBE COUNTER
828F	FB	648	HOV	A.STRCHT	GET THE STROBE COUNTER
82CB	D385	641	XRL	A . #85H	IS IT FIVE
B2C2	96B?	642	JHZ	LKLDI	REPEAT IF NOT FIVE
B2C4	84AE	643	JMP	SETTIM	
		644 \$EJECT			

<b>LDC</b>	OBJ	SEQ	SOURCE	STATEMENT	
		645	; •		*
8388		646	ORG	3 <b>8 8</b> H	
		647	j <b>*</b>		
		648			
8388	88	649	DB	8 B H	
8301	86	65B	DB	8 B H	:
8382	88	651	DB	8	, ;
8383	98	652	DB	8 B H	· ;
8384	88	653	DB	8 B H	;
		654			
8385	88	655	DB	8 B H	;
8386	88	656	DB	8	<b>,</b>
8387	5F	657	DB	5 F H	; * ****
8388	88	658	08	8 B H	;
8389	88	659	DB	B B H	;
		6 6 B			
938A	98	661	DB	8 B H	;
838B	87	662	DB	B ? H	: ***
838C	88	663	DB	8 B H	3
838D	97	664	DB	B7H	
<b>83BE</b>	98	665	DB	8 B H	;
		666			
838F	14	667	DB	14H	; • •
B31B	7 <b>F</b>	668	DB	7 F H	: ******
B311	14	669	DB	14H	1 * *
B312	7 F	67B	DB	7 F H	: ******
8313	14	671	DB	14H	; * *
		672			
8314	24	673	DB	24H	; * *
B315	2 A	674	DB	2 A H	; * * *
B316	7 F	675	DB	7 F H	: ******
B317	2 A	676	DB	2 A H	; * * *
<b>B318</b>	12	677	DB	12H	; • •
		678			
B319	23	679	DB	23H	: * **
831A	13	688	DB	13H	; * **
B318	B8	681	DB	B3H	; <b>*</b>
931C	64	682	DB	6 4 H	; ** *
<b>B31</b> D	62	683	DB	6 2 H	; ** *
		684			
B31E	36	685	DB	36 H	; ** **
Ø31F	49	686	DB	4 9 H	3 * * *
8328	56	687	D B	56H	; * * **
<b>032</b> 1	28	688	DB	2 B H	t • * *
<b>B322</b>	58	689	DB	5 B H	; * *
		69B \$EJE	r 7		



LDC	081	SEQ	SOURCE	STATEMENT				
				•		,		
		691						
8323	00	692	DB	2011				
8324		693	DB	88H		:		
						1		
8325		694	DB	87H		: ***		
8326		695	DB	8 B H		:		
8327	98	696	DB	ввн		:		
		697						
8328	1 C	693	DB	1 C H		; ***		
2329	22	699	DB	22H		1 * *		
832A	41	799	OB	4 1 H		; * *		
832B	88	781	DB	8 B H		;		
832C	98	782	DB	BBH		3		
		783				•		
8320	28	784	DB	8 B H		;		
832E		785	DB	8 B H		,		
	41	786	DB	4 1 H				
8338		787	DB	2 2 H		1 * *		
8331	10	7 <b>B</b> 8	DB	1 C H		1 * 4 * .		
		789						
B332		718	DB	5 5 H		: * *		,
8333		711	DB	14H		: * *		
8334	7 F	712	DB	7 F H		. ******		
8335	14	713	DB	1 4 H		: • •		
8336		714	DB	2 2 H		: * *		
		715						
9337	88	716	DB	BSH				
8338		717	DB	88#		*		
8339		719	08	7 F H				
833A		719						
833B			DB	BSH				
8338	88	728	DB	88H		*		
		721						
833C		722	DB	BBH		;		
8330		723	DB	4 B H		<b>∶</b> •		
833E		724	() B	3 <b>B</b> H		: **		
833F	88	725	ÐΒ	<b>BB</b> H		1		
8348	88 -	726	DB	BBH		:		
		727						
8341	88	728	Ð.B	B8#		: *,		
8342		729	DB	B8H				
B343		738	DB	B8H		: *		
B344		731	DB	B8H				
8345		732	DB	B8H		4	•	
40,0	20	733	<i>D D</i>	0011		, +		
8346	00	734	DB	B B H		:		
								*
8347		735	DB	B B H		:		
8348		736	DB	4 B H		: •		
B349		737	DB	8 B H		:		
834A	88	738	DB	BBH		:		
		739						
834B		748	DB	2 B H		: •		
8340		741	DB	1 <b>B</b> H		t *		
B34D		742	DB	B8H				
B34E		743	ÐB	B44	•			
834F	82	744	DB	, B 2 H		: *		
		745			-			
8358	3 E	746	DÉ	3 E H				
8351		747	DB	51H				
8352		748	DB	498		: * * *		
8353		749	DB	45H				
8354		750	DB	3 E H				
8004	36	751		2211				4
D2 E E	0.0	752	DB	8 B H		;		
B355								
	42	753	DB	4 2 H				
8357	7 F	754	- DB	7 F H				
B358		755	DB	4 B H		3 *		
8359	88	756	DB	8 <b>8</b> H		:		
		757						
B35A	62	` 758	DB	6 2 H		( ** *		
835B	51	759	DB	51H		; * * *		
935C	49	768	DB	49 H		; * * *		
835D		761	DB	49 H	1	; * * *		*
835E		762	DB	4 6 H				
		763						
B35F	21	764	DB	2114		1 19 4		
836B		765	DB	4 1 H		3 * *		
5000	7.							

LOC	OBJ	SEW	SOURCE	STHTEMENT	
8361	49	766	DB	498	: * * *
8362	40	767	DB	4 D H	: * * *
0363	33	768	D B	33H	: ** **
		769			
9364	18	779	DB	13H	: **
<b>9</b> 365	14	771	DB	14H	: • •
8366	12	772	DB	12H	: • •
8367	7 F	773	DB	7 F H	
B368	18	774	DB	1 B H	; *
		775			
B369	27	776	DB	27H	; * ***
<b>B</b> 36A	45	777	DB	4 5 H	; * * *
B368	45	778	DB	45H	; * * *
B36C	45	779	DB	45H	: * * *
B360	39	789	DB	39H	: *** *
		781			
936E	30	782	0 B	3 C H	: ****
936F	4 A	783	DB	4 A H	: * * *
8378	49	784	DB	4 9 H	1 * * *
8371	49	785	DB	4 9 H	1 * * *
8372	31	786	DB	31H	1 ** *
		787			
₽373	81	783	DB	BIH	:
B374	7.1	789	DB	71 <b>H</b>	: *** *
8375	99	798	DB	B 9 H	
9376	95	791	DB	8 5 H	: . * *
8377	<b>B</b> 3	792	DB	B3H	: **
		793			
8378	36	794	DB	3 6 H	1 4* 4*
8379	49	795	DB.	4 9 H	: * * *
<b>8</b> 37A	49	796	DB	4 9 H	: * * *
837B	49	797	DB	4 9 H	: * * *
837C	36	798	DB	3 6 H	: ** **
		799 \$FJECT			



LDC	OBI	SEQ	SOURCE	STATEMENT	
		888			
8370	46	881	DB	4 6 H	: * **
837E	49	882	DB	49H	
B37F	49	883	DB	49H	
B38B	29	884	DB	29H	: * * *
8381	16	885	DB	1 E H	; ****
		886.			
8382	88	887	DB	8 B H	; .
B333	88	888	DB	8 B H	3
8384	14	889	DB	1 4 H	3 * *
8385	88	818	DB	8 B H	;
B386	88	811	DB	9 B H	:
		812			
8387	86	813	DB	884	;
8388	48	814	DB	4 B H	; •
8389	34	815	DB	3 4 H	; ** *
838A	88	816	DB	8 B H	;
838B	99	817	DB	8 B H	:
		818			
8330	88	819	DB	888	; *
838D	14	828	DB	14H	; • •
838E	22	821	DB	22H	
838F	41	822	DB	4 1 H	1 * *
8398	88	823	DB	8 B H	;
		824			
8391	14	825	DB	1 4 H	j * *
8392	14	826	DB	1 4 H	
8333	14	827	D B	1 4 H	; * * * *
B394	14	828	0.8	14H	: * *
8395	14	829	DB	1 4 H	; • •
		838			
8396	98	831	DB	8 B H	3
8397	41	832	DB	4 1 H	: * *
8398	22	833	DB	22 H	; * *
8399	14	834	DB	14H	: * *
839A	88	835	DB	B8H	: *
		836			
8398	85	837	DB	B2H	
839C	81	838	DB	BIH	; *
B390	59	839	DB	59H	; * ** *
839E	85	848	DB	85H	1 * *
839F	82	841	DB	82H	1 *
		842 \$EJECT			



LOC	084	SEG	SOURCE S	TATEMENT	
<b>B</b> 34B	8888	843 PAGE2:	HOV	STBENI, #BOH	ZERO STROBE COUNTER
83A2		B 4 4	MDV		GET DIRECTION
<b>83</b> 83	37	845	CPL	A	FLIP BITS
8344	0285	8 4 6	JB6	REMRE	: IF BACKWARD JUMP OUT
83A6	FC	B47 LKHI:	MOV	A - TEMP I	GET THE TARGET
83A7	8368	843	MOV ADD	A - #68H	ADJUST THE TARGET
83A9	A3	849	MOVP	A - 9A	GET THE DATA
<b>83</b> 88	34C[	85B	CALL	FIRE	STROBE THE SOLENOIDS
BBAC	31	851	INC	TENP1	: INCREMENT THE POINTER
BBAD	1 B	852	INC	STBENT	: INCREMENT THE STROBE COUNTER
<b>B</b> 3AE	FB	853	MOV	A - STBE HT	: INCREMENT THE STROBE COUNTER ;GET THE STROBE COUNTER
BBAF	0385	854	XRL	A #B5H	: IS IT FIVE
B3B1	9646	855	JHZ	LKHI	REPEAT IF NOT FIVE
<b>B3B</b> 3	84AE	856		SETTIM	
B3B5	FC	857 BKWRD:	MOV	A. TEHP!	GET THE TARGET
8386	8364	853	ADD	A . #64H TEMP1 . A	COMPENSATE FOR GOING BACKWARDS
8388	AC	859	MOV	TEMPIA	SAVE IT
8389	FC	868 LKHI1:	HOV	A - TEMP1	GET THE TARGET
B3BA	A3	869 LKHI1:	MOVP	A - @ A	
B3BB	34CL	862	CALL	FIRE	STROBE THE SOLENDIDS
83BD	FC	863	MBY	A - TENP1	GET TEMP1
B3BE	8?	864	DEC	A - TEMP1 A	DECREASE BY ONE
<b>93BF</b>	AC	865	MOV	TEMP1, A	: PUT IT BACK
<b>B</b> 3CB	18	866	INC	STBCHT	: INCREMENT THE STROBE COUNTER
B3C1	FB	867	MDV		GET THE STROBE COUNTER
83C2	D3B5	868	XRL		
B3C4	96B9	869		LKHI1	REPEAT IF NOT FIVE
83C6	84AE	8 ? B	JMP	SETTIM	GO BACK, CHARACTER IS DONE
		871 \$EJECT			

LDC	OBJ	SEQ		SOURCE	STATEMENT	
		872		;	,,	
8488		873 874		ORG	4 B B H	
8488	27		BGIN:	; CLR	A	:ZERO ACC
8481		876		MOVX	PRB · A	TURN OFF THE SOLENDIDS
8482		877		CALL	SETUP	SET UP THE PRINTER
6484		878		CALL	VARSET	SET UP THE SOFTWARE
8486	848A	879		JMP	PRNT	GD START
8480	23FE	888	SETUP:	enu Maru	A #BFEH	LOAD ACC WITH VALUE TO TURN ON MOTOR
848A		882		OUTL	P1,A	TURN ON MOTOR
		883		;		TOWN ON HOTEK
		884		: HON D	ELAY 3.2 SECONDS	WHILE CHECKING RIGHT SENSOR
		885		i		
	BC 85	886		HOY	TEMP1 . #85H	LOAD DELAY VALUE ONE
	BFFF BEFF		SELFC: SELFB:			· ; LOAD DELAY VALUE TWO · : LOAD DELAY VALUE THREE
8411		889	SELFA:	707	LINCNT.#BFFH A.Pl	READ PORT ONE
8412		898	SELFH.	CPL	A . F.1	MAKE THINGS RIGHT
	F21D	891		JB7	DOHER	IS BIT 7 SET?
	EE11	892		DJHZ		SMALL LOOP
8417	EFBF	893		DJHZ		BIGGER LOOP
	ECBD	894		DINZ		BIGGEST LOOP
841B	845A	895		JHP	ERROR	SOMETHING IS WRONG
		896		, 400	ARE CHOE THE DICH	T CENCUR IS CLEARED
		897 898		A NUN A	HAE SURE THE KIGH	T SENSOR IS CLEARED
8410	BFFF		DONER:	MBV	JUNK1 BFFH	SET UP DELAY
	BEFF		SELF:			SOME MORE DELAY
8421			SELF1:		A - P1	GET THE FLAG INFORMATION
	F22A	982		JB7		: IS FLAG CLEARED?
	EE 21	983		DINZ	LINCHT SELF1	IF HOT LOOP
	EF1F	984		DJHZ	JUHK1 - SELF	LOOP SOME HORE
8428	845A	985		JMP	ERROR	LEAVE IF FLAG IS NOT UNCOVERED
		986 987		: NON C	HECK THE LEET SEN	SOR IN THE SAME MANNER AS THE
		988				ELAY DHLY 2 5 SECONDS
		989		;		
	BCB4		DONEF:		TEMP1 #84H	LDAD DELAY 1
	BFFF		SELFCC:		JUNK1 . * BFFH	LOAD DELAY 2,
842E	BEFF	912	SELFBB:	MOV	LINCHT #0FFH A·P1	:LOAD DELAY 3 :READ THE PORT
B431	B9	,914	SELFAA:	CPL	H · P I	CHANGE THINGS AROUND
B432	D23C	915		186	DOHEL	OK IF BIT 6 IS H ZERO
	EE3B	916		DJHZ	LINCHT SELFAA	SMALL LOOP
	EF2E	917		DJHZ	JUNK1 - SELFBB	BIGGER LOOP
	EC 5C	918		DINE	TEMP1 - SELFCC	BIGGEST LOOP
	845A	919		JMP	ERROR	SOMETHING IS BRONG
843E	8981	928	DOHEL:	RET	P1 - # B1 H	:TURN MOTOR OFF :GO BACK
67 JE	0.5	921		n = 1		- GO DACK
		923		: HON 3	SET UP THE VAPIABL	E 5
		924		:		
	23FE		VARSET:		A #BFEH	LOAD THE TIMER
8441 8442	62 55	926 927		MOV STRT	T · H	STAPT THE TIMER
	BB 2 B	928		MOV		LOAD INPUT BUFFER
B445	BEBB	929		MOV	LINCHT . #BBH	SET LINE COUNT
B447	8	93B		MDV	STATUS #BBH	SET FORWARD BIT
		931		3		,
		932		; NON (	CLEAR THE RAM AREA	BY WRITING SPACE CODES
8449	8928	933 934		HDV	DUTBUF. #FIRST	:LOAD OUTBUF
			CLRHEH:		A . #2BH	: PUT SPACE CODE IN ACC
8440	A1	936		MDV		PUT SPACE CODE IN DATA MEMORY
844E 844F	19	937		INC	OUTBUF	:UPDATE THE POINTER
844F	F9	938		HOV	A, OUTBUF	MOVE THE POINTER INTA ACC
	037B	939		XRL	A - #MAK + 1	SEE IF DONE
8452	964B	948		JHZ	CLRMEN	; LDOP IF HOT CLEARED
		941 942		( NON (	LEAR THE 8212	
		943		inos (	FERN INC OCIC	•
B454	99EF	944		ÁHL	P1 . #BEFH	SET ENABLE BIT
B456	8 <b>B</b>	945		MOVE	A, @INBUF	CLEAR THE 8212 INPUT BUFFER
8457	8918	946		ORL	P1-#18H	RESET ENABLE BIT
		947		:		•

LDC	084	SEQ	:	SOURCE :	STATEMENT		
		948		HOW E	XIT VARSET		
	0.3	949		:			
8459	83	95B 951		RET;			:LEAVE INITIALIZATION
		952 953		;THIS	ROUTINE TURNS	THE	MOTOR OFF AND LOOPS
	89FF	954	ERROR:		P1,#BFFH		:TURN OFF MOTOR
<b>845</b> 0	845[		DEAD:	JMP	DEAD		LOOP BECAUSE SOMETHING IS WRONG
		956 957		THESE	ARE ALL SUBBL	OUTIN	ES THAT ARE CALLED
		958		;			LO THAT THE EMELLE
845E	19	959	INCTST:	INC	DUTBUF	•	SUPDATE THE POINTER
	237B D9	96B		MOV XRL	A · WMAX + 1 A · OUTBUF		CET THE VALUE FOR THE LAST CHARACTER DO THE TEST
8462				RET	H . 00 10 01		EXIT
8463	B 9	963	GTPRNT:	1 H	A.P1 A GTPRHT PIT TSTJTF TCHT A.JUNK1 PRHTIT LHMDDE		READ PORT ONE
8464	37 0263	964		CPL	A		:FLIP BITS
8467	1668	966	TSTJTF:	JIF	PII		:LOOP UNTIL SENSOR IS UNCOVERED ;SEE IF TIMER FLAG IS SET
8469	8467	967		JHP	TSTATE		:TEST FLAG :STOP THE TIMER :GET THE CHARACTER ;PRINT THE CHARACTER ;GET ANOTHER CHARACTER
846B	65	968	P17:	STOP	TENT		STOP THE TIMER
846C	34C1	969		COLL	A - JUNKI		GET THE CHARACTER
	3410	971		CALL	LHMODE		GET ANOTHER CHARACTER
	33	971 972					EXIT
8472	F 9	973	DECTST:	MDV	A · OUTBUF		GET OUTBUF
8474	A9	975		MOV	DUTRUF A	,	PUT BACK IN OUTBUF
8475	D31F	976		XRL	A.#FIRST-1		GET OUTBUF GREDUCE BY ONE GPUT BACK IN OUTBUF GSEE IF IT IS ALL THE WAY DOWN
B477	33	977		RET			EXIT
		978 979		; ;THIS	ROUTINE DOES I	A LIN	E FFFO .
,							
B478	FE	981	LINEFO:	MOV	A LINCHT .		GET THE LINE COUNT  SIF BIT 7 IS SET. DO A FORMFEED  STURN ON THE SOLENOID  SLOAD ONE DELAY  SLOAD ANOTHER DELAY  SLOOP  SLOOP SOME MORE  STURN OFF SET SOLENOID
8479	F298 99F0	982		JB7	D 0 F F		THE BIT 7 IS SET, DO A FORMFEED
	BC 4 D	984	LIDO	HOV	TEMP1 . # 40H		LOAD ONE DELAY
847F	BF 33	985	LFLP1:	MDV	JUNK1-#33H		:LOAD ANOTHER DELAY
	EF 81	986	LFLP2:	DINS	JUNKI LELPS		: LOOP
8485	EC7F 8982	988		ORL	P1.#82H		:TURN OFF LF SOLENOID
8497	1 E	988 989		IHC	P1·#B2H Lincht		:TURN OFF LF SOLEHOID :UPDATE THE LINE COUNTER :GET THE LINE COUNT :IS PAGE DONE :SKIP OVER :ZERD LINE COUNTER
B488		998		MDV	A - LINCHT		GET THE LINE COUNT
	0328 968F	991 992		XRE JHZ	HEZH HUTDUN		: SKIP OVER
	8688	993		MOV	LINCHT #88H		ZERO LINE COUNTER
		994					
		995 996			ELAY 98 MILLI:		0.5
848F	BC8B BFFF FF93	997	HOTDON:	MBY	TEMP1.#38H		LDAD DELAY VALUES
8491	BFFF	993	LOP1:	NOV	JUNK1 . #BFFH		1
07.0	EF 93 EC 91	1999	LUP 2:	03 HZ	TEMP1 - #3BH JUNK1 - #BFFH JUNK1 - LOP2 TEMP1 - LOP1		CGENERATE DELAY
8497	83	1881		RET			LINE FEED IS DONE
		1882		:			
		1883		: I H 1 2	ROUTINE DOES	H FUR	M FEED
8498	R Q	1885	DOFF:	TN	A P1		GET THE STATUS
8499	37	1886		CPL	A #BCBH DOFF P1:#B1H		FLIP ACC
849A	53CB	1887		AHL	A #8C8H		LEAVE ONLY TWO MSB'S
849E	C698 8981 9478	1869		ORL	P1 - #81H		FIF A FLAG ISN'T COVERED, LOOP TURN THE MOTOR OFF
94 A B	9478	1818		CALL	L F D O A LINCHT		. CO SO ONE LINE FEED
84A2	FE 53?F	1811	FFCK:	MOV	A LINCHT		GOT THE LINE COUNT  STRIP BIT SEVEN  IS IT DONE  LEAVE IF IT IS  STROBE THE SOLENDIDS  CONECK THE FORM FEED OUT
	0388	1813		XRE	н #7FH н.# <b>ВВ</b> Н		:1S IT DONE
8447				JZ	FEDONE		LEAVE IF IT IS
	9478	1815		CALL	LFDD FF(K		STROBE THE SOLENDIDS
		1816					CHECK THE FORM FEED OUT CEXIT FORM FEED
<b>U</b> 7 77 V	0.0	1013			А #ВЕВН Т А Т		
	23EB	1819	SETTIM:	MOV	A #BEBH		GET DELAY VALUE PUT IN TIMER
8488 8481	62 55	1828		MOV	ſ A		:PUT IN TIMER :START THE TIMER
8482	83	1822		RET	*		EXIT
- · - <del>-</del>		1823					


	001	SEQ	,	OUDER	STATEMENT		
LOC	087						
8483			PRHTBK:		A · T		GET THE TIMER
<b>84</b> 84		1825		CPL	A		TWOS COMPLEMENT ACC
8485		1826		IHC	A		
8486		1827		INC	· A		
8487		1828		INC	A		
8488		1829		INC	A		
8489		1838	*	INC	A		ADJUST TIMER
84BA		1831		HOV	T · H		PUT IT BACK IN THE TIMER
<b>848</b> 8			INLOOP:	IH	A - P1		READ PORT 1
	F2C8	1833		JB7	CONPBK		: IF SENSOR IN NOT COVERED, LEAVE
	84BB	1834		JMP	INLOOP		COTHERWISE LOOP
84 C B			CONPBK:	STRI	I		START THE TIMEP
	16C5		COMPB:	JTF	ROTOPT		SEE IF READY TO PRINT
	84C1	1B37		JMP	CONPB .		OTHERWISE LOOP
	23FF		RDTOPT:	MBV	A - # 8 F F H		JEDAD A
B4 C7		1839		MDV	A T. H A. P1 CONPRK INLOOP T RDTOPT CONPB A. #BFFH T. A		PUT IT IN THE TIMER
84 C B	83	1848		KF 1			: EXIT
		1841		;	DOUTTUE 45100	T 0 011	AUE DAUED THE STATUS SUBJUS BETHTING
		1842		THIS	KONTINE ADJUS	IS AN	AND SAVES THE STATUS DURING PRINTING
0100		1843	0.7.4.011	;			ADET THE ATATHE
8409			STACHK:	MUV	A, SIAIUS		GET THE STATUS
	9202	1845		JB4	A, STATUS LFSET Savpnt, a A, #BC2h		SET LINE FEED BIT
BACC			B4RET:	MUV	SHYPHIA		SAVE THE STATUS
8460	5302	1847		AHL	H, WUCZH		RESET EVERYTHING EXCEPT
B4 CF	46	1849		H D 11	STATUS, A		DIRECTION AND PRINT
	B413			HEY	LPRNT1		PUT THE STATUS BACK
	4328	1859	LFSET:	JMP	A, #28H		;EXIT ;SET BIT 5
	94CC	1852		JMP	BARET		JUMP BACK
8707	3466	1853		;	BAKEI		WORF BHCK
		1854			PRUTTHE PEARS	0 LH	CHARACTER AND PUTS IT IN THE ACC
		1855		;	KODIINE KENDO	n	EDANACIEN HAD LOIS IT IN THE HOD
8406	99EF		GTCAR:		P1,#BEFH		SET ENABLE BIT
B408		1857			A, QINBUF		READ THE CHARACTER
	391B	1859		ORL	P1 / #18H		RESET ENABLE BIT
84 D B		1859		RET			EXIT GTCHAR
	••	1868		;			2011
		1861		THIS	ROUTINE TURNS	THE	E MOTOR ON
		1862		1			
840C	99FE	1863	HOTOH:	AHL	P1,#BFEH		TURN HOTOR ON
84 D E	33	1864		RET			EXIT
		1865		)			
		1866		STHIS	ROUTINE TURNS	THE	E MOTOR OFF
		1867		;			
840F	8981	1868	MOTOF:	ORL	P1,#81H		; TURN MOTOR OFF
84E1	. 83	1869		RET			SEXIT
		1878		3			
		1871		END			; DONE
HSEP S	YMBOLS						
ARNO .		ARNDJP 8149	BARET	9400	BAKWRD B283	BGIN	B488 BKWRD 8385 BUTLOP 8113 BYERYE 8168
CASEB	BB31	[ASEB1 8817					23 8824 CASE3 88C2 CHAR 811F CLPMEN 8448
COMPB		COMPBE B468					ND 8862 DEAD 845C DECTST 8472 DOFF 8498
DOLF FDCR1	9871 9848	DONEF 842A FFCK 84A2		8436	DONER 8410 FFF1X 8182	FINE	R 845A FDC 8842 FDC1 8844 FDCP 889E 8 8178 F1RE 81CC F1REX 81DB F1REY 81D6
FIRST	8828	FIXDUN 8174					AR B161 FXPRNT B191 GETSTA B144 G000 B128
GTCAR	8406	GTPRHT 8463	INBUF	8888	INCIST 845E	INLOOP	OP 8488 ISCHAR 8180 JUNKI 8887 KTDUN 81E8
	8188	LFCRCK B14A		8478			1 847F LFLP2 8481 LFSET 8402 LFTEST 817F
LOP1	7 8886 8491	LINEFD 8478 LOP2 8493		83A6		LKE0 MAX	) 82A6 LKLO1 82B7 LNNODE 811C LOOPW 887A 886F MOTOF 84DF MOTON 84DC HOFF 818F
HOLF	B118	HOTDON B49F		B104		0 Y R	8884 OVR1 8885 PAGE1 8248 PAGE2 8348
PIT	B468	PRNT 8884	PRHTB	B4B3	PPHTIT B1C1		PT 84C5 SAVPNT 8882 SELF 841F SELF1 8421
SELFA	B411	SELFAA 8438					C 8480 SELFCC 842C SETTIM 84AE SETUP 8488
SHORT TEMP1		STACHK 84C9 TSJTF 81DC			STBCHT 8883 Varset 843f		T1 8150 STPRNT 8159 SUB1 8139 TABLE1 8288 H 8875 WATCHD 8846
(ERP)	989	isdir bibl	101011	846)	7 N K 3 E 1 87 3 F	PHILH	אספ שחווהא בושם וו.

ASSEMBLY COMPLETE. HO ERRORS

# MCS®-51 Application Notes & 2 Article Reprints



May 1980



Intel Corporation 1980




Figure 1a. 8051 Microcomputer Pinout Diagram

#### 1. INTRODUCTION

In 1976 Intel introduced the MCS-48[™] family, consisting of the 8048, 8748, and 8035 microcomputers. These parts marked the first time a complete microcomputer system, including an eight-bit CPU, 1024 8-bit words of ROM or EPROM program memory, 64 words of data memory, I O ports and an eight-bit timer/counter could be integrated onto a single silicon chip. Depending only on the program memory contents, one chip could control a limitless variety of products, ranging from appliances or automobile engines to text or data processing equipment. Follow-on products stretched the MCS-48TM architecture in several directions: the 8049 and 8039 doubled the amount of on-chip memory and ran 83% faster; the 8021 reduced costs by executing a subset of the 8048 instructions with a somewhat slower clock; and the 8022 put a unique two-channel 8-bit analog-to-digital converter on the same NMOS chip as the computer, letting the chip interface directly with analog transducers.

Now three new high-performance single-chip microcomputers—the Intel® 8051, 8751, and 8031—extend the advantages of Integrated Electronics to whole new product areas. Thanks to Intel's new HMOS technology, the MCS-51TM family provides four traces the program memory and twice the data memory as the 8048 on a single chip. New I/O and peripheral capabilities both increase the range of applicability and reduce total system cost. Depending on the use, processing throughput increases by two and one-half to ten times.

This Application Note is intended to introduce the reader to the MCS-51[™] architecture and features. While it does not assume intimacy with the MCS-48[™] product line on the part of the reader, he/she should be familiar with




Figure 1b. 8051 Microcomputer Logic Symbol

some microprocessor (preferably Intel's, of course) or have a background in computer programming and digital logic.

#### **Family Overview**

Pinout diagrams for the 8051, 8751, and 8031 are shown in Figure 1. The devices include the following features:

- Single-supply 5 volt operation using HMOS technology.
- 4096 bytes program memory on-chip (not on 8031).
- 128 bytes data memory on-chip.
- · Four register banks.
- 128 User-defined software flags.
- 64 Kilobytes each program and external RAM addressability.
- One microsecond instruction cycle with 12 MHz crystal.
- 32 bidirectional I/O lines organized as four 8-bit ports (16 lines on 8031).
- Multiple mode, high-speed programmable Serial Port
- Two multiple mode, 16-bit Timer/Counters.
- Two-level prioritized interrupt structure.
- Full depth stack for subroutine return linkage and data storage.
- Augmented MCS-48[™] instruction set.
- Direct Byte and Bit addressability.
- · Binary or Decimal arithmetic.
- Signed-overflow detection and parity computation.
- Hardware Multiple and Divide in 4 usec.
- Integrated Boolean Processor for control applications.
- Upwardly compatible with existing 8048 software.

AFN-01502A-04



All three devices come in a standard 40-pin Dual In-Line Package, with the same pin-out, the same timing, and the same electrical characteristics. The primary difference between the three is the on-chip program memory—different types are offered to satisfy differing user requirements.

The 8751 provides 4K bytes of ultraviolet-Erasable, Programmable Read Only Memory (EPROM) for program development, prototyping, and limited production runs. (By convention, 1K means 2¹⁰ = 1024. 1k—with a lower case "k"—equals 10³ = 1000.) This part may be individually programmed for a specific application using Intel's Universal PROM Programmer (UPP). If software bugs are detected or design specifications change the same part may be "erased" in a matter of minutes by exposure to ultraviolet light and reprogrammed with the modified code. This cycle may be repeated indefinitely during the design and development phase.

The final version of the software must be programmed into a large number of production parts. The 8051 has 4K bytes of ROM which are mask-programmed with the customer's order when the chip is built. This part is considerably less expensive, but cannot be erased or altered after fabrication.

The 8031 does not have any program memory on-chip, but may be used with up to 64K bytes of external standard or multiplexed ROMs, PROMs, or EPROMs. The 8031 fits well in applications requiring significantly larger or smaller amounts of memory than the 4K bytes provided by its two siblings.

(The 8051 and 8751 automatically access external program memory for all addresses greater than the 4096 bytes on-chip. The External Access input is an override for all internal program memory—the 8051 and 8751 will each emulate an 8031 when pin 31 is low.)

Throughout this Note, "8051" is used as a generic term. Unless specifically stated otherwise, the point applies equally to all three components. Table 1 summarizes the quantitative differences between the members of the MCS-48TM and MCS-51TM families.

The remainder of this Note discusses the various MCS-51™ features and how they can be used. Software and/or hard-

ware application examples illustrate many of the concepts. Several isolated tasks (rather than one complete system design example) are presented in the hope that some of them will apply to the reader's experiences or needs.

A document this short cannot detail all of a computer system's capabilities. By no means will all the 8051 instructions be demonstrated; the intent is to stress new or unique MCS-51TM operations and instructions generally used in conjunction with each other. For additional hardware information refer to the Intel MCS-51TM Family User's Manual, publication number 121517. The assembly language and use of ASM51, the MCS-51TM assembler, are further described in the MCS-51TM Macro Assembler User's Guide, publication number 9800937.

The next section reviews some of the basic concepts of microcomputer design and use. Readers familiar with the 8048 may wish to skim through this section or skip directly to the next, "ARCHITECTURE AND ORGANIZATION."

#### Microcomputer Background Concepts

Most digital computers use the binary (base 2) number system internally. All variables, constants, alphanumeric characters, program statements, etc., are represented by groups of binary digits ("bits"), each of which has the value 0 or 1. Computers are classified by how many bits they can move or process at a time.

The MCS-51™ microcomputers contain an eight-bit central processing unit (CPU). Most operations process variables eight bits wide. All internal RAM and ROM, and virtually all other registers are also eight bits wide. An eight-bit ("byte") variable (shown in Figure 2) may assume one of 28 = 256 distinct values, which usually represent integers between 0 and 255. Other types of numbers, instructions, and so forth are represented by one or more bytes using certain conventions.

For example, to represent positive and negative values, the most significant bit (D7) indicates the sign of the other seven bits—0 if positive, 1 if negative—allowing integer variables, between -128 and +127. For integers with extremely large magnitudes, several bytes are manipulated together as "multiple precision" signed or unsigned integers—16, 24, or more bits wide.

Table 1. Features o	Intel's Single-Chip	Microcomputers
---------------------	---------------------	----------------

EPROM Program Memory	ROM Program Memory	External Program Memory	Program Memory (Int/Max)	Data Memory (Bytes)	Instr. Cycle Time	Input/ Output Pins	Interrupt Sources	Reg. Banks
~	8021		1K/1K	64	8.4 μSec	21	0	1
	8022		2K 2K	64	8.4 μSec	28	2	1
8748	8048	8035	1K/4K	64	2.5 μSec	27	2	2
	8049	8039	2K / 4K	128	1.36 μSec	27	2	2
8751	8051	8031	4K-64K	128	1.0 µSec	32	5	4

AFN-01502A-05



The letters "MCS" have traditionally indicated a system or family of compatible Intel® microcomputer components, including CPUs, memories, clock generators, I/O expanders, and so forth. The numerical suffix indicates the microprocessor or microcomputer which serves as the cornerstone of the family. Microcomputers in the MCS-48™ family currently include the 8048-series (8035, 8048, & 8748), the 8049-series (8039 & 8049), and the 8021 and 8022; the family also includes the 8243, an I/O expander compatible with each of the microcomputers. Each computer's CPU is derived from the 8048. with essentially the same architecture, addressing modes, and instruction set, and a single assembler (ASM48) serves each.

The first members of the MCS-51™ family are the 8051, 8751, and 8031. The architecture of the 8051-series, while derived from the 8048. is not strictly compatible; there are more addressing modes, more instructions, larger address spaces, and a few other hardware differences. In this Application Note the letters "MCS-51" are used when referring to architectural features of the 8051-series—features which would be included on possible future microcomputers based on the 8051 CPU. Such products could have different amounts of memory (as in the 8048/8049) or different peripheral functions (as in the 8021 and 8022) while leaving the CPU and instruction set intact. ASM51 is the assembler used by all microcomputers in the 8051 family.

Two digit decimal numbers may be "packed" in an eightbit value, using four bits for the binary code of each digit. This is called Binary-Coded Decimal (BCD) representation, and is often used internally in programs which interact heavily with human beings.

Alphanumeric characters (letters, numbers, punctuation marks, etc.) are often represented using the American Standard Code for Information Interchange (ASCII) convention. Each character is associated with a unique seven-bit binary number. Thus one byte may represent




Figure 2. Representation of Bits Within an Eight-Bit "Byte" (Value shown = 01010001 Binary = 81 decimal).

a single character, and a word or sequence of letters may be represented by a series (or "string") of bytes. Since the ASCII code only uses 128 characters, the most significant bit of the byte is not needed to distinguish between characters. Often D7 is set to 0 for all characters. In some coding schemes, D7 is used to indicate the "parity" of the other seven bits—set or cleared as necessary to ensure that the total number of "1" bits in the eight-bit code is even ("even parity") or odd ("odd parity"). The 8051 includes hardware to compute parity when it is needed.

A computer program consists of an ordered sequence of specific, simple steps to be executed by the CPU one-at-a-time. The method or sequence of steps used collectively to solve the user's application is called an "algorithm."

The program is stored inside the computer as a sequence of binary numbers, where each number corresponds to one of the basic operations ("opcodes") which the CPU is capable of executing. In the 8051, each program memory location is one byte. A complete instruction consists of a sequence of one or more bytes, where the first defines the operation to be executed and additional bytes (if needed) hold additional information, such as data values or variable addresses. No instruction is longer than three bytes.

The way in which binary opcodes and modifier bytes are assigned to the CPU's operations is called the computer's "machine language." Writing a program directly in machine language is time-consuming and tedious. Human beings think in words and concepts rather than encoded numbers, so each CPU operation and resource is given a name and standard abbreviation ("mnemonic"). Programs are more easily discussed using these standard mnemonics, or "assembly language." and may be typed into an Intel." Intellec® 800 or Series II® microcomputer development system in this form. The development system can mechanically translate the program from assembly language "source" form to machine language "object" code using a program called an "assembler." The MCS-51^{rm} assembler is called ASM51.

There are several important differences between a computer's machine language and the assembly language used as a tool to represent it. The machine language or instruction set is the set of operations which the CPU can perform while a program is executing ("at run-time"), and is strictly determined by the microcomputer hardware design.

The assembly language is a standard (though more-orless arbitrary) set of symbols including the instruction set mnemonics, but with additional features which further simplify the program design process. For example, ASM51 has controls for creating and formatting a program listing, and a number of directives for allocating variable storage and inserting arbitrary bytes of data into the object code for creating tables of constants.



In addition, ASM51 can perform sophisticated mathematical operations, computing addresses or evaluating arithmetic expressions to relieve the programmer from this drudgery. However, these calculations can only use information known at "assembly time."

For example, the 8051 performs arithmetic calculations at run-time, eight bits at a time. ASM51 can do similar operations 16 bits at a time. The 8051 can only do one simple step per instruction, while ASM51 can perform complex calculations in each line of source code. However, the operations performed by the assembler may only use parameter values fixed at assembly-time, not variables whose values are unknown until program execution begins.

For example, when the assembly language source line,

ADD 
$$A,\#(LOOP_COUNT + 1) * 3$$

is assembled, ASM51 will find the value of the previously-defined constant "LOOP_COUNT" in an internal symbol table, increment the value, multiply the sum by three, and (assuming it is between -256 and 255 inclusive) truncate the product to eight bits. When this instruction is executed, the 8051 ALU will just add that resulting constant to the accumulator.

Some similar differences exist to distinguish number system ("radix") specifications. The 8051 does all computations in binary (though there are provisions for then converting the result to decimal form). In the course of writing a program, though, it may be more convenient to specify constants using some other radix, such as base 10. On other occasions, it is desirable to specify the ASCII code for some character or string of characters without refering to tables. ASM51 allows several representations for constants, which are converted to binary as each instruction is assembled.

For example, binary numbers are represented in the

assembly language by a series of ones and zeros (naturally), followed by the letter "B" (for Binary); octal numbers as a series of octal digits (0-7) followed by the letter "O" (for Octal) or "Q" (which doesn't stand for anything, but *looks* sort of like an "O" and is less likely to be confused with a zero).

Hexadecimal numbers are represented by a series of hexadecimal digits (0-9,A-F), followed by (you guessed it) the letter "H." A "hex" number must begin with a decimal digit; otherwise it would look like a user-defined symbol (to be discussed later). A "dummy" leading zero may be inserted before the first digit to meet this constraint. The character string "BACH" could be a legal label for a Baroque music synthesis routine; the string "0BACH" is the hexadecimal constant BAC₁₆. This is a case where adding 0 makes a big difference.

Decimal numbers are represented by a sequence of decimal digits, optionally followed by a "D." If a number has no suffix, it is assumed to be decimal—so it had better not contain any non-decimal digits. "0BAC" is not a legal representation for anything.

When an ASCII code is needed in a program, enclose the desired character between two apostrophes (as in '#') and the assembler will convert it to the appropriate code (in this case 23H). A string of characters between apostrophes is translated into a series of constants; 'BACH' becomes 42H, 41H, 43H, 48H.

These same conventions are used throughout the associated Intel documentation. Table 2 illustrates some of the different number formats.

#### 2. ARCHITECTURE AND ORGANIZATION

Figure 3 blocks out the MCS-51TM internal organization. Each microcomputer combines a Central Processing Unit, two kinds of memory (data RAM plus program ROM or EPROM), Input/Output ports, and the mode,

Table 2. Notations Used to Represent Numbers

Bit Pattern	Binary	Octal	Hexa- Decimal	Decimal	Signed Decimal
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0B 1B	0Q 1Q	00H 01H	0 !	0+1
0 0 0 0 0 1 1 1 0 0 0 0 1 0 0 0 0 0 0 0	111B 1000B 1001B 1010B	7Q 10Q 11Q 12Q	07H 08H 09H 0AH	7 8 9 10	+7 +8 +9 +10
0 0 0 0 1 1 1 1 0 0 0 0 0	1111B 10000B	17Q 20Q	0FH 10H	15 16	+15 +16
0 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0	1111111B 10000000B 10000001B	177Q 200Q 201Q	7FH 80H 81H	127 128 129	+127 -128 -127
1111110		376Q 377Q	OFEH OFFH	254 255	-2 -1







Figure 3. Block Diagram of 8051 Internal Structure

status, and data registers and random logic needed for a variety of peripheral functions. These elements communicate through an eight-bit data bus which runs throughout the chip, somewhat akin to indoor plumbing. This bus is buffered to the outside world through an I/O port when memory or I/O expansion is desired.

Let's summarize what each block does; later chapters dig into the CPU's instruction set and the peripheral registers in much greater detail.

#### **Central Processing Unit**

The CPU is the "brains" of the microcomputer, reading the user's program and executing the instructions stored therein. Its primary elements are an eight-bit Arithmetic/Logic Unit with associated registers A, B, PSW, and SP, and the sixteen-bit Program Counter and "Data Pointer" registers.





#### Arithmetic Logic Unit

The ALU can perform (as the name implies) arithmetic and logic functions on eight-bit variables. The former include basic addition, subtraction, multiplication, and division; the latter include the logical operations AND, OR, and Exclusive-OR, as well as rotate, clear, complement, and so forth. The ALU also makes conditional branching decisions, and provides data paths and temporary registers used for data transfers within the system. Other instructions are built up from these primitive functions: the addition capability can increment registers or automatically compute program destination addresses; subtraction is also used in decrementing or comparing the magnitude of two variables.

These primitive operations are automatically cascaded and combined with dedicated logic to build complex instructions such as incrementing a sixteen-bit register pair. To execute one form of the compare instruction, for example, the 8051 increments the program counter three times, reads three bytes of program memory, computes a register address with logical operations, reads internal data memory twice, makes an arithmetic comparison of two variables, computes a sixteen-bit destination address, and decides whether or not to make a branch—all in two microseconds!

An important and unique feature of the MCS-51 architecture is that the ALU can also manipulate one-bit as well as eight-bit data types. Individual bits may be set, cleared, or complemented, moved, tested, and used in logic computations. While support for a more primitive data type may initially seem a step backwards in an era of increasing word length, it makes the 8051 especially well suited for controller-type applications. Such algorithms inherently: involve Boolean (true/false) input and output variables, which were heretofore difficult to implement with standard microprocessors. These features are collectively referred to as the MCS-51TM "Boolean Processor," and are described in the so-named chapter to come.

Thanks to this powerful ALU, the 8051 instruction set fares well at both real-time control and data intensive algorithms. A total of 51 separate operations move and manipulate three data types: Boolean (1-bit), byte (8-bit), and address (16-bit). All told, there are eleven addressing modes—seven for data, four for program sequence control (though only eight are used by more than just a few specialized instructions). Most operations allow several addressing modes, bringing the total number of instructions (operation/addressing mode combinations) to 111, encompassing 255 of the 256 possible eight-bit instruction opcodes.

#### Instruction Set Overview

Table 4 lists these 111 instructions classified into five groups:

- · Arithmetic Operations
- Logical Operations for Byte Variables
- Data Transfer Instructions
- Boolean Variable Manipulation
- Program Branching and Machine Control

MCS-48TM programmers perusing Table 4 will notice the absence of special categories for Input/Output, Timer/Counter, or Control instructions. These functions are all still provided (and indeed many new functions are added), but as special cases of more generalized operations in other categories. To explicitly list all the useful instructions involving I/O and peripheral registers would require a table approximately four times as long.

Observant readers will also notice that all of the 8048's page-oriented instructions (conditional jumps, JMPP, MOVP, MOVP3) have been replaced with corresponding but non-paged instructions. The 8051 instruction set is entirely non-page-oriented. The MCS-48" "MOVP" instruction replacement and all conditional jump instructions operate relative to the program counter, with the actual jump address computed by the CPU during instruction execution. The "MOVP3" and "JMPP" replacements are now made relative to another sixteen-bit register, which allows the effective destination to be anywhere in the program memory space, regardless of where the instruction itself is located. There are even three-byte jump and call instructions allowing the destination to be anywhere in the 64K program address space.

The instruction set is designed to make programs efficient both in terms of code size and execution speed. No instruction requires more than three bytes of program memory, with the majority requiring only one or two bytes. Virtually all instructions execute in either one or two instruction cycles—one or two microseconds with a 12-MHz crystal—with the sole exceptions (multiply and divide) completing in four cycles.

Many instructions such as arithmetic and logical functions or program control, provide both a short and a long form for the same operation, allowing the programmer to optimize the code produced for a specific application. The 8051 usually fetches two instruction bytes per instruction cycle, so using a shorter form can lead to faster execution as well.

For example, any byte of RAM may be loaded with a constant with a three-byte, two-cycle instruction, but the commonly used "working registers" in RAM may be initialized in one cycle with a two-byte form. Any bit anywhere on the chip may be set, cleared, or complemented by a single three-byte logical instruction using two cycles. But critical control bits, I/O pins, and software flags may be controlled by two-byte, single cycle instructions. While three-byte jumps and calls can "go anywhere" in program memory, nearby sections of code may be reached by shorter relative or absolute versions.



(MSB)	)	(LSB)	Symbol	Position	Name and Significance
CY	AC F0	RS1 RS0 OV - P	ov	PSW.2	Overflow flag.
Sym	bol Position	Name and Significance			Set/cleared by hardware during arithmetic instructions to indicate overflow
CY	PSW.7	Carry flag.	-		conditions.
		Set/cleared by hardware or software			
		during certain arithmetic and logical instructions.		PSW.1	(reserved)
			P	PSW.0	Parity flag.
AC	PSW.6	Auxiliary Carry flag. Set/cleared by hardware during addition or subtraction instructions to indicate carry or borrow out of bit 3.			Set/cleared by hardware each instruc- tion cycle to indicate an odd/even number of "one" bits in the accumu- lator, i.e., even parity.
F0	PSW.5	Flag 0 Set/cleared/tested by software as a user-defined status flag.		Note-	the contents of (RSI, RS0) enable the working register banks as follows:
					(0,0) Bank 0 (00H-07H)
RS1	PSW.4	Register bank Select control bits 1 & 0.			(0,1) - Bank 1 (08H-0FH)
		Set/cleared by software to determine			(1,0)Bank 2 (10H-17H)
RS	PSW.3	working register bank (see Note).			(1,1) -Bank 3 (18H-1FH)

Figure 4. PSW—Program Status Word Organization

A significant side benefit of an instruction set more powerful than those of previous single-chip microcomputers is that it is easier to generate applications-oriented software. Generalized addressing modes for byte and bit instructions reduce the number of source code lines written and debugged for a given application. This leads in turn to proportionately lower software costs, greater reliability, and faster design cycles.

#### Accumulator and PSW

The 8051, like its 8048 predecessor, is primarily an accumulator-based architecture: an eight-bit register called the accumulator ("A") holds a source operand and receives the result of the arithmetic instructions (addition, subtraction, multiplication, and division). The accumulator can be the source or destination for logical operations and a number of special data movement instructions, including table look-ups and external RAM expansion. Several functions apply exclusively to the accumulator: rotates, parity computation, testing for zero, and so on.

Many instructions implicitly or explicitly affect (or are affected by) several status flags, which are grouped together to form the Program Status Word shown in Figure 4.

(The period within entries under the Position column is called the "dot operator," and indicates a particular bit position within an eight-bit byte. "PSW.5" specifies bit 5 of the PSW. Both the documentation and ASM51 use this notation.)

The most "active" status bit is called the carry flag (abbreviated "C"). This bit makes possible multiple precision arithmetic operations including addition, subtraction,

and rotates. The carry also serves as a "Boolean accumulator" for one-bit logical operations and bit manipulation instructions. The overflow flag (OV) detects when arithmetic overflow occurs on signed integer operands, making two's complement arithmetic possible. The parity flag (P) is updated after every instruction cycle with the even-parity of the accumulator contents.

The CPU does not control the two register-bank select bits, RS1 and RS0. Rather, they are manipulated by software to enable one of the four register banks. The usage of the PSW flags is demonstrated in the Instruction Set chapter of this Note.

Even though the architecture is accumulator-based, provisions have been made to bypass the accumulator in common instruction situations. Data may be moved from any location on-chip to any register, address, or indirect address (and vice versa), any register may be loaded with a constant, etc., all without affecting the accumulator. Logical operations may be performed against registers or variables to alter fields of bits—without using or affecting the accumulator. Variables may be incremented, decremented, or tested without using the accumulator. Flags and control bits may be manipulated and tested without affecting anything else.

#### Other CPU Registers


A special eight-bit register ("B") serves in the execution of the multiply and divide instructions. This register is used in conjunction with the accumulator as the second input operand and to return eight-bits of the result.

The MCS-51 family processors include a hardware stack within internal RAM, useful for subroutine linkage,



passing parameters between routines, temporary variable storage, or saving status during interrupt service routines. The Stack Pointer (SP) is an eight-bit pointer register which indicates the address of the last byte pushed onto the stack. The stack pointer is automatically incremented or decremented on all push or pop instructions and all subroutine calls and returns. In theory, the stack in the 8051 may be up to a full 128 bytes deep. (In practice, even simple programs would use a handful of RAM locations for pointers, variables, and so forth—reducing the stack depth by that number.) The stack pointer defaults to 7 on reset, so that the stack will start growing up from location 8, just like in the 8048. By altering the pointer contents the stack may be relocated anywhere within internal RAM.

Finally, a 16-bit register called the data pointer (DPTR) serves as a base register in indirect jumps, table look-up instructions, and external data transfers. The high- and low-order halves of the data pointer may be manipulated as separate registers (DPH and DPL, respectively) or together using special instructions to load or increment all sixteen bits. Unlike the 8048, look-up tables can therefore start anywhere in program memory and be of arbitrary length.



#### **Memory Spaces**

Program memory is separate and distinct from data memory. Each memory type has a different addressing mechanism, different control signals, and a different function.

The program memory array (ROM or EPROM), like an elephant, is extremely large and never forgets information, even when power is removed. Program memory is used for information needed each time power is applied: initialization values, calibration constants, keyboard layout tables, etc., as well as the program itself. The program memory has a sixteen-bit address bus; its elements

are addressed using the Program Counter or instructions which generate a sixteen-bit address.

To stretch our analogy just a bit, data memory is like a mouse: it is smaller and therefore quicker than program memory, and it goes into a random state when electrical power is applied. On-chip data RAM is used for variables which are determined or may change while the program is running.

A computer spends most of its time manipulating variables, not constants, and a relatively small number of variables at that. Since eight-bits is more than sufficient to uniquely address 128 RAM locations, the on-chip RAM address register is only one byte wide. In contrast to the program memory, data memory accesses need a single eight-bit value—a constant or another variable—to specify a unique location. Since this is the basic width of the ALU and the different memory types, those resources can be used by the addressing mechanisms, contributing greatly to the computer's operating efficiency.

The partitioning of program and data memory is extended to off-chip memory expansion. Each may be added independently, and each uses the same address and data busses, but with different control signals. External program memory is gated onto the external data bus by the PSEN (Program Store Enable) control output, pin 29. External data memory is read onto the bus by the  $\overline{RD}$ output, pin 17, and written with data supplied from the microcomputer by the  $\overline{WR}$  output, pin 16. (There is no control pin to write external program ROM, which is by definition Read Only.) While both types may be expanded to up to 64K bytes, the external data memory may optionally be expanded in 256 byte "pages" to preserve the use of P2 as an I/O port. This is useful with a relatively small expansion RAM (such as the Intel® 8155) or for addressing external peripherals.

Single-chip controller programs are finalized during the project design cycle, and are not modified after production. Intel's single-chip microcomputers are not "von Neumann" architectures common among main-frame and mini-computer systems: the MCS-51TM processor data memory—on-chip and external—may not be used for program code. Just as there is no write-control signal for program memory, there is no way for the CPU to execute instructions out of RAM. In return, this concession allows an architecture optimized for efficient controller applications: a large, fixed program located in ROM, a hundred or so variables in RAM, and different methods for efficiently addressing each.

(Von Neumann machines are helpful for software development and debug. An 8051 system could be modified to have a single off-chip memory space by gating together the two memory-read controls ( $\overline{PSEN}$  and  $\overline{RD}$ ) with a two-input AND gate (Figure 5). The CPU could then write data into the common memory array using  $\overline{WR}$  and






Figure 5. Combining External Program and Data Memory Arrays

external data transfer instructions, and read instructions or data with the AND gate output and data transfer or program memory look-up instructions.)

In addition to the memory arrays, there is (yet) another (albeit sparsely populated) physical address space. Connected to the internal data bus are a score of special-purpose eight-bit registers scattered throughout the chip. Some of these—B, SP, PSW, DPH, and DPL—have been discussed above. Others—I/O ports and peripheral function registers—will be introduced in the following sections. Collectively, these registers are designated as the "special-function register" address space. Even the accumulator is assigned a spot in the special-function register address space for additional flexibility and uniformity.


Thus, the MCS-51TM architecture supports several distinct "physical" address spaces, functionally separated at the hardware level by different addressing mechanisms, read and write control signals, or both:

- On-chip program memory;
- On-chip data memory;
- · Off-chip program memory;
- Off-chip data memory;
- On-chip special-function registers.

What the *programmer sees*, though, are "logical" address spaces. For example, as far as the programmer is concerned, there is only one type of program memory, 64K bytes in length. The fact that it is formed by combining on- and off-chip arrays (split 4K/60K on the 8051 and 8751) is "invisible" to the programmer; the CPU automatically fetches each byte from the appropriate array, based on its address.

(Presumably, future microcomputers based on the MCS-51[™] architecture may have a different physical split, with more or less of the 64K total implemented on-chip. Using the MCS-48[™] family as a precedent, the 8048's 4K potential program address space was split 1K/3K between on- and off-chip arrays; the 8049's was split 2K/2K.)

Why go into such tedious details about address spaces? The logical addressing modes are described in the Instruction Set chapter in terms of physical address spaces. Understanding their differences now will pay off in understanding and using the chips later.



#### **Input/Output Ports**

The MCS-51™ I/O port structure is extremely versatile. The 8051 and 8751 each have 32 I/O pins configured as four eight-bit parallel ports (P0, P1, P2, and P3). Each pin will input or output data (or both) under software control, and each may be referenced by a wide repertoire of byte and bit operations.

In various operating or expansion modes, some of these I/O pins are also used for special input or output functions. Instructions which access external memory use Port 0 as a multiplexed address/data bus: at the beginning of an external memory cycle eight bits of the address are output on P0; later data is transferred on the same eight pins. External data transfer instructions which supply a sixteen-bit address, and any instruction accessing external program memory, output the high-order eight bits on P2 during the access cycle. (The 8031 always uses the pins of P0 and P2 for external addressing, but P1 and P3 are available for standard I/O.)


The eight pins of Port 3 (P3) each have a special function. Two external interrupts, two counter inputs, two serial data lines, and two timing control strobes use pins of P3 as described in Figure 6. Port 3 pins corresponding to functions not used are available for conventional 1/O.

Even within a single port, 1/O functions may be combined in many ways: input and output may be performed using different pins at the same time, or the same pins at different times; in parallel in some cases, and in serial in others; as test pins, or (in the case of Port 3) as additional special functions.



(MSB)		(LSB)			
RD	WR T1	TO INT1 INTO TXD RXD			
Symbo	l Position	Name and Significance	Symbol	Position	Name and Significance
RD	P3.7	Read data control output. Active low pulse generated by hardware when external data memory is read.	INTI	P3.3	Interrupt 1 input pin. Low-level or falling-edge triggered.
WR	P3.6	Write data control output. Active low pulse generated by hardware when	INT0	P3.2	Interrupt 0 input pin. Low-level or falling-edge triggered.
		external data memory is written.	TXD	P3.1	Transmit Data pin for serial port in UART mode. Clock output in shift
TI	P3.5	Timer/counter I external input or test pin.			register mode.
Т0	P3.4	Timer/counter 0 external input or test pin.	RXD	P3.0	Receive Data pin for serial port in UART mode. Data I/O pin in shift register mode.

Figure 6. P3—Alternate Special Functions of Port 3



#### **Special Peripheral Functions**

There are a few special needs common among controloriented computer systems:

- · keeping track of elapsed real-time;
- maintaining a count of signal transitions;
- measuring the precise width of input pulses;
- communicating with other systems or people;
- · closely monitoring asynchronous external events.

Until now, microprocessor systems needed peripheral chips such as timer/counters, USARTs, or interrupt controllers to meet these needs. The 8051 integrates all of these capabilities on-chip!

#### Timer/Counters

There are two sixteen-bit multiple-mode Timer/Counters on the 8051, each consisting of a "High" byte (corresponding to the 8048 "T" register) and a low byte (similar to the 8048 prescaler, with the additional flexibility of being

software-accessible). These registers are called, naturally enough, TH0, TL0, TH1, and TL1. Each pair may be independently software programmed to any of a dozen modes with a mode register designated TMOD (Figure 7), and controlled with register TCON (Figure 8).

The timer modes can be used to measure time intervals, determine pulse widths, or initiate events, with one-microsecond resolution, up to a maximum interval of 65,536 instruction cycles (over 65 milliseconds). Longer delays may easily be accumulated through software. Configured as a counter, the same hardware will accumulate external events at frequencies from D.C. to 500 KHz, with up to sixteen bits of precision.

#### Serial Port Interface

Each microcomputer contains a high-speed, full-duplex, serial port which is software programmable to function in four basic modes: shift-register I/O expander, 8-bit UART, 9-bit UART, or interprocessor communications link. The UART modes will interface with standard I/O devices (e.g. CRTs, teletypewriters, or modems) at data rates from 122 baud to 31 kilobaud. Replacing the standard 12 MHz crystal with a 10.7 MHz crystal allows 110 baud. Even or odd parity (if desired) can be included with simple bit-handling software routines. Inter-processor communications in distributed systems takes place at 187 kilobaud with hardware for automatic address/data message recognition. Simple TTL or CMOS shift registers provide low-cost I/O expansion at a super-fast 1 Megabaud. The serial port operating modes are controlled by the contents of register SCON (Figure 9).

#### Interrupt Capability and Control

(Interrupt capability is generally considered a CPU function. It is being introduced here since, from an applications point of view, interrupts relate more closely to peripheral and system interfacing.)



MSB) (LSB)						(LSB)	M1	MO	Operating Mode			
GATE C/T M1 M0 GATE C/T M1 M0							0	0	MCS-48 T bit prescale	imer. "TLx" serves as five-		
1100	-n ·				ENU		0	1		r-counter. "THx" and "TLx" ed; there is no prescaler.		
GATE Gating control. When set, Timer/counter							1	0	8-bit auto-reload timer counter. "THx holds a value which is to be reloaded into "TLx" each time it overflows.			
	h c	'x" is enabled only while "INTx" pin is nigh and "TRx" control bit is set. When cleared, timer/counter is enabled whenever "TRx" control bit is set.				bit is set. When s enabled	1	1	(Timer 0)	TL0 is an eight-bit timer counter controlled by the standard Timer 0 control bits.		
C/T	Timer or Counter Selector. Cleared for Timer operation (input from internal system clock). Set for Counter operation (input from "Tx" input pin).					rom internal ounter opera-				TH0 is an eight-bit timer only controlled by Timer 1 control bits.		
	ti	ion (in	iput Ir	om "I	x inp	put pin).	1	1	(Timer I)	Timer counter 1 stopped.		

Figure 7. TMOD—Timer/Counter Mode Register

(MSB)							(LSB)				
TF1	TR1	TF0	TR0	IE1	IT1	IEO	IT0				
								,	Symbol	Position	Name and Significance
Symb TF1		sition CON.7	Tin on	ner 1 c timer/	verflo count		s. Set I	by hardware Cleared	IEI	TCON.3	Interrupt 1 Edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed.
ΓRΙ	TC	CON.6	Tin by	ner I I	Run c	ontrol	bit. S	et/cleared ounter	IT1	TCON.2	Interrupt 1 Type control bit. Set cleared by software to specify falling edge low level triggered external interrupts.
ΓF0	TC	CON.5	Tin	ner 0 c	count		flow.	by hardware Cleared	IEυ	TCON.1	Interrupt 0 Edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed.
ΓR0	TC	CON.4	Tin	ner 0 l	Run c	ontrol	bit. S	et/cleared by	ITO ·	TCON.0	Interrupt 0 Type control bit. Set cleared by software to specify falling edge low level triggered external interrupts.

Figure 8. TCON—Timer/Counter Control/Status Register

(MSB)							(	LSB)	_				
SM0	SM1	SM2	REN	TB8	RB8	TI	I	RI					
Symbo	ol Po	sition	Na	me ar	d Si	gnifi	can	ce			Symbol	Position	Name and Significance
SM0	SC	CON.7		ial por						).	RB8	SCON.2	Receive Bit 8. Set/cleared by hardware to indicate state of ninth data bit received.
SMI	SCON.6 Serial port Mode control bit 1.												
SM2	SC	CON.5	Ser	/cleare	rt Me	ode c	ont	rol b	it 2. S	et by	TI	SCON.1	Transmit Interrupt flag. Set by hard- ware when byte transmitted. Cleared by software after servicing.
				ware which					n of f	rames	RI	SCON.0	Received Interrupt flag. Set by hard- ware when byte received. Cleared by
REN	SC	CON.4		eiver softwa						cleared ial			software after servicing.
			dat	a rece	ption	١.						Note	the state of (SM0,SM1) selects:
TB8	SC	CON.3	wai	nsmit re to d transr	etern	nine s	tat	e of	ninth :	data			(0.0) — Shift register 1 · ○ expansion (0.1) — 8 bit UART, variable data rate. (1.0) — 9 bit UART, fixed data rate. (1.1) — 9 bit UART, variable data rate.

Figure 9. SCON—Serial Port Control/Status Register

These peripheral functions allow special hardware to monitor real-time signal interfacing without bothering the CPU. For example, imagine serial data is arriving from one CRT while being transmitted to another, and one timer/counter is tallying high-speed input transitions while the other measures input pulse widths. During all of this the CPU is thinking about something else.

But how does the CPU know when a reception, transmission, count, or pulse is finished? The 8051 programmer can choose from three approaches.

TCON and SCON contain status bits set by the hardware when a timer overflows or a serial port operation is completed. The first technique reads the control register into the accumulator, tests the appropriate bit, and does a conditional branch based on the result. This "polling" scheme (typically a three-instruction sequence though additional instructions to save and restore the accumulator may sometimes be needed) will surely be familiar to programmers used to multi-chip microcomputer systems and peripheral controller chips. This process is rather cumbersome, especially when monitoring multiple peripherals.

As a second approach, the 8051 can perform a conditional branch based on the state of any control or status bit or input pin in a single instruction; a four instruction sequence could poll the four simultaneous happenings mentioned above in just eight microseconds.

Unfortunately, the CPU must still drop what it's doing to test these bits. A manager cannot do his own work well if he is continuously monitoring his subordinates; they should interrupt him (or her) only when they need attention or guidance. So it is with machines: ideally, the CPU would not have to worry about the peripherals until they require servicing. At that time, it would postpone the

background task long enough to handle the appropriate device, then return to the point where it left off.

This is the basis of the third and generally optimal solution, hardware interrupts. The 8051 has five interrupt sources: one from the serial port when a transmission or reception is complete, two from the timers when overflows occur, and two from input pins 1NT0 and 1NT1. Each source may be independently enabled or disabled to allow polling on some sources or at some times, and each may be classified as high or low priority. A high priority source can interrupt a low priority service routine; the manager's boss can interrupt conferences with subordinates. These options are selected by the interrupt enable and priority control registers, IE and IP (Figures 10 and 11).

Each source has a particular program memory address associated with it (Table 3), starting at 0003H (as in the 8048) and continuing at eight-byte intervals. When an event enabled for interrupts occurs the CPU automatically executes an internal subroutine call to the corresponding address. A user subroutine starting at this location (or jumped to from this location) then performs the instructions to service that particular source. After completing the interrupt service routine, execution returns to the background program.

Table 3. 8051 Interrupt Sources and Service Vectors

Interrupt Source	Service Routine Starting Address
(Reset)	0000H
External 0	0003H
Timer/Counter 0	000BH
External I	0013H
Timer/Counter 1	001BH
Serial Port	0023H



(MSB)		(LSB)			
EA	<u> - I - I</u>	ES ET1 EX1 ET0 EX0			
Symbo	ol Position	Name and Significance	Symbol	Position	Name and Significance
EA	IE.7	Enable All control bit. Cleared by software to disable all interrupts, independent of the state of IE.4-1E.0.	EXI	IE.2	Enable External interrupt 1 control bit. Set cleared by software to enable disable interrupts from 1NT1.
	IE.6 IE.5	(reserved) (reserved)	ЕТ0	IE.I	Enable Timer 0 control bit. Set cleared by software to enable disable interrupts
					from timer counter 0
ES	IE.4	Enable Serial port control bit.			
		Set/cleared by software to enable disable interrupts from TI or RI flags.	EX0	IE.0	Enable External interrupt 0 control bit. Set cleared by software to enable disable interrupts from INT0.
ETI	IE.3	Enable Timer I control bit. Set/cleared by software to enable/disable interrupts from timer/counter I.			,

Figure 10. IE—Interrupt Enable Register

(MSB)	<u>- I - I</u>	PS PT1 PX1 PT0 PX0			
Symbol	Position	Name and Significance	Symbol	Position	Name and Significance
	IP.7	(reserved)	PXI	IP.2	External interrupt 1 Priority control
_	IP.6	(reserved)			bit. Set cleared by software to specify
	IP.5	(reserved)		,	high low priority interrupts for INT1.
PS	IP.4	Serial port Priority control bit. Set/cleared by software to specify high/low priority interrupts for Serial port.	PT0	IP.I	Timer 0 Priority control bit. Set cleared by software to specify high low priority interrupts for timer counter 0.
PTI	IP.3	Timer 1 Priority control bit. Set/cleared by software to specify high/low priority interrupts for timer/counter 1.	PX0	1P.0	External interrupt 0 Priority control bit. Set cleared by software to specify high low priority interrupts for INTO.

Figure 11. IP—Interrupt Priority Control Register



Table 4. MCS-51™ Instruction Set Description

ARITH:	METIC OPERAT	IONS			DATA T	RANSFER (con	it.)		
Mnemor	nic	Description	Byte	Cvc	Mnemor	nic	Description	Byte	· C
ADD	A,Rn	Add register to Accumulator	1	í	MOVC	A.@A+DPTR	Move Code byte relative to DPTR to A	1	` ` 2
ADD	A.direct	Add direct byte to Accumulator	2	1	MOVC	A.@A+PC	Move Code byte relative to PC to A	i	- 2
ADD	A.(a)R)	Add indirect RAM to Accumulator	- 1	1	MOVX	A.@Rı	Move External RAM (8-bit addr) to A	i	- 7
ADD	A,#data	Add immediate data to Accumulator	2	1	MOVX	A.@DPTR	Move External RAM (16-bit addr) to A	i i	- 3
ADDC	A.Rn	Add register to Accumulator with Carry	- î	i	MOVX	@Ri,A	Move A to External RAM (8-bit addr)	i	-
ADDC	A,direct	Add direct byte to A with Carry flag	2	i	MOVX	@DPIR.A	Move A to External RAM (16-bit addr)	- i	
ADDC	A.(a)R1	Add indirect RAM to A with Carry flag	ĩ	i	PUSH	direct	Push direct byte onto stack	'n	:
ADDC	A,#data	Add immediate data to A with Carry flag	2	- 1	POP	direct	Pop direct byte from stack	2	
SUBB	A.Rn	Subtract register from A with Borrow		i		A.Rn			- 1
SUBB	A,direct	Subtract register from A with Borrow	2		XCH		Exchange register with Accumulator	1	
		Subtract direct byte from A with Borrow		!	XCH	A,direct	Exchange direct byte with Accumulator	2	
SUBB	A.@Ri	Subtract indirect RAM from A w Borrow		1	XCH	A.@Rı	Exchange indirect RAM with A	1	
SUBB	A,#data	Subtract immed data from A w Borrow	2	1	XCHD	A,@Ri	Exchange low-order Digit ind RAM w A	1	
INC	Α	Increment Accumulator	1	1					
INC	Rn	Increment register	- 1	1	BOOLE.	AN VARIABLE	MANIPULATION		
INC	direct	Increment direct byte	2	1			B 1.1		
NC	(a) R1	Increment indirect RAM	1	1	Mnemor		Description	Byte	. (
)FC	A	Decrement Accumulator	- 1	1	CLR	C	Clear Čarry flag	ı	
DEC	Rn	Decrement register	- 1	1	CLR	bit	Clear direct bit	2	
DFC	direct	Decrement direct byte	2	i	SFIB	C,	Set Carry flag	- 1	
DEC	(a)R1	Decrement indirect RAM	ĩ	i	SEIB	bit	Set direct Bit	2	
NC	DPIR	Increment Data Pointer	- 1	ż	CPI	(,	Complement Carry flag	- 1	
иù	AB	Multiply A & B	- 1	4	CPI	bit	Complement direct bit	- 5	
DIV	AB	Divide A by B	- 1	4	ÀNI	C.bit	AND direct bit to Carry flag	2 2 2 2	
			- 1	4	ANI	C. bit	AND complement of direct bit to Carry	5	
DA .	A	Decimal Adjust Accumulator	ı	1	ORI	C.bit	OR direct bit to Carry flag	5	
					ORI	C, bit	OR complement of direct bit to Carry	2	
.ogic/	AL OPERATION	S			MOV			5	
•		D. dandan				C,bit	Move direct bit to Carry flag		
Inemor		Destination	Byte	Cyc	MOV	bit,C	Move Carry flag to direct bit	2	
ANI	A,Rn	AND register to Accumulator	i	- (					
VNL	A,direct	AND direct byte to Accumulator	2	1	PROGR	'AM AND MAC	HINE CONTROL		
ANL .	A,@Ri	AND indirect RAM to Accumulator	1	1				_	
VNI	A.#data	AND immediate data to Accumulator	2	1	Mnemor	nic	Description	Byte	• (
ANL	direct, A	AND Accumulator to direct byte	2	1	ACALL	addrll	Absolute Subroutine Call	2	
ANI	direct,#data	AND immediate data to direct byte	3	2	LCALL	addr16	I ong Subroutine Call	3	
ORI	A,Rn	OR register to Accumulator	1	ī	REI		Return from subroutine	- 1	
ORI	A,direct	OR direct byte to Accumulator	2	i	REII		Return from interrupt	- 1	
ORI	A,@Ri	OR indirect RAM to Accumulator	ĩ	i	AJMP	addrll	Absolute Jump	2	
ORI	A,#data	OR immediate data to Accumulator	2	- 1	LJMP	addr16	I ong Jump	3	
ORI		OR Accumulator to direct byte	2	1	SJMP	rel	Short Jump (relative addr)	2	
	direct,A		- 2	I	JMP	@A+DPIR	Jump indirect relative to the DPTR	ĩ	
ORI	direct.#data	OR immediate data to direct byte	.3	2	JZ		Jump if Accumulator is Zero	2	
XRI	A,Rn	Exclusive-OR register to Accumulator	- 1	1		rel	Jump ii Accumulator is Zero	2	
XRI	A.direct	Exclusive-OR direct byte to Accumulator	2	- 1	JNZ	rel	Jump if Accumulator is Not Zero		
XRI	A.@Rı	Exclusive-OR indirect RAM to A	l l	1	JC	rel	Jump if Carry flag is set	- 2	
XRI	A.#data	Exclusive-OR immediate data to A	2	1	JNC	rel	Jump if No Carry flag	2	
XRI	direct.A	Exclusive-OR Accumulator to direct byte	2	1	JB	bit,rel	Jump if direct Bit set	3	
XRI	direct,#data	Exclusive-OR immediate data to direct	3	2	JNB	bit.rel	Jump if direct Bit Not set	3	
CLR	A	Clear Accumulator	1	ī	JBC	bit.rel	Jump if direct Bit is set & Clear bit	.3	
ĈPÎ	Ä	Complement Accumulator	i	i	CJNE	A,direct,rel	Compare direct to A & Jump if Not Equal	- 3	
RI	A	Rotate Accumulator I eft	- 1	;	CJNE	A,#data,rel	Comp immed to A & Jump if Not Equal	3	
RIC	A	Rotate A Left through the Carry flag	- 1	;	CJNE	Rn,#data,rel	Comp immed to reg & Jump if Not Equal		
RR	Â		- !	- 1	CJNE	@Ri,#data,rel	Comp immed to ind & Jump if Not Equal		
		Rotate Accumulator Right		!	DJNZ	Rn,rel	Decrement register & Jump if Not Zero	2	
RRC	A	Rotate A Right through Carry flag		1	DINZ	direct,rel	Decrement direct & Jump il Not Zero	3	
SWAP	Α	Swap nibbles within the Accumulator	- 1	1	NOP	directifer	No operation	.,	
ATA T	RANSFER				//		··· ·· permitter		
						data addressing			
4nemor		Description	Byte	Cyc	Rn	Working registe	er R0 R7		
MOV	A,Rn	Move register to Accumulator	Ť	ł	direct	128 internal R/	AM locations, any I/O port, control or status	regis	ste
MOV	A,direct	Move direct byte to Accumulator	2	1	(a) R1	Indirect interna	I RAM location addressed by register R0 or	RĨ	
MOV	A.@Ri	Move indirect RAM to Accumulator	- 1	1	≓data		ncluded in instruction		
4OV	1.#data	Move immediate data to Accumulator	2	1	#data16		included as bytes 2 & 3 of instruction		
4OV	Rn.A	Move Accumulator to register	ĩ	i	bit		igs, any I O pin, control or status bit		
MOV	Rn.direct	Move direct byte to register	2	÷	.,,,,	. za waterale lie	e any i or pair, control of status off		
MOV	Rn.#data	Move immediate data to register		2	Notes	program addres	ing muda:		
MOV	direct.A		5	- 1					1
		Move Accumulator to direct byte	- 2	1	addr16		dress for LCALL & LJMP may be anywh	iere v	^ II
MOV	direct.Rn	Move register to direct byte	2 2 2 3 2	1 2 2 2 2 1		the 64-Kilobyte	program memory address space		
MOV	direct.direct	Move direct byte to direct	3	2	addrll		dress for ACALL & AJMP will be within		
	direct.@Ri	Move indirect RAM to direct byte	2	2			e of program memory as the first byte of the	e folic	ou
MOV	direct.#data	Move immediate data to direct byte	3	2		instruction			
MOV MOV				,	rel	CIMD and all a	conditional jumps include an 8-bit offset byte	. R.	
MOV MOV MOV	@R1,A	Move Accumulator to indirect RAM	1		rei	SJIVIT and an C			nge
MOV MOV MOV	@Ri,A @Ri,direct	Move Accumulator to indirect RAM Move direct byte to indirect RAM	2	2	rei				
MOV		Move Accumulator to indirect RAM Move direct byte to indirect RAM Move immediate data to indirect RAM		2	rei		s relative to first byte of the following instru		

#### 3. INSTRUCTION SET AND ADDRESSING MODES

The 8051 instruction set is extremely regular, in the sense that most instructions can operate with variables from several different physical or logical address spaces. Before getting deeply enmeshed in the instruction set proper, it is important to understand the details of the most common data addressing modes. Whereas Table 4 summarizes the instructions set broken down by functional

group, this chapter starts with the addressing mode classes and builds to include the related instructions.

#### **Data Addressing Modes**

MCS-51 assembly language instructions consist of an operation mnemonic and zero to three operands separated by commas. In two operand instructions the destination is specified first, then the source. Many byte-wide data



operations (such as ADD or MOV) inherently use the accumulator as a source operand and/or to receive the result. For the sake of clarity the letter "A" is specified in the source or destination field in all such instructions. For example, the instruction,

#### ADD A.<source>

will add the variable source to the accumulator, leaving the sum in the accumulator.

The operand designated "<source>" above may use any of four common logical addressing modes:

- Register—one of the working registers in the currently enabled bank.
- Direct—an internal RAM location, I/O port, or special-function register.
- Register-indirect—an internal RAM location, pointed to by a working register.
- Immediate data—an eight-bit constant incorporated into the instruction.

The first three modes provide access to the internal RAM and Hardware Register address spaces, and may therefore be used as source or destination operands; the last mode accesses program memory and may be a source operand only.

(It is hard to show a "typical application" of any instruction without involving instructions not yet described. The following descriptions use only the self-explanatory ADD and MOV instructions to demonstrate how the four addressing modes are specified and used. Subsequent examples will become increasingly complex.)

#### Register Addressing

The 8051 programmer has access to eight "working registers," numbered R0-R7. The least-significant three-bits of the instruction opcode indicate one register within this logical address space. Thus, a function code and operand address can be combined to form a short (one byte) instruction (Figure 12.a).

The 8051 assembly language indicates register addressing with the symbol Rn (where n is from 0 to 7) or with a symbolic name previously defined as a register by the EQUate or SET directives. (For more information on assembler directives see the Macro Assembler Reference Manual.)

Example 1-Adding Two Registers Together

There are four such banks of working registers, only one of which is active at a time. Physically, they occupy the first 32 bytes of on-chip data RAM (addresses 0-1FH). PSW bits 4 and 3 determine which bank is active. A

hardware reset enables register bank 0; to select a different bank the programmer modifies PSW bits 4 and 3 accordingly.

Example 2-Selecting Alternate Memory Banks

```
MOV PSW. #00010000B , SELECT BANK 2
```

Register addressing in the 8051 is the same as in the 8048 family, with two enhancements: there are four banks rather than one or two, and 16 instructions (rather than 12) can access them.

#### Direct Byte Addressing

Direct addressing can access any on-chip variable or hardware register. An additional byte appended to the opcode specifies the location to be used (Figure 12.b).

Depending on the highest order bit of the direct address byte, one of two physical memory spaces is selected. When the direct address is between 0 and 127 (00H-7FH) one of the 128 low-order on-chip RAM locations is used. (Future microcomputers based on the MCS-51TM architecture may incorporate more than 128 bytes of on-chip RAM. Even if this is the case, only the low-order 128 bytes will be directly addressable. The remainder would be accessed indirectly or via the stack pointer.)

Example 3—Adding RAM Location Contents

All I/O ports and special function, control, or status registers are assigned addresses between 128 and 255 (80H-0FFH). When the direct address byte is between these limits the corresponding hardware register is accessed. For example, Ports 0 and 1 are assigned direct addresses 80H and 90H, respectively. A complete list is presented in Table 5. Don't waste your time trying to memorize the addresses in Table 5. Since programs using absolute addresses for function registers would be difficult to write or understand, ASM51 allows and understands the abbreviations listed instead.

Example 4—Adding Input Port Data to Output Port
Data

```
.PRTADR ADD DATA INPUT ON PORT 1
. TO DATA PREVIOUSLY DUTPUT
. ON PORT 0
.
. PRTADR MGV A.PO
ADD A.P1
MGV PO.A
```

Direct addressing allows all special-function registers in the 8051 to be read, written, or used as instruction operands. In general, this is the *only* method used for accessing I/O ports and special-function registers. If direct addressing is used with special-function register addresses other than those listed, the result of the instruction is undefined.

inteľ

The 8048 does not have or need any generalized direct addressing mode, since there are only five special registers (BUS, P1, P2, PSW, & T) rather than twenty. Instead, 16 special 8048 opcodes control output bits or read or write each register to the accumulator. These functions are all subsumed by four of the 27 direct addressing instructions of the 8051.

Table 5. 8051 Hardware Register Direct Addresses

Register	Address	Function
P0	80H*	Port 0
SP	81H	Stack Pointer
DPL	82H	Data Pointer (Low)
DPH	83H	Data Pointer (High)
TCON	88H*	Timer register
TMOD	89H	Timer Mode register
11.0	8AH	Timer 0 Low byte
11.1	8BH	Timer I Low byte
ГН0	8CH	Timer 0 High byte
THI	HG8	Timer 1 High byte
P1	90H*	Port 1
SCON	98H*	Serial Port Control register
SBUF	99H	Serial Port data Buffer
P2	0A0H*	Port 2
IE	0A8H*	Interrupt Enable register
P3	0B0H*	Port 3
IP.	0B8H*	Interrupt Priority register
PSW	0D0H*	Program Status Word
ACC	0E0H*	Accumulator (direct address)
В	0F0H*	B register

^{*=} bit addressable register

#### Register-Indirect Addressing

How can you handle variables whose locations in RAM are determined, computed, or modified while the program is running? This situation arises when manipulating sequential memory locations, indexed entries within tables in RAM, and multiple precision or string operations. Register or Direct addressing cannot be used, since their operand addresses are fixed at assembly time.

The 8051 solution is "register-indirect RAM addressing." R0 and R1 of each register bank may operate as index or pointer registers, their contents indicating an address into RAM. The internal RAM location so addressed is the actual operand used. The least significant bit of the instruction opcode determines which register is used as the "pointer" (Figure 12.c).

In the 8051 assembly language, register-indirect addressing is represented by a commercial "at" sign ("@") preceding R0, R1, or a symbol defined by the user to be equal to R0 or R1.

Example 5-Indirect Addressing

. INDADR ADD CONTENTS OF MEMORY LOCATION
ADDRESSED BY REGISTER 1
TO CONTENTS OF RANT LOCATION
ADDRESSED BY REGISTER 0

INDADR MOV A. REGISTER 0
ADD A. REGISTER 0
HDV REGISTER 0

Indirect addressing on the 8051 is the same as in the 8048 family, except that all eight bits of the pointer register contents are significant; if the contents point to a non-existent memory location (i.e., an address greater than 7FH on the 8051) the result of the instruction is undefined. (Future microcomputers based on the MCS-51™ architecture could implement additional memory in the on-chip RAM logical address space at locations above 7FH.) The 8051 uses register-indirect addressing for five new instructions plus the 13 on the 8048.

#### Immediate Addressing

When a source operand is a constant rather than a variable (i.e.—the instruction uses a value known at assembly time), then the constant can be incorporated into the instruction. An additional instruction byte specifies the value used (Figure 12.d).

The value used is fixed at the time of ROM manufacture or EPROM programming and may not be altered during program execution. In the assembly language immediate operands are preceded by a number sign ("#"). The operand may be either a numeric string, a symbolic variable, or an arithmetic expression using constants.

Example 6—Adding Constants Using Immediate
Addressing

```
, IMMADR ADD THE CONSTANT 12 (DECIMAL)
TO THE CONSTANT 34 (DECIMAL)
LEAVE SUM IN ACCUMULATOR

JAMPA A. #12

JAMPA A. #14
```

The preceding example was included for consistency; it has little practical value. Instead, ASM51 could compute the sum of two constants at assembly time.

Example 7—Adding Constants Using ASM51
Capabilities

```
.ASMSUM LOAD ACC WITH THE SUM OF ... THE CONSTANT 12 (DECIMAL) AND ... THE CONSTANT 34 (DECIMAL) ... ASMSUM MOV A.#(12+34)
```




Figure 12. Data Addressing Machine Code Formats



#### Addressing Mode Combinations

The above examples all demonstrated the use of the four data-addressing modes in two-operand instructions (MOV, ADD) which use the accumulator as one operand. The operations ADDC, SUBB, ANL, ORL, and XRL (all to be discussed later) could be substituted for ADD in each example. The first three modes may be also be used for the XCH operation or, in combination with the Immediate Addressing mode (and an additional byte), loaded with a constant. The one-operand instructions INC and DEC, DJNZ, and CJNE may all operate on the accumulator, or may specify the Register, Direct, and Register-indirect addressing modes. Exception: as in the 8048, DJNZ cannot use the accumulator or indirect addressing. (The PUSH and POP operations cannot inherently address the accumulator as a special register either. However, all three can directly address the accumulator as one of the twenty special-function registers by putting the symbol "ACC" in the operand field.)

#### Advantages of Symbolic Addressing

Like most assembly or higher-level programming languages, ASM51 allows instructions or variables to be given appropriate, user-defined symbolic names. This is done for instruction lines by putting a label followed by a colon (":") before the instruction proper, as in the above examples. Such symbols must start with an alphabetic character (remember what distinguished BACH from 0BACH?), and may include any combination of letters, numbers, question marks ("",") and underscores ("_"). For very long names only the first 31 characters are relevant.

Assembly language programs may intermix upper- and lower-case letters arbitrarily, but ASM51 converts both to upper-case. For example, ASM51 will internally process an "1" for an "i" and, of course, "A_TOOTH" for "a tooth."

The underscore character makes symbols easier to read and can eliminate potential ambiguity (as in the label for a subroutine to switch two entires on a stack, "S_EXCHANGE"). The underscore is significant, and would distinguish between otherwise-identical character strings.

ASM51 allows *all* variables (registers, ports, internal or external RAM addresses, constants, etc.) to be assigned labels according to these rules with the EQUate or SET directives.

Example 8 – Symbolic Addressing of Variables
Defined as RAM Locations

VAR_0 VAR_1	SET SET	20H 21H
,		TENTS OF VAR 1
; -		NTS OF VAR O
SYMB_1.	ADD	A. VAR_O A. VAR_1

Notice from Table 4 that the MCS-51^m instruction set has relatively few instruction mnemonics (abbreviations) for the programmer to memorize. Different data types or addressing modes are determined by the operands specified, rather than variations on the mnemonic. For example, the mnemonic "MOV" is used by 18 different instructions to operate on three data types (bit, byte, and address). The fifteen versions which move byte variables between the logical address spaces are diagrammed in Figure 13. Each arrow shows the direction of transfer from source to destination.

Notice also that for most instructions allowing register addressing there is a corresponding direct addressing instruction and vice versa. This lets the programmer begin writing 8051 programs as if (s)he has access to 128 different registers. When the program has evolved to the point where the programmer has a fairly accurate idea how often each variable is used, he she may allocate the working registers in each bank to the most "popular" variables. (The assembly cross-reference option will show exactly how often and where each symbol is referenced.) If symbolic addressing is used in writing the source program only the lines containing the symbol definition will need to be changed; the assembler will produce the appropriate instructions even though the rest of the program is left untouched. Editing only the first two lines of Example 8 will shrink the six-byte code segment produced in half.

How are instruction sets "counted"? There is no standard practice; different people assessing the same CPU using different conventions may arrive at different totals.

Each operation is then broken down according to the different addressing modes (or combinations of addressing modes) it can accommodate. The "CLR" mnemonic is used by two instructions with respect to bit variables ("CLR C" and "CLR bit") and once ("CLR A") with regards to bytes. This expansion yields the 111 separate instructions of Table 4.

The method used for the MCS-51® instruction set first breaks it down into "operations": a basic function applied to a single data type. For example, the four versions of the ADD instruction are grouped to form one operation—addition of eight-bit variables. The six forms of the ANL instruction for byte variables make up a different operation; the two forms of ANL which operate on bits are considered still another. The MOV mnemonic is used by three different operation classes, depending on whether bit, byte, or 16-bit values are affected. Using this terminology the 8051 can perform 51 different operations.






Figure 13. Road map for moving data bytes

Example 9 — Redeclaring Example 8 Symbols as Registers

VAR_O SET RO
VAR_1 SET R1
,.SYMB_2 ADD CONTENTS OF VAR_1
TO CONTENTS OF VAR_0
,SYMB_2 MOV A.VAR_0
ADD A.VAR_1

### Arithmetic Instruction Usage — ADD, ADDC, SUBB and DA

The ADD instruction adds a byte variable with the accumulator, leaving the result in the accumulator. The carry flag is set if there is an overflow from bit 7 and cleared otherwise. The AC flag is set to the carry-out from bit 3 for use by the DA instruction described later. ADDC adds the previous contents of the carry flag with the two byte variables, but otherwise is the same as ADD.

The SUBB (subtract with borrow) instruction subtracts the byte variable indicated and the contents of the carry flag together from the accumulator, and puts the result back in the accumulator. The carry flag serves as a "Borrow Required" flag during subtraction operations; when a greater value is subtracted from a lesser value (as in subtracting 5 from 1) requiring a borrow into the highest order bit, the carry flag is set; otherwise it is cleared.

When performing signed binary arithmetic, certain combinations of input variables can produce results which seem to violate the Laws of Mathematics. For example, adding 7FH (127) to itself produces a sum of 0FEH, which is the two's complement representation of -2 (refer back to Table 2)! In "normal" arithmetic, two positive values can't have a negative sum. Similarly, it is normally impossible to subtract a positive value from a negative value and leave a positive result — but in two's complement there are instances where this too may happen. Fundamentally, such anomolies occur when the magnitude of the resulting value is too great to "fit" into the seven bits allowed for it; there is no one-byte two's complement representation for 254, the true sum of 127 and 127.

The MCS-51™ processors detect whether these situations occur and indicate such errors with the OV flag. (OV may be tested with the conditional jump instructions JB and JNB, described under the Boolean Processor chapter.)

At a hardware level, OV is set if there is a carry out of bit 6 but not out of bit 7, or a carry out of bit 7 but not out of bit 6. When adding signed integers this indicates a negative number produced as the sum of two positive operands, or a positive sum from two negative operands; on SUBB this indicates a negative result after subtracting a negative number from a positive number, or a positive result when a positive number is subtracted from a negative number.

The ADDC and SUBB instructions incorporate the previous state of the carry (borrow) flag to allow multiple precision calculations by repeating the operation with successively higher-order operand bytes. In either case, the carry must be cleared before the first iteration.

If the input data for a multiple precision operation is an unsigned string of integers, upon completion the carry flag will be set if an overflow (for ADDC) or underflow (for SUBB) occurs. With two's complement signed data (i.e., if the most significant bit of the original input data indicates the sign of the string), the overflow flag will be set if overflow or underflow occurred.

Example 10—String Subtraction with Signed Overflow Detection

```
SUBSTR SUBTRACT STRING INDICATED BY R1

FROM STIME INDICATED BY R2

CHECK FOR SIGNED UNDERFLOW WHEN DONE

SUBSTR
SUBST CLR
GUN A. GRO
SUBSTR CLR
GUN A. GRO
SUBSTR CLR
GUN A. GRO
SUBSTRACT NEXT PLACE
HOV GRO. A. GRO
INC R0. BUMP POINTERS
INC R0. BUMP POINTERS
INC R1
GUN GRO. BUMP POINTERS
ON LAST ITERATION OF LOOP

UND ON LAST ITERATION OF LOOP

OV_OK

RET GURPLOW RECOVERY ROUTINE)
```

Decimal addition is possible by using the DA instruction in conjunction with ADD and/or ADDC. The eight-bit binary value in the accumulator resulting from an earlier addition of two variables (each a packed BCD digit-pair) is adjusted to form two BCD digits of four bits each. If the contents of accumulator bits 3-0 are greater than nine (xxxx1010-xxxx1111), or if the AC flag had been set, six is added to the accumulator producing the proper BCD digit in the low-order nibble. (This addition might itself set - but would not clear - the carry flag.) If the carry flag is set, or if the four high-order bits now exceed nine (1010xxxx-1111xxxx), these bits are incremented by six. The carry flag is left set if originally set or if either addition of six produces a carry out of the highest-order bit, indicating the sum of the original two BCD variables is greater than or equal to decimal 100.



Example 11 — Two Byte Decimal Add with Registers and Constants

```
BCDADD ADD THE CONSTANT 1. 224 (BECIMAL) TO THE CONSTANT S. 224 (BECIMAL) TO THE CONSTANT S. 224 (BECISTER PAIR (RD3/RZ) (ALREADY A 4 BCD-DIGIT VARIABLE)

BCDADD MOV A. R2
ADD A. #34H
DA A. MOV R2. A
MOV R2. A
ADDC A. #12H
DA A
BOY R3. A
```

#### Multiplication and Division

The instruction "MUL AB" multiplies the unsigned eight-bit integer values held in the accumulator and B-registers. The low-order byte of the sixteen-bit product is left in the accumulator, the higher-order byte in B. If the high-order eight-bits of the product are all zero the overflow flag is cleared; otherwise it is set. The programmer can poll OV to determine when the B register is non-zero and must be processed.

"DIV AB" divides the unsigned eight-bit integer in the accumulator by the unsigned eight-bit integer in the B-register. The integer part of the quotient is returned in the accumulator; the remainder in the B-register. If the B-register originally contained 00H then the overflow flag will be set to indicate a division error, and the values returned will be undefined. Otherwise OV is cleared.

The divide instruction is also useful for purposes such as radix conversion or separating bit fields of the accumulator. A short subroutine can convert an eight-bit unsigned binary integer in the accumulator (between 0 & 255) to a three-digit (two byte) BCD representation. The hundred's digit is returned in one register (HUND) and the ten's and one's digits returned as packed BCD in another (TENONE).

Example 12—Use of DIV Instruction for Radix Conversion

```
.BINBCD CONVERT 8-BIT BINARY VARIABLE IN ACC
TO 3-DIGIT FACKED BCD FORRAT
HUNDREDS PLACE LEFT IN VARIABLE 'HUND'.
TENS' AND ONES' PLACES IN '[FMOME'

HUND EQU 22H

TENOME EQU 22H

BINBCD MOV 8.*100 .DIVIDE BY 100 TD
DIV AB .DETERMINE NUMBER OF HUNDREDS
MOV HUND.A
MOV A.*10 .DIVIDE REMAINDER BY 10 TO
XCH A.B .DETERMINE * OF TENS LEFT
DIV AB .DIGIT IN ACC .REMAINDER IS ONES
.DIGIT

SMAP A
ADD A.B .PACK BCD DIGITS IN ACC
```

The divide instruction can also separate eight bits of data in the accumulator into sub-fields. For example, packed BCD data may be separated into two nibbles by dividing the data by 16, leaving the high-nibble in the accumulator and the low-order nibble (remainder) in B. The two digits may then be operated on individually or in conjunction with each other. This example receives two packed BCD

digits in the accumulator and returns the product of the two individual digits in packed BCD format in the accumulator.

Example 13—Implementing a BCD Multiply Using MPY and DIV

```
, MULBCD UNPACK TWO BCD DIGITS RECEIVED IN ACC.
, FIND THEIR PRODUCT, AND RETURN PRODUCT
, IN PACKED BCD FORMAT IN ACC

MULBCD

MOV B. #10H .DIVIDE INPUT IN 16

A B .A LB HOLD SEPARATED DIGITS
.(EACH RIGHT JUSTIFIED IN REGISTER)
.99(DECIMAL) = 0 - 63H)

MOV B. #10 .DIVIDE PRODUCT IN BINARY FORMAT (0 -
.99(DECIMAL) = 0 - 63H)

MOV B. #10 .DIVIDE PRODUCT BY 10

DIV AB .A HOLDS # OF TENS. B HOLDS REMAINDER
SWAP A
ORL A.B .PACK DIGITS
```

#### Logical Byte Operations — ANL, ORL, XRL

The instructions ANL, ORL, and XRL perform the logical functions AND, OR, and/or Exclusive-OR on the two byte variables indicated, leaving the results in the first. No flags are affected. (A word to the wise — do not vocalize the first two mnemonics in mixed company.)

These operations may use all the same addressing modes as the arithmetics (ADD, etc.) but unlike the arithmetics, they are not restricted to operating on the accumulator. Directly addressed bytes may be used as the destination with either the accumulator or a constant as the source. These instructions are useful for clearing (ANL), setting (ORL), or complementing (XRL) one or more bits in a RAM, output ports, or control registers. The pattern of bits to be affected is indicated by a suitable mask byte. Use immediate addressing when the pattern to be affected is known at assembly time (Figure 14); use the accumulator versions when the pattern is computed at run-time.

I/O ports are often used for parallel data in formats other than simple eight-bit bytes. For example, the low-order five bits of port 1 may output an alphabetic character code (hopefully) without disturbing bits 7-5. This can be a simple two-step process. First, clear the low-order five pins with an ANL instruction; then set those pins corresponding to ones in the accumulator. (This example assumes the three high-order bits of the accumulator are originally zero.)

Example 14—Reconfiguring Port Size with Logical
Byte Instructions

```
OUT_PX ANL P1.#11100000B .CLEAR BITS P1 4 - P1 0
ORL P1.A .SET P1 PINS CORRESONDING TO SET ACC
. BITS
```




Figure 14. Instruction Pattern for Logical Operation Special Addressing Modes

intel

In this example, low-order bits remaining high may "glitch" low for one machine cycle. If this is undesirable, use a slightly different approach. First, set all pins corresponding to accumulator one bits, then clear the pins corresponding to zeroes in low-order accumulator bits. Not all bits will change from original to final state at the same instant, but no bit makes an intermediate transition.

Example 15—Reconfiguring I/O Port Size without Glitching

ALT_PX ORL P1.A ORL A.#11100000B ANL P1.A RET

#### Program Control — Jumps, Calls, Returns

Whereas the 8048 only has a single form of the simple jump instruction, the 8051 has three. Each causes the program to unconditionally jump to some other address. They differ in how the machine code represents the destination address.

LJMP (Long Jump) encodes a sixteen-bit address in the second and third instruction bytes (Figure 15.a); the destination may be anywhere in the 64 Kilobyte program memory address space.

The two-byte AJMP (Absolute Jump) instruction encodes its destination using the same format as the 8048: address bits 10 through 8 form a three bit field in the opcode and address bits 7 through 0 form the second byte (Figure 15.b). Address bits 15-12 are unchanged from the (incremented) contents of the P.C., so AJMP can only be used when the destination is known to be within the same 2K memory block. (Otherwise ASM51 will point out the error.)

A different two-byte jump instruction is legal with any nearby destination, regardless of memory block boundaries or "pages." SJMP (Short Jump) encodes the destination with a program counter-relative address in the second byte (Figure 15.c). The CPU calculates the




Figure 15. Jump Instruction Machine Code Formats

destination at run-time by adding the signed eight-bit displacement value to the incremented P.C. Negative offset values will cause jumps up to 128 bytes backwards; positive values up to 127 bytes forwards. (SJMP with 00H in the machine code offset byte will proceed with the following instruction).

In keeping with the 8051 assembly language goal of minimizing the number of instruction mnemonics, there is a "generic" form of the three jump instructions. ASM51 recognizes the mnemonic JMP as a "pseudo-instruction," translating it into the machine instructions LJMP, AJMP, or SJMP, depending on the destination address.

Like SJMP, all conditional jump instructions use relative addressing. JZ (Jump if Zero) and JNZ (Jump if Not Zero) monitor the state of the accumulator as implied by their names, while JC (Jump on Carry) and JNC (Jump on No Carry) test whether or not the carry flag is set. All four are two-byte instructions, with the same format as Figure 15.c. JB (Jump on Bit), JNB (Jump on No Bit) and JBC (Jump on Bit then Clear Bit) can test any status bit or input pin with a three byte instruction; the second byte specifies which bit to test and the third gives the relative offset value.

There are two subroutine-call instructions, LCALL (Long Call) and ACALL (Absolute Call). Each increments the P.C. to the first byte of the following instruction, then pushes it onto the stack (low byte first). Saving both bytes increments the stack pointer by two. The subroutine's starting address is encoded in the same ways as LJMP and AJMP. The generic form of the call operation is the mnemonic CALL, which ASM51 will translate into LCALL or ACALL as appropriate.

The return instruction RET pops the high- and low-order bytes of the program counter successively from the stack, decrementing the stack pointer by two. Program execution continues at the address previously pushed: the first byte of the instruction immediately following the call.

When an interrupt request is recognized by the 8051 hardware, two things happen. Program control is automatically "vectored" to one of the interrupt service routine starting addresses by, in effect, forcing the CPU to process an LCALL instead of the next instruction. This automatically stores the return address on the stack. (Unlike the 8048, no status information is automatically saved.)

Secondly, the interrupt logic is disabled from accepting any other interrupts from the same or lower priority. After completing the interrupt service routine, executing an RETI (Return from Interrupt) instruction will return execution to the point where the background program was interrupted — just like RET — while restoring the interrupt logic to its previous state.



#### Operate-and-branch instructions — CJNE, DJNZ

Two groups of instructions combine a byte operation with a conditional jump based on the results.

CJNE (Compare and Jump if Not Equal) compares two byte operands and executes a jump if they disagree. The carry flag is set following the rules for subtraction: if the unsigned integer value of the first operand is less than that of the second it is set; otherwise, it is cleared. However, neither operand is modified.

The CJNE instruction provides, in effect, a one-instruction "case" statement. This instruction may be executed repeatedly, comparing the code variable to a list of "special case" value: the code segment following the instruction (up to the destination label) will be executed only if the operands match. Comparing the accumulator or a register to a series of constants is a convenient way to check for special handling or error conditions; if none of the cases match the program will continue with "normal" processing.

A typical example might be a word processing device which receives ASCII characters through the serial port and drives a thermal hard-copy printer. A standard routine translates "printing" characters to bit patterns, but control characters (CDEL> CR> <I.F> <BEL> <ESC> or <SP>) must invoke corresponding special routines. Any other character with an ASCII code less than 20H should be translated into the <NUL> value, 00H, and processed with the printing characters.

Example		16—Case Statements Using CJNE
CHAR	EQU	R7 . CHARACTER CODE VARIABLE
INTERP	CUNE	CHAR, #7FH, INTP_1 (SPECIAL ROUTINE FOR RUROUT CODE)
,	RET	
INTP_1	CUNE	CHAR, #07H, INTP_2 (SPECIAL ROUTINE FOR BELL CODE)
INTP 2	RET CUNE	CHAR, #OAH, INTP_3
,	RET	(SPECIAL ROUTINE FOR LFEED CODE)
INTP_3		CHAR, #ODH, INTP_4
	RET	(SPECIAL ROUTINE FOR RETURN CODE)
INTP_4	CUNE	CHAR, #1BH, INTP_5 (SPECIAL ROUTINE FOR ESCAPE CODE)
INTP 5	RET	CHAR. #20H, INTP_6
,		(SPECIAL ROUTINE FOR SPACE CUDE)
INTP_6	RET JC	PRINTC , JUMP IF CODE > 20H
	MOV	CHAR, #0 , REPLACE CONTROL CHARACTERS WITH
PRINTC		PROCESS STANDARD PRINTING
•	RET	, CHARACTER

DJNZ (Decrement and Jump if Not Zero) decrements the register or direct address indicated and jumps if the result is not zero, without affecting any flags. This provides a simple means for executing a program loop a given number of times, or for adding a moderate time delay (from 2 to 512 machine cycles) with a single instruction. For example, a 99-usec. software delay loop can be added to code forcing an I/O pin low with only two instructions.

Example 17—Inserting a Software Delay with DJNZ

CLR WR MOV R2, #45 DUNZ R2, \$ SETB WR The dollar sign in this example is a special character meaning "the address of this instruction." It is useful in eliminating instruction labels on the same or adjacent source lines. CJNE and DJNZ (like all conditional jumps) use program-counter relative addressing for the destination address.

#### Stack Operations — PUSH, POP

The PUSH instruction increments the stack pointer by one, then transfers the contents of the single byte variable indicated (direct addressing only) into the internal RAM location addressed by the stack pointer. Conversely, POP copies the contents of the internal RAM location addressed by the stack pointer to the byte variable indicated, then decrements the stack pointer by one.

(Stack Addressing follows the same rules, and addresses the same locations as Register-indirect. Future microcomputers based on the MCS-51™ CPU could have up to 256 bytes of RAM for the stack.)

Interrupt service routines must not change any variable or hardware registers modified by the main program, or else the program may not resume correctly. (Such a change might look like a spontaneous random error.) Resources used or altered by the service routine (Accumulator, PSW, etc.) must be saved and restored to their previous value before returning from the service routine. PUSH and POP provide an efficient and convenient way to save register states on the stack.

Example 18—Use of the Stack for Status Saving on Interrupts

LOC_TMP	EGU	•	REMEMBER LOCATION COUNTER
,	ORG LJMP	0003H SERVER	STARTING ADDRESS FOR INTERRUPT ROUTINE JUMP TO ACTUAL SERVICE ROUTINE LOCATED , ELSEWHERE
SERVER	ORG PUSH	LOC_TMP	, RESTORE LOCATION COUNTER
	PUSH	ACC	.SAVE ACCUMULATOR (NOTE DIRECT ADDRESSING , NOTATION)
	PUSH	В	SAVE B REGISTER
	PUSH	DPL	SAVE DATA POINTER
	PUSH	DPH	,
	MOV	PSW, #000	001000B , SELECT REGISTER BANK 1
			•
	POP	DPH	RESTORE REGISTERS IN REVERSE ORDER
	POP	DPL	
	POP	В	
	POP	ACC	
	POP	PSW	RESTORE PSW AND RE-SELECT ORIGINAL REGISTER BANK
	RETI		RETURN TO MAIN PROGRAM AND RESTORE . INTERRUPT LOGIC

If the SP register held 1FH when the interrupt was detected, then while the service routine was in progress the stack would hold the registers shown in Figure 16; SP would contain 26H.

The example shows the most general situation; if the service routine doesn't alter the B-register and data pointer, for example, the instructions saving and restoring those registers would not be necessary.

The stack may also pass parameters to and from subroutines. The subroutine can indirectly address the parameters derived from the contents of the stack pointer.






Figure 16. Stack contents during interrupt

One advantage here is simplicity. Variables need not be allocated for specific parameters, a potentially large number of parameters may be passed, and different calling programs may use different techniques for determining or handling the variables.

For example, the following subroutine reads out a parameter stored on the stack by the calling program, uses the low order bits to access a local look-up table holding bit patterns for driving the coils of a four phase stepper motor, and stores the appropriate bit pattern back in the same position on the stack before returning. The accumulator contents are left unchanged.

Example 19—Passing Variable Parameters to Subroutines Using the Stack

The background program may reach this subroutine with several different calling sequences, all of which PUSH a value before calling the routine and POP the result after. A motor on Port I may be initialized by placing the desired position (zero) on the stack before calling the subroutine and outputing the results directly to a port afterwards.

Example 20—Sending and Receiving Data Parameters
Via the Stack

CLR	Α
PUSH	ACC
CALL	NXTPOS
POP	P1

If the position of the motor is determined by the contents of variable POSM1 (a byte in internal RAM) and the position of a second motor on Port 2 is determined by the data input to the low-order nibble of Port 2, a six-instruction sequence could update them both.

Example 21 — Loading and Unloading Stack Direct from 1/O Ports

POSM1	EGU	51
,		
	PUSH	POSM1
	CALL	NXTPOS
	POP	P1
	PUSH	P2
	CALL	NXTPOS
	POP	P2

## Data Pointer and Table Look-up instructions — MOV, INC, MOVC, JMP

The data pointer can be loaded with a 16-bit value using the instruction MOV DPTR, #data16. The data used is stored in the second and third instruction bytes, high-order byte first. The data pointer is incremented by INC DPTR. A 16-bit increment is performed; an overflow from the low byte will carry into the high-order byte. Neither instruction affects any flags.

The MOVC (Move Constant) instructions (MOVC A,@A+DPTR and MOVC A,@A+PC) read into the accumulator bytes of data from the program memory logical address space. Both use a form of indexed addressing: the former adds the unsigned eight-bit accumulator contents with the sixteen-bit data pointer register, and uses the resulting sum as the address from which the byte is fetched. A sixteen-bit addition is performed; a carry-out from the low-order eight bits may propagate through higher-order bits, but the contents of the DPTR are not altered. The latter form uses the incremented program counter as the "base" value instead of the DPTR (figure 17). Again, neither version affects the flags.




Figure 17. Operation of MOVC instructions



Each can be part of a three step sequence to access lookup tables in ROM. To use the DPTR-relative version, load the Data Pointer with the starting address of a lookup table; load the accumulator with (or compute) the index of the entry desired; and execute MOVC A.@A+DPTR. Unlike the similar MOVP3 instructions in the 8048, the table may be located anywhere in program memory. The data pointer may be loaded with a constant for short tables. Or to allow more complicated data structures, or tables with more than 256 entries, the values for DPH and DPL may be computed or modified with the standard arithmetic instruction set.

The PC-relative version has the advantage of not affecting the data pointer. Again, a look-up sequence takes three steps: load the accumulator with the index; compensate for the offset from the look-up instruction to the start of the table by adding the number of bytes separating them to the accumulator; then execute the MOVC A,@A+PC instruction.

Let's look at a non-trivial situation where this instruction would be used. Some applications store large multidimensional look-up tables of dot matrix patterns, nonlinear calibration parameters, and so on in a linear (one-dimensional) vector in program memory. To retrieve data from the tables, variables representing matrix indices must be converted to the desired entry's memory address. For a matrix of dimensions (MDIMEN x NDIMEN) starting at address BASE and respective indices INDEXI and INDEXJ, the address of element (INDEXI, INDEXJ) is determined by the formula,

Entry Address = BASE + (NDIMEN x INDEXI) + INDEXJ

The code shown below can access any array with less than 255 entries (i.e., an 11x21 array with 231 elements). The table entries are defined using the Data Byte ("DB") directive, and will be contained in the assembly object code as part of the accessing subroutine itself.

Example 22—Use of MPY and Data Pointer Instructions to Access Entries from a Multidimensional Look-Un Table in ROM

		umi	distollar Look-op rable ili Kowi
, MATRX1	TABLE I USING L THE TOI BE SMAL TABLE U DESIRE	N PROGR OCAL TA TAL NUMB L, I E USED IN DENTRY	READ FROM TWO DIMENSIONAL LODW-UP AM MEMORY INTO ACCUMULATOR DUC LODW-UP INSTRUCTION. "MOVC A. @A+PC EOF TABLE ENTRIES IS ASSUMED TO LESS THAN ABOUT 250 ENTRIES ) THIS EXAMPLE IS (11 X 21) ADDRESS IS GIVEN BY THE FORMULA. 5) + (21 X INDEX!) + (INDEX!) ]
INDEXI	COLL	R6	FIRST COORDINATE OF ENTRY (0-10)
INDEXI			SECOND COORDINATE OF ENTRY (0-20)
INDEXO	EGU	e an	A SECOND COOKDINATE OF ENTRY TO EO
MATRX 1	MOV	A. INDE	v I
HMIKAI	MOV	B. #21	**
	MUL	AB	
			v 1
	ADD		RUCTION BYTE BETWEEN "MOVE" AND
			ROCLION BALE RELMEEN MOAC WID
	ENTRY		
	INC	A A. @A+P	_
		A, @A+P	С
	RET		
BASE 1	DB	1	(entry 0.0)
	DB	2	(entry 0.1)
,			
	DB	21	, (entry 0.20)
	DB	22	,(entry 1,0)
	DB	42	, (entry 1,20)
	DB	231	, (entry 10, 20)

There are several different means for branching to sections of code determined or selected at run time. (The single destination addresses incorporated into conditional and unconditional jumps are, of course, determined at assembly time). Each has advantages for different applications.

The most common is an N-way conditional jump based on some variable, with all of the potential destinations known at assembly time. One of a number of small routines is selected according to the value of an index variable determined while the program is running. The most efficient way to solve this problem is with the MOVC and an indirect jump instruction, using a short table of one byte offset values in ROM to indicate the relative starting addresses of the several routines.

JMP @A+DPTR is an instruction which performs an indirect jump to an address determined during program execution. The instruction adds the eight-bit unsigned accumulator contents with the contents of the sixteen-bit data pointer, just like MOVC A.@A+DPTR. The resulting sum is loaded into the program counter and is used as the address for subsequent instruction fetches. Again, a sixteen-bit addition is performed; a carry out from the low-order eight bits may propagate through the higher-order bits. In this case, neither the accumulator contents nor the data pointer is altered.

The example subroutine below reads a byte of RAM into the accumulator from one of four alternate address spaces, as selected by the contents of the variable MEMSEL. The address of the byte to be read is determined by the contents of R0 (and optionally R1). It might find use in a printing terminal application, where four different model printers all use the same ROM code but use different types and sizes of buffer memory for different speeds and options.

Example 23 - N-Way Branch and Computed Jump Instructions via JMP @ ADPTR

MEMSEL	EQU	R3
JUMP 4	MOV	A, MEMSEL
	MOV	DPTR. #JMPTBL
	MOVC	A, @A+DPTR
	JMP	@A+DPTR
JMPTBL	DB	MEMSPO-JMPTBL
	DB	MEMSP1-JMPTBL
	DB	MEMSP2-JMPTBL
	DB	MEMSP3-JMPTBL
MEMSPO	MOV	A. GRO , READ FROM INTERNAL RAM
TILL TO	RET	
MEMSP1	MOVX	A. GRO . READ FROM 256 BYTES OF EXTERNAL RAM
11011011	RET	
MEMSP2	MOV	DPL . RO
HEHSE	MOV DPH	
	MOVX	A. ODPTR . READ FROM 64K BYTES OF EXTERNAL RAM
	RET	ALEBETH THEAD FROM OWN DITES OF EXTERNAL MAIL
MEMSP3	MOV	A. R1
HEMSP3		A. #07H
	ANL	P1.#11111000B
	ANL	
	ORL	P1. A
	MOVX	A, GRO , READ FROM 4K BYTES OF EXTERNAL RAM
	RET .	

Note that this approach is suitable whenever the size of jump table plus the length of the alternate routines is less than 256 bytes. The jump table and routines may be located anywhere in program memory, independent of 256-byte program memory pages.

# intel

For applications where up to 128 destinations must be selected, all of which reside in the same 2K page of program memory which may be reached by the two-byte absolute jump instructions, the following technique may be used. In the above mentioned printing terminal example, this sequence could "parse" 128 different codes for ASCII characters arriving via the 8051 serial port.

Example 24 -- N-Way Branch with 128 Optional Destinations

```
OPTION EGU R3

...
JMP128 MOV A. DPTION HULTIPLY BY 2 FOR 2 BYTE JUMP TABLE
MOV DPTR. *INSTBL .FIRST ENTRY IN JUMP TABLE
JMP PROCO .128 CONSECUTIVE
AJMP PROC02 .AJMP INSTRUCTIONS
AJMP PROC75

AJMP PROC75

AJMP PROC76

``

The destinations in the jump table (PROC00-PROC7F) are not all necessarily unique routines. A large number of special control codes could each be processed with their own unique routine, with the remaining printing characters all causing a branch to a common routine for entering the character into the output queue.

In those rare situations where even 128 options are insufficient, or where the destination routines may cross a 2K page boundary, the above approach may be modified slightly as shown below.

Example 25-256-Way Branch Using Address Look-Up Tables

```
RTEMP
            EQU
                         87
IMPESA
            мпч
                         DPTR. #ADRTBL . FIRST ENTRY IN TABLE OF ADDRESSES
                         A, OPTION
                                               MULTIPLY BY 2 FOR 2 BYTE JUMP TABLE
                         L0W128
                         RTEMP, A
                                               SAVE ACC FOR HIGH BYTE READ READ LOW BYTE FROM JUMP TABLE
                         A. @A+DF
A. RTEMP
                         A. @A+DPTR
ACC
A. RTEMP
A. @A+DPTR
                                               GET LOW-ORDER BYTE FROM TABLE
                                               GET HIGH-ORDER BYTE FROM TABLE
            HUVE AND ACC PUSHES HAVE PRODUCED A "RETURN ADDRESS" ON THE STACK WHICH CORRESPONDS TO THE OSTACK HICH CORRESPONDS IT MAY BE REACHED BY POPPING THE STACK
             RET
ADRTBL
            DW
DW
                         PROCOO
PROCO1
                                     . UP TO 256 CONSECUTIVE DATA . WORDS INDICATING STARTING ADDRESSES
                         PROCFF
            DUMMY CODE ADDRESS DEFINITIONS NEEDED BY ABOVE
PROCOO
PROCOS
PROCOS
PROCOS
PROCOS
PROCOS
```

#### 4. BOOLEAN PROCESSING INSTRUCTIONS

The commonly accepted terms for tasks at either end of the computational vs. control application spectrum are, respectively, "number-crunching" and "bit-banging". Prior to the introduction of the MCS-51<sup>TM</sup> family, nice number-crunchers made bad bit-bangers and vice versa. The 8051 is the industry's first single-chip microcomputer designed to crunch and bang. (In some circles, the latter technique is also referred to as "bit-twiddling". Either is correct.)

#### Direct Bit Addressing

A number of instructions operate on Boolean (one-bit) variables, using a direct bit addressing mode comparable to direct byte addressing. An additional byte appended to the opcode specifies the Boolean variable, I O pin, or control bit used. The state of any of these bits may be tested for "true" or "false" with the conditional branch instructions JB (Jump on Bit) and JNB (Jump on Not Bit). The JBC (Jump on Bit and Clear) instruction combines a test-for-true with an unconditional clear.

As in direct byte addressing, bit 7 of the address byte switches between two physical address spaces. Values between 0 and 127 (00H-7FH) define bits in internal RAM locations 20H to 2FH (Figure 18a); address bytes between 128 and 255 (80H-0FFH) define bits in the 2 x "special-function" register address space (Figure 18b). If no 2 x "special-function" register corresponds to the direct bit address used the result of the instruction is undefined.

Bits so addressed have many wondrous properties. They may be set, cleared, or complemented with the two byte instructions SETB, CLR, or CPL. Bits may be moved to and from the carry flag with MOV. The logical ANL and ORL functions may be performed between the carry and either the addressed bit or its complement.

#### Bit Manipulation Instructions - MOV

The "MOV" mnemonic can be used to load an addressable bit into the carry flag ("MOV C, bit") or to copy the state of the carry to such a bit ("MOV bit, C"). These instructions are often used for implementing serial I/O algorithms via software or to adapt the standard I O port structure.

It is sometimes desirable to "re-arrange" the order of 1 O pins because of considerations in laying out printed circuit boards. When interfacing the 8051 to an immediately adjacent device with "weighted" input pins, such as keyboard column decoder, the corresponding pins are likely to be not aligned (Figure 19).

There is a trade-off in "scrambling" the interconnections with either interwoven circuit board traces or through software. This is extremely cumbersome (if not impossible) to do with byte-oriented computer architectures. The 8051's unique set of Boolean instructions makes it simple to move individual bits between arbitrary locations.






Figure 18. Bit Address Maps




Figure 19. "Mismatch" Between I/O port and Decoder


Example 26 — Re-ordering I/O Port Configuration

```
OUT_PI RRC A MOVE ORIGINAL ACC 0 INTO CY
MOV P2 6.C . STORE CARRY TO PIN P26
RRC A MOVE ORIGINAL ACC 1 INTO CY
RRC A MOV P2 5.C . STORE CARRY TO PIN P27
RRC A MOV P2 4.C . STORE CARRY TO PIN P28
RRC A MOV P2 3.C . STORE CARRY TO PIN P28
RRC A MOV P2 2.C . STORE CARRY TO PIN P22
RRC A MOV RET
```

#### Solving Combinatorial Logic Equations — ANL, ORL

Virtually all hardware designers are familiar with the problem of solving complex functions using combinatorial logic. The technologies involved may vary greatly, from n. altiple contact relay logic, vacuum tubes, TTL, or CMOS to more esoteric approaches like fluidies, but in each case the goal is the same: a Boolean (true false) function is computed on a number of Boolean variables.








Figure 20. Implementations of Boolean functions

Figure 20 shows the logic diagram for an arbitrary function of six variables named U through Z using standard logic and relay logic symbols. Each is a solution of the equation.

$$Q = (U \cdot (V + W)) + (X \cdot \overline{Y}) + \overline{Z}$$

(While this equation could be reduced using Karnaugh Maps or algebraic techniques, that is not the purpose of this example. Even a minor change to the function equation would require re-reducing from scratch.)

Most digital computers can solve equations of this type with standard word-wide logical instructions and conditional jumps. Still, such software solutions seem somewhat sloppy because of the many paths through the program the computation can take.

Assume U and V are input pins being read by different input ports, W and X are status bits for two peripheral controllers (read as I O ports), and Y and Z are software flags set or cleared earlier in the program. The end result must be written to an output pin on some third port.

For the sake of comparison we will implement this function with software drawn from three proper subsets of the MCS-51<sup>rd</sup> instruction set. The first two implementations follow the flow chart shown in Figure 21. Program flow would embark on a route down a test-and-branch tree and leaves either the "True" or "Not True" exit ASAP. These exits then write the output port with the data previously written to the same port with the result bit respectively one or zero.

In the first case, we assume there are no instructions for addressing individual bits other than special flags like the carry. This is typical of many older microprocessors and mainframe computers designed for number-crunching. MCS-51<sup>TM</sup> mnemonics are used here, though for most other machines the issue would be even further clouded by their use of operation-specific mnemonics like

INPUT, OUTPUT, LOAD, STORE, etc., instead of the universal MOV.




Figure 21. Flow chart for tree-branching logic implementation



Example 27—Software Solution to Logic Function of Figure 20, Using only Byte-Wide Logical Instructions

Cumbersome, to say the least, and error prone. It would be hard to prove the above example worked in all cases without an exhaustive test.

Each move/mask/conditional jump instruction sequence may be replaced by a single bit-test instruction thanks to direct bit addressing. But the algorithm would be equally convoluted.

Example 28 — Software Solution to Logic Function of Figure 20, Using only Bit-Test Instructions

A more elegant and efficient 8051 implementation uses the Boolean ANL and ORL functions to generate the output function using straight-line code. These instructions perform the corresponding logical operations between the carry flag ("Boolean Accumulator") and the addressed bit, leaving the result in the carry. Alternate forms of each instruction (specified in the assembly language by placing a slash before the bit name) use the complement of the bit's state as the input operand.

These instructions may be "strung together" to simulate a multiple input logic gate. When finished, the carry flag contains the result, which may be moved directly to the destination or output pin. No flow chart is needed – it is simple to code directly from the logic diagrams in Figure 20.

Example 29—Software Solution to Logic Function of Figure 20, Using the MCS-51 (TM)
Unique Logical Instructions on Boolean Variables

```
, BFUNCS SQUE A RANDOM LODIC FUNCTION OF 6
VARIABLES USING STRAIGHT-LINE LOGICAL INSTRUCTIONS
ON MCS-51 BODGEN VARIABLES

MOV C.V
ORL C.W .OUTPUT OF DR GATE
ANL C.U .OUTPUT OF TOP AND GATE
MOV FO.C. SAVE INTERMEDIATE STATE
MOV C.Y
ORL C.W .OUTPUT OF BOTTOM AND GATE
ADM. C.FO .INCLUDE VALUE SAVED ABOVE
ORL C.FZ .INCLUDE LAST INPUT VARIABLE
MOV G.C. /Z .OUTPUT COMPUTED RESULT
```

Simplicity itself. Fast, flexible, reliable, easy to design, and easy to debug.

The Boolean features are useful and unique enough to warrant a complete Application Note of their own. Additional uses and ideas are presented in Application Note AP-70. Using the Intel® MCS-51® Boolean Processing Capabilities, publication number 121519.

## 5. ON-CHIP PERIPHERAL FUNCTION OPERATION AND INTERFACING

#### I/O Ports

The I/O port versatility results from the "quasibidirectional" output structure depicted in Figure 22. (This is effectively the structure of ports 1, 2, and 3 for normal I/O operations. On port 0 resistor R2 is disabled except during multiplexed bus operations, providing




Figure 22. Pseudo-bidirectional I/O port circuitry



essentially open-collector outputs. For full electrical characteristics see the User's Manual.)

An output latch bit associated with each pin is updated by direct addressing instructions when that port is the destination. The latch state is buffered to the outside world by R1 and Q1, which may drive a standard TTL input. (In TTL terms, Q1 and R1 resemble an open-collector output with a pull-up resistor to Vec.)

R2 and Q2 represent an "active pull-up" device enabled momentarily when a 0 previously output changes to a 1. This "jerks" the output pin to a 1 level more quickly than the passive pull-up, improving rise-time significantly if the pin is driving a capacitive load. Note that the active pull-up is only activated on 0-to-1 transitions at the output latch (unlike the 8048, in which Q2 is activated whenever a 1 is written out).

Operations using an input port or pin as the source operand use the logic level of the pin itself, rather than the output latch contents. This level is affected by both the microcomputer itself and whatever device the pin is connected to externally. The value read is essentially the "OR-tied" function of Q1 and the external device. If the external device is high-impedence, such as a logic gate input or a three state output in the third state, then reading a pin will reflect the logic level previously output. To use a pin for input, the corresponding output latch must be set. The external device may then drive the pin with either a high or low logic signal. Thus the same port may be used as both input and output by writing ones to all pins used as inputs on output operations, and ignoring all pins used as output on an input operation.

In one operand instructions (INC, DEC, DJNZ and the Boolean CPL) the output latch rather than the input pin level is used as the source data. Similarly, two operand instructions using the port as both one source and the destination (ANL, ORL, XRL) use the output latches. This ensures that latch bits corresponding to pins used as inputs will not be cleared in the process of executing these instructions.

The Boolean operation JBC tests the output latch bit, rather than the input pin, in deciding whether or not to jump. Like the byte-wise logical operations, Boolean operations which modify individual pins of a port leave the other bits of the output latch unchanged.

A good example of how these modes may play together may be taken from the host-processor interface expected by an 8243 I. O expander. Even though the 8051 does not include 8048-type instructions for interfacing with an 8243, the parts can be interconnected (Figure 23) and the protocol may be emulated with simple software.

Example 30 -- Mixing Parallel Output, Input, and Control Strobes on Port 2

```
| 188243 | 1893 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874 | 1874
```

#### Serial Port and Timer applications

Configuring the 8051's Serial Port for a given data rate and protocol requires essentially three short sections of software. On power-up or hardware reset the serial port and timer control words must be initialized to the appropriate values. Additional software is also needed in the transmit routine to load the serial port data register and in the receive routine to unload the data as it arrives.

This is best illustrated through an arbitrary example. Assume the 8051 will communicate with a CRT operating at 2400 baud (bits per second). Each character is transmitted as seven data bits, odd parity, and one stop bit. This results in a character rate of 2400 10=240 characters per second.

For the sake of clarity, the transmit and receive subroutines are driven by simple-minded software status polling code rather than interrupts. (It might help to refer back to Figures 7-9 showing the control word formats.) The serial port must be initialized to 8-bit UART mode (M0, M1=01), enabled to receive all messages (M2=0, REN=1). The flag indicating that the transmit register is free for more data will be artificially set in order to let the output software know the output register is available. This can all be set up with one instruction.

Example 31 - Serial Port Mode and Control Bits

```
.SPINIT INITIALIZE SERIAL PORT
, FOR 8-BIT UART MODE
, & SET TRANSMIT READY FLAG
,, SPINIT MOV SCON.WO1010010B
```




Figure 23. Connecting an 8051 with an 8243 I/O Expander



Timer 1 will be used in auto-reload mode as a data rate generator. To achieve a data rate of 2400 baud, the timer must divide the 1 MHz internal clock by 32 x (desired data rate):

$$\frac{1 \times 10^6}{(32) (2400)}$$

which equals 13.02 rounded down to 13 instruction cycles. The timer must reload the value -13, or 0F3H. (ASM51 will accept both the signed decimal or hexadecimal representations.)

Example 32 - Initializing Timer Mode and Control Bits

```
.TIINIT INITIALIZE TIMER 1 FOR
. AUTO-RELOAD AT 32°2400 HZ
. (TO USED AS GATED 16-BIT COUNTER )
.
TIINIT MOV TCON.#110100108
MOV THI.#-13
SETB TRI
```

A simple subroutine to transmit the character passed to it in the accumulator must first compute the parity bit, insert it into the data byte, wait until the transmitter is available, output the character, and return. This is nearly as easy said as done.

Example 33—Code for UART Output, Adding Parity, Transmitter Loading

```
.SP_OUT ADD ODD PARITY TO ACC AND
. TRANSHIT WHEN SERIAL PORT READY
.SP_OUT HOV C.P
.CPL C
HOV ACC 7.C
.JNB TI.$
.CR TI
HOV SBUF.A
.RET
```

A simple minded routine to wait until a character is received, set the carry flag if there is an odd-parity error, and return the masked seven-bit code in the accumulator is equally short.

Example 34—Code for UART Reception and Parity
Verification

```
.SP_IN IMPUT NEXT CHARACTER FROM SERIAL PORT
, SET CARRY IFF ODD-PARITY ERROR

SP_IN JNB R1.*
CLR R1
HOU A.SBUF
HOU C.P
CPL C.P
CPL C.P
RET
```

#### 6. SUMMARY

This Application Note has described the architecture, instruction set, and on-chip peripheral features of the first three members of the MCS-51™ microcomputer family. The examples used throughout were admittedly (and necessarily) very simple. Additional examples and techniques may be found in the MCS-51™ User's Manual and other application notes written for the MCS-48™ and MCS-51™ families.

Since its introduction in 1977, the MCS-48™ family has become the industry standard single-chip microcomputer. The MCS-51™ architecture expands the addressing capabilities and instruction set of its predecessor while ensuring flexibility for the future, and maintaining basic software compatability with the past.

Designers already familiar with the 8048 or 8049 will be able to take with them the education and experience gained from past designs as ever-increasing system performance demands force them to move on to state-of-the-art products. Newcomers will find the power and regularity of the 8051 instruction set an advantage in streamlining both the learning and design processes.

Microcomputer system designers will appreciate the 8051 as basically a single-chip solution to many problems which previously required board-level computers. Designers of real-time control systems will find the high execution speed, on-chip peripherals, and interrupt capabilities vital in meeting the timing constraints of products previously requiring discrete logic designs. And designers of industrial controllers will be able to convert ladder diagrams directly from tested-and-true TTL or relay-logic designs to microcomputer software, thanks to the unique Boolean processing capabilities.

It has not been the intent of this note to gloss over the difficulty of designing microcomputer-based systems. To be sure, the hardware and software design aspects of any new computer system are nontrivial tasks. However, the system speed and level of integration of the MCS-51<sup>th</sup> microcomputers, the power and flexibility of the instruction set, and the sophisticated assembler and other support products combine to give both the hardware and software designer as much of a head start on the problem as possible.

April 1980

# Using the Intel MCS®-51 Boolean Processing Capabilities

JOHN WHARTON
MICROCONTROLLER APPLICATIONS



#### 1.0 INTRODUCTION

The Intel microcontroller family now has three new members: the Intel® 8031, 8051, and 8751 single-chip microcomputers. These devices, shown in Figure 1, will allow whole new classes of products to benefit from recent advances in Integrated Electronics. Thanks to Intel's new HMOS technology, they provide larger program and data memory spaces, more flexible I/O and peripheral capabilities, greater speed, and lower system cost than any previous-generation single-chip microcomputer.




Figure 1. 8051 Family Pinout Diagram

Table 1 summarizes the quantitative differences between the members of the MCS®-48 and 8051 families. The 8751 contains 4K bytes of EPROM program memory fabricated on-chip, while the 8051 replaces the EPROM with 4K bytes of lower-cost mask-programmed ROM. The 8031 has no program memory on-chip; instead, it accesses up to 64K bytes of program memory from external memory. Otherwise, the three new family members are identical. Throughout this Note, the term "8051" will represent all members of the 8051 Family, unless specifically stated otherwise.

The CPU in each microcomputer is one of the industry's fastest and most efficient for numerical calculations on byte operands. But controllers often deal with bits, not bytes: in the real world, switch contacts can only be open or closed, indicators should be either lit or dark, motors are either turned on or off, and so forth. For such control situations the most significant aspect of the MCS®-51 architecture is its complete hardware support for one-bit, or *Boolean* variables (named in honor of Mathematician George Boole) as a separate data type.

The 8051 incorporates a number of special features which support the direct manipulation and testing of individual bits and allow the use of single-bit variables in performing logical operations. Taken together, these features are referred to as the MCS-51 Boolean Processor. While the bit-processing capabilities alone would be adequate to solve many control applications, their true power comes when they are used in conjunction with the microcomputer's byte-processing and numerical capabilities.

Many concepts embodied by the Boolean Processor will certainly be new even to experienced microcomputer system designers. The purpose of this Application Note is to explain these concepts and show how they are used.

For detailed information on these parts refer to the Intel Microcontroller Handbook, order number 210918. The instruction set, assembly language, and use of the 8051 assembler (ASM51) are further described in the MCS®-51 Macro Assembler User's Guide for DOS Systems, order number 122753.

Table 1. Features of Intel's Single-Chip Microcomputers

| EPROM<br>Program<br>Memory | ROM<br>Program<br>Memory | External<br>Program<br>Memory | Program<br>Memory<br>(Int/Max) | Data<br>Memory<br>(Bytes) | Instr.<br>Cycle<br>Time | Input/<br>Output<br>Pins | Interrupt<br>Sources | Reg.<br>Banks |
|----------------------------|--------------------------|-------------------------------|--------------------------------|---------------------------|-------------------------|--------------------------|----------------------|---------------|
| 8748                       | 8048                     | 8035                          | 1K 4K                          | 64                        | 2.5 μs                  | 27                       | 2                    | 2             |
| -                          | 8049                     | 8039                          | 2K 4K                          | 128                       | 1.36 μs                 | 27                       | 2                    | 2             |
| 8751                       | 8051                     | 8031                          | 4K 64K                         | 128                       | 1.0 μs                  | 32                       | 5                    | 4             |



## 2.0 BOOLEAN PROCESSOR OPERATION

The Boolean Processing capabilities of the 8051 are based on concepts which have been around for some time. Digital computer systems of widely varying designs all have four functional elements in common (Figure 2):

- a central processor (CPU) with the control, timing, and logic circuits needed to execute stored instructions:
- a memory to store the sequence of instructions making up a program or algorithm:
- data memory to store variables used by the program:
   and
- some means of communicating with the outside world.

The CPU usually includes one or more accumulators or special registers for computing or storing values during program execution. The instruction set of such a processor generally includes, at a minimum, operation classes to perform arithmetic or logical functions on program variables, move variables from one place to another, cause program execution to jump or conditionally branch based on register or variable states, and instructions to call and return from subroutines. The program and data memory functions sometimes share a single memory space, but this is not always the case. When the address spaces are separated, program and data memory need not even have the same basic word width.

A digital computer's flexibility comes in part from combining simple fast operations to produce more complex (albeit slower) ones, which in turn link together eventually solving the problem at hand. A four-bit CPU executing multiple precision subroutines can, for example, perform 64-bit addition and subtraction. The subroutines could in turn be building blocks for floating-point multiplication and division routines. Eventually, the four-bit CPU can simulate a far more complex "virtual" machine.

In fact, any digital computer with the above four functional elements can (given time) complete any algorithm (though the proverbial room full of chimpanzees at word processors might first re-create Shakespeare's classics and this Application Note)! This fact offers little consolation to product designers who want programs to run as quickly as possible. By definition, a real-time control algorithm must proceed quickly enough to meet the preordained speed constraints of other equipment.

One of the factors determining how long it will take a microcomputer to complete a given chore is the number of instructions it must execute. What makes a given computer architecture particularly well- or poorly-suited for a class of problems is how well its instruction set matches the tasks to be performed. The better the "primitive" operations correspond to the steps taken by the control algorithm, the lower the number of instructions needed, and the quicker the program will run. All else being equal, a CPU supporting 64-bit arithmetic directly could clearly perform floating-point math faster than a machine bogged-down by multiple-precision subroutines. In the same way, direct support for bit manipulation naturally leads to more efficient programs handling the binary input and output conditions inherent in digital control problems.




Figure 2. Block Diagram for Abstract Digital Computer



#### **Processing Elements**

The introduction stated that the 8051's bit-handling capabilities alone would be sufficient to solve some control applications. Let's see how the four basic elements of a digital computer—a CPU with associated registers, program memory, addressable data RAM, and I/O capability—relate to Boolean variables.

CPU. The 8051 CPU incorporates special logic devoted to executing several bit-wide operations. All told, there are 17 such instructions, all listed in Table 2. Not shown are 94 other (mostly byte-oriented) 8051 instructions

Program Memory. Bit-processing instructions are fetched from the same program memory as other arithmetic and logical operations. In addition to the instruc-

Table 2. MCS-51™ Boolean Processing Instruction Subset

| Processing Instruction Subset |                                                          |                                             |        |                       |  |  |  |
|-------------------------------|----------------------------------------------------------|---------------------------------------------|--------|-----------------------|--|--|--|
| Mnem                          | onic                                                     | Description                                 | Byte   | Сус                   |  |  |  |
| SETB                          | С                                                        | Set Carry flag                              | 1      | 1                     |  |  |  |
| SETB                          |                                                          | Set direct Bit                              | 2      | 1                     |  |  |  |
| CLR                           | C                                                        | Clear Carry flag                            | 1      | 1                     |  |  |  |
| CLR                           | bit<br>C                                                 | Clear direct bit                            | 2<br>1 | 1<br>1                |  |  |  |
| CPL                           | bit                                                      | Complement Carry flag Complement direct bit | 2      | 1                     |  |  |  |
|                               |                                                          | •                                           |        |                       |  |  |  |
| MOV                           |                                                          | Move direct bit to Carry flag               | 2      | 1                     |  |  |  |
| MOV                           | bit.C                                                    | Move Carry flag to direct bit               | 2      | 2                     |  |  |  |
| ANL                           | C.bit                                                    | AND direct bit to Carry flag                | 2      | 2<br>2                |  |  |  |
| ANL                           | C.bit                                                    | AND complement of direct bit to Carry flag  | 2      |                       |  |  |  |
| ORL                           | C.bit                                                    | OR direct bit to Carry flag                 | 2      | 2<br>2                |  |  |  |
| ORL                           | C.bit                                                    | OR complement of direct bit to Carry flag   | 2      | 2                     |  |  |  |
| JC                            | rel                                                      | Jump if Carry is flag is set                | 2      | 2                     |  |  |  |
| JNC                           | rel                                                      | Jump if No Carry flag                       | 2      | 2<br>2<br>2<br>2<br>2 |  |  |  |
| JB                            |                                                          | Jump if direct Bit set                      | 3      | 2                     |  |  |  |
| JNB                           | bit.rel                                                  |                                             | 3      | 2                     |  |  |  |
| JBC                           | JBC bit.rel Jump if direct Bit is set & 3 2<br>Clear bit |                                             |        |                       |  |  |  |
| Addre                         | Address mode abbreviations                               |                                             |        |                       |  |  |  |
| C—Ca                          | rry flag.                                                |                                             |        |                       |  |  |  |
| bit—12<br>bit.                | bit—128 software flags, any I/O pin, control or status   |                                             |        |                       |  |  |  |
|                               | l condi                                                  | tional jumps include an 8-bit               | offset | bvte.                 |  |  |  |
|                               |                                                          | 27 - 128 bytes relative to first            |        |                       |  |  |  |
|                               | ng instr                                                 |                                             | •      |                       |  |  |  |

All mnemonics copyrighted © Intel Corporation 1980.

tions of Table 2, several sophisticated program control features like multiple addressing modes, subroutine nesting, and a two-level interrupt structure are useful in structuring Boolean Processor-based programs.

Boolean instructions are one, two, or three bytes long, depending on what function they perform. Those involving only the carry flag have either a single-byte opcode or an opcode followed by a conditional-branch destination byte (Figure 3a). The more general instructions add a "direct address" byte after the opcode to specify the bit affected, yielding two or three byte encodings (Figure 3b). Though this format allows potentially 256 directly addressable bit locations, not all of them are implemented in the 8051 family.




Figure 3. Bit Addressing Instruction Formats






Figure 4. Bit Address Maps

Data Memory. The instructions in Figure 3b can operate directly upon 144 general purpose bits forming the Boolean processor "RAM." These bits can be used as software flags or to store program variables. Two operand instructions use the CPU's carry flag ("C") as a special one-bit register: in a sense, the carry is a "Boolean accumulator" for logical operations and data transfers.

Input/Output. All 32 I/O pins can be addressed as individual inputs, outputs, or both, in any combination. Any pin can be a control strobe output, status (Test) input, or serial I/O link implemented via software. An additional 33 individually addressable bits reconfigure, control, and monitor the status of the CPU and all onchip peripheral functions (timer counters, serial port modes, interrupt logic, and so forth).



| (MSB) | )     | (LSB)                                                                                                                               | OV            | PSW.2          | 3                                                                                                                        |
|-------|-------|-------------------------------------------------------------------------------------------------------------------------------------|---------------|----------------|--------------------------------------------------------------------------------------------------------------------------|
| CY    | AC F0 | RS1 RS0 OV — P                                                                                                                      | •             |                | Set/cleared by hardware dur-<br>ing arithmetic instructions to<br>indicate overflow conditions.                          |
| CY    | PSW.7 | Carry flag. Set/cleared by hardware or software during certain arithmetic and logical instructions.                                 | <u>—</u><br>Р | PSW.1<br>PSW.0 | (reserved) Parity flag. Set/cleared by hardware each instruction cycle to indicate an                                    |
| AC    | PSW.6 | Auxiliary Carry flag. Set/cleared by hardware during addition or subtraction instructions to indicate carry or borrow out of bit 3. |               | Note-          | odd/even number of "one"<br>bits in the accumulator, i.e.,<br>even parity.<br>the contents of (RS1, RS0)                 |
| F0    | PSW.5 | Flag 0.<br>Set/cleared/tested by soft-<br>ware as a user-defined status<br>flag.                                                    |               |                | enable the working register banks as follows: (0,0) - Bank 0 (00H-07H) (0,1) - Bank 1 (08H-0FH) (1,0) - Bank 2 (10H-17H) |
| RS1   | PSW.4 | Register bank Select control bits.                                                                                                  |               |                | (1,1) - Bank 3 (18H–1FH)                                                                                                 |
| RS0   | PSW.3 | 1 & 0. Set/cleared by software to determine working register bank (see Note).                                                       |               |                |                                                                                                                          |

Figure 5. PSW-Program Status Word Organization

| (MSE              | 3)    |                                                                              | (LSB)                 | INT1 | P3.3 | Interrupt 1 input pin.                                                                                           |
|-------------------|-------|------------------------------------------------------------------------------|-----------------------|------|------|------------------------------------------------------------------------------------------------------------------|
| RD                | WR T1 | TO INT1 INTO                                                                 | TXD RXD               |      |      | Low-level or falling-edge trig-<br>gered.                                                                        |
| <b>Symb</b><br>RD | P3.7  | Print Name and Signification  Read data control of Active low pulse gets.    | utput.<br>enerated by | INT0 | P3.2 | Interrupt 0 input pin. Low-level or falling-edge triggered.                                                      |
|                   |       | hardware when ex<br>memory is read.                                          | ternal data           | TXD  | P3.1 | Transmit Data pin for serial port in UART mode. Clock out-                                                       |
| WR                | P3.6  | Write data control on Active low pulse go hardware when exmemory is written. | enerated by           | RXD  | P3.0 | put in shift register mode.  Receive Data pin for serial port in UART mode. Data I/O pin in shift register mode. |
| T1                | P3.5  | Timer/counter 1 ex or test pin.                                              | ternal input          |      |      | piir iir siiir register mode.                                                                                    |
| ТО                | P3.4  | Timer/counter 0 ex or test pin.                                              | ternal input          |      |      |                                                                                                                  |

Figure 6. P3—Alternate I/O Functions of Port 3

#### **Direct Bit Addressing**

The most significant bit of the direct address byte selects one of two groups of bits. Values between 0 and 127 (00H and 7FH) define bits in a block of 32 bytes of on-chip RAM, between RAM addresses 20H and 2FH (Figure 4a). They are numbered consecutively from the lowest-order byte's lowest-order bit through the highest-order byte's highest-order bit.

Bit addresses between 128 and 255 (80H and 0FFH) correspond to bits in a number of special registers, mostly used for I/O or peripheral control. These positions are numbered with a different scheme than RAM: the five high-order address bits match those of the register's own address, while the three low-order bits identify the bit position within that register (Figure 4b).

# intel

Notice the column labeled "Symbol" in Figure 5. Bits with special meanings in the PSW and other registers have corresponding symbolic names. General-purpose (as opposed to carry-specific) instructions may access the carry like any other bit by using the mnemonic CY in place of C, P0, P1, P2, and P3 are the 8051's four I/O ports: secondary functions assigned to each of the eight pins of P3 are shown in Figure 6.

Figure 7 shows the last four bit addressable registers. TCON (Timer Control) and SCON (Serial port Control) control and monitor the corresponding peripherals, while IE (Interrupt Enable) and IP (Interrupt Priority) enable and prioritize the five hardware interrupt sources. Like the reserved hardware register addresses,

the five bits not implemented in IE and IP should not be accessed: they can *not* be used as software flags.

Addressable Register Set. There are 20 special function registers in the 8051, but the advantages of bit addressing only relate to the 11 described below. Five potentially bit-addressable register addresses (OCOH, OC8H, OD8H, OE8H, & 0F8H) are being reserved for possible future expansion in microcomputers based on the MCS-51 architecture. Reading or writing non-existent registers in the 8051 series is pointless, and may cause unpredictable results. Byte-wide logical operations can be used to manipulate bits in all non-bit addressable registers and RAM.

| TR1 TF  | O TRO IE1 IT1 IEO ITO                                                                                    | IE1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | I OON.3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Interrupt 1 Edge flag.<br>Set by hardware when exter-                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|---------|----------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Timer 1 overflow Flag.                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | nal interrupt edge detected.<br>Cleared when interrupt pro-<br>cessed.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| TCON 6  | counter overflow. Cleared when interrupt processed.                                                      | IT1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | TCON.2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Interrupt 1 Type control bit.<br>Set/cleared by software to<br>specify falling edge/low level<br>triggered external interrupts.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 10014.0 | Set/cleared by software to turn timer/counter on/off.                                                    | IEO `                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | TCON.1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Interrupt 0 Edge flag. Set by hardware when exter-                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| TCON.5  | Timer 0 overflow Flag. Set by hardware on timer/ counter overflow. Cleared                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | nal interrupt edge detected.<br>Cleared when interrupt pro-<br>cessed.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| TCON.4  | when interrupt processed. Timer 0 Run control bit. Set/cleared by software to turn timer/counter on/off. | IT0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | TCON.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Interrupt 0 Type control bit.<br>Set/cleared by software to<br>specify falling edge/low level<br>triggered external interrupts.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|         | a.) TCON—Timer/Counte                                                                                    | r Control                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | /Status Re                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| SM1 SM  | (LSB) 12 REN TB8 RB8 TI RI                                                                               | RB8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | SCON.2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Receive Bit 8. Set/cleared by hardware to indicate state of ninth data bit                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|         |                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | received.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|         | Set/cleared by software (see note).                                                                      | TI                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | SCON.1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Transmit Interrupt flag. Set by hardware when byte transmitted. Cleared by software after servicing.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|         | Set/cleared by software (see note).                                                                      | RI                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | SCON.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Receive Interrupt flag.<br>Set by hardware when byte re-                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| SCON.5  | Serial port Mode control bit 2. Set by software to disable reception of frames for which bit             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Note-                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | ceived. Cleared by software after servicing. the state of (SM0, SM1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|         | 8 is zero.                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | selects:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| SCON.4  | Set/cleared by software to enable/disable serial data recep-                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | (0,0)—Shift register I/O<br>expansion.<br>(0,1)—8-bit UART, variable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|         | tion.                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | data rate.<br>(1,0)—9-bit UART, fixed data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 000110  | T 115116                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| SCON.3  | Transmit Bit 8. Set/cleared by hardware to determine state of ninth data bit                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | rate. (1,1)—9-bit UART, variable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|         | Position TCON.6 TCON.5 TCON.4 SM1 SM Position SCON.7 SCON.6 SCON.5                                       | Position Name and Significance  TCON.7 Timer 1 overflow Flag. Set by hardware on timer/ counter overflow. Cleared when interrupt processed.  TCON.6 Timer 1 Run control bit. Set/cleared by software to turn timer/counter on/off.  TCON.5 Timer 0 overflow Flag. Set by hardware on timer/ counter overflow. Cleared when interrupt processed.  TCON.4 Timer 0 Run control bit. Set/cleared by software to turn timer/counter on/off.  a.) TCON—Timer/Counte  (LSB)  SM1 SM2 REN TB8 RB8 TI RI  Position Name and Significance  SCON.7 Serial port Mode control bit 0. Set/cleared by software (see note).  SCON.6 Serial port Mode control bit 1. Set/cleared by software (see note).  SCON.5 Serial port Mode control bit 2. Set by software to disable re- ception of frames for which bit 8 is zero.  SCON.4 Receiver Enable control bit. Set/cleared by software to en- | Position Name and Significance  TCON.7 Timer 1 overflow Flag. Set by hardware on timer/ counter overflow. Cleared when interrupt processed.  TCON.6 Timer 1 Run control bit. Set/cleared by software to turn timer/counter on/off.  TCON.5 Timer 0 overflow Flag. Set by hardware on timer/ counter overflow. Cleared when interrupt processed.  TCON.6 Timer 0 overflow Flag. Set by hardware on timer/ counter overflow. Cleared when interrupt processed.  TCON.4 Timer 0 Run control bit. Set/cleared by software to turn timer/counter on/off.  a.) TCON—Timer/Counter Control  (LSB)  RB8  SM1 SM2 REN TB8 RB8 TI RI  Position Name and Significance  SCON.7 Serial port Mode control bit 0. Set/cleared by software (see note).  SCON.6 Serial port Mode control bit 1. Set/cleared by software (see note).  SCON.5 Serial port Mode control bit 2. Set by software to disable reception of frames for which bit 8 is zero.  SCON.4 Receiver Enable control bit. Set/cleared by software to en- | Position Name and Significance  TCON.7 Timer 1 overflow Flag. Set by hardware on timer/ counter overflow. Cleared when interrupt processed.  TCON.6 Timer 1 Run control bit. Set/cleared by software to turn timer/counter on/off.  TCON.5 Timer 0 overflow Flag. Set by hardware on timer/ counter overflow. Cleared when interrupt processed.  TCON.4 Timer 0 Run control bit. Set/cleared by software to turn timer/counter on/off.  TCON.4 Timer 0 Run control bit. Set/cleared by software to turn timer/counter on/off.  a.) TCON—Timer/Counter Control/Status Re  (LSB) RB8 SCON.2  SM1 SM2 REN TB8 RB8 TI RI  Position Name and Significance  SCON.7 Serial port Mode control bit 0. Set/cleared by software (see note).  SCON.6 Serial port Mode control bit 1. Set/cleared by software (see note).  SCON.5 Serial port Mode control bit 2. Set by software to disable reception of frames for which bit 8 is zero.  SCON.4 Receiver Enable control bit. Set/cleared by software to en- |

Figure 7. Peripheral Configuration Registers

| /**OD           |                                                                                                |                                                                                                                            |                                |                                  |                          |                |                                                                                                                      |          |                                                                                                                               |
|-----------------|------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------|--------------------------------|----------------------------------|--------------------------|----------------|----------------------------------------------------------------------------------------------------------------------|----------|-------------------------------------------------------------------------------------------------------------------------------|
| (MSB)           | )                                                                                              | ES                                                                                                                         | ET1                            | EX1                              | ET1                      | (LSB)          |                                                                                                                      |          |                                                                                                                               |
|                 | L Donitio                                                                                      |                                                                                                                            |                                | L                                |                          |                | EX1                                                                                                                  | IE.2     | Enable External interrupt 1                                                                                                   |
| EA              | I Positio                                                                                      | Ena<br>Cle<br>all                                                                                                          | able All<br>ared by<br>interru | control<br>y softw<br>pts, inc   | bit.<br>are to<br>depend |                | EXI                                                                                                                  | IE.2     | control bit. Set/cleared by software to enable/disable interrupts from INT1.                                                  |
|                 | IE.6                                                                                           |                                                                                                                            |                                | of IE.4-                         | ·IE.0.                   |                | ET0                                                                                                                  | IE.1     | Enable Timer 0 control bit. Set/cleared by software to en-                                                                    |
| _               | IE.5                                                                                           | (reserved)                                                                                                                 |                                |                                  |                          |                | •                                                                                                                    |          | able/disable interrupts from timer/counter 0.                                                                                 |
| ES              | IE.4                                                                                           | Set<br>abl                                                                                                                 | /cleare                        | rial por<br>ed by se<br>ble inte | oftware                  | to en-         | EX0                                                                                                                  | IE.0     | Enable External interrupt 0 control bit. Set/cleared by software to enable/disable in-                                        |
| ET1             | IE.3                                                                                           | .3 Enable Timer 1 control bit. Set/cleared by software to enable/disable interrupts from timer/counter 1.  c.) IE—Interrup |                                |                                  |                          | to en-<br>from | ot Enable F                                                                                                          | Register | terrupts from INTO.                                                                                                           |
| (MSB)           | )                                                                                              |                                                                                                                            |                                |                                  |                          | (LSB)          |                                                                                                                      |          |                                                                                                                               |
|                 | _                                                                                              | PS                                                                                                                         | PT1                            | PX1                              | РТ0                      | PX0            |                                                                                                                      |          |                                                                                                                               |
| Symbo<br>—<br>— | Symbol Position Name and Significance  — IP.7 (reserved)  — IP.6 (reserved)  — IP.5 (reserved) |                                                                                                                            |                                |                                  |                          |                | PX1                                                                                                                  | IP.2     | External interrupt 1 Priority control bit. Set/cleared by software to specify high/low priority interrupts for INT1.          |
| PS              | IP.4                                                                                           | Serial port Priority control bit. Set/cleared by software to specify high/low priority interrupts for Serial port.         |                                |                                  |                          | are to         | PT0                                                                                                                  | IP.1     | Timer 0 Priority control bit.<br>Set/cleared by software to<br>specify high/low priority inter-<br>rupts for timer/counter 0. |
| PT1             | IP.3                                                                                           | Timer 1 Priority control bit.  Set/cleared by software to specify high/low priority interrupts for timer/counter 1.        |                                |                                  | PX0                      | IP.0           | External interrupt 0 Priority control bit. Set/cleared by software to specify high/low priority interrupts for INTO. |          |                                                                                                                               |
|                 |                                                                                                |                                                                                                                            |                                | d.) IF                           | —Inte                    | rrupt Pri      | iority Cont                                                                                                          | rol Regi | ster                                                                                                                          |

Figure 7. Peripheral Configuration Registers (Continued)

The accumulator and B registers (A and B) are normally involved in byte-wide arithmetic, but their individual bits can also be used as 16 general software flags. Added with the 128 flags in RAM, this gives 144 general purpose variables for bit-intensive programs. The program status word (PSW) in Figure 5 is a collection of flags and machine status bits including the carry flag itself. Byte operations acting on the PSW can therefore affect the carry.

#### Instruction Set

Having looked at the bit variables available to the Boolean Processor, we will now look at the four classes of

instructions that manipulate these bits. It may be helpful to refer back to Table 2 while reading this section.

State Control. Addressable bits or flags may be set, cleared, or logically complemented in one instruction cycle with the two-byte instructions SETB, CLR, and CPL. (The "B" affixed to SETB distinguishes it from the assembler "SET" directive used for symbol definition.) SETB and CLR are analogous to loading a bit with a constant: 1 or 0. Single byte versions perform the same three operations on the carry.

The MCS-51 assembly language specifies a bit address in any of three ways:

• by a number or expression corresponding to the direct bit address (0-255):



- by the name or address of the register containing the bit, the *dot operator* symbol (a period: "."), and the bit's position in the register (7-0):
- in the case of control and status registers, by the predefined assembler symbols listed in the first columns of Figures 5-7.

Bits may also be given user-defined names with the assembler "BIT" directive and any of the above techniques. For example, bit 5 of the PSW may be cleared by any of the four instructions.

```
USR_FLG BIT PSW.5 ; User Symbol Definition
... ...
CLR OD5H ; Absolute Addressing
CLR PSW.5 ; Use of Dot Operator
CLR FO ; Pre-Defined Assembler
; Symbol
CLR USR_FLG ; User-Defined Symbol
```

Data Transfers. The two-byte MOV instructions can transport any addressable bit to the carry in one cycle, or copy the carry to the bit in two cycles. A bit can be moved between two arbitrary locations via the carry by combining the two instructions. (If necessary, push and pop the PSW to preserve the previous contents of the carry.) These instructions can replace the multi-instruction sequence of Figure 8, a program structure appearing in controller applications whenever flags or outputs are conditionally switched on or off.




Figure 8. Bit Transfer Instruction Operation

Logical Operations. Four instructions perform the logical-AND and logical-OR operations between the carry and another bit, and leave the results in the carry. The instruction mnemonics are ANL and ORL; the absence or presence of a slash mark ("/") before the source operand indicates whether to use the positive-logic value or the logical complement of the addressed bit. (The source operand itself is never affected.)

Bit-test Instructions. The conditional jump instructions "JC rel" (Jump on Carry) and "JNC rel" (Jump on Not Carry) test the state of the carry flag, branching if it is a one or zero, respectively. (The letters "rel" denote relative code addressing.) The three-byte instructions "JB bit.rel" and "JNB bit.rel" (Jump on Bit and Jump on Not Bit) test the state of any addressable bit in a similar manner. A fifth instruction combines the Jump on Bit and Clear operations. "JBC bit.rel" conditionally branches to the indicated address, then clears the bit in the same two cycle instruction. This operation is the same as the MCS-48 "JTF" instructions.

All 8051 conditional jump instructions use program counter-relative addressing, and all execute in two cycles. The last instruction byte encodes a signed displacement ranging from -128 to +127. During execution, the CPU adds this value to the incremented program counter to produce the jump destination. Put another way, a conditional jump to the immediately following instruction would encode 00H in the offset byte.

A section of program or subroutine written using only relative jumps to nearby addresses will have the same machine code independent of the code's location. An assembled routine may be repositioned anywhere in memory, even crossing memory page boundaries, without having to modify the program or recompute destination addresses. To facilitate this flexibility, there is an unconditional "Short Jump" (SJMP) which uses relative addressing as well. Since a programmer would have quite a chore trying to compute relative offset values from one instruction to another, ASM51 automatically computes the displacement needed given only the destination address or label. An error message will alert the programmer if the destination is "out of range."

The so-called "Bit Test" instructions implemented on many other microprocessors simply perform the logical-AND operation between a byte variable and a constant mask, and set or clear a zero flag depending on the result. This is essentially equivalent to the 8051 "MOV C.bit" instruction. A second instruction is then needed to conditionally branch based on the state of the zero flag. This does *not* constitute abstract bit-addressing in the MCS-51 sense. A flag exists only as a field



within a register: to reference a bit the programmer must know and specify both the encompassing register and the bit's position therein. This constraint severely limits the flexibility of symbolic bit addressing and reduces the machine's code-efficiency and speed.

Interaction with Other Instructions. The carry flag is also affected by the instructions listed in Table 3. It can be rotated through the accumulator, and altered as a side effect of arithmetic instructions. Refer to the User's Manual for details on how these instructions operate.

### Simple Instruction Combinations

By combining general purpose bit operations with certain addressable bits, one can "custom build" several hundred useful instructions. All eight bits of the PSW can be tested directly with conditional jump instructions to monitor (among other things) parity and overflow status. Programmers can take advantage of 128 software flags to keep track of operating modes, resource usage, and so forth.

The Boolean instructions are also the most efficient way to control or reconfigure peripheral and I/O registers. All 32 I/O lines become "test pins," for example, tested by conditional jump instructions. Any output pin can be toggled (complemented) in a single instruction cycle. Setting or clearing the Timer Run flags (TR0 and TR1) turn the timer/counters on or off; polling the same flags elsewhere lets the program determine if a timer is running. The respective overflow flags (TF0 and TF1) can be tested to determine when the desired period or count has elapsed, then cleared in preparation for the next repetition. (For the record, these bits are all part of the TCON register, Figure 7a. Thanks to symbolic bit addressing, the programmer only needs to remember the mnemonic associated with each function. In other words, don't bother memorizing control word layouts.)

In the MCS-48 family, instructions corresponding to some of the above functions require specific opcodes. Ten different opcodes serve to clear complement the software flags F0 and F1, enable/disable each interrupt, and start/stop the timer. In the 8051 instruction set, just three opcodes (SETB, CLR, CPL) with a direct bit address appended perform the same functions. Two test instructions (JB and JNB) can be combined with bit addresses to test the software flags, the 8048 I/O pins T0, T1, and INT, and the eight accumulator bits, replacing 15 more different instructions.

Table 4a shows how 8051 programs implement software flag and machine control functions associated with special opcodes in the 8048. In every case the MCS-51 solution requires the same number of machine cycles, and executes 2.5 times faster. Table 3. Other Instructions Affecting

| the Carry Flag |               |                                                                                |      |     |  |  |  |  |  |  |  |
|----------------|---------------|--------------------------------------------------------------------------------|------|-----|--|--|--|--|--|--|--|
| Mnem           | onic          | Description                                                                    | Byte | Сус |  |  |  |  |  |  |  |
| ADD            | A,Rn          | Add register to<br>Accumulator                                                 | 1    | 1   |  |  |  |  |  |  |  |
| ADD            | A,direct      | Add direct byte to Accumulator                                                 | 2    | 1   |  |  |  |  |  |  |  |
| ADD            | A,@Ri         | Add indirect RAM to Accumulator                                                | 1    | 1   |  |  |  |  |  |  |  |
| ADD            | A,#data       | Add immediate data to Accumulator                                              | 2    | 1   |  |  |  |  |  |  |  |
| ADDC           | A,Rn          | Add register to Accumulator with                                               | 1    | 1   |  |  |  |  |  |  |  |
| ADDC           | A,direct      | Carry flag Add direct byte to Accumulator with                                 | 2    | 1   |  |  |  |  |  |  |  |
| ADDC           | A,@Ri         | Carry flag Add indirect RAM to Accumulator with                                | 1    | 1   |  |  |  |  |  |  |  |
| ADDC           | A,#data       | Carry flag Add immediate data                                                  | 2    | 1   |  |  |  |  |  |  |  |
| SUBB           | A,Rn          | to Acc with Carry flag<br>Subtract register from<br>Accumulator with<br>borrow | 1    | 1   |  |  |  |  |  |  |  |
| SUBB           | A,direct      | Subtract direct byte from Acc with borrow                                      | 2    | 1   |  |  |  |  |  |  |  |
| SUBB           | A,@Ri         | Subtract indirect RAM from Acc with borrow                                     | 1    | 1   |  |  |  |  |  |  |  |
| SUBB           | A,#data       | Subtract immediate data from Acc with borrow                                   | 2    | 1   |  |  |  |  |  |  |  |
| MUL            | AB            | Multiply A & B                                                                 | 1    | 4   |  |  |  |  |  |  |  |
| DIV            | AB            | Divide A by B                                                                  | 1    | 4   |  |  |  |  |  |  |  |
| DA             | A             | Decimal Adjust<br>Accumulator                                                  | 1    | 1   |  |  |  |  |  |  |  |
| RLC            | A             | Rotate Accumulator<br>Left through the Carry<br>flag                           | 1    | 1   |  |  |  |  |  |  |  |
| RRC            | Α             | Rotate Accumulator<br>Right through Carry<br>flag                              | 1    | 1   |  |  |  |  |  |  |  |
| CJNE           | A,direct.rel  | Compare direct byte to Acc & Jump if Not                                       | 3    | 2   |  |  |  |  |  |  |  |
| CJNE           | A, # data.rel | Equal Compare immediate to Acc & Jump if Not Equal                             | 3    | 2   |  |  |  |  |  |  |  |
| CJNE           | Rn,#data.rel  | Compare immed to register & Jump if Not                                        | 3    | 2 · |  |  |  |  |  |  |  |
| CJNE           | @Ri,#data.rel | Equal Compare immed to indirect & Jump if Not Equal                            | 3    | 2   |  |  |  |  |  |  |  |

All mnemonics copyrighted © Intel Corporation 1980.



Table 4a. Contrasting 8048 and 8051 Bit Control and Testing Instructions

| 8048<br>Instruction |              | Bytes       | Cycles | μSec |      | 8x51<br>truction | Bytes | Cycles & μSec |
|---------------------|--------------|-------------|--------|------|------|------------------|-------|---------------|
| Flag Control        |              |             |        |      |      |                  |       |               |
| CLR                 | С            | . 1         | 1      | 2.5  | CLR  | С                | 1     | 1             |
| CPL                 | F0           | 1           | 1      | 2.5  | CPL  | F0               | 2     | 1             |
| Flag Testi          | ng           |             |        |      |      |                  |       |               |
| JNC                 | offset       | 2           | 2      | 5.0  | JNC  | rel              | 2     | 2             |
| JF0                 | offset       | 2           | 2      | 5.0  | JB   | F0.rel           | 3     | 2             |
| JB7                 | offset       | 2           | 2      | 5.0  | JB   | ACC.7.rel        | 3     | 2             |
| Periphera           | Polling      | ,           |        |      |      |                  |       |               |
| JŤO                 | offset       | 2           | 2      | 5.0  | JB   | T0.rel           | 3     | 2             |
| JN1                 | offset       | 2           | 2      | 5.0  | JNB  | INT0.rel         | 3     | 2             |
| JTF                 | offset       | 2           | 2      | 5.0  | JBC  | TF0.rel          | 3     | 2             |
| Machine a           | and Peripher | ral Control |        |      |      |                  |       |               |
| STRT                | T .          | 1           | 1      | 2.5  | SETB | TR0              | 2     | 1             |
| EN                  | 1            | 1           | 1      | 2.5  | SETB | EX0              | 2     | 1             |
| DIS                 | TCNT1        | 1           | 11     | 2.5  | CLR  | ET0              | 2     | 11            |

Table 4b. Replacing 8048 Instruction Sequences with Single 8x51 Instructions

| 8048<br>Instruction                                                | Byte | s | Cycles | μSec | In   | 8051<br>struction | Bytes | Cycles & μSec |
|--------------------------------------------------------------------|------|---|--------|------|------|-------------------|-------|---------------|
| Flag Control Set carry CLR C CPL C                                 | =    | 2 | 2      | 5.0  | SETB | C .               | 1     | 1             |
| Set Software Flag<br>CLR F0<br>CPL F0                              | =    | 2 | 2      | 5.0  | SETB | F0                | 2     | 1             |
| Turn Off Output Pin<br>ANL P1.#0FBH                                | =    | 2 | 2      | 5.0  | CLR  | P1.2              | 2     | 1             |
| Complement Output Pin<br>IN A.P1<br>XRL A.#04H<br>OUTL P1.A        | =    | 4 | 6      | 15.0 | CPL  | P1.2              | 2     | 1             |
| Clear Flag in RAM<br>MOV R0.#FLGADR<br>MOV A.@R0<br>ANL A.#FLGMASK |      |   |        |      |      |                   |       |               |
| MOV @R0.A                                                          | =    | 6 | 6      | 15.0 | CLR  | USERFLG           | 2     | 1             |



Table 4b. Replacing 8048 Instruction Sequences with Single 8x51 Instructions (Continued)

| 804<br>Instru                                |                                                   | Bytes             | Cycles | μ <b>Sec</b> | 1   | 8x51<br>struction | Bytes | Cycles & μSec |
|----------------------------------------------|---------------------------------------------------|-------------------|--------|--------------|-----|-------------------|-------|---------------|
| Flag Test<br>Jump if So<br>JF0<br>JMP        | ing:<br>oftware Fla<br>\$+4<br>offset             | ag is 0<br>= 4    | . 4    | 10.0         | JNB | F0.rel            | 3     | 2             |
| Jump if A<br>CPL<br>JB7<br>CPL               | ccumulato<br>A<br>offset<br>A                     | r bit is 0<br>= 4 | 4      | 10.0         | JNB | ACC.7.rel         | 3     | 2             |
| Periphera<br>Test if Inp<br>IN<br>CPL<br>JB3 | ll Polling<br>out Pin is G<br>A.P1<br>A<br>offset | irounded = 4      | 5      | 12.5         | JNB | P1.3.rel          | 3     | 2             |
| Test if Into<br>JN1<br>JMP                   | errupt Pin<br>\$+4<br>offset                      | is High<br>= 4    | 4      | 10.0         | JB  | INT0.rel          | 3     | ·<br>· 2      |

# 3.0 BOOLEAN PROCESSOR APPLICATIONS

So what? Then what does all this buy you?

Qualitatively, nothing. All the same capabilities could be (and often have been) implemented on other machines using awkward sequences of other basic operations. As mentioned earlier, any CPU can solve any problem given enough time.

Quantitatively, the differences between a solution allowed by the 8051 and those required by previous architectures are numerous. What the 8051 Family buys you is a faster, cleaner, lower-cost solution to microcontroller applications.

The opcode space freed by condensing many specific 8048 instructions into a few general operations has been used to add new functionality to the MCS-51 architecture—both for byte and bit operations. 144 software flags replace the 8048's two. These flags (and the carry) may be directly set, not just cleared and complemented, and all can be tested for either state, not just one. Operating mode bits previously inaccessible may be read, tested, or saved. Situations where the 8051 instruction set provides new capabilities are contrasted with 8048 instruction sequences in Table 4b. Here the 8051 speed advantage ranges from 5x to 15x!

Combining Boolean and byte-wide instructions can produce great synergy. An MCS-51 based application will prove to be:

- simpler to write since the architecture correlates more closely with the problems being solved:
- easier to debug because more individual instructions have no unexpected or undesirable side-effects:
- more byte efficient due to direct bit addressing and program counter relative branching:
- faster running because fewer bytes of instruction need to be fetched and fewer conditional jumps are processed:
- lower cost because of the high level of system-integration within one component.

These rather unabashed claims of excellence shall not go unsubstantiated. The rest of this chapter examines less trivial tasks simplified by the Boolean processor. The first three compare the 8051 with other microprocessors; the last two go into 8051-based system designs in much greater depth.

### Design Example #1—Bit Permutation

First off, we'll use the bit-transfer instructions to permute a lengthy pattern of bits.



A steadily increasing number of data communication products use encoding methods to protect the security of sensitive information. By law, interstate financial transactions involving the Federal banking system must be transmitted using the Federal Information Processing Data Encryption Standard (DES).

Basically, the DES combines eight bytes of "plaintext" data (in binary, ASCII, or any other format) with a 56-bit "key", producing a 64-bit encrypted value for transmission. At the receiving end the same algorithm is applied to the incoming data using the same key, reproducing the original eight byte message. The algorithm used for these permutations is fixed; different user-defined keys ensure data privacy.

It is not the purpose of this note to describe the DES in any detail. Suffice it to say that encryption/decryption is a long, iterative process consisting of rotations, exclusive -OR operations, function table look-ups, and an extensive (and quite bizarre) sequence of bit permutation, packing, and unpacking steps. (For further details refer to the June 21, 1979 issue of Electronics magazine.) The bit manipulation steps are included, it is rumored, to impede a general purpose digital supercomputer trying to "break" the code. Any algorithm implementing the DES with previous generation microprocessors would spend virtually all of its time diddling bits.

The bit manipulation performed is typified by the Key Schedule Calculation represented in Figure 9. This step is repeated 16 times for each key used in the course of a transmission. In essence, a seven-byte, 56-bit "Shifted Key Buffer" is transformed into an eight-byte, "Permutation Buffer" without altering the shifted Key. The arrows in Figure 9 indicate a few of the translation steps. Only six bits of each byte of the Permutation Buffer are used; the two high-order bits of each byte are cleared. This means only 48 of the 56 Shifted Key Buffer bits are used in any one iteration.

Different microprocessor architectures would best implement this type of permutation in different ways. Most approaches would share the steps of Figure 10a:

- Initialize the Permutation Buffer to default state (ones or zeroes):
- Isolate the state of a bit of a byte from the Key Buffer. Depending on the CPU, this might be accomplished by rotating a word of the Key Buffer through a carry flag or testing a bit in memory or an accumulator against a mask byte:
- Perform a conditional jump based on the carry or zero flag if the Permutation Buffer default state is correct:
- Otherwise reverse the corresponding bit in the permutation buffer with logical operations and mask bytes.

Each step above may require several instructions. The last three steps must be repeated for all 48 bits. Most microprocessors would spend 300 to 3,000 microseconds on each of the 16 iterations.

Notice, though, that this flow chart looks a lot like Figure 8. The Boolean Processor can permute bits by simply moving them from the source to the carry to the destination—a total of two instructions taking four bytes and three microseconds per bit. Assume the Shifted Key Buffer and Permutation Buffer both reside in bit-addressable RAM, with the bits of the former assigned symbolic names SKB\_1, SKB\_2, ... SKB\_56, and that the bytes of the latter are named PB\_1, ... PB\_8. Then working from Figure 9, the software for the permutation algorithm would be that of Example 1a. The total routine length would be 192 bytes, requiring 144 microseconds.




Figure 9. DES Key Schedule Transformation




Figure 10a. Flowchart for Key Permutation Attempted with a Byte Processor






Figure 10b. DES Key Permutation with Boolean Processor



The algorithm of Figure 10b is just slightly more efficient in this time-critical application and illustrates the synergy of an integrated byte and bit processor. The bits needed for each byte of the Permutation Buffer are assimilated by loading each bit into the carry (1  $\mu$ s.) and shifting it into the accumulator (1  $\mu$ s.). Each byte is stored in RAM when completed. Forty-eight bits thus need a total of 112 instructions, some of which are listed in Example 1b.

Worst-case execution time would be 112 microseconds, since each instruction takes a single cycle. Routine length would also decrease, to 168 bytes. (Actually, in the context of the complete encryption algorithm, each permuted byte would be processed as soon as it is assimilated—saving memory and cutting execution time by another 8 µs.)

To date, most banking terminals and other systems using the DES have needed special boards or peripheral controller chips just for the encryption/decryption process, and still more hardware to form a serial bit stream for transmission (Figure 11a). An 8051 solution could pack most of the entire system onto the one chip (Figure 11b). The whole DES algorithm would require less than one-fourth of the on-chip program memory, with the remaining bytes free for operating the banking terminal (or whatever) itself.

Moreover, since transmission and reception of data is performed through the on-board UART, the unencrypted data (plaintext) never even exists outside the microcomputer! Naturally, this would afford a high degree of security from data interception.

```
Example 1. DES Key Permutation Software.
a.) "Brute Force" technique
   MOV
            C,SKB_1
   MOV
            PB_1.1,C
   MOV
            C,SKB_2
   VOM
            PB_4.0.C
   MOV
            C,SKB_3
   MOV
            PB_2.5,C
   MOV
            C,SKB_4
   VOM
            PB_1.0,C
   . . .
            . . . . .
   . . .
   MOV
            C,SKB_55
   MOV
            PB_5.0,C
   MOV
            C,SKB_56
   VOM
            PB_7.2,C
b.) Using Accumulator to Collect Bits
   CLR
            Α
   MOV
            C,SKB_14
   RLC
            Α
   VOM
            C,SKB_17
   RLC
            Α
   MOV
            C,SKB_11
   RLC
            Α
   MOV
            C,SKB_24
   RLC
            Α
   MOV
            C,SKB_1
   RLC
            Α
   MOV
            C,SKB_5
   RLC
            Α
            PB_1,A
   MOV
   . . .
   . . .
            . . . . .
   MOV
            C,SKB_29
   RLC
            Α
   MOV
            C,SKB_32
```

RLC

MOV

Α

PB\_8,A






Figure 11. Secure Banking Terminal Block Diagram

# Design Example #2—Software Serial I/O

An exercise often imposed on beginning microcomputer students is to write a program simulating a UART. Though doing this with the 8051 Family may appear to be a moot point (given that the hardware for a full UART is on-chip), it is still instructive to see how it would be done, and maintains a product line tradition.

As it turns out, the 8051 microcomputers can receive or transmit serial data via software very efficiently using the Boolean instruction set. Since any I/O pin may be a serial input or output, several serial links could be maintained at once.

Figures 12a and 12b show algorithms for receiving or transmitting a byte of data. (Another section of program would invoke this algorithm eight times, synchronizing it with a start bit, clock signal, software delay, or timer interrupt.) Data is received by testing an input pin, setting the carry to the same state, shifting the carry into a data buffer, and saving the partial frame in internal RAM. Data is transmitted by shifting an output buffer through the carry, and generating each bit on an output pin.

A side-by-side comparison of the software for this common "bit-banging" application with three different microprocessor architectures is shown in Table 5a and 5b. The 8051 solution is more efficient than the others on every count!




Figure 12. Serial I/O Algorithms



Table 5. Serial I/O Programs for Various Microprocessors

|   | N   SERPOR                                                                                 | 8048  CLR C JN10 LO CPL C MOV RO#SFRBUF MOV A.@R0 RRC A MOV @R0.A | MOV C.SERPIN  MOV A.SERBUF RRC A MOV SERBUF.A  4 INSTRUCTIONS |
|---|--------------------------------------------------------------------------------------------|-------------------------------------------------------------------|---------------------------------------------------------------|
|   | ANI MASK JZ. LO CMC LO. LXI HL.SERBUF MOV A.M RR MOV M.A  RESULTS: 8 INSTRUCTIONS 14 BYTES | JN10 LO CPI C MOV R0.#SFRBUF MOV A.@R0 RRC A MOV @R0.A            | MOV A.SERBUF<br>RRC A<br>MOV SERBUF.A                         |
|   | JZ 10 CMC 10. 1X1 HL.SERBUF MOV A.M RR MOV M.A  RESULTS: 8 INSTRUCTIONS 14 BYTES           | JN10 LO CPI C MOV R0.#SFRBUF MOV A.@R0 RRC A MOV @R0.A            | MOV A.SERBUF<br>RRC A<br>MOV SERBUF.A                         |
|   | CMC 10. 1X1 HL.SERBUF MOV A.M RR MOV M.A  RESULTS: 8 INSTRUCTIONS 14 BYTES                 | JN10 LO CPI C MOV R0.#SFRBUF MOV A.@R0 RRC A MOV @R0.A            | RRC A<br>MOV SERBUEA                                          |
| · | I O. LXI HL.SERBUF MOV A.M RR MOV M.A  RESULTS: 8 INSTRUCTIONS 14 BYTES                    | CPI C MOV RO.#SFRBUF MOV A.@R0 RRC A MOV @R0.A                    | RRC A<br>MOV SERBUEA                                          |
|   | MOV A.M<br>RR<br>MOV M.A<br>RESULTS:<br>8 INSTRUCTIONS<br>14 BYTES                         | MOV R0.#SFRBUF MOV A.@R0 RRC A MOV @R0.A                          | RRC A<br>MOV SERBUEA                                          |
|   | RR<br>MOV M.A<br>RESULTS:<br>8 INSTRUCTIONS<br>14 BYTES                                    | MOV A.@R0 RRC A MOV @R0.A                                         | RRC A<br>MOV SERBUEA                                          |
| · | MOV M.A  RESULTS: 8 INSTRUCTIONS 14 BYTES                                                  | RRC A MOV @R0.A  7 INSTRUCTIONS                                   | · MOV SERBUF.A                                                |
|   | RESULTS:<br>8 INSTRUCTIONS<br>14 BYTES                                                     | 7 INSTRUCTIONS                                                    |                                                               |
|   | 8 INSTRUCTIONS<br>14 BYTES                                                                 |                                                                   | 4 INSTRUCTIONS                                                |
|   | 14 BYTES                                                                                   |                                                                   | 4 INSTRUCTIONS                                                |
|   | 14 BYTES                                                                                   |                                                                   |                                                               |
|   | 56 STATES                                                                                  | 9 BY LES                                                          | 7 BYTES                                                       |
|   |                                                                                            | 9 CYCLES                                                          | 4 CYCLES                                                      |
|   | 19 uSEC.                                                                                   | 22.5 uSFC.                                                        | 4 uSFC.                                                       |
|   | b.) Output Routine.                                                                        |                                                                   |                                                               |
|   | 8085                                                                                       | 8048                                                              | 8051                                                          |
|   | LXI HLSFRBUF                                                                               | MOV RO.#SERBUE                                                    |                                                               |
|   | MOV A.M                                                                                    | MOV A.@R0                                                         | MOV A,SERBUF                                                  |
|   | RR                                                                                         | RRC A                                                             | RRC A                                                         |
|   | MOV M,A                                                                                    | MOV @R0,A                                                         | MOV SERBUF,A                                                  |
|   | IN SERPORT                                                                                 |                                                                   |                                                               |
|   | JC HI                                                                                      | JC HI                                                             |                                                               |
|   | LO. ANI NOT MASK                                                                           | ANI. SERPRT,#NOT MASK                                             | MOV SERPIN.C                                                  |
|   | JMP CNT ~                                                                                  | JMP CNT                                                           |                                                               |
|   | HI: ORI MASK                                                                               | HI: ORL SERPRT,#MASK                                              |                                                               |
|   | CNT: OUT SERPORT                                                                           | CNI:                                                              |                                                               |
|   | RESULTS:                                                                                   |                                                                   |                                                               |
|   | 10 INSTRUCTIONS                                                                            | 8 INSTRUCTIONS                                                    | 4 INSTRUCTIONS                                                |
|   | 20 BYTES                                                                                   | 13 BYTES                                                          | 7 BYTES                                                       |
|   | 72 STATES                                                                                  | 11 CYCLES                                                         | 5 CYCLES                                                      |
|   | 24 uSEC.                                                                                   | 27.5 uSEC.                                                        | 5 uSEC.                                                       |

# Design Example #3—Combinatorial Logic Equations

Next we'll look at some simple uses for bit-test instructions and logical operations. (This example is also presented in Application Note AP-69.)

Virtually all hardware designers have solved complex functions using combinatorial logic. While the hardware involved may vary from relay logic, vacuum tubes, or TTL or to more esoteric technologies like fluidics, in each case the goal is the same: to solve a problem represented by a logical function of several Boolean variables.

Figure 13 shows TTL and relay logic diagrams for a function of the six variables U through Z. Each is a solution of the equation.

$$Q = (U \bullet (V + W)) + (X \bullet \overline{Y}) + \overline{Z}$$

Equations of this sort might be reduced using Karnaugh Maps or algebraic techniques, but that is not the purpose of this example. As the logic complexity increases, so does the difficulty of the reduction process. Even a minor change to the function equations as the design evolves would require tedious re-reduction from scratch.




Figure 13. Hardware Implementations of Boolean Functions

For the sake of comparison we will implement this function three ways, restricting the software to three proper subsets of the MCS-51 instruction set. We will also assume that U and V are input pins from different input ports, W and X are status bits for two peripheral controllers, and Y and Z are software flags set up earlier in the program. The end result must be written

to an output pin on some third port. The first two implementations follow the flow-chart shown in Figure 14. Program flow would embark on a route down a test-and-branch tree and leaves either the "True" or "Not True" exit ASAP—as soon as the proper result has been determined. These exits then rewrite the output port with the result bit respectively one or zero.




Figure 14. Flow Chart for Tree-Branching Algorithm

Other digital computers must solve equations of this type with standard word-wide logical instructions and conditional jumps. So for the first implementation, we won't use any generalized bit-addressing instructions. As we shall soon see, being constrained to such an instruction subset produces somewhat sloppy software solutions. MCS-51 mnemonics are used in Example 2a: other machines might further cloud the situation by requiring operation-specific mnemonics like INPUT, OUTPUT, LOAD, STORE, etc., instead of the MOV mnemonic used for all variable transfers in the 8051 instruction set.

The code which results is cumbersome and error prone. It would be difficult to prove whether the software worked for all input combinations in programs of this sort. Furthermore, execution time will vary widely with input data.

Thanks to the direct bit-test operations, a single instruction can replace each move mask conditional jump sequence in Example 2a, but the algorithm would be equally convoluted (see Example 2b). To lessen the confusion "a bit" each input variable is assigned a symbolic name.

A more elegant and efficient implementation (Example 2c) strings together the Boolean ANL and ORL functions to generate the output function with straight-line code. When finished, the carry flag contains the result, which is simply copied out to the destination pin. No flow chart is needed—code can be written directly from the logic diagrams in Figure 14. The result is simplicity itself: fast, flexible, reliable, easy to design, and easy to debug.

An 8051 program can simulate an N-input AND or OR gate with at most N+1 lines of source program—one for each input and one line to store the results. To simulate NAND and NOR gates, complement the carry after computing the function. When some inputs to the gate have "inversion bubbles", perform the ANL or ORL operation on inverted operands. When the first input is inverted, either load the operand into the carry and then complement it, or use DeMorgan's Theorem to convert the gate to a different form.

```
Example 2. Software Solutions to Logic Function of
Figure 13.
a.) Using only byte-wide logical instructions
         SOLVE RANDOM LOGIC
         FUNCTION OF 6 VARIABLES
            LOADING AND
                           MASKING
              APPROPRIATE
         THE
                           BITS
         THE
              ACCUMULATOR.
         EXECUTING CONDITIONAL
         JUMPS BASED ON ZERO
         CONDITION.
                      (APPROACH
         BY BYTE-ORIENTED
         ARCHITECTURES.)
                           BYTE
         MASK VALUES CORRESPOND
         RESPECTIVE BYTE ADDRESS
         AND BIT POSITIONS.
OUTBUF
        DATA 22H
:OUTPUT PIN STATE MAP
```

# intal

```
TESTV:
        MOV A,P2
        ANL A, #00000100B
        JNZ
             TESTU
        VOM
             A.TCON
        ANL A,#00100000B
        JZ
             TESTX
TESTU:
        VOM
            A.Pl
            A,#0000010B
        ANL
        JNZ
             SETQ
TESTX:
        VOM
             A,TCON
        ANL A,#00001000B
        JZ
             TESTZ
        VOM
            A,20H
        ANL A,#0000001B
        JZ
             SETQ
TESTZ:
        VOM
            A,21H
        ANL A,#0000010B
        JZ
             SETO
CLRQ:
        MOV A, OUTBUF
        ANL A,#11110111B
        JMP
            QTUO
            A, OUTBUF
SETQ:
        MOV
        ORL A,#00001000B
OUTQ:
        MOV OUTBUF, A
        MOV P3,A
b.) Using only bit-test instructions
:BFUNC2 SOLVE A RANDOM LOGIC
        FUNCTION OF 6 VARIABLES
BY DIRECTLY POLLING EACH
         BIT. (APPROACH USING
        MCS-51 UNIQUE BIT-TEST
         INSTRUCTION CAPABILITY.)
         SYMBOLS USED IN LOGIC
        DIAGRAM ASSIGNED TO
         CORRESPONDING 8x51 BIT
        ADDRESSES.
```

```
BIT
              P1.1
V
        BIT
              P2.2
W
        BIT
              TFO
Х
        BIT
               IE1
Y
        BIT
              20H.0
z
        BIT
              21H.1
        BIT
Q
              P3.3
        . . .
TEST_V: JB
              V,TEST_U
              W,TEST_X
        JNB
TEST_U: JB
              U,SET_Q
TEST_X: JNB
              X,TEST_Z
        JNB
              Y,SET_Q
TEST_Z: JNB
              Z,SET_Q
CLR_Q: CLR
              Q
        JMP
              NXTTST
SET_Q: SETB Q
NXTTST: (CONTINUATION OF
       :PROGRAM)
c.) Using logical operations on Boolean variables
:FUNC3 SOLVE A RANDOM LOGIC
        FUNCTION OF 6 VARIABLES
        USING STRAIGHT_LINE
        LOGICAL INSTRUCTIONS ON
        MCS-51 BOOLEAN VARIABLES.
MOV C,V
ORL C,W
         ;OUTPUT OF OR GATE
ANL C,U ;OUTPUT OF TOP AND GATE
MOV FO.C ; SAVE INTERMEDIATE STATE
MOV C,X
ANL C,Y
         ;OUTPUT OF BOTTOM AND GATE
ORL C,FO ;INCLUDE VALUE SAVED ABOVE
         ;INCLUDE LAST INPUT
ORL C,Z
          ;VARIABLE
MOV Q,C
         ;OUTPUT COMPUTED RESULT
```



An upper-limit can be placed on the complexity of software to simulate a large number of gates by summing the total number of inputs and outputs. The *actual* total should be somewhat shorter, since calculations can be "chained," as shown. The output of one gate is often the first input to another, bypassing the intermediate variable to eliminate two lines of source.

# Design Example #4—Automotive Dashboard Functions

Now let's apply these techniques to designing the software for a complete controller system. This application is patterned after a familiar real-world application which isn't nearly as trivial as it might first appear: automobile turn signals. Imagine the three position turn lever on the steering column as a single-pole, triple-throw toggle switch. In its central position all contacts are open. In the up or down positions contacts close causing corresponding lights in the rear of the car to blink. So far very simple.

Two more turn signals blink in the front of the car, and two others in the dashboard. All six bulbs flash when an emergency switch is closed. A thermo-mechanical relay (accessible under the dashboard in case it wears out) causes the blinking.

Applying the brake pedal turns the tail light filaments on constantly ... unless a turn is in progress, in which case the blinking tail light is not affected. (Of course, the front turn signals and dashboard indicators are not affected by the brake pedal.) Table 6 summarizes these operating modes.

**Table 6. Truth Table for Turn-Signal Operation** 

|                 | Input 9                                          | Signals      |                         | Output Signals           |              |       |       |
|-----------------|--------------------------------------------------|--------------|-------------------------|--------------------------|--------------|-------|-------|
| Brake<br>Switch | Emerg. Left Right Turn Turn Switch Switch Switch | erg.<br>itch | Left<br>Front<br>& Dash | Right<br>Front<br>& Dash | Left<br>Rear |       |       |
| 0               | 0                                                | 0            | 0                       | Off                      | Off          | Off   | Off   |
| 0               | 0                                                | 0            | 1                       | Off                      | Blink        | Off   | Blink |
| 0               | 0                                                | 1            | 0                       | Blink                    | Off          | Blink | Off   |
| 0               | 1 1 1                                            | 0            | 0                       | Blink                    | Blink        | Blink | Blink |
| 0               |                                                  | 0            | 1                       | Blink                    | Blink        | Blink | Blink |
| 0               |                                                  | 1            | 0                       | Blink                    | Blink        | Blink | Blink |
| 1               | 0                                                | 0 ·          | 0                       | Off                      | Off          | On    | On    |
| 1               | 0                                                | 0            | 1                       | Off                      | Blink        | On    | Blink |
| 1               | 0                                                | 1            | 0                       | Blink                    | Off          | Blink | On    |
| 1               | 1                                                | 0            | 0                       | Blink                    | Blink        | On    | On    |
| 1               | 1                                                | 0            | 1                       | Blink                    | Blink        | On    | Blink |
| 1               | 1                                                | 1            | 0                       | Blink                    | Blink        | Blink | On    |



But we're not done yet. Each of the exterior turn signal (but not the dashboard) bulbs has a second, somewhat dimmer filament for the parking lights. Figure 15 shows TTL circuitry which could control all six bulbs. The signals labeled "High Freq." and "Low Freq." represent two square-wave inputs. Basically, when one of the turn switches is closed or the emergency switch is activated the low frequency signal (about 1 Hz) is gated through to the appropriate dashboard indicator(s) and turn signal(s). The rear signals are also activated when the brake pedal is depressed provided a turn is not being made in the same direction. When the parking light switch is closed the higher frequency oscillator is gated to each front and rear turn signal, sustaining a low-intensity background level. (This is to eliminate the need for additional parking light filaments.)

In most cars, the switching logic to generate these functions requires a number of multiple-throw contacts. As many as 18 conductors thread the steering column of some automobiles solely for turn-signal and emergency blinker functions. (The author discovered this recently to his astonishment and dismay when replacing the whole assembly because of one burned contact.)

A multiple-conductor wiring harness runs to each corner of the car, behind the dash, up the steering column, and down to the blinker relay below. Connectors at

each termination for each filament lead to extra cost and labor during construction, lower reliability and safety, and more costly repairs. And considering the system's present complexity, increasing its reliability or detecting failures would be quite difficult.

There are two reasons for going into such painful detail describing this example. First, to show that the messiest part of many system designs is determining what the controller should do. Writing the software to solve these functions will be comparatively easy. Secondly, to show the many potential failure points in the system. Later we'll see how the peripheral functions and intelligence built into a microcomputer (with a little creativity) can greatly reduce external interconnections and mechanical part count.

### The Single-Chip Solution

The circuit shown in Figure 16 indicates five input pins to the five input variables—left-turn select, right-turn select, brake pedal down, emergency switch on, and parking lights on. Six output pins turn on the front, rear, and dashboard indicators for each side. The microcomputer implements all logical functions through software, which periodically updates the output signals as time elapses and input conditions change.




Figure 15. TTL Logic Implementation of Automotive Turn Signals




Figure 16. Microcomputer Turn-Signal Connections

Design Example #3 demonstrated that symbolic addressing with user-defined bit names makes code and documentation easier to write and maintain. Accordingly, we'll assign these I/O pins names for use throughout the program. (The format of this example will differ somewhat from the others. Segments of the overall program will be presented in sequence as each is described.)

```
INPUT PIN DECLARATIONS:
;(ALL INPUTS ARE POSITIVE-TRUE LOGIC)
BRAKE
       BIT P1.0 ;BRAKE PEDAL
                 ;DEPRESSED
EMERG
       BIT P1.1 ; EMERGENCY BLINKER
                 ;ACTIVATED
PARK
       BIT Pl.2
                 ;PARKING LIGHTS ON
I_TURN BIT P1.3
                 :TURN LEVER DOWN
R_TURN BIT P1.4 :TURN LEVER UP
       OUTPUT PIN DECLARATIONS:
I_FRNT BIT P1.5 :FRONT LEFT-TURN
                 ;INDICATOR
R_FRNT BIT P1.6
                 ;FRONT RIGHT-TURN
                 ;INDICATOR
I_DASH BIT P1.7
                 :DASHBOARD LEFT-TURN
                 :INDICATOR
```

```
R_DASH BIT P2.0 ;DASHBOARD RIGHT-;TURN INDICATOR
I_REAR BIT P2.1 ;REAR LEFT-TURN
;INDICATOR
R_REAR BIT P2.2 ;REAR RIGHT-TURN
;INDICATOR
;
```

Another key advantage of symbolic addressing will appear further on in the design cycle. The locations of cable connectors, signal conditioning circuitry, voltage regulators, heat sinks, and the like all affect P.C. board layout. It's quite likely that the somewhat arbitrary pin assignment defined early in the software design cycle will prove to be less than optimum; rearranging the I/O pin assignment could well allow a more compact module, or eliminate costly jumpers on a single-sided board. (These considerations apply especially to automotive and other cost-sensitive applications needing singlechip controllers.) Since other architectures mask bytes or use "clever" algorithms to isolate bits by rotating them into the carry, re-routing an input signal (from bit 1 of port 1, for example, to bit 4 of port 3) could require extensive modifications throughout the software.

The Boolean Processor's direct bit addressing makes such changes absolutely trivial. The number of the port containing the pin is irrelevent, and masks and complex

# intel

program structures are not needed. Only the initial Boolean variable declarations need to be changed; ASM51 automatically adjusts all addresses and symbolic references to the reassigned variables. The user is assured that no additional debugging or software verification will be required.

```
:INTERRUPT RATE SUBDIVIDER
SUB_DIV
          DATA
                     20H
;HIGH-FREQUENCY OSCILLATOR BIT
HI_FREQ
          BIT
                     SUB_DIV,0
;LOW-FREQUENCY OSCILLATOR BIT
LO_FREQ
          RIT
                     SUB_DIV,7
          ORG
                     0000H
JMP
          INIT
           . . .
          ORG
                     100H
;PUT TIMER O IN MODE 1
INIT;
          MOV
                     TMOD, #00000001B
;INITIALIZE TIMER REGISTERS
          MOV
                     TLO,#0
          MOV
                     THO, #-16
SUBDIVIDE INTERRUPT RATE BY 244
          VOM
                     SUB_DIV,#244
;ENABLE TIMER INTERRUPTS
          SETB
                     ETO
;GLOBALLY ENABLE ALL INTERRUPTS
          SETR
                     EΑ
START TIMER
                     TRO
          SETB
; (CONTINUE WITH BACKGROUND PROGRAM)
;PUT TIMER O IN MODE 1
;INITIALIZE TIMER REGISTERS
SUBDIVIDE INTERRUPT RATE BY 244
:ENABLE TIMER INTERRUPTS
;GLOBALLY ENABLE ALL INTERRUPTS
:START TIMER
```

Timer 0 (one of the two on-chip timer counters) replaces the thermo-mechanical blinker relay in the dashboard controller. During system initialization it is configured as a timer in mode 1 by setting the least significant bit of the timer mode register (TMOD). In this configuration the low-order byte (TL0) is incremented every machine cycle, overflowing and incrementing the high-order byte (TH0) every 256  $\mu s$ . Timer interrupt 0 is enabled so that a hardware interrupt will occur each time TH0 overflows.

An eight-bit variable in the bit-addressable RAM array will be needed to further subdivide the interrupts via software. The lowest-order bit of this counter toggles very fast to modulate the parking lights: bit 7 will be

"tuned" to approximately 1 Hz for the turn- and emergency-indicator blinking rate.

Loading TH0 with -16 will cause an interrupt after 4.096 ms. The interrupt service routine reloads the high-order byte of timer 0 for the next interval, saves the CPU registers likely to be affected on the stack, and then decrements SUB\_DIV. Loading SUB\_DIV. with 244 initially and each time it decrements to zero will produce a 0.999 second period for the highest-order bit.

```
ORG OOOBH ;TIMER O SERVICE VECTOR
MOV THO,#-16
PUSH PSW
PUSH ACC
PUSH B
DJNZ SUB_DIV,TOSERV
MOV SUB_DIV,#244
```

The code to sample inputs, perform calculations, and update outputs—the real "meat" of the signal controller algorithm—may be performed either as part of the interrupt service routine or as part of a background program loop. The only concern is that it must be executed at least serveral dozen times per second to prevent parking light flickering. We will assume the former case, and insert the code into the timer 0 service routine.

First, notice from the logic diagram (Figure 15) that the subterm (PARK • H\_FREQ), asserted when the parking lights are to be on dimly, figures into four of the six output functions. Accordingly, we will first compute that term and save it in a temporary location named "DIM". The PSW contains two general purpose flags: F0, which corresponds to the 8048 flag of the same name, and PSW.1. Since the PSW has been saved and will be restored to its previous state after servicing the interrupt, we can use either bit for temporary storage.

```
DIM BIT PSW.1 ;DECLARE TEMP
;STORAGE FLAG
;....

MOV C,PARK ;GATE PARKING
;LIGHT SWITCH
ANL HI_FREQ ;WITH HIGH
;FREQUENCY
;SIGNAL
MOV DIM,C ;AND SAVE IN
;TEMP. VARIABLE
```

This simple three-line section of code illustrates a remarkable point. The software indicates in very abstract terms exactly what function is being performed, inde-



pendent of the hardware configuration. The fact that these three bits include an input pin, a bit within a program variable, and a software flag in the PSW is totally invisible to the programmer.

Now generate and output the dashboard left turn signal.

;
MOV C,L\_TURN ;SET CARRY IF
;TURN
ORL C,EMERG ;OR EMERGENCY
;SELECTED
ANL C,LO\_FREQ ;GATE IN 1 HZ
;SIGNAL
MOV I\_DASH,C ;AND OUTPUT TO
;DASHBOARD

To generate the left front turn signal we only need to add the parking light function in F0. But notice that the function in the carry will also be needed for the rear signal. We can save effort later by saving its current state in F0.

;
MOV FO,C
;SAVE FUNCTION
;SO FAR
ORL C,DIM
;ADD IN PARKING
;LIGHT FUNCTION
MOV L\_FRNT,C
;AND OUTPUT TO
;TURN SIGNAL

Finally, the rear left turn signal should also be on when the brake pedal is depressed, provided a left turn is not in progress.

MOV C,BRAKE ;GATE BRAKE ;PEDAL SWITCH ANL C,L\_TURN ;WITH TURN

;LEVER

ORL C,FO

;INCLUDE TEMP.

:VARIABLE FROM DASH

ORL C,DIM ;AND PARKING ;LIGHT FUNCTION MOV L\_REAR,C ;AND OUTPUT TO ;TURN SIGNAL

Now we have to go through a similar sequence for the right-hand equivalents to all the left-turn lights. This also gives us a chance to see how the code segments above look when combined.

MOV C.R\_TURN ;SET CARRY H-:TURN ORL C.EMERG OR EMERGENCY :SELECTED ;IF SO. GATE IN 1 ANL C, LO\_FREQ ;HZ SIGNAL MOV R\_DASH.C ;AND OUTPUT TO ;DASHBOARD MOV FO.C ;SAVE FUNCTION ;SO FAR ORL C.DIM ;ADD IN PARKING :LIGHT FUNCTION MOV R\_FRNT.C ;AND OUTPUT TO :TURN SIGNAL MOV C.BRAKE GATE BRAKE ;PEDAL SWITCH ANL C. R\_TURN . ;WITH TURN :LEVER ORL C.FO ; INCLUDE TEMP. :VARIABLE FROM :DASH ORL C.DIM :AND PARKING :LIGHT FUNCTION MOV R\_REAR.C ;AND OUTPUT TO ;TURN SIGNAL

(The perceptive reader may notice that simply rearranging the steps could eliminate one instruction from each sequence.)

Now that all six bulbs are in the proper states, we can return from the interrupt routine, and the program is finished. This code essentially needs to reverse the status saving steps at the beginning of the interrupt.

**Table 7. Non-Trivial Duty Cycles** 

|   |   | Su | bC | iv Bi | its |   |   | Duty Cycles |       |       |       |       |       |       |
|---|---|----|----|-------|-----|---|---|-------------|-------|-------|-------|-------|-------|-------|
| 7 | 6 | 5  | 4  | 3     | 2   | 1 | 0 | 12.5%       | 25.0% | 37.5% | 50.0% | 62.5% | 75.0% | 87.5% |
| X | Χ | Χ  | Χ  | Χ     | 0   | 0 | 0 | Off         | Off   | Off   | Off   | Off   | Off   | Off   |
| X | Χ | Χ  | Χ  | Χ     | 0   | 0 | 1 | Off         | Off   | Off   | Off   | Off   | Off   | On    |
| X | Χ | Χ  | Χ  | Χ     | 0   | 1 | 0 | Off         | Off . | Off   | Off   | Off   | On    | On    |
| X | Χ | Χ  | Χ  | Χ     | 0   | 1 | 1 | Off         | Off   | Off   | Off   | On    | On    | On    |
| X | Χ | Χ  | Χ  | Χ     | 1   | 0 | 0 | Off         | Off   | Off   | On    | On    | On    | On    |
| X | Χ | Χ  | Χ  | Χ     | 1   | 0 | 1 | Off         | Off   | On    | On    | On    | On    | On    |
| X | Χ | Χ  | Χ  | Χ     | 1   | 1 | 0 | Off         | On    | On    | On    | On    | On    | On    |
| X | Χ | Χ  | Χ  | Χ     | 1   | 1 | 1 | On          | On    | On    | On    | On    | On    | On    |



POP B ;RESTORE CPU ;REGISTERS.
POP ACC POP PSW RETI

Program Refinements. The luminescence of an incandescent light bulb filament is generally non-linear: the 50% duty cycle of HI\_FREQ may not produce the desired intensity. If the application requires, duty cycles of 25%, 75%, etc. are easily achieved by ANDing and ORing in additional low-order bits of SUB\_DIV. For example, 30 H/ signals of seven different duty cycles could be produced by considering bits 2-0 as shown in Table 7. The only software change required would be to the code which sets-up variable DIM;

MOV C,SUB\_DIV.1;START WITH 50
;PERCENT
ANL C,SUB\_DIV.0;MASK DOWN TO 25
;PERCENT
ORL C,SUB\_DIV.2;AND BUILD BACK TO
;62 PERCENT
MOV DIM,C ;DUTY CYCLE FOR
;PARKING LIGHTS.

Interconnections increase cost and decrease reliability. The simple buffered pin-per-function circuit in Figure 16 is insufficient when many outputs require higher-than-TTL drive levels. A lower-cost solution uses the 8051 serial port in the shift-register mode to augment I/O. In mode 0, writing a byte to the serial port data buffer (SBUF) causes the data to be output sequentially through the "RXD" pin while a burst of eight clock pulses is generated on the "TXD" pin. A shift register connected to these pins (Figure 17) will load the data byte as it is shifted out. A number of special peripheral

driver circuits combining shift-register inputs with high drive level outputs have been introduced recently.

Cascading multiple shift registers end-to-end will expand the number of outputs even further. The data rate in the I/O expansion mode is one megabaud, or 8  $\mu$ s. per byte. This is the mode which the serial port defaults to following a reset, so no initialization is required.

The software for this technique uses the B register as a "map" corresponding to the different output functions. The program manipulates these bits instead of the output pins. After all functions have been calculated the B register is shifted by the serial port to the shift-register driver. (While some outputs may glitch as data is shifted through them, at 1 Megabaud most people wouldn't notice. Some shift registers provide an "enable" bit to hold the output states while new data is being shifted in.)

This is where the earlier decision to address bits symbolically throughout the program is going to pay off. This major I/O restructuring is nearly as simple to implement as rearranging the input pins. Again, only the bit declarations need to be changed.

```
I_FRNT BIT B.O ;FRONT LEFT-TURN
                ;INDICATOR
R_FRNT BIT B.1
                FRONT RIGHT-TURN
                :INDICATOR
I_DASH BIT B.2
                ;DASHBOARD LEFT-TURN
                :INDICATOR
R_DASH BIT B.3
                ;DASHBOARD RIGHT-TURN
                ;INDICATOR
I_REAR BIT B.4
                ;REAR LEFT-TURN
                ;INDICATOR
R_REAR BIT B.5
                :REAR RIGHT-TURN
                :INDICATOR
```




Figure 17. Output Expansion Using Serial Port



The original program to compute the functions need not change. After computing the output variables, the control map is transmitted to the buffered shift register through the serial port.

### MOV SBUF, B ; LOAD BUFFER AND TRANSMIT

The Boolean Processor solution holds a number of advantages over older methods. Fewer switches are required. Each is simpler, requiring fewer poles and lower current contacts. The flasher relay is eliminated entirely. Only six filaments are driven, rather than 10. The wiring harness is therefore simpler and less expensive—one conductor for each of the six lamps and each of the five sensor switches. The fewer conductors use far fewer connectors. The whole system is more reliable.

And since the system is much simpler it would be feasible to implement redundancy and or fault detection on the four main turn indicators. Each could still be a standard double filament bulb, but with the filaments driven in parallel to tolerate single-element failures.

Even with redundancy, the lights will eventually fail. To handle this inescapable fact current or voltage sensing circuits on each main drive wire can verify that each bulb and its high-current driver is functioning properly. Figure 18 shows one such circuit.

Assume all of the lights are turned on except one: i.e., all but one of the collectors are grounded. For the bulb which is turned off, if there is continuity from +12V through the bulb base and filament, the control wire, all connectors, and the P.C. board traces, and if the transistor is indeed not shorted to ground, then the collector will be pulled to +12V. This turns on the base of Q8 through the corresponding resistor, and grounds the input pin, verifying that the bulb circuit is operational. The continuity of each circuit can be checked by software in this way.




Figure 18

# intel

Now turn *all* the bulbs on, grounding all the collectors. Q7 should be turned off, and the Test pin should be high. However, a control wire shorted to +12V or an open-circuited drive transistor would leave one of the collectors at the higher voltage even now. This too would turn on Q7, indicating a different type of failure. Software could perform these checks once per second by executing the routine every time the software counter SUB\_DIV is reloaded by the interrupt routine.

```
DJNZ SUB_DIV, TOSERV
MOV SUB_DIV,#244
                      ;RELOAD COUNTER
                      ;SET CONTROL
ORL P1,#11100000B
                      OUTPUTS HIGH
ORL P2,#00000111B
CLR I_FRNT
                      ;FLOAT DRIVE
                      ;COLLECTOR
    TO, FAULT
                      ;TO SHOULD BE
                      :PULLED LOW
SETB L_FRNT
                      ;PULL COLLECTOR
                      ;BACK DOWN
    CLR L_DASH
    JB
         TO, FAULT
    SETB L_DASH
    CLR L_REAR
         TO. FAULT
    JB.
    SETB L_REAR
    CLR R_FRNT
    JΒ
         TO, FAULT
    SETB R_FRNT
    CLR R_DASH
    JB
         TO, FAULT
    SETB R_DASH
    CLR R_REAR
         TO.FAULT
    JB
    SETB R_REAR
;WITH ALL COLLECTORS GROUNDED. TO
 SHOULD BE HIGH
:IF SO. CONTINUE WITH INTERRUPT
 ROUTINE.
  JΒ
       TO, TOSERV
FAULT:
                      :ELECTRICAL
                     ;FAILURE
                     ;PROCESSING
                     ;ROUTINE
                     :(LEFT TO
                     :READER'S
                     :IMAGINATION)
TOSERV:
                     :CONTINUE WITH
                     :INTERRUPT
                     ;PROCESSING
```

The complete assembled program listing is printed in Appendix A. The resulting code consists of 67 program statements, not counting declarations and comments, which assemble into 150 bytes of object code. Each pass through the service routine requires (coincidently) 67  $\mu$ s plus 32  $\mu$ s once per second for the electrical test. If executed every 4 ms as suggested this software would typically reduce the throughput of the background program by less than 2%.

Once a microcomputer has been designed into a system, new features suddenly become virtually free. Software could make the emergency blinkers flash alternately or at a rate faster than the turn signals. Turn signals could override the emergency blinkers. Adding more bulbs would allow multiple tail light sequencing and syncopation—true flash factor, so to speak.

# Design Example #5—Complex Control Functions

Finally, we'll mix byte and bit operations to extend the use of 8051 into extremely complex applications.

Programmers can arbitrarily assign I/O pins to input and output functions only if the total does not exceed 32, which is insufficient for applications with a very large number of input variables. One way to expand the number of inputs is with a technique similar to multiplexed-keyboard scanning.

Figure 19 shows a block diagram for a moderately complex programmable industrial controller with the following characteristics:

- 64 input variable sensors:
- 12 output signals:
- Combinational and sequential logic computations:
- Remote operation with communications to a host processor via a high-speed full-duplex serial link:
- Two prioritized external interrupts:
- Internal real-time and time-of-day clocks.

While many microprocessors could be programmed to provide these capabilities with assorted peripheral support chips, an 8051 microcomputer needs no other integrated circuits!

The 64 input sensors are logically arranged as an 8x8 matrix. The pins of Port 1 sequentially enable each column of the sensor matrix: as each is enabled Port 0 reads in the state of each sensor in that column. An eight-byte block in bit-addressable RAM remembers the data as it is read in so that after each complete scan cycle there is an internal map of the current state of all sensors. Logic functions can then directly address the elements of the bit map.




Figure 19. Block Diagram of 64-Input Machine Controller

The computer's serial port is configured as a nine-bit UART, transferring data at 17,000 bytes-per-second. The ninth bit may distinguish between address and data bytes.

The 8051 serial port can be configured to detect bytes with the address bit set, automatically ignoring all others. Pins INTO and INT1 are interrupts configured respectively as high-priority, falling-edge triggered and low-priority, low-level triggered. The remaining 12 I/O pins output TTL-level control signals to 12 actuators.

There are several ways to implement the sensor matrix circuitry, all logically similar. Figure 20a shows one possibility. Each of the 64 sensors consists of a pair of simple switch contacts in series with a diode to permit multiple contact closures throughout the matrix.

The scan lines from Port 1 provide eight un-encoded active-high scan signals for enabling columns of the matrix. The return lines on rows where a contact is closed are pulled high and read as logic ones. Open return lines are pulled to ground by one of the 40 k $\Omega$  resistors and are read as zeroes. (The resistor values must be chosen to ensure all return lines are pulled above the 2.0V logic threshold, even in the worst-case,



where all contacts in an enabled column are closed.) Since P0 is provided open-collector outputs and high-impedance MOS inputs its input loading may be considered negligible.

The circuits in Figures 20b-20d are variations on this theme. When input signals must be electrically isolated from the computer circuitry as in noisy industrial environments, phototransistors can replace the switch diode pairs and provide optical isolation as in Figure 20b. Additional opto-isolators could also be used on the control output and special signal lines.

The other circuits assume that input signals are already at TTL levels. Figure 20c uses octal three-state buffers enabled by active-low scan signals to gate eight signals onto Port 0. Port 0 is available for memory expansion or peripheral chip interfacing between sensor matrix scans. Eight-to-one multiplexers in Figure 20d select one of eight inputs for each return line as determined by encoded address bits output on three pins of Port 1. (Five more output pins are thus freed for more control functions.) Each output can drive at least one standard TTL or up to 10 low-power TTL loads without additional buffering.

Going back to the original matrix circuit, Figure 21 shows the method used to scan the sensor matrix. Two complete bit maps are maintained in the bit-addressable region of the RAM: one for the current state and one for the previous state read for each sensor. If the need arises, the program could then sense input transitions and or debounce contact closures by comparing each bit with its earlier value.

The code in Example 3 implements the scanning algorithm for the circuits in Figure 20a. Each column is enabled by setting a single bit in a field of zeroes. The bit maps are positive logic: ones represent contacts that are closed or isolators turned on.

| l |        |       |            |       |                            |
|---|--------|-------|------------|-------|----------------------------|
| 1 | Exampl | le 3. |            |       |                            |
| 1 | INPUT  | SCAN  | <b>!</b> : | ;SUBR | OUTINE TO READ             |
|   |        |       |            |       | ENT STATE                  |
|   |        |       |            | :OF 6 | 4 SENSORS AND              |
|   |        |       |            | :SAVE | IN RAM 20H-27H             |
| 1 |        | MOV   | RO.#2      | ÓН    | ;INITIALIZE                |
|   |        |       |            |       | POINTERS                   |
| 1 |        | MOV   | R1.#2      |       | FOR BIT MAP                |
| Ì |        |       | 711        |       | :BASES                     |
| ı |        | VOM   | A.#80      | H     | ;SET FIRST BIT             |
| 1 |        |       |            |       | T11 100                    |
| 1 | SCAN:  | MOV   | Pl.A       |       | ;IN ACC<br>;OUTPUT TO SCAN |
| 1 | ,      |       | ,          |       | ;LINES                     |
| 1 |        | RR    | Α          |       | ;SHIFT TO ENABLE           |
|   |        |       |            |       | :NEXT COLUMN               |
|   |        |       |            |       | :NEXT                      |
| ļ |        | MOV   | R2.A       |       | ;REMEMBER CUR-             |
| l |        |       | <b>- ,</b> |       | RENT SCAN                  |
| 1 |        |       |            |       |                            |
| ļ |        | VOM   | A.PO       |       | ;POSITION<br>;READ RETURN  |
| ļ |        |       | ,-         |       | :LINES                     |
| ١ |        | XCH   | A.@RO      |       | ;SWITCH WITH               |
| ļ |        |       | , .        |       | :PREVIOUS MAP              |
| ļ |        |       |            |       | :BITS                      |
|   |        | VOM   | @R1.A      |       | ;SAVE PREVIOUS             |
|   |        |       | ,          |       | STATE AS WELL              |
|   |        | INC   | RO         |       | ;BUMP POINTERS             |
| 1 |        | INC   | R1         |       | •                          |
| ĺ |        |       |            |       | ;RELOAD SCAN               |
| Ì |        |       | •          |       | ;LINE MASK                 |
|   |        | JNB   | ACC,7      | :SCAN | ;LOOP UNTIL ALL            |
|   |        |       | ,          | ,     | :EIGHT COLUMNS             |
|   | •      |       |            |       | :READ                      |
| ł |        | RET   |            |       | , -                        |
| ١ |        |       |            |       |                            |






Figure 20. Sensor Matrix Implementation Methods




Figure 20. Sensor Matrix Implementation Methods (Continued)




Figure 20. Sensor Matrix Implementation Methods (Continued)






Figure 20. Sensor Matrix Implementation Methods (Continued)




Figure 21. Flowchart for Reading in Sensor Matrix

What happens after the sensors have been scanned depends on the individual application. Rather than inventing some artificial design problem, software corresponding to commonplace logic elements will be discussed.

Combinatorial Output Variables. An output variable which is a simple (or not so simple) combinational function of several input variables is computed in the spirit of Design Example 3. All 64 inputs are represented in the bit maps: in fact, the sensor numbers in Figure 20 correspond to the absolute bit addresses in RAM! The code in Example 4 activates an actuator connected to P2.2 when sensors 12, 23, and 34 are closed and sensors 45 and 56 are open.

```
Example 4.

Simple Combinatorial Output Variables.

;SET P2.2=(12)(23)(34)(45)(56)

MOV C,12

ANL C,23

ANL C,34

ANL C, 45

ANL C, 56

MOV P2.2,C
```

Intermediate Variables. The examination of a typical relay-logic ladder diagram will show that many of the rungs control not outputs but rather relays whose contacts figure into the computation of other functions. In effect, these relays indicate the state of intermediate variables of a computation.

The MCS-51 solution can use any directly addressable bit for the storage of such intermediate variables. Even when all 128 bits of the RAM array are dedicated (to input bit maps in this example), the accumulator, PSW, and B register provide 18 additional flags for intermediate variables.

For example, suppose switches 0 through 3 control a safety interlock system. Closing any of them should deactivate certain outputs. Figure 22 is a ladder diagram for this situation. The interlock function could be recomputed for every output affected, or it may be computed once and save (as implied by the diagram). As the program proceeds this bit can qualify each output.

intel

```
Example 5. Incorporating Override signal into actu-
ator outputs.
        CALL INPUT_SCAN
      MOV C.O
      ORL C,1
      ORL C,2
      ORL C,3
      MOV FO,C
     COMPUTE FUNCTION O
      ANL C. FO
      MOV PLO.C
     COMPUTE FUNCTION 1
      ANL C, FO
      MOV P1,1,C
     COMPUTE FUNCTION 2
      ANL C. FO
      MOV P1,2,C
;
```




Figure 22. Ladder Diagram for Output Override Circuitry

Latching Relays. A latching relay can be forced into either the ON or OFF state by two corresponding input signals, where it will remain until forced onto the opposite state—analogous to a TTL Set/Reset flip-flop. The relay is used as an intermediate variable for other calculations. In the previous example, the emergency condition could be remembered and remain active until an "emergency cleared" button is pressed.

Any flag or addressable bit may represent a latching relay with a few lines of code (see Example 6).

```
Example 6. Simulating a latching relay.

;I_SET SET FLAG O IF C=1
I_SET: ORL C,FO
MOV FO,C
;
;I_RSET RESET FLAG O IF C=1
I_RSET: CPS C
ANL C,FO
MOV FO,C
;
```

Time Delay Relays. A time delay relay does not respond to an input signal until it has been present (or absent) for some predefined time. For example, a ballast or load resistor may be switched in series with a D.C. motor when it is first turned on, and shunted from the circuit after one second. This sort of time delay may be simulated by an interrupt routine driven by one of the two 8051 timer counters. The procedure followed by the routine depends heavily on the details of the exact function needed: time-outs or time delays with resettable or non-resettable inputs are possible. If the interrupt routine is executed every 10 milliseconds the code in Example 7 will clear an intermediate variable set by the background program after it has been active for two seconds.

```
Example 7. Code to clear USRFLG after a fixed time delay.

JNB USR_FLG,NXTTST
DJNZ DLAY_COUNT,NXTTST
CLR USR_FLG
MOV DLAY_COUNT,#200
NXTTST; ;........
```



Serial Interface to Remote Processor. When it detects emergency conditions represented by certain input combinations (such as the earlier Emergency Override), the controller could shut down the machine immediately and/or alert the host processor via the serial port. Code bytes indicating the nature of the problem could be transmitted to a central computer. In fact, at 17,000 bytes-per-second, the entire contents of both bit maps could be sent to the host processor for further analysis in less than a millisecond! If the host decides that conditions warrant, it could alert other remote processors in the system that a problem exists and specify which shut-down sequence each should initiate. For more information on using the serial port, consult the MCS-51 User's Manual.

### Response Timing

One difference between relay and programmed industrial controllers (when each is considered as a "black box") is their respective reaction times to input changes. As reflected by a ladder diagram, relay systems contain a large number of "rungs" operating in parallel. A change in input conditions will begin propagating through the system immediately, possibly affecting the output state within milliseconds.

Software, on the other hand, operates sequentially. A change in input states will not be detected until the next time an input scan is performed, and will not affect the outputs until that section of the program is reached. For that reason the raw speed of computing the logical functions is of extreme importance.

Here the Boolean processor pays off. Every instruction mentioned in this Note completes in one or two microseconds—the minimum instruction execution time for many other microcontrollers! A ladder diagram containing a hundred rungs, with an average of four contacts per rung can be replaced by approximately five hundred lines of software. A complete pass through the entire matrix scanning routine and all computations would require about a millisecond: less than the time it takes for most relays to change state.

A programmed controller which simulates each Boolean function with a subroutine would be less efficient by at least an order of magnitude. Extra software is needed for the simulation routines, and each step takes longer to execute for three reasons: several byte-wide logical instructions are executed per user program step (rather than one Boolean operation): most of those instructions take longer to execute with microprocessors performing multiple off-chip accesses: and calling and returning from the various subroutines requires overhead for stack operations.

In fact, the speed of the Boolean Processor solution is likely to be much faster than the system requires. The CPU might use the time left over to compute feedback parameters, collect and analyze execution statistics, perform system diagnostics, and so forth.

### **Additional Functions and Uses**

With the building-block basics mentioned above many more operations may be synthesized by short instruction sequences.

Exclusive-OR. There are no common mechanical devices or relays analogous to the Exclusive-OR operation, so this instruction was omitted from the Boolean Processor. However, the Exclusive-OR or Exclusive-NOR operation may be performed in two instructions by conditionally complementing the carry or a Boolean variable based on the state of any other testable bit.

;EXCLUSIVE-;OR FUNCTION IMPOSED ON CARRY ;USING FO IS INPUT VARIABLE. ;XOR\_FO: JNB FO,XORCNT ;("JB" FOR X-NOR) CPL C ;XORCNT: ....

XCH. The contents of the carry and some other bit may be exchanged (switched) by using the accumulator as temporary storage. Bits can be moved into and out of the accumulator simultaneously using the Rotate-



through-carry instructions, though this would alter the accumulator data.

;EXCHANGE CARRY WITH USRFLG

XCHBIT: RLC A

MOV C,USR\_FLG

RRC A

MOV USR\_FLG,C

RLC A

Extended Bit Addressing. The 8051 can directly address 144 general-purpose bits for all instructions in Figure 3b. Similar operations may be extended to any bit anywhere on the chip with some loss of efficiency.

The logical operations AND, OR, and Exclusive-OR are performed on byte variables using six different addressing modes, one of which lets the source be an immediate mask, and the destination any directly addressable byte. Any bit may thus be set, cleared, or complemented with a three-byte, two-cycle instruction if the mask has all bits but one set or cleared.

Byte variables, registers, and indirectly addressed RAM may be moved to a bit addressable register (usually the accumulator) in one instruction. Once transferred, the bits may be tested with a conditional jump, allowing any bit to be polled in 3 microseconds—still much faster than most architectures—or used for logical calculations. (This technique can also simulate additional bit addressing modes with byte operations.)

Parity of bytes or bits. The parity of the current accumulator contents is always available in the PSW, from whence it may be moved to the carry and further processed. Error-correcting Hamming codes and similar applications require computing parity on groups of isolated bits. This can be done by conditionally complementing the carry flag based on those bits or by gathering the bits into the accumulator (as shown in the DES example) and then testing the parallel parity flag.

Multiple byte shift and CRC codes

Though the 8051 serial port can accommodate eight- or nine-bit data transmissions, some protocols involve much longer bit streams. The algorithms presented in Design Example 2 can be extended quite readily to 16 or more bits by using multi-byte input and output buffers.

Many mass data storage peripherals and serial communications protocols include Cyclic Redundancy (CRC) codes to verify data integrity. The function is generally computed serially by hardware using shift registers and Exclusive-OR gates, but it can be done with software. As each bit is received into the carry, appropriate bits in the multi-byte data buffer are conditionally complemented based on the incoming data bit. When finished, the CRC register contents may be checked for zero by ORing the two bytes in the accumulator.

### 4.0 SUMMARY

A truly unique facet of the Intel MCS-51 microcomputer family design is the collection of features optimized for the one-bit operations so often desired in real-world, real-time control applications. Included are 17 special instructions, a Boolean accumulator, implicit and direct addressing modes, program and mass data storage, and many I/O options. These are the world's first single-chip microcomputers able to efficiently manipulate, operate on, and transfer either bytes or individual bits as data.

This Application Note has detailed the information needed by a microcomputer system designer to make full use of these capabilities. Five design examples were used to contrast the solutions allowed by the 8051 and those required by previous architectures. Depending on the individual application, the 8051 solution will be easier to design, more reliable to implement, debug, and verify, use less program memory, and run up to an order of magnitude faster than the same function implemented on previous digital computer architectures.

Combining byte- and bit-handling capabilities in a single microcomputer has a strong synergistic effect: the power of the result exceeds the power of byte- and bit-processors laboring individually. Virtually all user applications will benefit in some way from this duality. Data intensive applications will use bit addressing for test pin monitoring or program control flags: control applications will use byte manipulation for parallel I/O expansion or arithmetic calculations.

It is hoped that these design examples give the reader an appreciation of these unique features and suggest ways to exploit them in his or her own application.

```
ISIS-II MCS-51 MACRO ASSEMBLER V1. 0
OBJECT MODULE PLACED IN FO AP70 HEX
                       f1.asm51 ap70 src date(328)
ASSEMBLER INVOKED BY
LOC OBJ
                    LINE
                             SOURCE
                             $XREF TITLE(AP-70 APPENDIX)
                                     THE FOLLOWING PROGRAM USES THE BOOLEAN INSTRUCTION SET
                                     OF THE INTEL 6051 MICROCOMPUTER TO PERFORM A NUMBER OF
                                     AUTOMOTIVE DASHBOARD CONTROL FUNCTIONS RELATING TO
                                     TURN SIGNAL CONTROL, EMERGENCY BLINKERS, BRAKE LIGHT
                                     CONTROL, AND PARKING LIGHT OPERATION.
                                     THE ALGORITHMS AND HARDWARE ARE DESCRIBED IN DESIGN
                      10
                                     EXAMPLE #4 OF INTEL APPLICATION NOTE AP-70,
                                               "USING THE INTEL MCS-51(TM)
                      11
                      12
                                             BOOLEAN PROCESSING CAPABILITIES"
                      13
                      14
                      15
                      16
                                     INPUT PIN DECLARATIONS
                      17
                                      (ALL INPUTS ARE POSITIVE-TRUE LOGIC
                      18
                                     INPUTS ARE HIGH WHEN RESPECTIVE SWITCH CONTACT IS CLOSED )
                      19
  0090
                      20
                             BRAKE
                                    BIT
                                                    , BRAKE PEDAL DEPRESSED
  0091
                      21
                             EMERG
                                    BIT
                                             P1 1
                                                    ; EMERGENCY BLINKER ACTIVATED
  0092
                      22
                             PARK
                                     BIT
                                            P1. 2
                                                    , PARKING LIGHTS ON
  0093
                      23
                            L TURN
                                    BIT
                                            P1 3
                                                    , TURN LEVER DOWN
  0094
                      24
                            R TURN
                                    BIT
                                                    , TURN LEVER UP
                      25
                      26
                                     DUTPUT PIN DECLARATIONS:
                      27
                                     (ALL OUTPUTS ARE POSITIVE TRUE LOGIC
                      28
                                     BULB IS TURNED ON WHEN OUTPUT PIN IS HIGH )
                     29
  0095
                      30
                            L FRNT
                                    BIT
                                                    ; FRONT LEFT-TURN INDICATOR
  0096
                     31
                            R FRNT
                                    BIT
                                            P1 6
                                                    , FRONT RIGHT-TURN INDICATOR
  0097
                     32
                            L_DASH
                                    BIT
                                            P1 7
                                                    , DASHBOARD LEFT-TURN INDICATOR
  00A0
                     33
                            R DASH
                                                    , DASHBOARD RIGHT-TURN INDICATOR
                                    BIT
                                            P2 0
  00A1
                     34
                            L REAR
                                    BIT
                                            P2 1
                                                    , REAR LEFT-TURN INDICATOR
                     35
  00A2
                            R_REAR
                                    BIT
                                            P2 2
                                                    ; REAR RIGHT-TURN INDICATOR
                     36
  CA00
                     37
                            S FAIL BIT
                                            P2. 3
                                                    ; ELECTRICAL SYSTEM FAULT INDICATOR
                     38
                     39
                                     INTERNAL VARIABLE DEFINITIONS
                     40
                            SUB DIV DATA
  0020
                     41
                                             20H
                                                            , INTERRUPT RATE SUBDIVIDER
  0000
                     42
                            HI FREG BIT
                                            SUB DIV O
                                                            , HIGH-FREQUENCY OSCILLATOR BIT
  0007
                     43
                            LO FREG BIT
                                            SUB DIV 7
                                                            ; LOW-FREQUENCY OSCILLATOR BIT
                     44
  OOD1
                     45
                            DIM
                                     BIT
                                             PSW 1
                                                            ; PARKING LIGHTS ON FLAG
                            48 +1 $EJECT
                                                                                          203830-26
```

# APPENDIX A Automobile Turn-Indicator Controller Program Listing

| LOC  | ÓВЭ    | LINE  | SOURCE  |        |                   |                                                 |
|------|--------|-------|---------|--------|-------------------|-------------------------------------------------|
|      | -      | 49    |         | ORG    | . 0000Н           | , RESET VECTOR                                  |
| 0000 | 020040 | 50    |         | LJMP   | INIT              |                                                 |
|      |        | 51    |         |        |                   |                                                 |
| ооов |        | 52    | •       | ORG    | 000ВН             | ; TIMER O SERVICE VECTOR                        |
|      | 758CF0 | 53    |         | MOV    | THO, #-16         | , HIGH TIMER BYTE ADJUSTED TO CONTROL INT. RATE |
|      |        | 54    |         |        |                   |                                                 |
| 000E |        |       |         | PUSH   | PSW               | , EXECUTE CODE TO SAVE ANY REGISTERS USED BELOW |
| 0010 | 0154   | 55    |         | AJMP   | UPDATE            | , (CONTINUE WITH REST OF ROUTINE)               |
|      |        | 56    | ,       |        |                   |                                                 |
| 0040 | *      | 57    |         | ORG    | 0040H             |                                                 |
| 0040 | 75BA00 | 58    | INIT    | MOV    | TLO, #0           | , ZERO LOADED INTO LOW-ORDER BYTE AND           |
| 0043 | 758CF0 | 59    |         | MOV    | THO, #-16         | , -16 IN HIGH-ORDER BYTE GIVES 4 MSEC PERIOD    |
| 0046 | 758961 | 60    |         | MOV 1  | TMOD, #01100001B  | , 8-BIT AUTO RELOAD COUNTER MODE FOR TIMER 1,   |
|      |        | 61    |         |        |                   | , 16-BIT TIMER MODE FOR TIMER O SELECTED        |
| 0049 | 7520F4 | 95    |         | MOV    | SUB_DIV, #244     | SUBDIVIDE INTERRUPT RATE BY 244 FOR 1 HZ        |
| 004C |        | 63    |         | SETB   | ETO               | USE TIMER O OVERFLOWS TO INTERRUPT PROGRAM      |
|      |        |       |         |        |                   |                                                 |
| 004E |        | 64    |         | SETB   | EA                | , CONFIGURE IE TO GLOBALLY ENABLE INTERRUPTS    |
| 0050 |        | 65    |         | SETB   | TRO               | , KEEP INSTRUCTION CYCLE COUNT UNTIL OVERFLOW   |
| 0052 | 80FE   | 66    |         | SJMP   | \$                | START BACKGROUND PROGRAM EXECUTION              |
|      |        | 67    | ,       |        |                   |                                                 |
|      |        | 68    | ,       |        |                   |                                                 |
| 0054 | D52038 | 69    | UPDATE  | DJNZ   | SUB DIV, TOSERV   | , EXECUTE SYSTEM TEST ONLY ONCE PER SECOND      |
| 0057 | 7520F4 | 70    |         | MOV    | SUB_DIV, #244     | , GET VALUE FOR NEXT ONE SECOND DELAY AND       |
| 0007 | , 525. | 71    | ,       |        | 002_217/ #2/1     | , GO THROUGH ELECTRICAL SYSTEM TEST CODE        |
| 0054 | 4390E0 | 72    | ,       | ORL    | P1, #11100000B    | SET CONTROL OUTPUTS HIGH                        |
|      | 43A007 | 73    |         | ORL    | P2, #00000111B    | SEL CONTROL BOTTOTS HIGH                        |
|      |        | 74    |         | CLR    |                   | FURAT PRINC CONTECTOR                           |
| 0060 |        |       |         |        |                   | FLOAT DRIVE COLLECTOR                           |
|      | 208428 | 75    |         | JB     | TO, FAULT         | , TO SHOULD BE PULLED LOW                       |
| 0065 |        | 76    |         | SETB   | L_FRNT            | , PULL COLLECTOR BACK DOWN                      |
| 0067 |        | 77    |         | CLR    | L_DASH            | , REPEAT SEQUENCE FOR L_DASH,                   |
| 0069 | 20B421 | 78    |         | JB     | TO, FAULT         |                                                 |
| 006C | D297   | 79    |         | SETB   | L_DASH            |                                                 |
| 006E | C2A1   | 80    |         | CLR    | L REAR            | , L REAR,                                       |
| 0070 | 20B41A | 81    |         | JB     | TO, FAULT         | •                                               |
| 0073 | D2A1   | 82    |         | SETB   | L REAR            |                                                 |
| 0075 |        | 83    |         | CLR    | R FRNT            | , R FRNT,                                       |
|      | 208413 | 84    |         | JB     | TO, FAULT         | , w=1 mm :                                      |
| 007A |        | 85    |         | SETB   |                   | _                                               |
|      |        |       |         |        | R_FRNT            | B B 1 B 1                                       |
| 007C |        | 86    |         | CLR    | R_DASH            | , R_DASH,                                       |
|      | 20B40C | 87    |         | JB     | TO, FAULT         |                                                 |
| 0081 |        | 88    |         | SETB   | R_DASH            |                                                 |
| 0083 | C2A2   | 89    |         | CLR    | R_REAR            | , AND R_REAR                                    |
| 0085 | 20B405 | 90    |         | JB     | TO, FAULT         |                                                 |
| 0088 | D2A2   | 91    |         | SETB   | R REAR            |                                                 |
|      |        | 92    |         |        | -                 |                                                 |
|      |        | 93    |         | WITH A | LL COLLECTORS GRO | UNDED, TO SHOULD BE HIGH                        |
|      |        | 94    |         |        | CONTINUE WITH IN  |                                                 |
|      |        | 95    | ,       | 11 30, | CONTINUE WITH IN  | TERROT I ROOTING                                |
|      |        |       | ,       |        | TO TOURN.         |                                                 |
|      | 20B402 | 96    |         | JB     | TO, TOSERV        |                                                 |
| 0080 | B2A3   | 97    | FAULT.  | CPL    | S_FAIL            | ; ELECTRICAL FAILURE PROCESSING ROUTINE         |
|      |        | 98    |         |        | ~                 | (TOGGLE INDICATOR ONCE PER SECOND)              |
|      |        | 99 +1 | \$EJECT |        |                   |                                                 |
|      |        |       |         |        |                   | 20                                              |

| LOC   | OBJ     | LINE | sou | RCE  |          |                 | •                                   |  |
|-------|---------|------|-----|------|----------|-----------------|-------------------------------------|--|
|       |         | 100  | ,   |      | CONTINUE | E WITH INTERRU  | PT PROCESSING                       |  |
|       |         | 101  | ,   |      |          |                 | •                                   |  |
|       |         | 102  | ,   | 1)   | COMPUTE  | LOW BULB INTER  | NSITY WHEN PARKING LIGHTS ARE ON    |  |
|       |         | 103  | ,   |      |          | *               |                                     |  |
|       | A201    | 104  | TOS | ERV. |          | C, SUB_DIV 1    | , START WITH 50 PERCENT,            |  |
| 0091  | 8200    | 105  |     |      | ANL      | C'SOB_DIA O     | , MASK DOWN TO 25 PERCENT,          |  |
| 0093  | 7202    | 106  |     |      | ORL      | C' SOB_DIA 5    | , BUILD BACK TO 62.5 PERCENT,       |  |
| 0095  | 8292    | 107  |     |      | ANL      | C, PARK         | , GATE WITH PARKING LIGHT SWITCH,   |  |
| 0097  | 92D1    | 108  |     |      | MOV      | DIM, C          | AND SAVE IN TEMP. VARIABLE          |  |
|       |         | 109  | ;   |      |          |                 |                                     |  |
|       |         | 110  | i   | 2)   | COMPUTE  | AND DUTPUT LEF  | FT-HAND DASHBOARD INDICATOR         |  |
|       |         | 111  | ,   |      |          |                 |                                     |  |
| 0099  | A293    | 112  |     |      | MOV      | C, L_TURN       | , SET CARRY IF TURN                 |  |
|       | 7291    | 113  |     |      | ORL      | C, EMERG        | OR EMERGENCY SELECTED.              |  |
|       | 8207    | 114  |     |      | ANL      | C, LD FREG      | , IF SO, GATE IN 1 HZ SIGNAL        |  |
|       | 9297    | 115  |     |      | MOV      | L DASH, C       | ; AND OUTPUT TO DASHBOARD           |  |
| 00 /1 | / 2 / / | 116  | i   |      | 1104     | E_B/13/1/10     | , AND GOTT OF THE BRAINBURING       |  |
|       |         | 117  | ,   | 3)   | COMPUTE  | AND OUTBUT LEE  | T-HAND FRONT TURN SIGNAL            |  |
|       |         | 118  | ,   | 3,   | COMPOTE  | AND DOTFOT LET  | -I-HAND EKONI TOKN SIGNAL           |  |
| 0041  | 9205    | 119  | •   |      | MOV      | FO, C           | , SAVE FUNCTION SO FAR              |  |
|       |         |      |     |      |          |                 |                                     |  |
|       | 72D1    | 120  |     |      | ORL      | C, DIM          | , ADD IN PARKING LIGHT FUNCTION     |  |
| 00A5  | 9295    | 121  |     |      | MOV      | L_FRNT, C       | , AND OUTPUT TO TURN SIGNAL         |  |
|       |         | 122  | ,   |      |          |                 |                                     |  |
|       |         | 123  | ,   | 4)   | COMPUTE  | AND OUTPUT LEF  | FT-HAND REAR TURN SIGNAL            |  |
|       |         | 124  | •   |      |          |                 |                                     |  |
|       | A290    | 125  |     |      | MOV      | C, BRAKE        | ; GATE BRAKE PEDAL SWITCH           |  |
|       | B073    | 126  |     |      | ANL      | C, /L_TURN      | , WITH TURN LEVER                   |  |
|       | 72D5    | 127  |     |      | ORL      | C, F0           | , INCLUDE TEMP VARIABLE FROM DASH   |  |
|       | 72D1    | 128  |     |      | ORL      | C, DIM          | , AND PARKING LIGHT FUNCTION        |  |
| OOAF  | 92A1    | 129  |     |      | MOV      | L_REAR, C       | , AND OUTPUT TO TURN SIGNAL.        |  |
|       |         | 130  | ,   |      |          |                 |                                     |  |
|       |         | 131  | ,   | 5)   | REPEAT   | ALL OF ABOVE FO | OR RIGHT-HAND COUNTERPARTS          |  |
|       |         | 132  | ,   |      |          |                 |                                     |  |
| OOB 1 | A294    | 133  |     | ,    | MOV      | C. R_TURN       | , SET CARRY IF TURN                 |  |
| 0083  | 7291    | 134  |     |      | ORL      | C, EMERG        | , OR EMERGENCY SELECTED             |  |
| OQB5  | 8207    | 135  |     |      | ANL      | C, LO_FREQ      | , IF SO, GATE IN 1 HZ SIGNAL        |  |
| 00B7  | 92A0    | 136  |     |      | MOV      | R_DASH, C       | , AND OUTPUT TO DASHBOARD           |  |
| 0089  | 92D5    | 137  |     |      | MOV      | FO, C           | , SAVE FUNCTION SO FAR.             |  |
| OOBB  | 72D1    | 138  |     |      | ORL      | C, DIM          | , ADD IN PARKING LIGHT FUNCTION     |  |
| OOBD  | 9296    | 139  |     |      | MOV      | R FRNT, C       | , AND OUTPUT TO TURN SIGNAL.        |  |
| OOBF  | A290    | 140  |     |      | MOV      | C. BRAKE        | , GATE BRAKE PEDAL SWITCH           |  |
|       | B094    | 141  |     |      | ANL      | C, /R TURN      | , WITH TURN LEVER                   |  |
|       | 7205    | 142  |     |      | DRL      | C, FO           | , INCLUDE TEMP VARIABLE FROM DASH   |  |
|       | 72D1    | 143  |     |      | ORL      | C, DIM          | , AND PARKING LIGHT FUNCTION        |  |
|       | 92A2    | 144  |     |      | MOV      | R REAR, C       | ; AND OUTPUT TO TURN SIGNAL.        |  |
| 2007  | ·       | 145  |     |      |          |                 |                                     |  |
|       | •       | 146  |     |      | RESTORE  | STATUS REGISTE  | ER AND RETURN                       |  |
|       |         | 147  | •   |      |          |                 |                                     |  |
| 0000  | роро    | 148  | ,   |      | POP      | PSW             | RESTORE PSW                         |  |
| 0000  |         | 149  |     |      | RETI     |                 | , AND RETURN FROM INTERRUPT ROUTINE |  |
| 0008  | JE      | 150  |     |      |          |                 | , me heren men michan moorane       |  |
|       |         | 150  | ,   |      | END      |                 | N.                                  |  |
|       |         |      |     |      |          |                 |                                     |  |

### XREF SYMBOL TABLE LISTING

```
NAME
        TYPE
                 VALUE AND REFERENCES
BRAKE
        N BSEG
                 0090H 20# 125 140
                -00D1H 45# 10B 120 12B 13B 143
DIM
        N BSEG
EΑ
        N BSEG
                 00AFH 64
EMERG
        N BSEG
                 0091H 21# 113 134
ETO
        N BSEG
                 00A9H 63
FO
        N BSEG
                 00D5H 119 127 137 142
FAULT
        L CSEG
                 008DH 75 78 81 84 87 90 97#
HI FREG N BSEG
                 0000H 42#
INIT
        L CSEG
                 0040H 50 58#
L_DASH
        N BSEG
                 0097H 32# 77 79 115
L_FRNT
        N BSEG
                 0095H 30# 74 76 121
L REAR.
        N BSEG
                 00A1H 34# 80 82 129
L_TURN
        N BSEG
                 0093H 23# 112 126
LO_FREG N BSEC
                 0007H 43# 114 135
P1
        N DSEG
                 0090H 20 21 22 23 24 30 31 32 72
P2
        N DSEG
                 00A0H 33 34 35 37 73
PARK
        N BSEG
                 0092H 22# 107
PSW
        N DSEG
                 OODOH 45 54 14B
R_DASH
        N BSEG
                 00A0H 33# 86 88 136
R FRNT
        N BSEG
                 0096H 31# 83 85 139
RREAR
        N BSEG
                 00A2H 35# 89 91 144
R TURN
        N BSEG
                 0094H 24# 133 141
S FAIL.
       N BSEG
                 00A3H 37# 97
SUB DIV N DSEG
                 0020H 41# 42 43 62 69 70 104 105 106
TO _
        N BSEG
                 00B4H 75 78 81 84 87 90 96
TOSERV
        L CSEG
                 008FH 69 96 104#
THO
        N DSEG
                 008CH 53 59
TLO
        N DSEG
                 008AH 58
TMOD
        N DSEG
                 0089H 60
        N BSEG
                 008CH 65
TRO
UPDATE
        L CSEG
                 0054H 55 69#
```

ASSEMBLY COMPLETE, NO ERRORS FOUND

October 1984

and Base Controller Microent Property of the P

2-76

#### 1.0 INTRODUCTION

This is the third application note that Intel has produced on CRT terminal controllers. The first Ap Note (ref. 1), written in 1977, used the 8080 as the CPU and required 41 packages including 11 LSI devices. In 1979, another application note (ref. 2) using the 8085 as the controller was produced and the chip count decreased to 20 with 11 LSI devices.

Advancing technology has integrated a complete system onto a single device that contains a CPU, program memory, data memory, serial communication, interrupt controller, and I/O. These ''computer-on-a-chip'' devices are known as microcontrollers. Intel's MCS®-51 microcontroller was chosen for this application because of its highly integrated functions. This CRT terminal design uses 12 packages with only 4 LSI devices.

This application note has been divided into five general sections:

- 1) CRT Terminal Basics
- 2) 8051 Description
- 3) 8276 Description
- 4) Design Background
- 5) System Description

## 2.0 CRT TERMINAL BASICS

A terminal provides a means for humans to communicate with a computer. Terminals may be as simple as a LED display and a couple of push buttons, or it may be an elaborate graphics system that contains a full function keyboard with user programmable keys, color CRT and several processors controlling its functions. This application note describes a basic low cost terminal containing a black and white CRT display, full function keyboard and a serial interface.

## 2.1 CRT Description

A raster scan CRT displays its images by generating a series of lines (raster) across the face of the tube. The electron beam usually starts at the top left hand corner moves left to right, back to the left of the screen, moves down one row and continues on to the right. This is repeated until the lower right hand of the screen is reached. Then the beam returns to the top left hand corner and refreshes the screen. The beam forms a zigzag pattern as shown in Figure 2.1.0.

Two independent operating circuits control this movement across the screen. The horizontal oscillator controls the left to right motion of the beam while the vertical controls the top to bottom movement. The vertical oscillator also tells the beam when to return to the upper left hand corner or "home" position.




Figure 2.1.0 Raster Scan

As the electron beam moves across the screen under the control of the horizontal oscillator, a third circuit controls the current entering the electron gun. By varying the current, the image may be made as bright or as dim as the user desires. This control is also used to turn the beam off or "blank the screen".

When the beam reaches the right hand side of the screen, the beam is blanked so it does not appear on the screen as it returns to the left side. This "retrace" of the beam is at a much faster rate than it traveled across the screen to generate the image.

The time it takes to scan the whole screen and return to the home position is referred to as a "frame". In the United States, commercial television broadcast uses a horizonal sweep frequency of 15,750Hz which calculates out to 63.5 microseconds per line. The frame time is equal to 16.67 milliseconds or 60Hz vertical sweep frequency.

Although this is the commercial standard, many CRT displays operate from 18KHz to 30KHz horizonatal frequency. As the horizontal frequency increases, the number of lines per frame increases. This increase in lines or resolution is needed for graphic displays and on special text editors that display many more lines of text than the standard 24 or 25 character lines.

Since the United States operates on a 60Hz A.C. power line frequency, most CRT monitors use 60Hz as the vertical frequency. The use of 60Hz as the vertical frequency allows the magnetic and electrical variations that can modulate the electron beam to be synchronized with the display, thus they go unnoticed. If a frequency other than 60Hz is used, special shielding and power supply regu-

lating is usually required. Very few CRTs operate on a vertical frequency other than 60Hz due to the increase in the overall system cost.

The CRT controller must generate the pulses that define the horizontal and vertical timings. On most raster scan CRTs the horizontal frequency may vary as much as 500Hz without any noticeable effect on the quality of the display. This variation can change the number of horizontal lines from 256 to 270 per frame.

The CRT controller must also shift out the information to be displayed serially to the circuit that controls the electron beam's intensity as it scans across the screen. The circuits that control the timing associated with the shifting of the information are known as the dot clock and the character clock. The character clock frequency is equal to the dot clock frequency divided by the number of dots it takes to form a character in the horizontal axis. The dot clock frequency is calculated by the following equation:

Dot Clcok (Hz) = 
$$(N+R)*D*L*F$$

where

N is the number of displayed characters per row,

R is the number of character times for the retrace,

D is the number of dots per character in the horizontal axis.

L is the number of horizontal lines per frame,

F is the frame rate in Hz.

In this design N = 80, R = 20, D = 7, L = 270, and F = 60Hz. Plugging in the numbers results in a dot clock frequency of 11.34MHz.

The retrace number may vary on each design because it is used to set the left and right hand margins on the CRT. The number of dots per character is chosen by the designer to meet the system needs. In this design, a  $5 \times 7$  dot matrix and 2 blank dots between each character (see Figure 2.1.1) makes D equal to 5+2=7.




Figure 2.1.1  $5 \times 7$  Dot Matrix

The following equation can be used to figure the number of lines per frame:

$$L = (H*Z) + V$$

where

H is the number of horizontal lines per character,

Z is the number of character lines per frame,

V is the number of horizontal line times during the vertical retrace

In this design H is equal to the 7 horizontal dots per character plus 3 blank dots between each row which adds up to 10. Also 25 lines of characters are displayed, so Z=25. The vertical retrace time is variable to set the top and bottom margins on the CRT and in this design is equal to 20. Plugging in the numbers gives L=270 lines per frame.

## 2.2 Keyboard

A keyboard is the common way a human enters commands and data to a computer. A keyboard consists of a matrix of switches that are scanned every couple of milliseconds by a keyboard controller to determine if one of the keys has been pressed. Since the keyboard is made up of mechanical switches that tend to bounce or "make and break" contact everytime they are pressed, debouncing of the switches must also be a function of the keyboard controller. There are dedicated keyboard controllers available that do everything from scanning the keyboard, debouncing the keys, decoding the ASCII code for that key closure to flagging the CPU that a valid key has been depressed. The keyboard controller may present the information to the CPU in parallel form or in a serial data stream.

This Application Note integrates the function of the keyboard controller into the 8051 which is also the terminal controller. Provisions have been made to interface the 8051 to a keyboard that uses a dedicated keyboard controller. The 8051 can accept data from the keyboard controller in either parallel or serial format.

## 2.3 Serial Communications

Communication between a host computer and the CRT terminal can be in either parallel or serial data format. Parallel data transmission is needed in high end graphic terminals where great amounts of information must be transferred.

One can rarely type faster than 120 words per minute, which corresponds to 12 characters per second or 1 character per 83 milliseconds. The utilization of a parallel port cannot justify the cost associated with the drivers and the amount of wire needed to perform this transmission. Full duplex serial data transmission requires 3 wires and two




Figure 3.0.0 8051 Block Diagram

drivers to implement the communication channel between the host computer and the terminal. The data rate can be as high as 19200 BAUD in the asynchronous serial format. BAUD rate is the number of bits per second received or transmitted. In the asynchronous serial format, 10 bits of information is required to transmit one character. One character per 500 microseconds or 1,920 characters per second would then be trasmitted using 19.2 KBAUD.

This application note uses the 8051 serial port configured for full duplex asynchronous serial data transmission. The software for the 8051 has been written to support variable BAUD rates from 150 BAUD up to 9.6 KBAUD.

## 3.0 8051 DESCRIPTION

The 8051 is a single chip high-performance microcontroller. A block diagram is shown in figure 3.0.0. The 8051 combines CPU; Boolean processor; 4K × 8 ROM: 128 × 8 RAM; 32 I/O lines; two 16-bit timer/ event counters; a five-source, two-priority-level, nested interrupt structure; serial I/O port for either multiprocessor communications, I/O expansion, or full duplex UART; and on-chip oscillator and clock circuits.

## 3.1 CPU

Efficient use of program memory results from an instruction set consisting of 49 single-byte, 45 two-byte and 17 three-byte instructions. Most arithmetic, logical and branching operations can be performed using an instruction that appends either a short address or a long address. For example, branches may use either an offset that is relative to the program counter which takes two bytes or a direct 16-bit address which takes three bytes to perform. As a result, 64 instructions operate in one machine cycle, 45 in two machine cycles, and the multiply and divide instruction execute in 4 machine cycles.

The 8051 has five addressing modes for source operands: Register, Direct, Register-Indirect, Immediate, and Based-Register-plus Index-Register-Indirect Addressing.

The Boolean Processor can be thought of as a separate one-bit CPU. It has its own accumulator (the carry bit), instruction set for data moves, logic, and control transfer, and its own bit addressable RAM and I/O. The bit-manipulating instructions provide optimum code and speed efficiency for handling on chip peripherals. The

Boolean processor also provides a straight forward means of converting logic equations directly into software. Complex combinational logic functions can be resolved without extensive data movement, byte masking, and test-andbranch trees.

# 3.2 On-Chip Ram

The CPU manipulates operands in four memory spaces. These are the 64K-byte Program Memory, 64K-byte External Data Memory, 128-byte Internal Data Memory, and 128-byte Special Function Registers (SFRs). Four Register Banks (each with 8 registers), 128 addressable bits, and the Stack reside in the internal Data RAM. The Stack size is limited only by the available Internal Data RAM and its location is determined by the 8-bit Stack Pointer. All registers except for the Program Counter and the four 8-Register Banks reside in the SFR address space. These memory mapped registers include arithmetic registers, pointers, I/O ports, and registers for the interrupt system, timers, and serial channel.

Registers in the four 8-Register Banks can be addressed by Register, Direct, or Register-Indirect Addressing modes. The 128 bytes of internal Data Memory can be addressed by Direct or Register-Indirect modes while the SFRs are only addressed directly.

## 3.3 I/O Ports

The 8051 has instructions that can treat the 32 I/O lines as 32 individually addressable bits or as 4 parallel 8-bit ports addressable as Ports 0, 1, 2, and 3.

Resetting the 8051 writes a logical 1 to each pin on port 0 which places the output drivers into a high-impedance mode. Writing a logical 0 to a pin forces the pin to ground and sinks current. Re-writing the pin high will place the pin in either an open drain output or high-impedance input mode.

Ports 1, 2, and 3 are known as quasi-bidirectional I/O pins. Resetting the device writes a logical one to each pin. Writing a logical 0 to the pin will force the pin to ground and sink current. Re-writing the pin high will place the pin in an output mode with a weak depletion pullup FET or in the input mode. The weak pullup FET is easily overcome by a TTL output.

Ports 0 and 2 can also be used for off-chip peripheral expansion. Port 0 provides a multiplexed low-order address and data bus while Port 2 contains the high-order address when using external Program Memory or more than 256 byte external Data Memory.

Port 3 pins can also be used to provide external interrupt request inputs, event counter inputs, the serial port TXD and RXD pins and to generate control signals used for writing and reading external peripherals.

# 3.4 Interrupt System

External events and the real-time-driven on-chip peripherals require service by the CPU asynchronous to the execution of any particular section of code. A five-source, two-level, nested interrupt system ties the real time events to the normal program execution.

The 8051 has two external interrupt sources, one interrupt from each of the two timer/counters, and an interrupt from the serial port. Each interrupt vectors the program execution to its own unique memory location for servicing the interrupt. In addition, each of the five sources can be individually enabled or disabled as well as assigned to one of the two interrupt priority levels available on the 8051.

Up to two additional external interrupts can be created by configuring a timer/counter to the event counter mode. In this mode the timer/counter increments on command by either the T0 or T1 pin. An interrupt is generated when the timer/counter overflows. Thus if the timer/counter is loaded with the maximum count, the next high-to-low transition of the event counter input will cause an interrupt to be generated.

## 3.5 Serial Port

The 8051's serial port is useful for linking peripheral devices as well as multiple 8051s through standard asynchronous protocols with full duplex operation. The serial port also has a synchronous mode for expansion of I/O lines using shift registers. This hardware serial port saves ROM code and permits a much higher transmission rate than could be achieved through software. The processor merely needs to read or write the serial buffer in response to an interrupt. The receiver is double buffered to eliminate the possibility of overrun if the processor failed to read the buffer before the beginning of the next frame.

The full duplex asynchronous serial port provides the means of communication with standard UART devices such as CRT terminals and printers.

The reader should refer to the microcontroller handbook for a complete discussion of the 8051 and its various modes of operation.

#### 4.0 8276 DESCRIPTION

The 8276's block diagram and pin configuration are shown in Figure 4.0.0. The following sections describe the general capabilities of the 8276.




Figure 4.0.0 8276 Block Diagram

## 4.1 CRT Display Refreshing

The 8276, having been programmed by the system designer for a specific screen format, generates a series of Buffer Ready signals. A row of characters is then transferred by the system controller from the display memory to the 8276's row buffers. The row buffers are filled by deselecting the 8276  $\overline{\text{CS}}$  and asserting the BS and WR signals. The 8276 presents the character codes to an external character generator ROM by using outputs CC0–CC6. The parallel data from the outputs of the character generator is converted to serial information that is clocked by external dot timing logic into the video input of the CRT.

The character rows are displayed on the CRT one line at a time. Line count outputs LC0-LC3 select the current line information from the character generator ROM. The display process is illustrated in Figure 4.1.0. This process is repeated for each display character row. At the beginning of the last display row the 8276 generates an interrupt request by raising its INT output line. The interrupt request

is used by the 8051 system controller to reinitialize its load buffer pointers for the next display refresh cycle.

Proper CRT refreshing requires that certain 8276 parameters be programmed at system initialization time. The 8276 has two types of internal registers; the write only Command (CREG) and Parameter (PREG) Registers, and the read only Status Register (SREG). The 8276 expects to receive a command followed by 0 to 4 parameter bytes depending on the command. A summary of the 8276's instruction set is shown in Figure 4.1.1. To access the registers,  $\overline{\text{CS}}$  must be asserted along with  $\overline{\text{WR}}$  or  $\overline{\text{RD}}$ . The status of the C/P pin determines whether the command or parameter registers are selected.

The 8276 allows the designer flexibility in the display format. The display may be from 1 to 80 characters per row, 1 to 64 rows per screen, and 1 to 16 horizontal lines per character row. In addition, four curser formats are available; blinking, non-blinking, underline, and reverse video. The curser position is programmable to anywhere on the screen via the Load Curser command.




Figure 4.1.0 8276 Row Display

# 4.2 CRT Timing

The 8276 provides two timing outputs for controlling the CRT. The Horizontal Retrace Timing and Control (HRTC) and Vertical Retrace Timing and Control (VRTC) signals are used for synchronizing the CRT horizontal and vertical oscillators. A third output, VSP (Video Suppress), provides a signal to the dot timing logic to blank the video signal during the horizontal and vertical retraces. LTEN (Light Enable) is used to provide the ability to force the

video output high regardless of the state of the VSP signal. This feature is used to place the cursor on the screen and to control attribute functions.

RVV (Reverse Video) output, if enabled, will cause the system to invert its video output. The fifth timing signal output, HLGT (highlight) allows the flexibility to increase the CRT beam intensity to a greater than normal level.

| COMMAND              | NO. OF<br>PARAMETER<br>BYTES | NOTES                                        |
|----------------------|------------------------------|----------------------------------------------|
| RESET                | 4                            | Display format parameters required           |
| START<br>DISPLAY     | 0                            | DMA operation parameters included in command |
| STOP<br>DISPLAY      | 0                            | _                                            |
| RED LIGHT<br>PEN     | 2                            | _                                            |
| LOAD<br>CURSOR       | 2                            | Cursor X, Y position parameters required     |
| ENABLE<br>INTERRUPT  | 0                            | _                                            |
| DISABLE<br>INTERRUPT | 0                            | _                                            |
| PRESET<br>COUNTERS   | 0                            | Clears all internal counters                 |

Figure 4.1.1 8276 Instruction Set

# 4.3 Special Functions

## 4.3.1 Special Codes

The 8276 recognizes four special codes that may be used to reduce memory, software, or system controller overhead. These characters are placed within the display memory by the system controller. The 8276 performs certain tasks when these codes are received in its row buffer memory.

- End of Row Code Activates VSP. VSP remains active until the end of the line is reached. While VSP is active the screen is blanked.
- End Of Row-Stop Buffer Loading Code Causes the Buffer Ready control logic to stop requesting buffer transfers for the rest of the row. It affects the display the same as End of Row Code.
- 3) End Of Screen Code Activates VSP. VSP remains active until the end of the frame is reached.

4) End Of Screen-Stop Buffer Loading Code — Causes the Buffer Ready control logic to stop requesting buffer transfers until the end of the frame is reached. It affects the display the same way as the End of Screen code.

# 4.3.4 Programmable Buffer Loading Control

The 8276 can be programmed to request 1, 2, 4, or 8 characters per Buffer load. The interval between loads is also programmable. This allows the designer the flexibility to tailor the buffer transfer overhead to fit the system needs.

Each scan line requires 63.5 microseconds. A character line consists of 10 scan lines and takes 635 microseconds to form. The 8276 row buffer must be filled within the 635 microseconds or an under run condition will occur within the 8276 causing the screen to be blanked until the next vertical retrace. This blanking will be seen as a flicker in the display.

## 5.0 DESIGN BACKGROUND

A fully functional, microcontroller-based CRT terminal was designed and constructed using the 8051 and the 8276. The terminal has many of the functions that are found in commercially available low cost terminals. Sophisticated features such as programmable keys can be added easily with modest amounts of software.

The 8051's functions in this application note include: up to 9.6K BAUD full duplex serial transmission; decoding special messages sent from the host computer; scanning, debouncing, and decoding a full function keyboard; writing to the 8276 row buffer from the display RAM without the need for a DMA controller; and scrolling the display.

The 8276 CRT controller's functions include: presenting the data to the character generator; providing the timing signals needed for horizontal and vertical retrace; and providing blanking and video information.

# 5.1 Design Philosophy

Since the device count relates to costs, size, and reliability of a system, arriving at a minimum device count without degrading the performance was a driving force for this application note. LSI devices were used where possible to maintain a low chip count and to make the design cycle as short as possible.

PL/M-51 was chosen to generate the majority of the software for this application because it models the human thought process more closely than assembly language. Consequently it is easier and faster to write programs using PL/M-51 and the code is more likely to be correct because less chance exists to introduce errors. PL/M-51 programs are easier to read and follow than assembly language programs, and thus are easier to modify and customize to the end user's application. PL/M-51 also offers lower development and maintenance costs than assembly language programming.

PL/M-51 does have a few drawbacks. It is not as efficient in code generation relative to assembly language and thus may also run slower.

This application note uses the 8051's interrupts to control the servicing of the various peripherals. The speed of the main program is less critical if interrupts are used. In the last two application notes on terminal controllers, a criterion of the system was the time required for receiving an incoming serial byte, decoding it, performing the function requested, scanning the keyboard, debouncing the keys, and transmitting the decoded ASCII code must be less than the vertical refresh time. Using the 8051 and its interrupts makes this time constraint irrelevant.

# 5.2 System Target Specifications

The design specifications for the CRT terminal design is as follows:

## **Display Format**

- 80 characters/display row
- 25 display lines

## **Character Format**

- 5  $\times$  7 character contained within a 7  $\times$  10 frame
- First and seventh columns blanked
- Ninth line curser position
- Programmable delay blinking underline curser

## **Control Characters Recognized**

- Backspace
- Linefeed
- Carriage Return
- Form Feed

## **Escape Sequences Recognized**

- ESC A, Curser up
- ESC B, Curser down
- ESC C, Curser right
- ESC D, Curser left
- ESC E, Clear screen
- ESC F, Move addressable curser
- ESC H, Home curser
- ESC J, Erase from curser to the end the screen
- ESC K, Erase the current line

## **Characters Displayed**

• 96 ASCII Alphanumeric Characters

#### Characters Transmitted

- 96 ASCII Alphanumeric Characters
- ASCII Control Character Set
- ASCII Escape Sequence Set
- Auto Repeat

## **Display Memory**

• 2K × 8 static RAM

#### **Data Rate**

Variable rate from 150 to 9600 BAUD

#### **CRT Monitor**

• Ball Bros TV-12, 12MHZ Black and White

## Keyboard

- Any standard undecoded keyboard (2 key lock-out)
- Any standard decoded keyboard with output enable pin
- Any standard decoded serial keyboard up to 150 BAUD

## **Scrolling Capability**

## **Compatible With Wordstar**

## 6.0 SYSTEM DESCRIPTION

A block diagram of the CRT terminal is shown in figure 6.0.0. The diagram shows only the essential system features. A detailed schematic of the CRT terminal is contained in the Appendix 7.1.

The "brains" of the CRT terminal is the 8051 microcontroller. The 8276 is the CRT controller in the system, and a 2716 EPROM is used as the character generator. To handle the high speed portion of the CRT, the 8276 is surrounded by a handful of TTL devices. A  $2K \times 8$  static RAM was used as the display memory.

Following the system reset, the 8276 is initialized for curser type, number of characters per line, number of lines, and character size. The display RAM is initialized to all "spaces" (ASCII 20H). The 8051 then writes the "start display" command to the 8276. The local/line input is sampled to determine the terminal mode. If the terminal is on-line, the BAUD rate switches are read and the serial port is set up for full duplex UART mode. The processor then is put into a loop waiting to service the serial port fifo or the 8276.

The serial port is programmed to have the highest priority interrupt. If the serial port generates an interrupt, the processor reads the buffer, puts the character in a generated fifo that resides in the 8051's internal RAM, increments the fifo pointer, sets the serial interrupt flag and returns.




Figure 6.0.0 CRT Terminal Controller Block Diagram

The main program determines if it is a displayable character, a Control word or an ESC sequence and either puts the character in the display buffer or executes the appropriate command sent from the host computer.

If the 8276 needs servicing, the 8051 fills the row buffer for the CRT display's next line. If the 8276 generates a vertical retrace interrupt, the buffer pointers are reloaded with the display memory location that corresponds to the first character of the first display line on the CRT. The vertical retrace also signals the processor to read the keyboard for a key closure.

## 6.1 Hardware Description

The following section describes the unique characteristics of this design.

## 6.1.1 Peripheral Address Map

The display RAM, 8276 registers, and the 8276 row buffers are memory mapped into the external data RAM address area. The addresses are as follows:

Read and Write External Display RAM — Write to 8276 row buffers from Display RAM — Write to 8276 Command Register (CREG) — Write to 8276 Parameter Register (PREG) — Read from 8276 Status Register (SREG) —

Address 1000H to 17CFH

Address 1800H to 1FCFH

Address 0001H

Address 0000H

Address 0001H

Three general cases can be explored; reading and writing the display RAM, writing to the 8276 row buffers, and reading and writing the 8276's control registers.

As mentioned previously the 8051 fills the 8276 row buffer without the need of a DMA controller. This is accomplished by using a Quad 2-input multiplexor (Figure 6.1.0) as the transfer logic shown in the block diagram. The address line, P2.3, is used to select either of the two inputs. When the address line is low the RD and WR lines perform their normal functions, that is read and write the




Figure 6.1.0
Simplified Version Of The Transfer Logic

8276 or the external display RAM depending on the states of their respective chip selects. If the address line is high, the 8051 RD line is transformed into  $\overline{BS}$  and  $\overline{WR}$  signals for the 8276. While holding the address line high, the 8051 executes an external data move (MOVX) from the display RAM to the accumulator which causes the display RAM to output the addressed byte onto the data bus. Since the multiplexor turns the same 8051  $\overline{RD}$  pulses into  $\overline{BS}$  and  $\overline{WR}$  pulses to the 8276, the data bus is thus read into the 8276 as a Buffer transfer. This scheme allows 80 characters to be transferred from the display RAM into the 8276 within the required character line time of 635 microseconds. The 8051 easily meets this requirement by accomplishing the task within 350 microseconds.

# 6.1.2 Scanning The Keyboard

Throughout this project, provision have been made to make the overall system flexible. The software has been written for various keyboards and the user simply needs to link different program modules together to suit their needs.

# 6.1.2.1 Undecoded Keyboard

Incorporating an undecoded keyboard controller into the other functions of the 8051 shows the flexibility and over all CPU power that is available. The keyboard in this case is a full function, non-buffered  $8\times 8$  matrix of switches for a total of 64 possible keys. The 8 send lines are connected to a 3-to-8 open-collector decoder as shown in Figure 6.1.1. Three high order address lines from the 8051 are the decoder inputs. The enabling of the decoder is accomplished through the use of the  $\overline{\text{PSEN}}$  signal from the 8051 which makes the architecture of the separate address space for the program memory and the external data RAM work for us to eliminate the need to decode addresses externally. The move code (MOVC) instruction allows each scan line of the keyboard to be read with one instruction.

The keyboard is read by bringing one of the eight scan lines low sequentially while reading the return lines which are pulled high by an external resistor. If a switch is




Figure 6.1.1 Keyboard

| COMMAND              | NO. OF<br>PARAMETER<br>BYTES | NOTES                                        |
|----------------------|------------------------------|----------------------------------------------|
| RESET                | 4                            | Display format parameters required           |
| START<br>DISPLAY     | 0                            | DMA operation parameters included in command |
| STOP<br>DISPLAY      | 0                            | _                                            |
| RED LIGHT<br>PEN     | 2                            | _                                            |
| LOAD<br>CURSOR       | 2                            | Cursor X, Y position parameters required     |
| ENABLE<br>INTERRUPT  | 0                            | _                                            |
| DISABLE<br>INTERRUPT | 0                            |                                              |
| PRESET<br>COUNTERS   | 0                            | Clears all internal counters                 |

Figure 4.1.1 8276 Instruction Set

# 4.3 Special Functions

# 4.3.1 Special Codes

The 8276 recognizes four special codes that may be used to reduce memory, software, or system controller overhead. These characters are placed within the display memory by the system controller. The 8276 performs certain tasks when these codes are received in its row buffer memory.

- End of Row Code Activates VSP. VSP remains active until the end of the line is reached. While VSP is active the screen is blanked.
- End Of Row-Stop Buffer Loading Code Causes the Buffer Ready control logic to stop requesting buffer transfers for the rest of the row. It affects the display the same as End of Row Code.
- 3) End Of Screen Code Activates VSP. VSP remains active until the end of the frame is reached.

4) End Of Screen-Stop Buffer Loading Code — Causes the Buffer Ready control logic to stop requesting buffer transfers until the end of the frame is reached. It affects the display the same way as the End of Screen code.

# 4.3.4 Programmable Buffer Loading Control

The 8276 can be programmed to request 1, 2, 4, or 8 characters per Buffer load. The interval between loads is also programmable. This allows the designer the flexibility to tailor the buffer transfer overhead to fit the system needs

Each scan line requires 63.5 microseconds. A character line consists of 10 scan lines and takes 635 microseconds to form. The 8276 row buffer must be filled within the 635 microseconds or an under run condition will occur within the 8276 causing the screen to be blanked until the next vertical retrace. This blanking will be seen as a flicker in the display.

## 5.0 DESIGN BACKGROUND

A fully functional, microcontroller-based CRT terminal was designed and constructed using the 8051 and the 8276. The terminal has many of the functions that are found in commercially available low cost terminals. Sophisticated features such as programmable keys can be added easily with modest amounts of software.

The 8051's functions in this application note include: up to 9.6K BAUD full duplex serial transmission; decoding special messages sent from the host computer; scanning, debouncing, and decoding a full function keyboard; writing to the 8276 row buffer from the display RAM without the need for a DMA controller; and scrolling the display.

The 8276 CRT controller's functions include: presenting the data to the character generator; providing the timing signals needed for horizontal and vertical retrace; and providing blanking and video information.

# 5.1 Design Philosophy

Since the device count relates to costs, size, and reliability of a system, arriving at a minimum device count without degrading the performance was a driving force for this application note. LSI devices were used where possible to maintain a low chip count and to make the design cycle as short as possible.

PL/M-51 was chosen to generate the majority of the software for this application because it models the human thought process more closely than assembly language. Consequently it is easier and faster to write programs using PL/M-51 and the code is more likely to be correct because less chance exists to introduce errors.

PL/M-51 programs are easier to read and follow than assembly language programs, and thus are easier to modify and customize to the end user's application. PL/M-51 also offers lower development and maintenance costs than assembly language programming.

PL/M-51 does have a few drawbacks. It is not as efficient in code generation relative to assembly language and thus may also run slower.

This application note uses the 8051's interrupts to control the servicing of the various peripherals. The speed of the main program is less critical if interrupts are used. In the last two application notes on terminal controllers, a criterion of the system was the time required for receiving an incoming serial byte, decoding it, performing the function requested, scanning the keyboard, debouncing the keys, and transmitting the decoded ASCII code must be less than the vertical refresh time. Using the 8051 and its interrupts makes this time constraint irrelevant.

# 5.2 System Target Specifications

The design specifications for the CRT terminal design is as follows:

## **Display Format**

- 80 characters/display row
- 25 display lines

#### **Character Format**

- 5  $\times$  7 character contained within a 7  $\times$  10 frame
- First and seventh columns blanked
- Ninth line curser position
- Programmable delay blinking underline curser

#### Control Characters Recognized

- Backspace
- Linefeed
- Carriage Return
- Form Feed

## **Escape Sequences Recognized**

- ESC A, Curser up
- ESC B, Curser down
- ESC C, Curser right
- ESC D, Curser left
- ESC E, Clear screen
- ESC F, Move addressable curser
- ESC H, Home curser
- ESC J, Erase from curser to the end the screen
- ESC K, Erase the current line

## **Characters Displayed**

96 ASCII Alphanumeric Characters

#### **Characters Transmitted**

- 96 ASCII Alphanumeric Characters
- ASCII Control Character Set
- ASCII Escape Sequence Set
- Auto Repeat

## **Display Memory**

• 2K × 8 static RAM

### **Data Rate**

• Variable rate from 150 to 9600 BAUD

## **CRT Monitor**

• Ball Bros TV-12, 12MHZ Black and White

## Keyboard

- Any standard undecoded keyboard (2 key lock-out)
- Any standard decoded keyboard with output enable pin
- Any standard decoded serial keyboard up to 150 BAUD

## **Scrolling Capability**

## Compatible With Wordstar

## 6.0 SYSTEM DESCRIPTION

A block diagram of the CRT terminal is shown in figure 6.0.0. The diagram shows only the essential system features. A detailed schematic of the CRT terminal is contained in the Appendix 7.1.

The "brains" of the CRT terminal is the 8051 microcontroller. The 8276 is the CRT controller in the system, and a 2716 EPROM is used as the character generator. To handle the high speed portion of the CRT, the 8276 is surrounded by a handful of TTL devices. A  $2K \times 8$  static RAM was used as the display memory.

Following the system reset, the 8276 is initialized for curser type, number of characters per line, number of lines, and character size. The display RAM is initialized to all "spaces" (ASCII 20H). The 8051 then writes the "start display" command to the 8276. The local/line input is sampled to determine the terminal mode. If the terminal is on-line, the BAUD rate switches are read and the serial port is set up for full duplex UART mode. The processor then is put into a loop waiting to service the serial port fifo or the 8276.

The serial port is programmed to have the highest priority interrupt. If the serial port generates an interrupt, the processor reads the buffer, puts the character in a generated fifo that resides in the 8051's internal RAM, increments the fifo pointer, sets the serial interrupt flag and returns.




Figure 6.0.0 CRT Terminal Controller Block Diagram

The main program determines if it is a displayable character, a Control word or an ESC sequence and either puts the character in the display buffer or executes the appropriate command sent from the host computer.

If the 8276 needs servicing, the 8051 fills the row buffer for the CRT display's next line. If the 8276 generates a vertical retrace interrupt, the buffer pointers are reloaded with the display memory location that corresponds to the first character of the first display line on the CRT. The vertical retrace also signals the processor to read the keyboard for a key closure.

## 6.1 Hardware Description

The following section describes the unique characteristics of this design.

## 6.1.1 Peripheral Address Map

The display RAM, 8276 registers, and the 8276 row buffers are memory mapped into the external data RAM address area. The addresses are as follows:

Read and Write External Display RAM — Write to 8276 row buffers from Display RAM — Write to 8276 Command Register (CREG) — Write to 8276 Parameter Register (PREG) — Read from 8276 Status Register (SREG) —

Address 1000H to 17CFH

Address 1800H to 1FCFH

Address 0001H

Address 0000H

Address 0001H

Three general cases can be explored; reading and writing the display RAM, writing to the 8276 row buffers, and reading and writing the 8276's control registers.

As mentioned previously the 8051 fills the 8276 row buffer without the need of a DMA controller. This is accomplished by using a Quad 2-input multiplexor (Figure 6.1.0) as the transfer logic shown in the block diagram. The address line, P2.3, is used to select either of the two inputs. When the address line is low the  $\overline{RD}$  and  $\overline{WR}$  lines perform their normal functions, that is read and write the




Figure 6.1.0 Simplified Version Of The Transfer Logic

8276 or the external display RAM depending on the states of their respective chip selects. If the address line is high, the 8051 RD line is transformed into  $\overline{BS}$  and  $\overline{WR}$  signals for the 8276. While holding the address line high, the 8051 executes an external data move (MOVX) from the display RAM to the accumulator which causes the display RAM to output the addressed byte onto the data bus. Since the multiplexor turns the same 8051  $\overline{RD}$  pulses into  $\overline{BS}$  and  $\overline{WR}$  pulses to the 8276, the data bus is thus read into the 8276 as a Buffer transfer. This scheme allows 80 characters to be transferred from the display RAM into the 8276 within the required character line time of 635 microseconds. The 8051 easily meets this requirement by accomplishing the task within 350 microseconds.

# 6.1.2 Scanning The Keyboard

Throughout this project, provision have been made to make the overall system flexible. The software has been written for various keyboards and the user simply needs to link different program modules together to suit their needs.

## 6.1.2.1 Undecoded Keyboard

Incorporating an undecoded keyboard controller into the other functions of the 8051 shows the flexibility and over all CPU power that is available. The keyboard in this case is a full function, non-buffered  $8\times 8$  matrix of switches for a total of 64 possible keys. The 8 send lines are connected to a 3-to-8 open-collector decoder as shown in Figure 6.1.1. Three high order address lines from the 8051 are the decoder inputs. The enabling of the decoder is accomplished through the use of the  $\overline{\text{PSEN}}$  signal from the 8051 which makes the architecture of the separate address space for the program memory and the external data RAM work for us to eliminate the need to decode addresses externally. The move code (MOVC) instruction allows each scan line of the keyboard to be read with one instruction.

The keyboard is read by bringing one of the eight scan lines low sequentially while reading the return lines which are pulled high by an external resistor. If a switch is




Figure 6.1.1 Keyboard

closed, the data bus line is connected through the switch to the low output of the decoder and one of the data bus lines will be read as a 0. By knowing which scan line detected a key closure and which data bus line was low, the ASCII code for that key can easily be looked up in a matrix of constants. PL/M-51 has the ability to handle arrays and structured arrays, which makes the decoding of the keyboard a trivial task.

Since the Shift, Cap Lock, and Control keys may change the ASCII code for a particular key closure, it is essential to know the status of these pins while decoding the keyboard. The Shift, Cap Lock, and Control keys are therefore not scanned but are connected to the 8051 port pins where they can be tested for closure directly.

The 8 receive lines are connected to the data bus through germanium diodes which chosen for their low forward voltage drop. The diodes keep the keyboard from interfering with the data bus during the times the keyboard is not being read. The circuit consisting of the 3-to-8 decoder and the diodes also offers some protection to the 8051 from possible Electrostatic Discharge (ESD) damage that could be transmitted through the keyboard.

## 6.1.2.2 Decoded Keyboard

A decoded keyboard can easily be connected to the system as shown in Figure 6.1.2. Reading the keyboard can be evoked either by interrupts or by software polling.

The software to periodically read a decoded keyboard was not written for this application note but can be accomplished with one or two PL/M-51 statements in the READER routine.

A much more interesting approach would be to have the servicing of the keyboard be interrupt driven. An additional external interrupt is created by configuring timer/counter 0 into an event counter. The event counter is

initialized with the maximum count. The keyboard controller would inform the 8051 that a valid key has been depressed by pulling the input pin T0 low. This would overflow the event counter, thus causing an interrupt. The interrupt routine would simply use a MOVC (PSEN is connected to the output enable pin of the keyboard controller) to read the contents of the keyboard controller onto the data bus, reinitialize the counter to the maximum count and return from the interrupt.

## 6.1.2.3 Serial Decoded Keyboard

The use of detachable keyboards has become popular among the manufacturers of keyboards and personal computers. This terminal has provisions to use such a keyboard.

The keyboard controller would scan the keyboard, debounce the key and send back the ASCII code for that key closure. The message would be in an asynchronous serial format.

The flowchart for a software serial port is shown in Figure 6.1.3. An additional external interrupt is created as discussed for the decoded keyboard but the use in this case would be to detect a start bit. Once the beginning of the start bit has been detected, the timer/counter 0 is configured to become a timer. The timer is initialized to cause an interrupt one-half bit time after the beginning of the start bit. This is to validate the start bit. Once the start bit is validated, the timer is initialized with a value to cause an interrupt one bit time later to read the first data bit. This process of interrupting to read a data bit is repeated until all eight data bits have been received. After all 8 data bits are read, the software serial port is read once more to detect if a stop bit is present. If the stop bit is not present, an error flag is set, all pointers and flags are reset to their initial values, and the timer/counter is reconfigured to an event counter to detect the next start bit. If the stop bit is present, a valid flag is set and the flags and counter are reset as previously discussed.




Figure 6.1.2 Using A Decoded Keyboard




Figure 6.1.3 Flowchart for the Software Serial Port

## 6.1.4 System Timings

The requirements for the BALL BROTHERS. TV-12 monitor's operation is shown in table 6.1.0. From the monitor's parameters, the 8276 specifications and the system target specifications the system timing is easily calculated.

The 8276 allows the vertical retrace to be only an integer multiple of the horizontal character lines. Twenty-five display lines and a character frame of  $7 \times 10$  are required from the target specification which will require 250 horizontal lines. If the horizontal frequency is to be within

500 Hz of 15,750 Hz, we must choose either one or two character line times for horizontal retrace. To allow for a little more margin at the top and bottom of the screen, two character line times was chosen for the vertical retrace. This choice yields 250 + 20 = 270 total character lines per fram. Assuming 60 Hz vertical retrace frequency:

60 Hz \* 270 = 16,200 Hz horizontal frequency nd

1/16,200~Hz \* 20~horizontal~sync~times = 1.2345~milliseconds

 PARAMETER
 RANGE

 Vertical Blanking Time (VRTC)
 800 μsec nominal

 Vertical Drive Pulsewidth
 300 μsec ≤ PW ≤ 1.4 ms

 Horizontal Blanking Time (HRTC)
 11 μsec nominal

 Horizontal Drive Pulsewidth
 25 μsec ≤ PW ≤ 30 μsec

 Horizontal Repetition Rate
 15,750 ± 500 pps

Table 6.1.0 CRT Monitor's Operational Requirements

The 1.2345 milliseconds of retrace time meets the nominal VRTC and vertical drive pulse width time of .3mSec to 1.4mSec for the Ball monitor.

The next parameter to find is the horizontal retrace time which is wholly dependent on the monitor used. Usually it lies between 15 and 30 percent of the total horizontal line time.

Since most designs display a fixed number of characters per line it is useful to express the horizontal retrace time as a given number of character times. In this design, 80 characters are displayed, and it was experimentally found that 20 character times for the horizontal retrace gave the best results. It should be noted if too much time was given for retrace, there would be less time to display the characters and the display would not fill out the screen. Conversely, if not enough time is given for retrace, the characters would seem to run off the screen.

One hundred character times per complete horizontal line means that each character needs:

(1/16,200 Hz)/100 character times = 617.3 nanoseconds

If we multiply the 20 character times needed to retrace by 617.3 nanoseconds needed for each character, we find 12.345 microseconds are allocated for retrace. This value falls short of the 25 to 30 microseconds required by the horizontal drive of the Ball monitor. To correct for this, a 74LS123 one-shot was used to extend the horizontal drive pulse width.

The dot clock frequency is easy to calculate now that we know the horizontal frequency. Since each character is formed by seven dots in the horizontal axis, the dot clock period would be the character clock (617.3 nanoseconds) divided by the 7 which is equal to 11.34 MHz. The basic dot timing and CRT timing are shown in the Appendix.

# 6.2 Software Description

#### 6.2.1 Software Overview

The software for this application was written in a "foreground-background" format. The background programs are all interrupt driven and are written in assembly language due to time constraints. The foreground programs are for the most part written in PL/M-51 to ease the programming effort. A number of subroutines are written in assembly language due to time constraints during execution. Subroutines such as clearing display lines, clearing the screen, and scanning the keyboard require a great deal of 16 bit adds and compares and would execute much slower and would require more code space if written in PL/M-51. The background and foreground programs talk to each other through a set of flags. For example, the PL/M-51 foreground program tests "SERIAL\$INT" to determine if a serial port interrupt had occurred and a character is waiting to be processed.

## 6.2.2 The Background Program

Two interrupt driven routines, VERT and BUFFER, (see Fig. 6.2.0) request service every 16.67 milliseconds and 617 microseconds respectively. VERT's request comes during the last character row of the display screen. This routine resets the buffer pointers to the first CRT display line in the display memory. VERT is also used as a time base for the foreground program. VERT sets the flag, SCAN, to tell the foreground program (PL/M-51) that it is time to scan the Keyboard. VERT also increments a counter used for the delay between transmitting characters in the AUTO\$REPEAT routine.

The BUFFER routine is executed once per character row. BUFFER uses the multiplexor discussed earlier to fill the 8276's row buffer by executing 80 external data moves and incrementing the Data Pointer between each move.




Figure 6.2.0 Flowcharts For VERT and BUFFER Routine

The MOVX reads the display RAM and writes the character into the row buffer during the same instruction.

SERBUF is an interrupt driven routine that is executed each time a character is received or transmitted through the on-chip serial port. The routine first checks if the interrupt was caused by the transmit side of the serial port, signaling that the transmitter is ready to accept another character. If the transmitter caused the interrupt, the flag "TRANSMIT\$INT" is set which is checked by the foreground program before putting a character in the buffer for transmission.

If the receiver caused the interrupt, the input buffer on the serial port is read and fed into the fifo that has been manufactured in the internal RAM and increments the fifo pointer "FIFO." The flag "SERIAL\$INT" is then set, telling the foreground program that there is a character in the fifo to be processed. If the read character is an ESC character, the flag "ESCSEQ" is set to tell the foreground program that an escape sequence is in the process of being received.

# 6.2.3 The Foreground Program

The foreground program is documented in the Appendix. The foreground program starts off by initializing the 8276

as discussed earlier. After all variables and flags are initialized, the processor is put into a loop waiting for either VERT to set SCAN so the program can scan the keyboard, or for the serial port to set SERIAL\$INT so the program can process the incoming character.

The vertical retrace is used to time the delay between keyboard scans. When VERT gets set, the assembly language routine READER is called. READER scans the keyboard, writing each scan into RAM to be processed later. READER controls two flags, KEY0 and SAME. KEY0 is set when all 8 scans determine that no key is pressed. SAME is set when the same key that was pressed last time the keyboard was read is still pressed.

After READER returns execution to the main program, the flags are tested. If the KEYO flag is set the main program goes back to the loop waiting for the vertical retrace or a serial port interrupt to occur. If the SAME flag is set the main program knows that the closed key has been debounced and decoded so it sends the already known ASCII code to the AUTO\$REPEAT routine which determines if that character should be transmitted or not.

If KEYO and SAME are not set, signifying that a key is pressed but it is not the same key as before, the foreground program determines if the results from the scan are valid. First all eight scans are checked to see if only one key was closed. If only one key is closed, the ASCII code is determined, modified if necessary by the Shift, Cap Lock, or Control keys. The NEW\$KEY and VALID flags are then set. The next time READER is called, if the same key is still pressed, the SAME flag will be set, causing the AUTO\$REPEAT subroutine to be called as just discussed. Since the keyboard is read during the vertical retrace, 16.67 milliseconds has elapsed between the detection of the pressed key and reverifying that the key is still pressed before transmitting it, thus effectively debouncing the key.

The AUTO\$REPEAT routine is written to transmit any key that the NEW\$KEY flag is set for. The counter that is incremented each time the vertical refresh interrupt is serviced causes a programmable delay between the first transmission and subsequent auto repeat transmission. Once the NEW\$KEY character is sent, the counter is initialized. Each time the AUTO\$REPEAT routine is called, the counter is checked. Only when the counter overflows will the next character be transmitted. After the initial delay, a character will be transmitted every other time the routine is called as long as the key remains pressed.

## 6.2.3.1 Handling Incoming Serial Data

One of the criteria for this application note was to make the software less time dependent. By creating a fifo to store incoming characters until the 8051 has time to process them, software timing becomes less critical. This application note uses up to 8 levels of the fifo at 9.2KBAUD, and 1 level at 4.8KBAUD and lower. As discussed earlier, the interrupt service routine for the serial port uses the fifo to store incoming data, increments the fifo pointer, "FIFO", and sets SERIAL\$INT to tell the main program that the fifo needs servicing. Once the main program detects that SERIAL\$INT is set the routine DECIPHER is executed.

DECIPHER has three separate blocks; a block for decoding displayable characters, a block for processing Escape sequences, and a block for processing Control codes. Each block works on the fifo independently. Before exiting a block, the contents of the fifo are shifted up by the amount of characters that were processed in that particular block. The shifting of the characters insures that the beginning of the fifo contains the next character to be processed. FIFO is then decremented by the number of characters processed.

Let's look at this process more closely. Figure 6.2.1-A shows a representation of a fifo containing 5 characters. The first three characters in the fifo contain displayable characters, A, B, and C respectively with the last two characters being an ESC sequence for moving the curser up one line (ESC A) and FIFO points to the next available location to be filled by the serial port interrupt routine, in this case. 5.




FIGURE 6.2.1 FIFO

When DECIPHER is executed, the first block begins looking at the first character of the fifo for a displayable character. If the character is displayable, it is placed into the display RAM and the software pointer "TOP" that points to the character that is being processed is incremented to the next character. The character is then looked at to see if it too is displayable and if it is, it's placed in the display RAM. The process of checking for displayable characters is continued until either the fifo is empty or a non-displayable character is detected. In our example, three characters are placed into the display RAM before a non-displayable character is detected. At this point the fifo looks like figure 6.2.1-B.

Before entering the next block, the remaining contents of the fifo between TOP, that is now pointing to 1BH and (FIFO-1) are moved up in the fifo by the amount of characters processed, in this example three. TOP is reset to 0 and FIFO is decremented by 3. The serial port interrupt is inhibited during the time the contents of the fifo and the pointers are being manipulated. The fifo now looks like figure 6.2.1-C.

The execution is now passed to the next block that processes ESC sequences. The first location of the fifo is examined to see if it is an ESC character (1BH). If not, the execution is passed to the next block of DECIPHER that processes Control codes. In this case the fifo does contain an ESC code. The flag ESC\$SEQ is checked to see if the 8051 is in the process of receiving an ESC sequence thus signifying that the next byte of the sequence has not been received yet. If the ESC\$SEQ is not set, the next character in the fifo is checked for a valid escape code and the proper subroutine is then called. The fifo contents are then shifted as discussed for the previous block. Due to the length of time that is needed to execute an ESC code sequence or a Control code, only one ESC code and/or Control code can be processed each time DECIPHER is executed.

If at the end of the DECIPHER routine, FIFO contains a 0, the flag SER\$INT is reset. If SER\$INT remains set, DECIPHER will be executed immediately after returning to the main program if SCAN had not been set during the execution of the DECIPHER routine, otherwise DECIPHER will be called after the keyboard is read.

# 6.2.4 Memory Pointers and Scrolling

The curser always points to the next location in display memory to be filled. Each time a character is placed in the display memory, the curser position needs to be tested to determine if the curser should be incremented to the beginning of the next line of the display or simply moved to the next position on the current display line. The curser position pointers are then updated in both the 8276 and the internal registers in the 8051.

When the 2000th character is entered into the display memory, a full display page has been reached signaling the need for the display to scroll. The memory pointer that points to the display memory that contains the first character of the first display line, LINEO, prior to scrolling contains 1800H which is the starting address of the display memory. Each scrolling operation adds 80 (50H) to LINEO which will now point to the following row in memory as shown in figure 6.2.2-B. LINEO is used during the vertical

refresh routine to re-initialize the pointers associated with filling the 8276 row buffers.

The display memory locations that were the first line of the CRT display now becomes the last line of the CRT display. Incoming characters are now entered into the display memory starting with 1800H, which is now the first character of the last line of the display screen.




Figure 6.2.2 Pointer Manipulation During Scrolling

# 6.2.5 Software Timing


The use of interrupts to tie the operation of the foreground program to the real-time events of the background program has made the software timing non-critical for this system.


# 6.3 System Operation

Following the system reset, the 8051 initializes all onchip peripherals along with the 8276 and display ram. After initialization, the processor waits until the fifo has a character to process or is flagged that it is time to scan the keyboard. This foreground program is interrupted once every 617 microseconds to service the 8276 row buffers. The 8051 is also interrupted each 16.67 milliseconds to re-initialize LINE0 and to flag the foreground program to read the keyboard. As discussed earlier, a special technique of rapidly moving the contents of the display RAM to the 8276 row buffers without the need of a DMA device was employed. The characters are then synchronously transferred to the character generator via CC0-CC6 and LC0-LC2 which are used to display one line at a time. Following the transfer of the first line to the dot timing logic, the line count is incremented and the second line is selected. This process continues until the last line of the character is transferred.


The dot timing logic latches the ouput of the character ROM in a parallel in, serial out synchronous shift register. The shift register's output constitutes the video information to the CRT.


Appendix 7.1 CRT Schematics






# Appendix 7.2 Dot Timing







# Appendix 7.3 CRT System Timing



Appendix 7.4 Escape/Control/Display Character Summary

|      | CONTROL<br>CHARACTERS |          |     |     | DISPLA<br>CHARA |     |     |     |     |     | ESCA<br>SEQUE         |     |     |     |
|------|-----------------------|----------|-----|-----|-----------------|-----|-----|-----|-----|-----|-----------------------|-----|-----|-----|
| BIT  | 000                   | 001      | 010 | 011 | 100             | 101 | 110 | 111 | 010 | 011 | 100                   | 101 | 110 | 111 |
| 0000 | NUL @                 | P<br>DLE | SP  | ø   | @               | Р   |     | Р   |     |     |                       |     |     |     |
| 0001 | SOH A                 | DC1 Q    | 1   | ŀ   | A               | a   | A   | Q   |     |     | A A                   |     |     |     |
| 0010 | STX                   | DC2      | u   | 2   | В               | R   | В   | R   |     |     | <b>₩</b> в            |     |     |     |
| 0011 | ETX C                 | DC3      | -=  | 3   | С               | s   | Ċ   | s   |     |     | <b>→</b> c            | ·   |     |     |
| 0100 | EOT D                 | DC4      | \$  | 4   | D               | т   | D   | т   | :   |     | <b>←</b> <sub>D</sub> |     |     |     |
| 0101 | ENQ E                 | NAK U    | %   | 5   | E               | υ   | E   | U   |     |     | CLR E                 |     |     |     |
| 0110 | ACK F                 | SYN V    | &   | 6   | F               | ٧   | F   | ν   |     |     |                       |     |     |     |
| 0111 | BEL G                 | W<br>ETB | ,   | 7   | G               | w   | G   | w   |     |     |                       |     |     |     |
| 1000 | # H                   | CAN X    | (   | 8   | н               | x   | н   | x   |     |     | HOME H                |     |     |     |
| 1001 | HT I                  | Y<br>EM  | ) . | 9   | 1               | γ   | 1   | Υ   |     |     | ,                     |     |     |     |
| 1010 | J<br>LF               | Z<br>SUB | •   | :   | J               | z   | J   | z   |     |     | EOS I                 |     |     |     |
| 1011 | VT K                  | ESC 1    | +   | ;   | · к             | [   | к   |     |     |     | EL J                  |     |     |     |
| 1100 | FF L                  | FS       | ,   |     | L               |     | L   |     |     |     |                       |     |     |     |
| 1101 | CR W                  | GS       |     | =   | м               | 1   | м   |     |     |     |                       |     |     |     |
| 1110 | so N                  | RS       |     |     | N               | ^   | N   |     |     |     |                       |     |     |     |
| 1111 | S1                    | us -     | 1   | ?   | 0               | -   | 0   |     |     |     |                       |     |     |     |

NOTE:

Shaded blocks — functions terminal will react to. Others can be generated but are ignored upon receipt

# Appendix 7.5 Character Generator

As previously mentioned, the character generator used in this terminal is a 2716 EPROM. A 1K by 8 device would have been sufficient since a 128 character 5 by 7 dot matrix only requires 8K of memory. A custom character set could have been stored in the second 1K bytes of the 2716. Any of the free I/0 pins on the 8051 could have been used to switch between the character sets.

The three low-order line count outputs (LC0–LC2) from the 8276 are connected to the three low-order address lines of the character generator. The CC0–CC6 output lines are connected to the A3–A9 lines of the character generator.

The output of the character generator is loaded into the shift register. The serial output of the shift register is the video output to the CRT.

Let's assume that the letter "E" is to be displayed. The ASCII code for "E" (45H) is presented to the address lines A2-A9 of the character generator. The scan lines (LC0-LC2) will now count from 0 to seven to form the character as shown in Figure 7.5.0. The same procedure is used to form all 128 possible characters. For reference Appendix 7.6 contains the HEX dump of the character generator used in this terminal.




Figure 7.5.0 Character Generator

# Appendix 7.6 Hex Dump of the Character Generator

102240220222222222 10928993233920209302993030303333322393330340 19914099994029202940899081020292010989991 100197031C22201C02023E703E20101920175751C0721 100197031C22201C02023E703E20101920221C0708F 1001A070101814123E1010703E001E20220221C0707 1001B07073B344021E20221C0703E201079740440401 1001C070702221C2221C701C22223C20107E7779 1001E0001008040204081000000003E0003E00000059 1001F00004081020100804001C22201000808000921 100200001C222A3A1A023C0008142223E22220012 1002D00113E20110804023E001C010404404041C0018 1002E0000002C40310200000382020202020203344C0 : 10731077070121A2522221E99700038743404387733 : 107320972020203222223C0777700387436C84887758 : 10//3D/30/30/30/3E10/98/43E0/218898973988919/3/2F 

# Appendix 7.7 Composite Video

In this design it was assumed that the CRT monitor required a separate horizontal drive, vertical drive, and video input. Many monitors require a composite video signal. The schematic shown in Figure 7.7.0 illustrate how to generate a composite video from the output of the 8276.

The dual one-shots are used to provide a small delay and the proper horizontal and vertical pulse to the composite video monitor. The delay introduced in the horizontal and vertical timing is used to center the display. The 7486 is used to mix the vertical and horizontal retrace. Q1 mix the video and retrace signals along with providing the proper D.C. levels.




Figure 7.7.0 Composite Video

# Appendix 7.8 Software Documentation

/\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \*\*\*\*\*\* SOFTWARE DOCUMENTATION FOR THE 8051 \*\*\*\*\*\* TERMINAL CONTROLLER APPLICATION NOTE \*\*\*\*\* \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* MEMORY MAP ASSOCIATED WITH PERIPHERAL DEVICES (USING MOVX): 8051 WR AND READ DISPLAY RAM-ADDRESS 1000H TO 17CFH 8051 WR DISPLAY RAM TO THE 8276- ADDRESS 1800H TO 1FCFH 8276 COMMAND ADDRESS-ADDRESS 0001H 8276 PARAMETER ADDRESS-ADDRESS 0000H ADDRESS 0001H 8276 STATUS REGISTER-MEMORY MAP FOR READING THE KEYBOARD (USING MOVC): KEYBOARD ADDRESS-ADDRESS 10FFH TO 17FFH /\* BEGIN BY PUTTING THE ASCII CODE FOR BLANK IN THE DISPLAY RAM\*/ INIT: FILL 2000 LOCATIONS IN THE DISPLAY RAM WITH SPACES (ASCII 20H) INITIALIZE POINTERS, RAM BITS, ETC. INITIALIZE POINTERS AND FLAGS INITIALIZE TOP OF THE CRT DISPLAY "LINEO"=1800H} INITIALIZE 8276 BUFFER POINTER "RASTER" =1800H INITIALIZE DISPLAY \$RAM\$POINTER=0000H /\* INITIALIZE THE 8276 \*/ RESET THE 8276 INITIALIZE 8276 TO 80 CHARACTER/ROW INITIALIZE 8276 TO 25 ROWS PER FRAME INITIALIZE 8276 TO 10 LINES PER ROW INITIALIZE 8276 TO NON-BLINKING UNDERLINE CURSER INITIALIZE CURSER TO HOME POSITION (00,00) (UPPER LEFT HAND CORNER) START DISPLAY [ENABLE 8276 INTERRUPT] /\* SET UP 8051 INTERRUPTS AND PRIORITIES \*/ SERIAL PORT HAS HIGHEST INTERRUPT PRIORITY EXTERNAL INTERRUPTS ARE EDGE SENSITIVE

ENABLE EXTERNAL INTERRUPTS

```
/*PROCEDURE SCANNER: THIS PROCEDURE SCANS THE KEYBOARD AND DETERMINES IF A
  SINGLE VALID KEY HAS BEEN PUSHED. IF TRUE THEN THE ASCII EQUIVALENT
  WILL BE TRANSMITTED TO THE HOST COMPUTER.*/
SCANNER:
ENABLE 8051 GLOBAL INTERRUPT BIT
       PROGRAMMABLE DELAY FOR THE CURSER BLINK
IF {30 VERTICAL RETRACE INTERRUPTS HAVE OCCURRED (CURSER$COUNT=1FH)} THEN
DO;
   (COMPLEMENT CURSERSON)
   {CLEAR CURSER$COUNT}
   IF {CURSER IS TO BE OFF (CURSER$ON=0)} THEN {MOVE CURSER OFF THE SCREEN}
   CALL LOADSCURSER:
END:
IF THE LOCALSLINE SWITCH HAS CHANGED STATE THEN
DO:
   IF {IN LOCAL MODE} THEN {DISABLE SERIAL PORT INTERRUPT}
   ELSE CALL CHECK $BAUD$RATE;
END:
DO WHILE [INBETWEEN VERTICAL REFRESHES]
  IF {THE FIFO HAS A CHARACTER TO PROCESS (SERIAL$INT=1)} THEN CALL DECIPHER;
CALL READER;
IF THE PRESENT PRESSED KEY IS EQUAL TO THE LAST KEY PRESSED AND VALID=1 THEN
  CALL AUTOSREPEAT:
ELSE
DO;
   IF (A KEY IS PRESSED BUT NOT THE SAME ONE AS THE LAST KEYBOARD SCAN) THEN
   DO:
      IF (ONLY ONE KEY IS PRESSED) THEN
            GET THE ASCII CODE FOR IT
            SET NEWŞKEY AND VALID FLAGS
      ELSE { RESET VALID AND NEW$KEY FLAGS}
   END;
   ELSE (THE KEYBOARD MUST NOT HAVE A KEY PRESSED SO RESET VALID$KEY AND NEW$KEY FLAGS)
END:
GOTO SCANNER:
END;
      PROCEDURE AUTO$REPEAT: THIS PROCEDURE WILL PERFORM AN AUTO REPEAT FUNCTION
      BY TRANSMITTING A CHARACTER EVERY OTHER TIME THIS ROUTINE IS CALLED.
      THE AUTO REPEAT FUNCTION IS ACTIVATED AFTER A FIXED DELAY PERIOD AFTER THE
      FIRST CHARACTER IS SENT*/
AUTOSREPEAT:
IF {THE KEY PRESSED IS NEW (NEW$KEY=1} THEN
   CLEAR THE DIVIDE BY TWO COUNTER "TRANSMITSTOGGLE"
   INITIALIZE THE DELAY COUNTER "TRANSMITSCOUNT" TO ODOH)
   CALL TRANSMIT;
                                                             /* FIRST CHARACTER */
   {CLEAR NEWSKEY}
END;
```

```
FLSE
DO;
   IF {TRANSMIT$COUNT IS NOT EQUAL TO 0} THEN
   m;
      { INCREMENT TRANSMIT$COUNT}
      IF TRANSMITSCOUNT=OFFH THEN
                                                               /*DELAY BETWEEN FIRST CHARACTER AND THE SECOND */
      DO;
         CALL TRANSMIT;
                                                               /*SECOND CHARACTER */
         [CLEAR TRANSMITSCOUNT]
      END;
   END;
   ELSE
   DO;
      {TURN THE CURSER ON DURING THE AUTO REPEAT FUNCTION}
      IF TRANSMIT$TOGGLE = 1 THEN
                                                               /* 2 VERT FRAMES BETWEEN 3RD TO NITH CHARACTER */
                                                               /* 3RD THROUGH NITH CHARACTER */
         CALL TRANSMIT;
      (COMPLEMENT TRANSMITSTOGGLE)
   END;
END:
END AUTOSREPEAT;
/* PROCEDURE TRANSMIT- ONCE THE HOST COMPUTER SIGNALS THE 8051H BY BRINGING
  THE CLEAR-TO-SEND LINE LOW, THE ASCII CHARACTER IS PUT INTO THE SERIAL PORT.*/
TRANSMIT:
PROCEDURE;
IF {THE TERMINAL IS ON-LINE} THEN
m:
    (wait until the clear$to$send line is low and until the 8051 serial port TX is not busy (transmit$int=1)
    TRANSMIT THE ASCII CODE
    CLEAR THE FLAG "TRANSMITSINT". THE SERIAL PORT SERVICE ROUTINE WILL SET THE FLAG
   {WHEN THE SERIAL PORT IS FINISHED TRANSMITTING}
END;
ELSE {THE TERMINAL IS IN THE LOCAL MODE}
DO;
    PUT THE ASCII CODE IN THE FIFO INCREMENT THE FIFO POINTER
    {SET SERIAL$INT}
END;
END TRANSMIT;
```

PROCEDURE DECIPHER: THIS PROCEDURE DECODES THE HOST COMPUTER'S MESSAGES AND DETERMINES WHETHER IT IS A DISPLAYABLE CHARACTER, CONTROL SEQUENCE, OR AN ESCAPE SEQUENCE THE PROCEDURE THEN ACTS ACCORDINGLY \*/ DECIPHER: STARTSDECIPHER: VALID\$RECEPTION=0; DO WHILE THE FIFO IS NOT EMPTY AND THE CHARACTER IS DISPLAYABLE RECEIVE={ASCII CODE} CALL DISPLAY; NEXT CHARACTER END: {CHARACTERS WERE DISPLAYED} THEN DISABLE SERIAL PORT INTERRUPT MOVE THE REMAINING CONTENTS OF THE FIFO UP TO THE BEGINNING OF THE FIFO ENABLE SERIAL PORT INTERRUPT SET THE VALIDSRECEPTION FLAG IF {THE FIFO IS EMPTY} THEN {CLEAR THE "SERIALSINT FLAG AND RETURN} IF {THE NEXT CHARACTER IS AN "ESC" CODE } THEN DO: [LOCK AT THE CHARACTER IN THE FIFO AFTER THE ESC CODE AND CALL THE CORRECT SUBROUTINE] CALL UP\$CURSER; /\* ESC A \*/ CALL DOWNSCURSER: /\* ESC B \*/ CALL RIGHTSCURSER: /\* ESC C \*/ /\* ESC D \*/ CALL LEFT\$CURSER; /\* ESC E \*/ CALL CLEAR\$SCREEN; /\* ESC F \*/ CALL MOVSCURSER; CALL HOME; /\* ESC H \*/ CALL ERASESFROMSCURSERSTOSENDSOFSSCREEN; /\* ESC J \*/ CALL BLINE; /\* ESC K \*/ DISABLE THE SERIAL PORT INTERRUPT [MOVE THE REMAINING CONTENTS OF THE FIFO UP TO THE BEGINNING OF THE FIFO] ENABLE THE SERIAL PORT INTERRUPT SET THE "VALID\$RECEPTION" FLAG

IF {THE FIFO IS EMPTY} THEN {CLEAR THE SERIAL\$INT FLAG AND RETURN}

END:

```
IF {THE NEXT CHARACTER IS A CONTROL CODE} THEN
D\Omega:
   [CALL THE RIGHT SUBROUTINE]
     CALL LEFT$CURSER;
                                                     /* CTL H */
      CALL LINESFEED:
                                                       /* CTL J */
      CALL CLEAR$SCREEN;
                                                       /* CTL L */
      CALL CARRIAGESRETURN;
                                                        /* CTL M */
   DISABLE THE SERIAL PORT INTERRUPT
   MOVE THE REMAINING CONTENTS OF THE FIFO UP TO THE BEGINNING OF THE FIFO
   ENABLE THE SERIAL PORT INTERRUPT
   SET THE "VALID$RECEPTION" FLAG
END:
IF (NO VALID CODE WAS RECEIVED ("VALID$RECEPTION" IS 0)) THEN
  THROW THE CHARACTER OUT AND MOVE THE REMAINING CONTENTS OF THE FIFO
  UP TO THE BEGINNING
IF {THE FIFO IS EMPTY} THEN {CLEAR THE SERIAL$INT FLAG AND RETURN}
END DECIPHER;
          PROCEDURE DISPLAY: THIS PROCEDURE WILL TAKE THE BYTE IN RAM LABELED
        RECEIVE AND PUT IT INTO THE DISPLAY RAM. */
DISPLAY:
PUT INTO THE DISPLAY RAM LOCATION POINTED TO BY "DISPLAY $RAM$POINTER
 THE CONTENTS OF RECEIVE)
IF {THE END OF THE DISPLAY MEMORY HAS BEEN REACHED} THEN
   RESET "DISPLAY $RAM$POINTER" TO THE BEGINNING OF THE RAM
ET.CE
   [INCREMENT "DISPLAY $RAM$POINTER"]
IF {THE CURSER IS IN THE LAST COLUMN OF THE CRT DISPLAY} THEN
   MOVE THE CURSER BACK TO THE BEGINNING OF THE LINE
   IF {THE NEW DISPLAY RAM LOCATION HAS A END-OF-LINE CHARACTER IN IT} THEN
   IF {THE CURSER IS ON THE LAST LINE OF THE CRT DISPLAY} THEN
      CALL SCROLL;
   ELSE
      {MOVE THE CURSER TO THE NEXT LINE}
END;
ELSE
   [INCREMENT THE CURSER TO THE NEXT LOCATION]
{TURN THE CURSER ON }
CALL LOADCURSER:
END DISPLAY;
```

```
PROCEDURE LINESFEED
LINESFEED:
IF {THE CURSER IS IN THE LAST LINE OF THE CRT DISPLAY} THEN
   CALL SCROLL;
ELSE
DO;
    MOVE THE CURSER TO THE NEXT LINE
    TURN THE CURSER ON
   CALL LOADSCURSER;
END;
IF {THE DISPLAY $RAM$POINTER IS ON THE LAST LINE IN THE DISPLAY RAM} THEN
   MOVE THE DISPLAY $RAM$POINTER TO THE FIRST LINE IN THE DISPLAY RAM
ELSE
   MOVE THE DISPLAY $RAM$POINTER TO THE NEXT LINE IN THE DISPLAY RAM
IF [THE FIRST CHARACTER IN THE NEW LINE CONTAINS AN END-OF-LINE CHARACTER ] THEN
   CALL FILL;
END LINESFEED;
           PROCEDURE SCROLL
SCROLL:
CALL BLANK;
{DISABLE VERTICAL RETRACE INTERRUPT}
IF {THE FIRST LINE OF THE CRT CONTAINS THE LAST LINE OF THE DISPLAY MEMORY} THEN MOVE THE POINTER "LINEO" TO THE BEGINNING OF THE DISPLAY MEMORY}
ELSÉ
   {MOVE "LINEO" TO THE NEXT LINE IN THE DISPLAY MEMORY}
{ENABLE VERTICAL RETRACE INTERRUPT}
END SCROLL;
           PROCEDURE CLEAR SCREEN
CLEARSSCREEN:
CALL HOME;
CALL ERASE$FROM$CURSER$TO$END$OF$SCREEN;
END CLEARSSCREEN;
```

PROCEDURE HOME: THIS PROCEDURE MOVES THE CURSER TO THE 0,0 POSITION \*/

```
HOME:
MOVE THE CURSER POSITION TO THE UPPER LEFT HAND CORNER OF THE CRT
TURN THE CURSER ON
CALL LOADSCURSER;
[MOVE THE DISPLAY $RAM$POINTER TO THE CORRECT LOCATION IN THE DISPLAY RAM]
END HOME;
     PROCEDURE ERASE FROM CURSER TO END OF SCREEN: */.
ERASESFROMSCURSERSTOSENDSOFSSCREEN:
CALL BLINE;
                                         /* ERASE CURRENT LINE */
IF {THE CURSER IS NOT ON THE LAST LINE OF THE CRT DISPLAY} THEN
    STARTING WITH THE NEXT LINE, PUT AN END-OF-LINE CHARACTER (OFIH)
   IN THE DISPLAY RAM LOCATIONS THAT CORRESPOND TO THE BEGINNING OF
   THE CRT DISPLAY LINES UNTIL THE BOTTOM OF THE CRT SCREEN HAS BEEN REACHED
FND:
END ERASE$FROM$CURSER$TO$END$OF$SCREEN;
/*PROCEDURE MOV$CURSER: THIS PROCEDURE IS USED IN CONJUNCTION WITH WORDSTAR
  IF A ESC F IS RECEIVED FROM THE HOST COMPUTER, THE TERMINAL CONTROLLER WILL
  READ THE NEXT TWO BYTE TO DETERMINE WHERE TO MOVE THE CURSER. THE FIRST BYTE
  IS THE ROW INFORMATION FOLLOWED BY THE COLUMN INFORMATION */
MOV$CURSER:
{WAIT UNTIL THE FIFO HAS RECEIVED THE NEXT TWO CHARACTERS}
MOVE THE CURSER TO THE LOCATION SPECIFIED IN THE ESCAPE SEQUENCE
MOVE THE DISPLAY $RAM$POINTER TO THE CORRECT LOCATION
IF THE FIRST CHARACTER IN THE NEW LINE HAS AN END-OF-LINE CHARACTER THEN
  CALL FILL;
{DISABLE THE SERIAL PORT INTERRUPT}
MOVE THE REMAIN CONTENTS OF THE FIFO UP TWO LOCATIONS IN MEMORY
 DECREMENT THE FIFO BY TWO
ENABLE THE SERIAL PORT INTERRUPT
END MOV$CURSER;
          PROCEDURE LEFT CURSER: THIS PROCEDURE MOVES THE CURSER LEFT ONE COLUMN
 BY SUBTRACTING 1 OF THE CURSER COLUMN RAM LOCATION THEN CALL LOAD CURSER */
LEFT$CURSER:
IF {THE CURSER IS NOT IN THE FIRST LOCATION OF A LINE} THEN
   MOVE THE CURSER LEFT BY ONE LOCATION
   TURN THE CURSER ON
   CALL LOAD$CURSER;
   DECREMENT THE DISPLAY $RAM$POINTER BY ONE
END LEFT$CURSER;
                                                 2-108
```

```
PROCEDURE RIGHT CURSER: THIS PROCEDURE MOVES THE CURSER RIGHT ONE COLUMN
 BY ADDING 1 TO THE CURSER COLUMN RAM LOCATION THEN CALL LOAD CURSER */
RIGHTSCURSER:
IF {THE CURSER IS NOT IN THE LAST POSITION OF THE CRT LINE} THEN
   MOVE THE CURSER RIGHT BY ONE LOCATION
   TURN THE CURSER ON
   CALL LOAD$CURSER;
   [INCREMENT THE DISPLAY $RAM$POINTER BY ONE]
END;
END RIGHT$CURSER;
          PROCEDURE UP CURSER: THIS PROCEDURE MOVES THE CURSER UP ONE ROW
 BY SUBTRACTING 1 TO THE CURSER ROW RAM LOCATION THEN CALL LOAD CURSER */
UPSCURSER:
IF THE CURSER IS NOT ON THE FIRST LINE OF THE CRT DISPLAY THEN
   MOVE THE CURSER UP ONE LINE
   TURN ON THE CURSER
   CALL LOAD$CURSER;
   IF {THE DISPLAY $RAM$POINTER IS IN THE FIRST LINE OF DISPLAY MEMORY} THEN
      MOVE THE DISPLAY SRAMSPOINTER TO THE LAST LINE OF DISPLAY MEMORY
   FISE
      {MOVE THE DISPLAY $RAM$POINTER UP ONE LINE IN DISPLAY MEMORY}
   IF {THE FIRST LOCATION OF THE NEW LINE CONTAINS AN END-OF-LINE CHARACTER} THEN
      CALL FILL;
END;
END UP$CURSER;
          PROCEDURE DOWN CURSER: THIS PROCEDURE MOVES THE CURSER DOWN ONE ROW
 BY ADDING 1 TO THE CURSER ROW RAM LOCATION THEN CALL LOAD CURSER */
DOWN$CURSER:
IF {THE CURSER IS NOT ON THE LAST LINE OF THE CRT DISPLAY} THEN
   TURN THE CURSER ON
   MOVE THE CURSER TO THE NEXT LINE
  CALL LOAD$CURSER;
   IF (THE DISPLAY $RAM$POINTER IS NOT ON THE LAST LINE OF THE DISPLAY MEMORY) THEN
      {move the display$ram$pointer to the next line in the display memory}
      MOVE THE DISPLAY $RAM$POINTER TO THE FIRST LINE IN THE DISPLAY MEMORY
   IF {THE FIRST CHARACTER IN THE NEW LINE IS AN END-OF-LINE CHARACTER} THEN
     CALL FILL:
FND:
END DOWNSCURSER:
```

```
PROCEDURE CARRIAGE$RETURN
CARRIAGE$RETURN:
\{\mbox{MOVE THE DISPLAY}\mbox{\$RAM}\mbox{\$POINTER TO THE BEGINNING OF THE CURRENT LINE IN THE DISPLAY MEMORY}\} \{\mbox{MOVE THE CURSER TO},\mbox{THE BEGINNING OF THE CURRENT LINE OF THE CRT DISPLAY}\}
TURN THE CURSER ON
CALL LOAD$CURSER;
END CARRIAGE$RETURN;
           PROCEDURE LOAD CURSER: LOAD CURSER TAKES THE VALUE HELD IN RAM AND
  LOADS IT INTO THE 8276 CURSER REGISTER. */
LOAD$CURSER:
PROCEDURE;
IF [THE CURSER IS ON] THEN
[MOVE THE CURSER BACK ONTO THE CRT DISPLAY]
{DISABLE BUFFER INTERRUPT}
WRITE TO THE 8276 CURSER REGISTERS THE X,Y LOCATIONS
{ENABLE BUFFER INTERRUPT}
END LOAD$CURSER;
           PROCEDURE CHECK BAUD RATE: THIS PROCEDURE READS THE THREE PORT PINS ON P1 AND SETS UP
           THE SERIAL PORT FOR THE SPECIFIED BAUD RATE */
CHECK $BAUD$RATE:
SET TIMER 1 TO MODE 1 AND AUTO RELOAD
TURN TIMER ON
 ENABLE SERIAL PORT INTERRUPT
READ BAUD RATE SWITCHES AND SET UP RELOAD VALUE
                                 /* 00 IS NOT ALLOWED */
   TH1=040H;
                                  /* 150 BAUD */
   TH1=OAOH;
                                  /* 300 BAUD */
   TH1=0D0H;
                                  /* 600 BAUD */
   TH1=0E8H;
                                  /* 1200 BAUD */
   TH1=0F4H:
                                  /* 2400 BAUD */
   TH1=OFAH;
                                  /* 4800 BAUD */
   TH1=OFDH;
                                   /* 9600 BAUD */
END CHECK $BAUD$RATE;
```

```
PROCEDURE READER: THIS PROCEDURE IS WRITTEN IS ASSEMBLY LANGUAGE. THE
  EXTERNAL PROCEDURE SCANS THE 8 LINES OF THE KEYBOARD AND READS THE RETURN LINES. THE STATUS OF THE 8 RETURN LINES ARE THEN STORED IN INTERNAL
  MEMORY ARRAY CALLED CURRENT$KEY */
READER:
{INITIALIZE FLAGS "KEYO"=0, "SAME"=1, 0 COUNTER=0}
DO UNTIL {ALL 8 KEYBOARD SCAN LINES ARE READ}
   (READ KEYBOARD SCAN)
   IF {NO KEY WAS PRESSED} THEN INCREMENT 0 COUNTER}
   ELSE
   IF THE KEY PRESSED WAS NOT THE SAME KEY THAT WAS PRESSED THE LAST TIME
        THE KEYBOARD WAS READ THEN
       [CLEAR "SAME" AND WRITE NEW SCAN RESULT TO CURRENTSKEY RAM ARRAY]
FND:
IF {ALL 8 SCANS DIDN'T HAVE A KEY PRESSED (0 COUNTER=8)} THEN {SET KEYO, AND CLEAR SAME}
END READER:
           PROCEDURE BLANK: THIS EXTERNAL PROCEDURE FILLS LINEO WITH SPACES (20H ASCII)
  DURING THE SCROLL ROUTINES.*/
BLANK:
DO I = {BEGINNING OF THE CRT DISPLAY (LINEO)} TO {LINEO + 50H}
   {DISPLAY RAM POINTED TO BY "I" = SPACE (ASCII 20H)}
   NEXT I
END:
END BLANK:
           PROCEDURE BLINE: THIS EXTERNAL PROCEDURE BLANKS FROM THE CURSER TO THE END OF
                     THE DISPLAY LINE */
BLINE:
DO I= (CURRENT CURSER POSITION ON CRT DISPLAY) TO (END OF ROW)
[DISPLAY RAM POINTED TO BY "I" = SPACE (ASCII 20H)]
   NEXT I
END;
END BLINE:
           PROCEDURE FILL: THIS EXTERNAL PROCEDURE FILLS A DISPLAY LINE WITH SPACES*/
FILL:
DO I = {BEGINNING OF THE LINE THAT THE CURSER IS ON} TO {END OF THE ROW}
   DISPLAY RAM POINTED TO BY "I" = SPACE (ASCII 20H)
   NEXT I
END;
END FILL:
```

# **Appendix 7.9 Software Listings**

PL/M-51 COMPILER

ISIS-II PL/M-51 V1.1 COMPILER INVOKED BY: PLM51 :F1:CRTPLM.SRC

> \$OPTIMIZE(1) \$NOINTVECTOR \$ROM(LARGE)

MEMORY MAP ASSOCIATED WITH PERIPHERAL DEVICES (USING MOVX):

 8051 WR AND READ DISPLAY RAM ADDRESS
 1000H TO 17CFH

 8051 WR DISPLAY RAM TO THE 8276 ADDRESS
 1800H TO 1FCFH

 8276 COMMAND ADDRESS ADDRESS
 0000H

 8276 PARAMETER ADDRESS ADDRESS
 0000H

 8276 STATUS REGISTER ADDRESS
 0001H

MEMORY MAP FOR READING THE KEYBOARD (USING MOVC):

KEYBOARD ADDRESS-

ADDRESS 10FFH TO 17FFH

THE FOLLOWING SOFTWARE SWITCHES MUST BE SET ACCORDING TO THE TYPE OF KEYBOARD THAT IS GOING TO BE USED.

SW1- SET WHEN USING AN UNDECODED KEYBOARD IS TO BE USED SW2- SET WHEN USING A DECODED OR A SERIAL TYPE OF KEYBOARD

PROGRAMS TO LINK TOGETHER FOR WORKING SYSTEMS:

UNDECODED KEYBOARD- CRTPIM.OBJ, CRTASM.OBJ, KEYBO.OBJ, PIM51.LIB
DECODED KEYBOARD-CRTPIM.OBJ, CRTASM.OBJ, DECODE.OBJ, PIM51.LIB
DETACHED KEYBOARD-CRTPIM.OBJ, CRTASM.OBJ, DETACH.OBJ, PIM51.LIB

\$SET (SW1) \$RESET (SW2)

## PL/M-51 COMPILER

```
SEJECT
            CRT$CONTROLLER:
    1
                /************ DECLARE LITERALS ***************/
            DECLARE LLC LITERALLY 'LOCAL$LINE$CHANGE';
DECLARE REG LITERALLY 'REGISTER';
            DECLARE CURRENTSKEY LITERALLY 'CURKEY';
            DECLARE SERIALSSERVICE LITERALLY 'SERBUF';
 6
7
            DECLARE DISPLAY SRAMSPOINTER LITERALLY 'POINT';
            DECLARE SERIALSINT LITERALLY 'SERINT';
            DECLARE TRANSMITSINT LITERALLY 'TRNINT';
            DECLARE CURSERSCOLUMN LITERALLY CURSER;
            DECLARE LASTSKEY LITERALLY 'LSIKEY';
10
     1
            DECLARE CURSERSCOUNT LITERALLY 'COUNT';
            DECLARE SCANSINT LITERALLY 'SCAN';
                /******* REGISTER DECLARATIONS FOR THE 8051 ************/
            /******* BYTE REGISTERS ******/
13 1
            DECLARE
               P0
                   BYTE AT (80H) REG,
               Pl
                    BYTE AT (90H) REG,
                    BYTE AT (OAOH) REG,
               P2
               P3
                    BYTE AT (OBOH) REG,
               PSW BYTE AT (ODOH) REG,
               ACC
                   BYTE AT (OEOH) REG,
                    BYTE AT (OFOH) REG,
               В
               SP
                    BYTE AT (81H) REG,
               DPL
                   BYTE AT (82H)
               DPH BYTE AT (83H) REG,
               PCON BYTE AT (87H) REG,
               TOON BYTE AT (88H)
                                   REG,
               TMOD BYTE AT (89H) REG,
               TLO BYTE AT (8AH) REG,
               TL1 BYTE AT (8BH) REG,
               THO BYTE AT (8CH) REG,
               THI BYTE AT (8DH) REG,
                   BYTE AT (OA8H) REG,
               ΙE
               IP BYTE AT (OBSH) REG,
               SCON BYTE AT (98H) REG,
SBUF BYTE AT (99H) REG;
```

```
/****** BIT REGISTERS ******/
              /******* PSW BITS ******/
14
           DECLARE
    1
                   BIT AT (OD7H) REG,
              CY
               AC
                   BIT AT (OD6H) REG,
                        AT (OD5H) REG,
AT (OD4H) REG,
              F0
                   BTT
              RS1 BIT
               RSO BIT AT (OD3H) REG,
                   BIT AT (ODOH) REG,
BIT AT (ODOH) REG,
              ov
              P
              /******
                        TCON BITS ******/
              TF1 BIT AT (8FH) REG,
                        AT (8EH) REG,
                   BIT
               TF0
                   BIT
                        AT (8DH)
                                 REG,
                        AT (8CH) REG,
              TR0
                   BIT
                   BIT AT (8BH) REG,
               IEL
               IT1 BIT AT (8AH) REG,
               IEO BIT AT (89H) REG,
               ITO BIT AT (88H) REG,
                         IE BITS ******/
              EA BIT AT (OAFH) REG,
ES BIT AT (OACH) REG,
                        AT (OABH) REG,
               ET1 BIT
               EX1 BIT AT (OAAH) REG,
               ET0
                   BIT
                        AT (OA9H) REG,
               EXO BIT AT (OA8H) REG,
                         IP BITS ******/
               PS BIT AT (OBCH) REG,
               PT1 BIT
                        AT (OBBH) REG,
               PX1 BIT
                        AT (OBAH) REG,
               PTO BIT AT (OB9H) REG,
               PXO BIT AT (0B8H) REG,
              /******* P3 BITS ******/
               RD BIT AT (OB7H) REG,
                   BIT AT (0B6H) REG,
                    BIT AT (OB5H) REG,
              т0
                    BIT AT (OB4H) REG,
               INT1 BIT
                        AT (OB3H) REG,
               INTO BIT AT (OB2H) REG,
               TXD BIT
                        AT (OB1H) REG,
               RXD BIT AT (0BOH) REG,
              /******* SCON BITS ******/
               SMO BIT AT (9FH) REG,
                   BIT
                        AT (9EH)
               SM2
                    BIT
                        AT (9DH)
                                  REG,
                        AT (9CH)
               REN
                    BIT
                                  REG,
                         AT (9BH)
               TB8
                    BIT
                                  REG,
               RB8
                    BIT
                         AT (9AH)
                                  REG,
                        AT (99H)
                                  REG,
               TT
                    BTT
                    BIT AT (98H) REG;
               RI
```

```
PL/M-51 COMPILER CRICONTROLLER
```

```
$EJECT
             SIF SWL
                 /********** DECLARE CONSTANTS**************/
15 1
             DECLARE LOW$SCAN(16) STRUCTURE
                  (KEY (8) BYTE) CONSTANT
                  ('890-',5CH,5EH,08H,00H,
             /* SCAN 0, SHIFT KEY =0; 8,9,0,-,\,^, BACK SPACE */
                  'uiop',5BH,'@',0AH,7FH,
             /* SCAN 1, SHIFT =0; u,i,o,p,[,@, LINE FEED, DELETE */
                  'jkl;:',00H,0DH,'7'
             /* SCAN 2, SHIFT =0; j,k,1,;,:, RETURN, 7 */
                  'm',2CH,'.',00H,'/',00H,00H,00H,
             /* SCAN 3, SHIFT =0; m, COMMA,.,/ */
                 00H, 'azxcvbn'
             /* SCAN 4, SHIFT =0; a,z,x,c,v,b,n */
             'y',00H,00H,' dfgh',
/* SCAN 5, SHIFT =0; y, SPACE, d,f,g,h */
             09H,'qwsert',00H,
/* SCAN 6, SHIFT =0; TAB,q,w,s,e,r,t */
                 1BH, '123456',00H,
             /* SCAN 7, SHIFT =0; ESC, 1, 2, 3, 4, 5, 6 */
             28H,29H,00H,'=',7CH,7EH,08H,00H,
/* SCAN 0, SHIFT =1; (,),=, ,~, BACK SPACE */
                  'UIOP',00H,00H,0AH,7FH,
             /* SCAN 1, SHIFT =1; U,I,O,P, LINE FEED, DELETE */
                  'JKL+*',00H,0DH,27H,
             /* SCAN 2, SHIFT =1; J,K,L,+,*, RETURN, ' */
                  'M<>',00H,3FH,00H,00H,00H,
             /* SCAN 3, SHIFT =1; M,<,>,? */
                 OOH, 'AZXCVBN'
             /* SCAN 4, SHIFT =1; A,Z,X,,C,V,B,N */
            'Y',00H,00H,' DFGH',

/* SCAN 5, SHIFT =1; Y, SPACE, D,F,G,H */
                 09H, 'QWSERT', 00H,
             /* SCAN 6, SHIFT =1; TAB, Q,W,S,E,R,T */
                 1BH, '!"#$%&',00H);
             /* SCAN 7, SHIFT =1; ESC,!,",#,$,%,& */
             $ENDIF
```

```
PL/M-51 COMPILER
                  CRICONTROLLER
             $EJECT
                16
             DECLARE
             $IF SW2
INPUT
                  BIT AT (OB4H)
                                 REG,
             $ENDLF
             $IF SW1
                CAP$LOCK
                                   BIT AT (095H)
                                                  REG,
                                                  REG,
                SHIFT$KEY
                                   BIT AT (096H)
                CONTROL$KEY
                                   BIT AT (097H)
                                                  REG,
             $ENDIF
                                                  REG,
                LOCAL$LINE
                                   BIT AT (OB5H)
                CLEAR$TO$SEND
                                   BIT AT (093H)
                                                  REG,
                DATASTERMINALSREADY BIT AT (094H)
                                                  REG;
 17
     1
            DECLARE (
             $IF SW1
                SAME,
                VALID$KEY,
                KEYO,
LAST$SHIFT$KEY,
                LASTSCONTROLSKEY,
                LASTSCAPSLOCK,
             SENDIF
             $IF SW2
                RCVFLG,
                SYNC,
                BYFIN,
                KBDINT,
                ERROR,
             $ENDIF
                NEW$KEY,
                TRANSMITSTOGGLE,
                CURSERSON,
                 SERIAL$INT,
                SCANSINT,
                TRANSMITSINT,
                ESCSEQ,
                 VALID$RECEPTION,
```

BIT PUBLIC;

ENSP)

```
PL/M-51 COMPILER CRICONTROLLER
```

**SEJECT** 

```
18
            DECLARE (
    1
                I,
                Ĵ,
K,
                ASCIIŞKEY,
                TRANSMITSCOUNT,
                TEMP,
                SHIFT,
                CURSERSCOL,
CURSERSCOLUMN,
                CURSER$ROW,
                CURSERSCOUNT,
                FIFO,
                RECEIVE)
                                 BYTE PUBLIC;
            $IF SWl
19
    1
            DECLARE LAST$KEY(8) BYTE PUBLIC;
            $ENDIF
            $IF SW2
            DECLARE LASTSKEY (2) BYTE PUBLIC;
            $ENDIF
20
     1
            DECLARE SERIAL(16) BYTE PUBLIC;
21
            DECLARE DISPLAY $RAM (7CFH) BYTE AT (1000H) AUXILIARY;
     1
22
    1
            DECLARE
                PARAMETER$ADDRESS
                                     BYTE
                                              AT (0000H)
                                                          AUXILIARY,
                COMMAND$ADDRESS
                                     BYTE
                                              AT (0001H)
                                                          AUXILIARY;
23
    1
            DECLARE (
                DISPLAY $RAM$POINTER,
                RASTER,
                LINEO,
                L)
                             WORD PUBLIC;
```

## \$EJECT

/\* PROCEDURE READER: THIS PROCEDURE IS WRITTEN IS ASSEMBLY LANGUAGE. THE EXTERNAL PROCEDURE SCANS THE 8 LINES OF THE KEYBOARD AND READS THE RETURN LINES. THE STATUS OF THE 8 RETURN LINES ARE THEN STORED IN INTERNAL MEMORY ARRAY CALLED CURRENT\$KEY. THE PROCEEDURE CONTROLS 2 STATUS FLAGS; KEYO AND SAME. KEYO IS SET IF ALL 8 SCANS READ NO KEY WAS PRESSED. IF ALL 8 SCANS ARE THE SAME AS THE LAST READING OF THE KEYBOARD, THEN SAME IS SET. \*/

- READER: PROCEDURE EXTERNAL:
- END READER;
  - /\* PROCEDURE BLANK: THIS EXTERNAL PROCEDURE FILLS LINEO SCAN WITH SPACES (20H ASCII) DURING THE SCROLL ROUTINES.\*/
- BLANK: PROCEDURE EXTERNAL; END BLANK;
- - /\* PROCEDURE BLINE: THIS EXTERNAL PROCEDURE BLANKS FROM THE CURSER TO THE END OF THE DISPLAY LINE \*/
- 28 29 BLINE: PROCEDURE EXTERNAL:
- END BLINE;
  - /\* PROCEDURE FILL: THIS EXTERNAL PROCEDURE FILLS THE CURSER LINE WITH SPACES\*/
- 30 1 FILL:

PROCEDURE EXTERNAL;

END FILL:

## \$EJECT

END CARRIAGESRETURN;

/\* PROCEDURE CHECK BAUD RATE: THIS PROCEDURE READS THE THREE PORT PINS ON Pl AND SETS UP THE SERIAL PORT FOR THE SPECIFIED BAUD RATE  $\star/$ 

```
32
     1
            CHECK $BAUD$RATE:
            PROCEDURE;
33
     2
            SCON=70H;
                                          /* MODE 1
                                             ENABLE RECEPTION*/
34
            TMOD=TMOD OR 20H;
                                          /* TIMER 1 AUTO RELOAD */
35
     2
                                          /* TIMER 1 ON */
            TRl=1;
                                          /* ENABLE SERIAL INTERRUPT*/
36
     2
            ES=1;
37
            ENSP=1;
                                          /* SERIAL INTERRUPT MASK FLAG */
38
            DO CASE (Pl AND 07H);
39
                                          /* 00 IS NOT ALLOWED */
     3
     3
                TH1=040H;
40
                                              /* 150 BAUD */
41
     3
               TH1=OAOH:
                                              /* 300 BAUD */
42
               TH1=0D0H;
                                              /* 600 BAUD */
     3
                                              /* 1200 BAUD */
43
                TH1=0E8H;
44
     3
               TH1=OF4H;
                                              /* 2400 BAUD */
45
                TH1=OFAH;
                                              /* 4800 BAUD */
     3
46
     3
               TH1=OFDH:
                                              /* 9600 BAUD */
47
     3
            END;
48
            END CHECK SBAUDSRATE:
            /* PROCEDURE LOAD CURSER: LOAD CURSER TAKES THE VALUE HELD IN RAM AND
                LOADS IT INTO THE 8276 CURSER REGISTERS. */
49
     1
            LOADSCURSER:
            PROCEDURE:
50
     2
            IF CURSERSON=1 THEN
51
52
53
54
55
56
57
               CURSERSCOL=CURSERSCOLUMN;
     2
2
2
            EX1=0;
                                               /* DISABLE BUFFER INTERRUPT */
            COMMANDSADDRESS=80H;
                                              /* INITIALIZE CURSER COMMAND */
     2
            PARAMETERSADDRESS=CURSERSCOL;
     2
            PARAMETER$ADDRESS=CURSER$ROW;
            EX1=1;
                                               /* ENABLE BUFFER INTERRUPT */
            END LOADSCURSER;
            /* PROCEDURE CARRIAGE$RETURN
58
    1
            CARRIAGE$RETURN:
            PROCEDURE;
59
     2
            DISPLAY $RAM$POINTER=DISPLAY $RAM$POINTER-CURSER$COLUMN;
60
            CURSERSCOLUMN=0;
     2
            CURSERSON=1;
61
62
     2
            CALL LOADSCURSER;
```

#### SEJECT

/\* PROCEDURE DOWN CURSER: THIS PROCEDURE MOVES THE CURSER DOWN ONE ROW BY ADDING 1 TO THE CURSER ROW RAM LOCATION THEN CALL LOAD CURSER  $\star/$ 

```
DOWN$CURSER:
64
            PROCEDURE;
            IF CURSER$ROW < 18H THEN
66
            DO;
67
               CURSER$ON=1;
     3
68
     3
               CURSER$ROW=CURSER$ROW + 1;
69
               CALL LOADSCURSER:
70
               IF DISPLAY $RAM$POINTER < 780H THEN
     3
71
                  DISPLAY $RAM$POINTER=DISPLAY $RAM$POINTER +50H;
     3
                  DISPLAY $RAM$POINTER=(DISPLAY $RAM$POINTER-780H);
73
               L=DISPLAY $RAM$POINTER-CURSER$COLUMN;
74
75
               IF DISPLAY $RAM (L) = 0F1H THEN
                                                                        /* LOOK FOR END OF*/
                                                                             LINE CHARACTER */
               DO:
76
                  CALL FILL;
                                                                        /*IF TRUE FILL LINE*/
77
                   DISPLAY $RAM(L) = 20H;
                                                                        /*WITH SPACES */
78
               END:
79
            END;
     3
            END DOWN$CURSER;
```

/\* PROCEDURE UP CURSER: THIS PROCEDURE MOVES THE CURSER UP ONE ROW BY SUBTRACTING 1 TO THE CURSER ROW RAM LOCATION THEN CALL LOAD CURSER \*/

```
81
    1
            UP$CURSER:
            PROCEDURE;
            IF CURSERSROW >0 THEN
83
    3
            DO;
84
     3
               CURSER$ROW=CURSER$ROW - 1;
85
               CURSERSON=1;
     3
               CALL LOADSCURSER;
86
    3
87
     3
               IF DISPLAY $RAM$POINTER<50H THEN
88
    3
                  DISPLAY $RAM$POINTER=DISPLAY $RAM$POINTER+780H;
89
    3
               ELSE
                  DISPLAY $RAM$POINTER=DISPLAY $RAM$POINTER - 50H;
90
    3
               L=DISPLAY $RAM$POINTER-CURSER$COLUMN;
91
               IF DISPLAY$RAM(L)=OF1H THEN
                                                                    /* LOOK FOR END OF LINE*/
    3
92
               m;
                                                                          CHARACTER */
93
                  CALL FILL;
                                                                   /* IF TRUE FILL WITH */
94
                  DISPLAY $RAM (L) = 20H;
                                                                    /* SPACES */
     4
95
     4
               END;
96
     3
            END;
            END UP$CURSER;
```

## \$EJECT

/\* PROCEDURE RIGHT CURSER; THIS PROCEDURE MOVES THE CURSER RIGHT ONE COLLMN BY ADDING 1 TO THE CURSER COLLMN RAM LOCATION THEN CALL LOAD CURSER  $\star$ /

```
98
      1
             RIGHT$CURSER:
             PROCEDURE:
             IF CURSERSCOLUMN < 4FH THEN
 99
100
101
                CURSER$COLUMN=CURSER$COLUMN + 1;
      3
102
                CURSERSON=1;
103
      3
                CALL LOAD$CURSER;
104
      3
                DISPLAY $RAM$POINTER=DISPLAY $RAM$POINTER +1;
      3
             END;
105
             END RIGHT$CURSER;
106
```

/\* PROCEDURE LEFT CURSER: THIS PROCEDURE MOVES THE CURSER LEFT ONE COLUMN BY SUBTRACTING 1 TO THE CURSER COLUMN RAM LOCATION THEN CALL LOAD CURSER \*/

```
107
      1
             LEFT$CURSER:
             PROCEDURE;
             IF CURSERSCOLUMN > 0 THEN
108
      2
109
      3
             DO;
110
      3
                CURSERSCOLUMN=CURSERSCOLUMN - 1;
111
      3
                CURSER$ON=1;
112
                CALL LOAD$CURSER;
113
      3
                DISPLAY $RAM$POINTER=DISPLAY $RAM$POINTER -1;
114
      3
             END:
             END LEFT$CURSER;
115
```

#### SEJECT

/\* PROCEDURE MOV\$CURSER: THIS PROCEDURE IS USED IN CONJUNCTION WITH WORDSTAR IF A ESC F IS RECEIVED FROM THE HOST COMPUTER, THE TERMINAL CONTROLLER WILL READ THE NEXT TWO BYTE TO DETERMINE WHERE TO MOVE THE CHESER. THE FIRST BYTE IS THE ROW INFORMATION FOLLOWED BY THE COLUMN INFORMATION \*/

```
116
     1
             MOV$CURSER:
             PROCEDURE;
      3
             DO WHILE FIFO<4;
                                       /* WAIT UNTILL THE MOV$CURSER PARAMETERS*/
117
                                  /* ARE RECEIVED INTO THE FIFO */
118
      3
             END:
119
             TEMP=CURSERSROW;
120
      2
             CURSER$ROW=SERIAL(2):
121
      2
             IF CURSER$ROW>TEMP THEN
122
123
                L=DISPLAY $RAM$POINTER+ ((CURSER$ROW-TEMP) *50H);
      3
                                                                  /* IF OUT OF RAM RANGE */
124
                IF L>7CFH THEN
125
                   DISPLAY $RAM$POINTER=L-7D0H;
                                                                 /* RAP AROUND TO BEGINNING */
126
                ELSE
                                                                  /* OF RAM */
                   DISPLAY $RAM$POINTER=L;
127
      3
             END;
128
      2
             ELSE
             m;
129
      3
                IF CURSER$ROW<TEMP THEN
130
                DO:
131
                   L=(TEMP-CURSER$ROW)*50H;
      4
                    IF DISPLAY $RAM$POINTER<L THEN
                                                                             /* IF OUT OF RAM RANGE*/
132
      4
133
                       DISPLAY $RAM$POINTER=(7D0H-(L-DISPLAY $RAM$POINTER)); /* RAP AROUND TO END OF RAM*/
134
      4
                    ELSE
                       DISPLAY $RAM$POINTER=DISPLAY $RAM$POINTER-L;
135
      4
                END;
136
      3
             END:
137
      2
             TEMP=CURSER$COLUMN;
138
      2
             CURSERSCOLUMN=SERIAL(3);
139
              IF CURSER$COLUMN>TEMP THEN
140
      2
                DISPLAY $RAM$POINTER=DISPLAY $RAM$POINTER+ (CURSER$COLUMN-TEMP);
141
      2
             ELSE
                DISPLAY $RAM$POINTER=DISPLAY $RAM$POINTER-(TEMP-CURSER$COLUMN);
142
      2
             CURSERSON=1;
143
      2
             CALL LOAD$CURSER;
144
             L=DISPLAY $RAM$POINTER-CURSER$COLUMN;
145
      2
                                                                /* LOOK FOR END FO LINE CHARACTER*/
             IF DISPLAY $RAM (L) = OF 1H THEN
146
      3
             DO;
                CALL FILL;
147
      3
                                                                /* IF TRUE FILL WITH SPACES */
                DISPLAY $RAM (L) = 20H;
148
      3
149
             END;
150
             ES=0;
151
      3
             DO I=2 TO FIFO-2;
152
      3
                SERIAL(I)=SERIAL(I+2);
153
      3
             END;
154
      2
             FIFO=FIFO-2;
      2
155
             ES=ENSP:
156
      1
             END MOVSCURSER;
```

## \$EJECT

```
PROCEDURE ERASE FROM CURSER TO END OF SCREEN: */
157
             ERASE$FROM$CURSER$TO$END$OF$SCREEN:
             PROCEDURE;
158
      2
             CALL BLINE;
                                                                /* ERASE CURRENT LINE */
159
      2
             IF CURSERSROW < 18H THEN
160
      3
             m;
161
      3
                L=DISPLAY $RAM$POINTER-CURSER$COLUMN+50H;
                                                                /* GET NEXT LINE */
                DO WHILE (L < 7DOH) AND (L <> (LINEO AND 7FFH));
162
      4
                                               /* ERASE UNTIL LINEO OR */
/* END OF DISPLAY RAM*/
163
      4
                   DISPLAY $RAM (L) = 0F1H;
164
      4
                   L=L+50H;
165
                END;
166
      3
                L=0;
                DO WHILE L <> (LINEO AND 7FFH);
                                                       /* ERASE UNTIL LINEO */
167
      4
168
      4
                   DISPLAY SRAM (L) = 0F1H;
169
      4
                   L=L+50H:
170
                END;
      4
171
      3
172
             END ERASE$FROM$CURSER$TO$END$OF$SCREEN;
             /* PROCEDURE HOME: THIS PROCEDURE MOVES THE CURSER TO THE 0,0 POSITION */
```

CRICONTROLLER

```
PL/M-51 COMPILER
              $EJECT
              /* PROCEDURE CLEAR SCREEN
 180
              CLEAR$SCREEN:
      1
              PROCEDURE;
 181
       2
              CALL HOME;
       2
              CALL ERASESFROMSCURSERSTOSENDSOFSSCREEN;
 182
183
              END CLEARSCREEN;
                      PROCEDURE SCROLL
184
              SCROLL:
      1
              PROCEDURE;
 185
              CALL BLANK:
186
       2 2
              EX0=0:
                                       /* DISABLE VERTICAL REFRESH INTERRUPT */
187
              IF LINEO= 1F80H THEN
 188
                 LINE0= 1800H;
189
              ELSE
                LINEO= LINEO+50H;
       2
              EX0=1;
190
                                       /* ENABLE VERTICAL REFRESH INTERRUPT */
191
              END SCROLL;
              /* PROCEDURE LINESFEED */
192
      1
              LINESFEED:
              PROCEDURE;
 193
              IF CURSER$ROW=18H THEN
194
                 CALL SCROLL;
 195
       2
              ELSE
              DO;
                 CURSER$ROW= CURSER$ROW+1;
196
       3
 197
                 CURSERSON=1;
       3
                 CALL LOADSCURSER;
 198
       3
 199
       3
              END;
 200
       2
              IF DISPLAY $RAM$POINTER >77FH THEN
 201
       2
                 DISPLAY $RAM$POINTER=DISPLAY $RAM$POINTER-780H;
 202
                 DISPLAY $RAM$POINTER=DISPLAY $RAM$POINTER+50H;
 203
              L=DISPLAY $RAM$POINTER-CURSER$COLUMN;
 204
              IF DISPLAY $RAM(L) = OF1H THEN
                                                                /* LOOK FOR END OF LINE CHARACTER*/
 205
       3
                                                                /* IF TRUE FILL WITH SPACES */
                 CALL FILL;
 206
       3
 207
       3
                 DISPLAY $RAM (L) = 20H;
              END;
 208
       3
       1
              END LINESFEED;
 209
```

## \$EJECT

/\* PROCEDURE DISPLAY: THIS PROCEDURE WILL TAKE THE BYTE IN RAM LABELED RECEIVE AND PUT IT INTO THE DISPLAY RAM. \*/

```
210
      1
              DISPLAY:
              PROCEDURE;
211
      2
              DISPLAY $RAM (DISPLAY $RAM$POINTER) = RECEIVE;
              IF DISPLAY $RAM$POINTER=7CFH THEN
                                                               /* IF END OF RAM */
212
213
                 DISPLAY $RAM$POINTER=000H;
                                                               /* RAP AROUND TO BEGINNING */
214
      2
              DISPLAY $RAM$POINTER=DISPLAY $RAM$POINTER+1; IF CURSER$COLUMN=4FH THEN
216
      3
              DO;
217
218
      3
                 CURSER$COLUMN=00H;
                 L=DISPLAY $RAM$POINTER;
219
      3
                 IF DISPLAY $RAM (L) = OF 1H THEN
220
      4
                 m;
221
      4
                     CALL FILL:
222
      4
                    DISPLAY $RAM(L) = 20H;
223
224
                 END;
      4
      3
                 IF CURSERSPOW=18H THEN
225
                    CALL SCROLL;
226
      3
                 ELSE
                    CURSER$ROW=CURSER$ROW+1;
227
      3
              END;
228
      2
              ELSE
                 CURSER$COLUMN=CURSER$COLUMN+1;
      2
229
              CURSERSON=1;
230
      2
              CALL LOADCURSER;
231
              END DISPLAY;
```

#### SEJECT

/\* PROCEDURE DECIPHER: THIS PROCEDURE DECODES THE HOST COMPUTER'S MESSAGES AND DETERMINES WHETHER IT IS A DISPLAYABLE CHARACTER, CONTROL SEQUENCE, OR AN ESCAPE SEQUENCE THE PROCEDURE THEN ACTS ACCORDINGLY \*/

```
232
      1
              DECIPHER:
              PROCEDURE;
233
      2
              START$DECIPHER:
              VALIDSRECEPTION=0:
234
      2
235
      3
              DO WHILE (I<FIFO) AND (SERIAL(I)>1FH) AND (SERIAL(I)<7FH);
236
      3
                 RECEIVE=SERIAL(I);
237
      3
                 CALL DISPLAY;
238
      3
                 I=I+1;
239
              END;
240
              IF I>0 THEN
241
              m;
242
                 ES=0;
                                                 /* DISABLE SERIAL INTERRUPT WHILE MOVING FIFO */
243
                 K=FIFO-I;
244
                 DO J=0 TO K;
                                                /* MOVE FIFO */
245
                    SERIAL(J)=SERIAL(I);
246
                    I=I+1;
                 END;
247
248
      3
                 FIFO=K;
249
      3
                 ES=ENSP:
                                                 /* ENABLE SERIAL INTERRUPT */
250
                 VALID$RECEPTION=1;
      3
      3
251
              END;
252
      2
              IF FIFO=0 THEN
      3
253
              DO:
254
      3
                 SERIAL$INT=0;
255
      3
                 GOTO ENDSDECIPHER;
             END;
256
      3
      2
257
              IF (SERIAL (0)=1BH) THEN
258
                 IF (ESC$SEQ=1) AND (FIFO<2) THEN GOTO END$DECIPHER;
259
      3
260
261
      3
                 K=(SERIAL(1) AND 5FH)-40H;
262
      3
                 IF (K > 00H) AND (K < 0CH) THEN
263
                 DO:
264
      5
                  DO CASE K;
265
      5
266
      5
                       CALL UP$CURSER;
                                                                       /* ESC A */
267
      5
                       CALL DOWNSCURSER;
                                                                       /* ESC B */
                                                                       /* ESC C */
/* ESC D */
268
      5
5
                       CALL RIGHTSCURSER;
269
                       CALL LEFT$CURSER;
      5
                                                                       /* ESC E */
270
                       CALL CLEAR$SCREEN;
271
                       CALL MOV$CURSER;
                                                                       /* ESC F */
272
      5
273
                       CALL HOME;
                                                                       /* ESC H */
274
275
      5
                       CALL ERASE$FROM$CURSER$TO$END$OF$SCREEN;
                                                                       /* ESC J */
                                                                       /* ESC K */
276
      5
                       CALL BLINE;
277
      5
                    END;
278
      4
                 END:
279
                 ES=0:
                                                 /* DISABLE SERIAL INTERRUPTS WHILE MOVING FIFO */
```

```
280
                DO I=0 TO (FIFO-2);
281
      4
                   SERIAL(I)=SERIAL(I+2);
                                              /* MOVE FIFO */
282
      4
                END;
283
      3
                FIFO=FIFO-2;
284
                                               /* ENABLE SERIAL INTERRUPTS */
                ES=ENSP;
285
      3
                VALID$RECEPTION=1;
286
      3
                IF FIFO=0 THEN
287
      4
                m;
288
      4
                   SERIAL$INT=0;
289
                   GOTO END$DECIPHER;
      4
290
      4
                END;
291
      3
             END;
             IF (SERIAL(0) > 07H) AND (SERIAL(0) < 0EH) THEN
292
      2
293
             DO;
294
      4
                DO CASE (SERIAL(0) -08H);
295
      4
                   CALL LEFTSCURSER;
                                                       /* CTL H */
296
      4
297
      4
                   CALL LINESFEED;
                                                       /* CTL J */
298
      4
299
                   CALL CLEARSCREEN;
                                                       /* CTL L */
      4
300
      4
                   CALL CARRIAGE$RETURN;
                                                       /* CTL M */
301
      4
                END:
302
                ES=0;
                                                       /* DISABLE SERIAL INTERRUPTS WHILE MOVING FIFO */
      3
303
                DO I=0 TO (FIFO-1);
      4
304
      4
                   SERIAL(I)=SERIAL(I+1);
                                                       /* MOVE FIFO */
305
                END;
      4
306
      3
                FIFO=FIFO-1;
307
      3
                ES=ENSP;
                                                       /* ENABLE SERIAL INTERRUPTS */
308
      3
                VALIDSRECEPTION=1;
             END;
309
310
      2
             IF VALIDSRECEPTION=0 THEN
      3
311
             ω;
312
      3
                ES=0;
313
      4
                DO I=0 TO (FIFO-1);
                                                   /* IF CHARACTER IS UNRECOGNIZED THEN */
314
                   SERIAL(I)=SERIAL(I+1);
                                                   /* TRASH IT */
                END;
315
      4
316
      3
                FIFO=FIFO-1;
317
      3
                ES=ENSP;
318
             END;
      3
319
             IF FIFO=0 THEN
      2
                SERIAL$INT=0;
320
321
             END$DECIPHER:
             END DECIPHER:
```

```
$EJECT
```

/\* PROCEDURE TRANSMIT- THIS PROCEDURE LOCKS AT THE CLEAR TO SEND PIN FOR AN ACTIVE LOW SIGNAL. ONCE THE MAIN COMPUTER SIGNALS THE 8051 THE ASCII CHARACTER IS PUT INTO THE SERIAL PORT.\*/

```
TRANSMIT:
322
     1
             PROCEDURE;
323
      2
             IF LOCAL$LINE =1 THEN
324
325
      4
                DO WHILE (CLEAR$TO$SEND=1) OR (TRANSMIT$INT=0);
326
327
                SBUF=ASCII$KEY;
      3
328
                TRANSMIT$INT=0;
329
             END;
330
             ELSE
             DO;
331
                SERIAL (FIFO) = ASCII$KEY;
332
      3
                FIFO=FIFO+1;
333
      3
                SERIAL$INT=1;
334
      3
             END;
335
      1
             END TRANSMIT;
```

/\* PROCEDURE AUTO\$REPEAT: THIS PROCEDURE WILL PERFORM AN AUTO REPEAT FUNCTION AFTER A FIXED DELAY PERIOD \*/

```
AUTOSREPEAT:
336
     1
             PROCEDURE;
337
             IF NEWSKEY=1 THEN
338
      3
             m;
339
      3
                TRANSMIT$TOGGLE=0;
                TRANSMITSCOUNT=0D0H;
340
     3
341
      3
                                                    /* FIRST CHARACTER */
                CALL TRANSMIT;
342
      3
                NEW$KEY=0;
343
             END:
344
     2
             ELSE
             m;
345
                IF TRANSMIT$COUNT <> 00H THEN
346
      4
                DO;
347
      4
                   TRANSMIT$COUNT=TRANSMIT$COUNT+1;
348
                   IF TRANSMIT$COUNT=0FFH THEN
                                                  /*DELAY BETWEEN FIRST CHARACTER AND THE SECOND */
349
                   DO;
                      CALL TRANSMIT;
350
      5
                                                   /*SECOND CHARACTER */
351
                      TRANSMIT$COUNT=00;
352
      5
                   END:
353
                END;
      4
354
      3
                ELSE
                DO;
355
                   CURSER$ON=1;
356
                   CURSERSCOUNT=0;
357
                   IF TRANSMITSTOGGLE = 1 THEN
                                                       /* 2 VERT FRAMES BETWEEN 3RD TO NTH CHARACTER */
358
                                                       /* 3RD THROUGH NITH CHARACTER */
                      CALL TRANSMIT;
359
                   TRANSMITSTOGGLE = NOT TRANSMITSTOGGLE;
      4
360
      4
                END;
361
      3
             END;
362
             END AUTO$REPEAT;
```

389 1

PARAMETER\$ADDRESS=0F9H;

```
$EJECT
             /* BEGIN BY PUTTING ASCII CODE FOR BLANK IN THE DISPLAY RAM; */
363
     1
             INIT:
            DO L=0 TO 7CFH;
364
     2
               DISPLAY $RAM (L) = 20H;
365
     2
            END;
            /* INITIALIZE POINTERS, RAM BITS, ETC.
            ESC$SEQ=0;
366
367
            SCANSINT=0:
     1
368
     1
            SERIAL$INT=0;
369
            FIFO=0;
     1
370
            CURSER$COUNT=0;
     1
371
     1
            LLC=0;
372
     1
            DATA$TERMINAL$READY=1;
            TCON=05H;
373
     1
            LINE0=1800H;
374
     1
375
            RASTER=1800H;
            DISPLAY $RAM$POINTER=0000H;
376
     1
377
     1
            TRANSMIT$INT=1;
             SIF SW1
378
     2
            DO I=0 TO 7;
379
               LAST$KEY(I)=00H;
380
     2
381
     1
            VALID$KEY=0;
382
     1
            LAST$SHIFT$KEY=1;
383
            LAST$CONTROL$KEY=1;
     1
384
     1
            LAST$CAP$LOCK=1;
             $ENDIF
             $IF SW2
             RCVFLG=0;
             SYNC=0:
             BYFIN=0;
            KBDINT=0;
            ERROR=0;
             $ENDIF
                    /* INITIALIZE THE 8276 */
385
     1
            COMMAND$ADDRESS=00H;
                                                 /* RESET THE 8276 */
                                                /* NORMAL ROWS, 80 CHARACTER/ROW */
/* 2 ROW COUNTS PER VERTICAL RETRACE
386
     1
             PARAMETER$ADDRESS=4FH;
387
     1
            PARAMETERSADDRESS=58H;
                                                  25 ROWS PER FRAME */
                                                 /* LINE 9 IS THE UNDERLINE POSITION
388
     1
            PARAMETER$ADDRESS=89H;
```

10 LINES PER ROW \*/

/\* OFFSET LINE COUNTER, NON-TRANSPARENT FIELD ATTRIBUTE

```
PL/M-51 COMPILER CRICONTROLLER
```

```
NON-BLINKING UNDERLINE CURSER, 20 CHARACTER COUNTS PER
                                              HORIZONTAL RETRACE */
390
      1
             TEMP=COMMAND$ADDRESS;
391
             CURSER$COLUMN=00H;
      1
392
      1
             CURSER$ROW=00H;
393
      1
             CURSER$COL=00H;
394
      1
             CALL LOADSCURSER;
395
      1
             TEMP=COMMAND$ADDRESS;
396
                                                   /* PRESET 8276 COUNTERS */
      1
             COMMAND$ADDRESS=0E0H;
397
      1
             TEMP=COMMAND$ADDRESS;
398
             COMMAND$ADDRESS=23H;
                                                   /* START DISPLAY */
      1
399
             COMMAND$ADDRESS=0A0H;
                                                   /* ENABLE INTERRUPTS */
      1
400
      1
             TEMP=COMMAND$ADDRESS;
                     /* SET UP INTERRUPTS AND PRIORITIES */
             $IF SW1
             IP=10H;
                                                  /* SERIAL PORT HAS HIGHEST PRIORITY */
401
      1
                                                  /* ENABLE 8051 EXTERNAL INTERRUPTS */
402
             IE=85H:
             SENDIF
             STF SW2
             IP=10H;
                                                  /* SERIAL PORT HAS HIGHEST PRIORITY */
             IE=87H;
                                                  /* ENABLE TIMERO INTERRUPT*/
             TMOD=05H;
                                                  /* TIMER 0 =EVENT COUNTER */
             TL0=OFFH;
             THO=OFFH:
                                                  /* INITIALIZE COUNTER TO FFFFH*/
             TR0=1:
             $ENDIF
                 PROCEDURE SCANNER: THIS PROCEDURE SCANS THE KEYBOARD AND DETERMINES IF A
                 SINGLE VALID KEY HAS BEEN PUSHED. IF TRUE THEN THE ASCII EQUIVALENT
                     WILL BE TRANSMITTED TO THE HOST COMPUTER.*/
403
      1
             SCANNER:
             EA=1:
404
             DATASTERMINALSREADY = 0:
405
      1
             IF CURSER$COUNT=1FH THEN
                                                  /* PROGRAMMABLE CURSER BLINK */
406
             DO:
                CURSER$ON=NOT CURSER$ON;
407
      2
408
                CURSER$COUNT=00;
409
      2
                IF CURSERSON=0 THEN
410
                   CURSERSCOL=7FH;
      2
411
                CALL LOAD$CURSER;
412
      2
             END;
413
             IF LLC<>LOCAL$LINE THEN
                                                  /* IF LOCAL/LINE HAS CHANGED STATUS */
414
      2
             DO:
415
      2
                IF LOCAL$LINE=0 THEN
416
      3
                DO;
417
      3
                   ENSP=0;
418
      3
                   ES=0;
419
                END;
420
      2
                ELSE
                    CALL CHECK $BAUD$RATE;
421
      2
                LLC=LOCAL$LINE;
422
      2
             END;
             STF SW1
423
      2
             DO WHILE SCANSINT=0;
                                                  /* WAIT UNITL VERTICAL RETRACE BEFORE */
      2
424
                 IF SERIALSINT=1 THEN
                                                  /* SCANNING THE KEYBOARD*/
425
                    CALL DECIPHER;
426
      2
             END;
```

```
SEJECT
427
              CALL READER;
              IF VALID$KEY =1 AND SAME=1 AND (LAST$SHIFT$KEY=SHIFT$KEY) AND
                  (LAST$CAP$LOCK=CAP$LOCK) AND (LAST$CONTROL$KEY=CONTROL$KEY) THEN
429
      1
                 CALL AUTOSREPEAT;
430
      1
              ELSE
              m;
431
      2
                 IF KEY0=0 AND SAME=0 THEN
432
      3
                 m;
433
      3
                     TEMP =0:
434
      3
                     K=0;
435
                     DO WHILE LASTSKEY (K) =0;
436
      4
                        K=K+1;
437
      4
                     END;
438
                     TEMP=LAST$KEY (K);
                     DO I=(K+1) TO 7;
439
      4
                        TEMP=TEMP+LASTSKEY (I);
440
441
                     END;
442
                     IF TEMP=LAST$KEY(K) THEN
      3
443
      4
                     m;
444
      4
      5
                        DO WHILE (TEMP AND OlH)=0;
445
                           TEMP=SHR (TEMP,1);
446
      5
447
      5
                           J=J+1;
448
                        END;
449
      4
                        IF TEMP >1 THEN
450
      5
451
                           VALID$KEY=0;
452
      5
                           NEWSKEY=0;
453
      5
                        END;
454
      4
                        ELSE
                        DO;
455
      5
                           IF CONTROL$KEY=0 THEN
456
                              ASCII$KEY=(LOW$SCAN(K).KEY(J)) AND 1FH;
457
      5
                           ELSE
                           DO;
458
                               IF SHIFT$KEY=0 THEN
459
                                  ASCII$KEY=LOW$SCAN (K+08H) .KEY (J);
      6
460
      6
                              ELSE
                              DO;
461
      7
                                  ASCII$KEY=LOW$SCAN(K).KEY(J);
                                  IF (CAP$LOCK=0) AND (ASCII$KEY>60H) AND (ASCII$KEY<7EH) THEN
ASCII$KEY=ASCII$KEY-20H;</pre>
462
463
464
      7
                                  IF LLC=0 THEN
465
      R
                                  DO;
466
      8
                                     IF ASCII$KEY=1BH THEN
467
      8
                                        ESC$SEQ=1;
468
      8
                                     ELSE
                                        ESC$SEQ=0;
469
                                  END:
470
      7
                              END;
471
                           END;
472
      5
                           LAST$SHIFT$KEY=SHIFT$KEY;
      5
                           LAST$CAP$LOCK=CAP$LOCK;
473
      5
474
                           LAST$CONTROL$KEY=CONTROL$KEY;
475
      5
                           VALID$KEY=1;
476
      5
                           NEW$KEY=1;
477
      5
                        END;
478
      4
                    END;
479
      3
                    FLSE
480
      4
                        VALID$KEY=0:
481
                       NEW$KEY=0;
482
      4
                    END:
483
                 END;
      2
              END;
484
```

```
$EJECT
               $1F SW2
               IF SERIAL$INT=1 THEN
                  CALL DECIPHER;
               IF KBDINT =1 THEN
               DO;
                  IF ERROR =0 THEN
                  DO;
                     ASCII$KEY=LST$KEY(1);
NEW$KEY=1;
CALL AUTO$REPEAT;
                     KBDINT=0;
                  END;
               ERROR=0;
               KBDINT=0;
               END;
               $ENDIF
485
486
               GOTO SCANNER;
      1
               END;
```

| MODULE INFORMATION:        | (STATIC+OVERL | AYABLE) |
|----------------------------|---------------|---------|
| CODE SIZE                  | = 08E6H       | 2278D   |
| CONSTANT SIZE              | = 0080H       | 128D    |
| DIRECT VARIABLE SIZE       | = 2DH+00H     | 45D+ OI |
| INDIRECT VARIABLE SIZE     | = 00H+00H     | 0D+ 0E  |
| BIT SIZE                   | = 10H+00H     | 16D+ 01 |
| BIT-ADDRESSABLE SIZE       | = 00H+00H     | 0D+ 0I  |
| AUXILIARY VARIABLE SIZE    | = 0000H       | OED     |
| MAXIMUM STACK SIZE         | = 000CH       | 1.2D    |
| REGISTER-BANK (S) USED:    | 0             |         |
| 1056 LINES READ            |               |         |
| 0 PROGRAM ERROR(S)         | *             |         |
| END OF PL/M-51 COMPILATION |               |         |

MCS-51 MAURU ASSEMBLEN CHTASM

ISIS-11 MCS-51 MAURU ASSEMBLER V2.1 Object module placed in :f1:crtasm.ubj Assembler invoked by: Asm51 :f1:cr[asm.shc

```
LUC UBJ
                LINE SOURCE
                   2
                   ٤
                      1
                   ь
                               PUBLIC BLANK
                   8
                               PUBLIC FILL
EXTRN DATA (LINEV, HASTER, PUINT, SERIAL, FIFO, CURSEK, COUNT, L)
                  10
                               EXTRN dIT (SERINT, ESCSEQ, TRNINT, SCAN)
                   11
                   15
                               CSEG AT (UBH)
                   14
0003 8020
                  15
                               SJMP
                                      VENT
                                                           RESET RASTER TO LINEO AND SCAN KEYBUARD
                  16
                               EXTRN CCUE (UETACH)
                  17 ;
                   18 ;
                               CSEG AT (UBH)
                               LJMP
                                       UETACH
                                                           INEEDED IF DECUDED KEYBOARD IS USED
                  19 ;
                  50
                               CSEG AT(013H)
                   21
0013 802A
                  22
                               SJMP
                                        BUFFER
                                                           ;FILL 8276 RUW BUFFER
                   23
                  24
                               CSEG AT(U23H)
0023 8020
                   25
                               SJMP
                                       SERBUF
                                                           STICK SERIAL INFORMATION INTO THE FIFU
                  26
                  21
                               CSEG
                  28
0025 0000
                   29 VERT:
                               PUSH
                                        PSN
                                                           PUSH REG USED BY PLM51
0027 COE0
                  30
                               PUSH
                                        ACC
0058 C000
                  31
                               PUSH
                                        00H
0028 850000
                               MOV
                                        HASTER, LINEO
                                                           PREINITIALIZE HASTER TO LINEO
                  32
             F
0u2£ 8500u0
                  33
                               MOV
                                        HASTER+1, LINEO+1
0031 7801
                               MOV
                                        R0,#01H
                                                           CLR 8276 INTERRUPT FLAG
                   34
0033 E2
                               MOVX
                                        A. aRU
                   35
0034 0500
              F
                                                           INCH CURSER COUNT REGISTER
                               INC
                                        COUNT
                   36
                                                           FOR DEBOUNCE HOUTINE
0036 PS00
              F
                   37
                               SETB
                                        SCAN
0038 0000
                               POP
                                        00H
                                                           POP REGISTERS
                   34
003A U0E0
                               POP
                                        ACU
                   39
                               POP
0030 0000
                   40
                                        PSN
0035 32
                   41
                               REII
                   42
                   43
003F C0D0
                   44 BUFFER: PUSH
                                        PSN
                                                           PUSH ALL REG USED BY PLMS1 CODE
0041 COE0
                   45
                               PUSH
                                        ACL
                               PUSH
0044 0082
                   46
                                        UPL
0045 C083
                   47
                               PUSH
                                        uPn
0.047 11FA
                                                           ;FILL 8276 RUW BUFFER
                   48
                               ACALL
                                        UMA
0049 L083
                                        UPn
                                                           :POP REGISTERS
                               PUB
                   44
0048 U082
                  50
                               POP
                                        UPL
0040 0060
                               404
                                        ACL
                   51
004F 0000
                               POP
                   52
                                        PS.
                   5 5
                               REII
                   54
                   55 +1 SEJELT
```

# MCS-51 MAURU ASSEMBLER CHTASM

| LUC     | OBJ    |   | LINE | SOURCE  |        |                 |                                           |
|---------|--------|---|------|---------|--------|-----------------|-------------------------------------------|
|         |        |   | - 56 |         |        |                 |                                           |
| 0052    | 309904 |   | 57   | SEKBUF: | JNB    | USSH, CVER : IF | TRANSMIT BIT NUT SET THEN CHECK RECEIVE   |
|         | 0299   |   | 50   |         | CLR    | U991            | CLR THANSMISSION INTERRUPT FLAG           |
| 0057    | 0200   | F |      |         | SETB   | IRNINT          | SETS TRANS INT FOR PLMS1 STATUS CHECK     |
|         | 209828 |   | 60   | UVER:   | 18     |                 | HI NOT SET GGBACK                         |
|         | L001   |   | 61   | PUSI    |        | 01              | NI NOT GODACK                             |
|         | A999   |   | 62   | , , ,   | MOV    | K1,Sulf         | READ SOUF                                 |
|         | C298   |   | 63   |         | CLK    | U98H            | ICLEAR RI BIT                             |
|         | L0D0   |   |      |         | PUSH   | •               | PUSH REGISTERS USED BY PLM51              |
|         |        |   | 64   |         |        |                 | Frash Registers agen by PLW31             |
|         | COEO   |   | 65   |         | PUSH   | ACC             |                                           |
|         | COUO   | _ | 66   |         | PUSH   | 00H             |                                           |
|         | C500   | F | • ,  |         | CLK    | ESCSEG          | JCLR ESC SEQUENCE FLAG                    |
|         | 7400   | F |      |         | MOV    | A,#SERIAL       | GET SERIAL FIFO RAM START LUCATION        |
|         | 500 کے | F | ٠.   |         | ADU    | A, FIFC         | ; AND FIND HOW FAK INTO THE FIFU WE ARE   |
| 006E    |        |   | 70   |         | MOV    | HO, A           | ;PUT IT INTO RO                           |
| 006F    | £9     |   | 71   |         | MOV    | A, K1 -         |                                           |
| 0070    | CZET   |   | 72   |         | CLR    | UE7H            | CLR BIT 7 OF ACC                          |
| 0072    | F6     |   | 73   |         | MOV    | ciRU, A         | PUT DATA IN FIFU                          |
| 0073    | 641802 |   | 74   |         | CJNE   | A,#16H, OVER1   | ; IF DATA IS NOT A ESC KEY THEN GO OVER   |
| 0076    | 0200   | F | 75   |         |        | ESCSEG          | SET ESC SEQUENCE FLAG                     |
| 0078    | 0500   | F |      | UVER1:  | INC    | FIFC            | MOV FIFE TO NEXT LOCATION                 |
|         | 0200   | F |      |         |        | SENIAT          | JET SERIAL INT BIT FOR PLMS1 STATUS CHECK |
|         | U000   |   | 78   |         | POP    | 00H             | POP REGISTERS                             |
|         | D0F0   |   | 7 9  |         | POP    | ACC             | , , , , , , , , , , , , , , , , , , , ,   |
|         | 0000   |   | 80   |         | POP    | PSN             |                                           |
|         | D000   |   | 81   |         | 200    | 01h             |                                           |
| 0084    |        |   |      | CONTCK  |        | VIn             |                                           |
| 0004    | 36     |   | 82   | GORACK: | ME-11  |                 | ,                                         |
|         | 00.10  |   | 83   |         | 211011 |                 | SUBLINES ARED BY DIAME.                   |
|         | CODO   |   | 84   | DLANK:  | PUSH   | PSW .           | PUSH REG USED BY PLM51                    |
|         | COFO   |   | ĄS   |         | PUSH   |                 | •                                         |
|         | C085   |   | 86   |         | PUSH   |                 |                                           |
|         | C043   |   | 87   |         |        | OPH             | · · · · · · · · · · · · · · · · · · ·     |
|         | C000   |   | 88   |         | PUSH   | 00h             |                                           |
|         | 850082 |   |      |         | MOV    | UPL, LINE 0+1   | GET LINEO INFU                            |
|         | 850083 | F |      |         | MOV    | UPH, LINEO      | JAND PUT IT INTO DPTH                     |
|         | 7850   |   | 91   |         | MOV    | HO,#50H         | NUMBER OF CHARACTERS IN A LINE            |
| 0097    | 1420   |   | 9 2  | NOTYET: | MOV    | A,#20H          | ASCII SPACE CHARACTER                     |
| 0099    | F O    |   | 93   |         | MOVX   | GCPTR,A         | ; MOV TO DISPLAY HAM                      |
| 0 U 9 A | A3     |   | 94   |         | INC    | DPTR            | ; INCR TO NEXT DISPLAY RAM LOCATION       |
| 0095    | UBFA   |   | 95   |         | DJNZ   | HO, NUTYET      | ; IF ALL 50H LOCATIONS ARE NOT FILLED     |
|         |        |   | 96   |         |        | *               | GU DO MORE                                |
| 0090    | U000   |   | 97   |         | POP    | UOh             | POP REGISTERS                             |
|         | D063   |   | 98   |         | POP    | LPH             | * · · · · · · · · ·-                      |
|         | U082   |   | 99   |         | 909    | DPL             |                                           |
|         | D0F0   |   | 100  |         | POP    | ACC             |                                           |
|         | 0000   |   | 101  |         | POP    | PSN             |                                           |
| 00A3    |        |   | 105  |         | KET    | : 011           | •                                         |
| 0041    | - L    |   | 102  |         |        |                 |                                           |

| _uc     | uBj           |   | LINE       | SOURLE |              |               |                                            |
|---------|---------------|---|------------|--------|--------------|---------------|--------------------------------------------|
|         |               |   | 104        |        |              |               |                                            |
| OUAB    | C0D0          |   | 105        | bLINE: | PUSH         | rsn           | PUSH REGISTERS USED BY PLM51               |
|         | LOEO          |   | 106        |        | PUSH         | ACL           |                                            |
|         | C095          |   | 107        |        | PUSH         | UPL           |                                            |
| UAL     | C083          |   | 108        |        | PUSP         | UPh           |                                            |
| UBU     | 0000          |   | 109        |        | PUSH         | UOh           |                                            |
| 1082    | <b>650063</b> | F | 110        |        | MOV          | UPR, FCINI    | GET CURRENT DISPLAY RAM LUCATION           |
| 0B5     | 650082        | F | 111        |        | MOV          | UPL, PCINI+1  |                                            |
| ) UB 8  | 430310        |   | 116        |        | URL          | UPH,#10H      | ; SET BIT 15 FOR HAM ADDRESS DECOUING      |
| NBA     | A800          | F | 113        |        | MOV          | kO,CURSEK     | GET CURSER COLUMN INFO 10 TELL HOW         |
|         |               |   | 114        |        |              |               | FAR INTO THE KON YOU ARE                   |
|         | 1420          |   | 115        | CONT1: | MOA          | A. # Z U H    | JASCII SPACE CHARACTER                     |
| UBF     |               |   | 116        |        | MOVX         |               | MOV TO DISPLAY HAM                         |
| UCU     |               |   | 117        |        | INC          | UPIR          | INCH TO NEXT DISPLAY HAM LOCATION          |
| OCI     |               |   | 118        |        | INC          | HO            |                                            |
| 1002    | 6850F8        |   | 119        |        | CJNE         | HO,#50H,CONT1 | IF NOT AT THE END OF THE LINE              |
|         |               |   | 150        |        |              |               | CONTINUE                                   |
|         | 0000          |   | 151        |        | POP          | 00H           | PUP REGISTERS                              |
|         | J 0 8 3       |   | 155        |        | POP          | UPh           |                                            |
|         | 0095          |   | 123        |        | POP          | UPL           | ,                                          |
|         | D0E0          |   | 124        |        | 404          | ACC           |                                            |
| OCF     | 0000          |   | 125        |        | POP          | PSh           |                                            |
| JUCF    | 66            |   | 126        |        | HET          |               |                                            |
| 1000    | CODO          |   |            | FILL:  | PUSH         | P8%           | PUSH REGISTERS USED BY PLM51               |
|         | L0E0          |   | 129        | 1166.  | PUSH         | ACC           | ALAGU MENTGIENG AGEN DI LEWST              |
|         | 0.095         |   | 130        |        |              | UPL           |                                            |
|         | 0083          |   | 131        |        |              | OPH           |                                            |
|         | 0000          |   | 132        |        | PUSH         | 00h           |                                            |
| UDA     |               |   | 133        |        | CLR          | Č             |                                            |
|         | 050083        | F | 134        |        | MOV          | UPH,L         | GET BEGINNING OF LINE RAM LUCATION         |
|         | 850082        |   | 135        |        | MOV          | UPL,L+1       | CALCULATED BY PLM51                        |
|         | 438310        |   | 136        |        | URL          | UPh,#10H      | SET BIT 15 FOR DISPLAY RAM ADDRESS DECOL   |
| UE4     | 184F          |   | 137        |        | MOV          | RO,#4FH       | SET UP COUNTER FOR SON LOCATIONS           |
| UE6     | A 3           |   | 136        |        | INC          | OPTR          | JGO PAST THE OFIH                          |
| UE7     | 1420          |   | 139        | CONTE  | MOV          | A,#2UH        | ASCII SPACE CHARACTER                      |
| 0E9     | FO            |   | 140        |        | MOVX         | adpth, A      | MOVE TO DISPLAY RAM                        |
| OEA     |               |   | 141        |        | INC          | UPTR          | ; INCR TO NEXT DISPLAY HAM LOCATION        |
| ) n E B | UBFA          |   | 142        |        | DJNZ         | HO, CUNT2     | ; IF ALL 79 LUCATIONS HAVE NOT BEEN FILLED |
| -       |               |   | 145        |        |              |               | THEN CONTINUE                              |
|         | 0000          |   | 144        |        | POP          | 00h           | PUP REGISTERS                              |
|         | U083          |   | 145        |        | POP          | DPH           |                                            |
|         | 0095          |   | 146        |        | P0P          | UPL           |                                            |
|         | DOE0          |   | 147        |        | P0P          | ACL           |                                            |
|         | 0000          |   | 148        |        | POP          | PSN           |                                            |
| UF7     | 55            |   | 149        |        | KET          |               |                                            |
|         |               |   | 150        |        |              |               |                                            |
|         |               |   | 151<br>15¢ | +1 5EJ | <del>-</del> |               |                                            |
|         |               |   |            |        |              |               |                                            |

```
MUS-51 MAURU ASSEMBLEK CHTASM
```

```
LUC UBJ
                LINE SOURCE
                 . 154
                  155
                       THIS ROUTINE MOVES DISPLAY RAM DATA TO NOW BUFFER OF 8276
                  156
                  157
00F6 2188
                  150
                       DDONE:
                                AJMP
                                         UNADNE
                  159
0uFA 850083
                  160
                       DMA:
                                MOV
                                         UPM, KASTER
                                                           ; LUAD XFER PUINTER HIGH BYTE
0vFb 050082
                  161
                                MOV
                                         LPL, KASTER+1
                                                           ; LUAD XFER PUINTER LUW BYTE
010U E0
                  166
                                MOVX
                                         A, GDrTk
                                         UPTR
0101 A3
                  165
                                INC
                                         UB3F, DUONE
0102 2003F3
                  164
                                JB
                                                           ; IF IN11 HIGH, THEN UMA 18 OVER
0105 E0
                  165
                                MOVX
                                         A, a DrTK
0106 A3
                  166
                                INC
                                         UPIR
0107 E0
                  167
                                MOVX
                                         A, aCPTH
0108 A3
                  160
                                INC
                                         UPIR
0109 FO
                                MOVX
                                         A, & CPTR
                  169
010A A3
                  170
                                INC
                                         UPIR
010B E0
                  171
                                MOVX
                                         A, aDPTK
010C A3
                  172
                                INC
                                         UPIR
010b E0
                  173
                                MOVX
                                         A. a DPTK
010E A3
                  174
                                INC
                                         DPIR
010F E0
                  175
                                MOVX
                                         A, GCPTK
011U A3
                  176
                                INC
                                         UPTR
0111 E0
                                         A, GDPTK
                  177
                                MOVX
0112 A3
                  170
                                INC
                                         UPTR
0115 E0
                                MOVX
                                         A, GDPTK
                  179
0114 A3
                                         MPIR
                  180
                                INC
0115 E0
                  181
                       TEN:
                                MOVX
                                         A, GOPTH
0116 A3
                  182
                                INC
                                         UPIR
0117 E0
                                         A, GDPTK
                  183
                                MOVX
0118 A3
                  184
                                INC
                                         UPTR
0119 E0
                  185
                                MOVX
                                         A, GDPTH
011A A3
                  186
                                INC
                                         UPIR
0115 60
                  187
                                MOVX
                                         A, & BPTH
011C A3
                  185
                                INC
                                         UPIR
                                         A, GDPTK
0110 E0
                  189
                                MOVX
011L A3
                  190
                                INC
                                         DPIR
011F E0
                  191
                                MOVX
                                         A, a DPTH
0120 A3
                  192
                                INC
                                         UPTR
                                         A, a DPTH
0121 E0
                  193
                                MOVX
0122 A3
                  194
                                INC
                                         LPIR
0153 FO
                  195
                                         A, aDPTH
                                MOVX
0124 A3
                  196
                                INC
                                         UFTR
0155 F0
                  197
                                MOVX
                                          A, aDPTK
0126 A3
                  198
                                INC
                                         UPIR
                  199
0127 E0
                                MOVX
                                         A, aDPTH
0128 A3
                  200
                                 INC
                                          UPIN
0129 E0
                  c01
                       IWENTY: MOVX
                                          A, GDPTH
012A A3
                                         UPIR
                  £02
                                INC
                                         A, GBPTR
0158 E0
                  203
                                MOVX
012C A3
                  204
                                 INC
                                          UPTR
                                          A, aCPTH
012U E0
                  205
                                MOVX
                                INC
                                         UPIR
012L A3
                  €06
012F E0
                  207
                                MOVX
                                         A, aCFTH
```

| MUS-51 MAURU       | ASSEMBLER  | CKTASH      |             |                         |
|--------------------|------------|-------------|-------------|-------------------------|
| LUC UBJ            | FTVE.      | SOURCE      |             |                         |
| 013U A3            | ۵ ا        |             | INC         | UFTR                    |
| 0131 E0            | €09        |             | MOVX        | A, aCPTH                |
| 0132 A3            | <b>c10</b> |             | INC         | UPIR                    |
| 0135 60            | £11        |             | MOVX        | A, aDPTR                |
| 0134 A3<br>0135 E0 | 212<br>213 |             | INC<br>MOVX | up I R<br>A, a C + T n  |
| 0136 A3            | 213<br>214 |             | IVC         | UPIR                    |
| 013/ 60            | داء        |             | MOVX        | A, a CPTK               |
| 0136 A3            | £16        |             | INC         | UPIR                    |
| 0139 60            | £1/        |             | MOVX        | A, aCPTH                |
| 013A A3            | ≥18        |             | TNC         | UPIR                    |
| 0136 E0            | <b>-19</b> |             | MOVX        | A, aCPTH                |
| 013C A3<br>013D E0 | 550        | TUIDIV.     | INC         | UPIR                    |
| 0135 E0            | 421<br>424 | THIRTY:     | MOVX        | A, aDrTk<br>upir        |
| 013F E0            | 555        |             | MOVX        | A, aDPTH                |
| 014U A3            | £24        |             | INC         | UPTR                    |
| 0141 E0            | 552        |             | MOVX        | A. aCPTH                |
| 0142 A3            | 556        |             | INC         | UPTR                    |
| 0143 £0            | 227        |             | MOVX        | A, aDPTH                |
| 0144 A3            | 558        |             | INC         | UPTR                    |
| 0145 E0            | 229        |             | MOVX        | A, aCPTH                |
| 0146 A3            | 230        |             | INC         | UPTR                    |
| 0147 E0<br>0148 A3 | 535<br>531 |             | MOVX        | A, GDPTH<br>UPTR        |
| 0149 E0            | 233        |             | MOVX        | A. a DPTK               |
| 014A A3            | 234        |             | INC         | UPIR                    |
| 014b E0            | 235        |             | MOVX        | A, a DPTH               |
| 014C A3            | £36        |             | INC         | UPTR                    |
| 014U E0            | 237        |             | MOVX        | A, aDPTH                |
| 014E A3            | 238        |             | TNC         | UPTR                    |
| 014F E0            | 239        |             | MOVX        | A, aDPTH                |
| 0150 A3<br>0151 E0 | 240<br>241 | E OUTV      | INC         | UPTR                    |
| 0152 A3            | 545        | FORTY:      | MOVX        | A, GDPTH<br>UPIR        |
| 0153 60            | 243        |             | MOVX        | A, aDPTK                |
| 0154 A3            | 244        |             | INC         | UPTR                    |
| 0155 ±0            | 45ء        |             | MOVX        | A, aDPTH                |
| 0156 A3            | £46        |             | INC         | . UP IR                 |
| 0157 E0            | €47        |             | MOVX        | A, aDPTH                |
| 0158 A3            | c 48       |             | INC         | UPTR                    |
| 0159 E0            | . 249      |             | MOVX        | A, aDPTH                |
| 015A A3<br>015b E0 | 250<br>251 |             | WOAX        | UPTR                    |
| 0156 A3            | 525        |             | INC         | A, aDPTH<br>UPIR        |
| 0150 E0            | 253        |             | MOVX        | A, aDrTK                |
| 015E A3            | 254        |             | INC         | UPIR                    |
| 015F ±0            | 455        |             | MCVX        | A, aDPTH                |
| 016U A3            | 256        |             | INC         | UPIR                    |
| 0161 E0            | 257        |             | MOVX        | A, aDPTH                |
| 0162 A3            | 58ء        |             | INC         | UPIR                    |
| 0163 E0            | 259        |             | MOVX        | A, aDPTK                |
| 0164 A3<br>0165 E0 | 561<br>560 | fIfTY:      | NO AX       | UPIR                    |
| 0165 E0            | 565<br>501 | L 1 L I I 1 | INC         | A, a D P T K<br>U P I R |
| V.30 NJ            | F0E        |             | TIVE        | DEIN                    |

| MLS-51 MALRU       | ASSEMPLEN    | CHTASM  |             |                 |
|--------------------|--------------|---------|-------------|-----------------|
| LUC UPJ            | Live         | SOURCE  |             |                 |
| 016/ E0            | £63          |         | MOVX        | A, aDrTK        |
| 0168 A3            | c64          |         | INL         | UFIR            |
| 0169 E0            | c65          |         | MOVX.       | A,GDPTH         |
| 016A A3            | £60          |         | INC         | UPIR            |
| 016B F0            | . 267        |         | MOVX        | A, a Dr Th      |
| 016C A3            | c60          |         | TVC         | UPIR            |
| 016U E0            | 569.         | ,       | MOVX        | A, a DPTK       |
| 016E A3            | e70          |         | INC         | UPIR            |
| 016F E0<br>017U A3 | 471<br>374   |         | MOVX        | A, CPTH         |
| 0171 60            | 272<br>273   |         | INC         | UP19            |
| 0174 A3            | 274          |         | MOVX<br>INC | A,aCPTK<br>UP1R |
| 0175 E0            | 275          |         | MOVX        | A, & CHTK       |
| 0174 A3            | ė76          |         | INC         | UPIR            |
| 0175 E0            | £77          |         | MOVX        | A, aDPTH        |
| 0176 A3            | 278          |         | INC         | UPIR            |
| 0177 E0            | <b>279</b>   |         | MOVX        | A, & DPTH       |
| 0178 A3            | 280          |         | INC         | UPTR            |
| 0179 Ł0            | , 281        | SIXTY:  | MOVX        | A, & DPTH       |
| 017A A3            | 282          |         | INC         | UPIR            |
| 0178 E0            | 283          |         | MOVX        | A, & DPTH       |
| 017L A3            | 284          |         | INC         | DPTR            |
| 017U E0            | 285          |         | MOVX        | A, aDPTH        |
| 017L A3            | 480          |         | INC         | UPTR            |
| 017F E0            | 287          |         | MOVX        | A, aDPTH        |
| 018U A3            | 288          |         | INC         | UPTR            |
| 0181 E0            | 289          |         | MOVX        | A, aDPTH        |
| 0182 A3<br>0183 E0 | 290          |         | INC         | UPIR            |
| 0184 A3            | 595          |         | MOVX        | A,&DPTH<br>UPIR |
| 0185 E0            | 293          |         | MOVX        | A, &DPTK        |
| 0186 A3            | 294          |         | INC         | DPIR            |
| 0187 E0            | 295          |         | MOVX        | A. GDPTH        |
| 0188 A3            | 296          |         | INC         | UPIR            |
| 0189 E0            | 29/          |         | MOVX        | A. GDPTK        |
| 018A A3            | ≥98          |         | INC         | DPIR            |
| 018B E0            | 299          |         | MOVX        | A, GDPTH        |
| 018C A3            | 300          |         | INC         | OPTR            |
| 018D E0            | 301          | SEVNTY: | MOVX        | A. GDPTK        |
| 018E A3            | 302          |         | INC         | UPIR            |
| 018F E0            | 303          |         | MOVX        | A, a DPTK       |
| 019U A3            | 304          |         | INC         | UPTR            |
| 0191 E0            | 305          |         | MCVX        | A, & DPTK       |
| 0192 A3<br>0195 E0 | 306          |         | INC         | UPTR            |
| 0193 EU            | / ٥٤<br>د ٥٤ |         | MOVX        | A, a DrTH       |
| 0194 A3            | 308<br>209   |         | MOVX        | UPIR            |
| 0195 A3            | 304<br>310   |         | INC         | A,aDrTH<br>UPIR |
| 0197 E0            | 311          |         | MOVX        | A, a CPTH       |
| 0198 A3            | 312          |         | INC         | UPIR            |
| 0199 E0            | 313          |         | MOVX        | AAGETTH         |
| 019A A3            | 314          |         | INC         | UPIR            |
| 019b E0            | 315          |         | MCVX        | A, aCrTh        |
| 019C A3            | 316          |         | INC         | UPIR            |
| 019D E0            | 31/          |         | MOVX        | A, & CPTK       |

| MUS-51 MAURU ASSEMBLER | CRTASM       |                                     |
|------------------------|--------------|-------------------------------------|
| LUC UBJ LINE           | SOURLE       |                                     |
| 019t A3 318            | INC          | UFIR                                |
| 019F ±0 319            | 140 V X      | A, a CrTh                           |
| 01AU A3 52U            | INC          | UPIR                                |
| 01A1 E0 321            | EIGHTY: MOVX | A, a CHTH                           |
| 01A2 A3 32c            | INL          | PTA                                 |
| 157                    |              |                                     |
| 24 د 104 د 104         | LHECK: MOV   | A,UPH                               |
| 01A5 B41FUC 325        | CJNE         | A, #1rH, DUNE                       |
| 01A6 £582 326          | MOV          | A,UPL                               |
| 01AA 84V0V7 327        | CJNE         | A,#0u0H,UCIVE                       |
| 01AU /50018 F 320      | MOV          | HASTER, #18n                        |
| 0180 750000 F 329      | MOV          | RASTER+1, #UOH                      |
| 0183 22 330            | RET          |                                     |
| 331                    |              |                                     |
| 0184 658300 F 332      | DONE: MOV    | KASTER, DPH                         |
| 0187 6582v0 F 333      | MOV          | RASTER+1,DPL                        |
| 01BA 22 334            | KET          |                                     |
| 335                    |              |                                     |
| 018b C3 336            | DMADNE: CLR  | C                                   |
| 018C E582 337          | MOV          | A.UPL                               |
| 01BE 244F 138          | ADD          | A, A79D JADU 79 TU BUFFER PUINTER   |
| 01Cu F582 339          | MOV          | UPL, A JTO GET TO NEXT DISPLAY LINE |
| 01C2 50DF 340          | JNC          | CHECK JIN THE DISPLAY MEMORY        |
| 0104 0583 341          | INC          | uph                                 |
| 01C6 80UB 342          | SJMP         | CHECK                               |
| 343                    |              |                                     |
| 344                    |              |                                     |
| 345                    | ENU          |                                     |

```
MUS-51 MAURU ASSEMBLEM CHTASM
```

# SYMBOL TABLE LISTING

| NAME   | T | YPE  | VAL       | U | Ε |     | A | T | Ŧ | R | 1 | В | L | Ţ | ٤ | s |
|--------|---|------|-----------|---|---|-----|---|---|---|---|---|---|---|---|---|---|
|        |   |      |           |   |   |     |   |   |   |   |   |   |   |   |   |   |
| ACC    | D | AUCH | 0 v E v H |   | A |     |   |   |   |   |   |   |   |   |   |   |
| BLANK  | С | AUCK | 00858     |   | A | PUB |   |   |   |   |   |   |   |   |   |   |
| BLINE  | С | AUDK | OUABH     |   | A | PUB |   |   |   |   |   |   |   |   |   |   |
| BUFFER | С | AUDK | HIEUO     |   | A |     |   |   |   |   |   |   |   |   |   |   |
| CHECK  | С | AUDK | OLASH     |   | A |     |   |   |   |   |   |   |   |   |   |   |
| CUN11  | C | AUDR | OUBLH     |   | A |     |   |   |   |   |   |   |   |   |   |   |
| CUNT2  | С | AUCH | OUETH     |   | A |     |   |   |   |   |   |   |   |   |   |   |
| CUUNT  | D | AUDK |           |   |   | EXT |   |   |   |   |   |   |   |   |   |   |
| CURSER | 0 | AUOR |           |   |   | EXT |   |   |   |   |   |   |   |   |   |   |
| DUONE  | С | AUDR | OUFBH     |   | Α |     |   |   |   |   |   |   |   |   |   |   |
| DMA    | С | AUDK | OUFAH     |   | A |     |   |   |   |   |   |   |   |   |   |   |
| DMADNE | Ç | AUDK | 0 1 B 1 H |   | A |     |   |   |   |   |   |   |   |   |   |   |
| DONE   | С | AUDK | 01844     |   | Α |     |   |   |   |   |   |   |   |   |   |   |
| DPH    | D | AUCH | 00834     |   | Α |     |   |   |   |   |   |   |   |   |   |   |
| OPL    | D | ADDR | 0 U 8 Z H |   | A |     |   |   |   |   |   |   |   |   |   |   |
| ElGHTY | С | AUDK | 01A1H     |   | A |     |   |   |   |   |   |   |   |   |   |   |
| ESCSEu | В | AUCH |           |   |   | EXT |   |   |   |   |   |   |   |   |   |   |
| F1FG   | D | AUCH |           |   |   | EXT |   |   |   |   |   |   |   |   |   |   |
| FIFTY  | С | AUDH | 0165H     |   | A |     |   |   |   |   |   |   |   |   |   |   |
| FILL   | С | AUCH | OODOH     |   | A | PUB |   |   |   |   |   |   |   |   |   |   |
| FURTY  | С | AUDK | 0151H     |   | A |     |   |   |   |   |   |   |   |   |   |   |
| GUBACK | С | AUCK | 0084H     |   | A |     |   |   |   |   |   |   |   |   |   |   |
| L      | 0 | AUDR |           |   |   | EXT |   |   |   |   |   |   |   |   |   |   |
| LINEO  | 0 | AUDH |           |   |   | EXT |   |   |   |   |   |   |   |   |   |   |
| NUTYET | С | ADDR | 0 U 9 7 H |   | Α |     |   |   |   |   |   |   |   |   |   |   |
| OVER   | С | AUCK | 0 U 5 9 H |   | A |     |   |   |   |   |   |   |   |   |   |   |
| OVER1  | С | AUDR | 0 U 7 B H |   | Α |     |   |   |   |   |   |   |   |   |   |   |
| PUINT  | D | AUDK |           |   |   | EXT |   |   |   |   |   |   |   |   |   |   |
| PSW    | 0 | AUDK | OUDUH     |   | A |     |   |   |   |   |   |   |   |   |   |   |
| RASIEH | D | ADCR |           |   |   | EXT |   |   |   |   |   |   |   |   |   |   |
| 36UF   | D | AUCH | 0 U 9 9 H |   | A |     |   |   |   |   |   |   |   |   |   |   |
| SCAN   | В | AUDK |           |   |   | EXT |   |   |   |   |   |   |   |   |   |   |
| SERBUF | С | AUDK | 0052H     |   | A |     |   |   |   |   |   |   |   |   |   |   |
| SERIAL | D | AUDK |           |   |   | EXT |   |   |   |   |   |   |   |   |   |   |
| SERINT | 8 | AUDR |           |   |   | EXT |   |   |   |   |   |   |   |   |   |   |
| SEVNTY | C | AUDK | 018DH     |   | A |     |   |   |   |   |   |   |   |   |   |   |
| SIXIY  | C | AUDK | 0179H     |   | A |     |   |   |   |   |   |   |   |   |   |   |
| TEN    | C | AUDK | 0115H     |   | A |     |   |   |   |   |   |   |   |   |   |   |
| THIRTY | C | AUDK | 013bH     |   | A |     |   |   |   |   |   |   |   |   |   |   |
| TRNINI | В | AUDH |           |   |   | EXT |   |   |   |   |   |   |   |   |   |   |
| THENTY | C | AUCK | 0129H     |   | Α |     |   |   |   |   |   |   |   |   |   |   |
| VER)   | С | AUDK | 0025H     |   | A |     |   |   |   |   |   |   |   |   |   |   |

REGISTER BANK(S) USED: U

ASSEMBLY COMPLETE, NC EKRURS FOUND

```
ISIS-II MUS-51 PAURU ASSEMBLEK V2.1
CBJECT MOUULE PLAUED 18 :H1:KEYBD.OBJ
ASSEMBLER INVUKEC 81: ASP51 :F1:KEYBD.SRU
```

KEYBD

MCS-51 MAURU ASSEMPLEM

```
LUC UBJ LINE
               SOURLE
          4
          ک
           4
               5
               ;****
          6
                                                                          ****
                                SCITMARE FUR READING AN UNDECCUEU
          7
               ; ****
                                                                          ***
               ;***
                                          KEYBOARD
                                                                          ***
          ç
               ;***
                                                                          ****
          10
               ************************************
          11
          12
          15
          14
          15
               ;
                      THIS CUNTAINS THE SOFTWAKE NEEDED TO SCAN AN UNDECUDED KEYBOARD THIS PROGRAM MUST BE LINKED TO THE MAIN PROGRAMS TO FUNCTION
          16
               ı
          1/
          18
          19
               :
                     MEMURY MAP FOR READING KEY BOARD (USING MOVC)
          20
          21
          22
                      ADDRESS FOR KEY BOARD 10FFH TO 17FFH
          23
          24
          25
               1
          26
                      PUBLIC READER
          27
                      EXTRN DATA (LSTKEY)
EXTRN dit (KEYU, SAME)
          28
          29
          30
          31
               32
               ; *
                                     "READER" ROUTINE"
          3.5
               ; *
          34
               ; *
          35
               ***********************************
         36 +1 SEJECT
```

```
MUS-51 MAURU ASSEMBLER KEYDD
```

```
LUC UBJ
               LINE SOURCE
                 36 UNDELOUED_KEYBUARD SEGMENT CUDE
                     KSEG UNDECUDED_KEYBCARU
                 34
                 40
                 41
                 42
0000 0000
                 45
                     HEADER: PUSH
                                     PSN
                                                    ; PUSH KEG USED BY PLM51
0002 6060
                              PUSH
                                     ACC
0004 C082
                 45
                              PUSH
                                     DEL
0006 0083
                 40
                              PUSH
                                     UPH
0008 C000
                 4/
                              PUSH
                                     uon
0000 C001
                 46
                              PUSH
                                     01h
                 49
                              PUSH
                                     UZH
000E C003
                 50
                              PUSH
                                     03H
0010 9010FF
                 51
                              MOV
                                     UPTR,#10FFH
                                                   INITIALIZE UPTR TO KEYBOARD
                 52
                                                    : ADDRESS
0013 7900
                 53
                              MOV
                                     H1,#00H
                                                    ICLR ZERG COUNTER
0015 /800
                 54
                              MOV
                                     HO, #LS [KEY
                                                    JGET KEYBOARD HAM POINTER
                                                    INITIALIZE LOUP COUNTER
                 55
                              MOV
                                     K3,#08H
                                                    ; INITIALIZE PLM51 STATUS BITS
0019 6200
                 56
                              CLR
                                     KEY0
            F
0018 0200
                 51
                              SETB
                                     SAME
                    MORE:
                                                    MUV LAST KEYBUARD SCAN TO 02H
0010 8602
                              MOV
                                     02H, dR0
                 58
001F E4
                 59
                              CLK
0020 93
                              MOVC
                                     A, & A+DPTH
                                                    SCAN KEYBUARD
                 6ú
0021 F4
                              CPL
                                                    : INVERT
                 61
                                                    ; IF SCAN WAS ZERU GO INCREMENT ZERU COUNTER
                              JZ
0055 6002
                                     ZERO
                 62
                                                    COMPARE WITH LAST SCAN IF NOT THE SAME
0024 650224
                 63
                              CJNE
                                     A, U2H, NTSAME
                 64
                                                    THEN CLR SAME BLT AND WRITE NEW INFURMATION
                                                    ;TO RAM
;IF EQUAL JMP OVER INCH OF ZERO COUNTER
;INCH ZERO COUNTER
                 65
0027 8005
                  66
                              SJMP
                                     EGUAL
0029 0501
                     ZEHO:
                 61
                              INC
                                     01H
0028 850510
                                     A, U2H, NTSAME
                              CJNE
                 68
                                                    STEP TO NEXT SCAN RAM LUCATION
0025 08
                 69
                     EQUAL:
                              INC
                                     k 0
002F U503
                 70
                              INC
                                     UPH
                                                    INEXT KEYBOARD ADDRESS
0031 URLA
                              DJNZ
                                     H3, MURE
                                                    ; IF LOOP COUNTER NOT O, SCAN AGAIN
                 71
                                     K1, #08H, BACK ; CHECK TG SEL 1F ALL 8 SCANS WHERE O
0033 690804
                              CJNE
                 72
0036 DS00
                 73
                              SETB
                                     KEY0
                                                    , IF YES SET KEYO BIT
0038 C200
                 74
                              CLR
                                     SAME
003A D003
                    BACK:
                 75
                              POP
                                     U3H
0.036 0002
                 76
                              POP
                                     U2H
                                                    PUP REGISTERS
003E U001
                              POP
                  77
                                     01H
0040 D000
                              POP
                  76
                                     00h
0042 0063
                 79
                              909
                                     UPH
0044 0082
                              909
                                     CPL
                  8 v
0046 DOE0
                              POP
                                     ACC
                  81
                              POP
0048 0000
                  82
                                     PSK
004A 22
                              RET
                  83
                  84
                                                    ; IF SCAN WAS NUT THE SAME THEN PUT NEW
0048 F6
                  85 NTSAME: MOV
                                     aRU, A
                  80
                                                    SCAN INFO INTO HAM
                                                    CLR SAME BIT
0046 0200
                              CLK
                                     SAME
                  8 1
                                                    GU DO MURE
0046 80DE
                  80
                              SIMP
                                     ECUAL
                  89
                  90
                     ENU
                  91
```

MUS-51 MALRU ASSEMBLEM KEYED

SYMBOL TABLE LISTING

| N A M E            | TYPE VALUE     | ATTRIBUTES                 |
|--------------------|----------------|----------------------------|
| ALC                | D AUCH OUEUH A |                            |
| BACK               | C AUCH OUBAH R | SEG=LNDECUDED_KEYBOARL     |
| DPH                | D AUDH OUBSH A |                            |
| DPL                | D AUCK OV82H A |                            |
| EWUAL              | C ALCH OUZEH R | SEG=UNDECUDED_KEYBOARU     |
| KEYU               | E AUCK         | EXT                        |
| LSTREY             | D AUCH         | EXT                        |
| MURE               | C AUDR OUIDH R | SEG=UNDECUDED_KEYBOARD     |
| NISAME             | C AUCK 0048H R | SEG=UNDECUDED_KEYBOARD     |
| PSW                | D AUCH OUDUH A |                            |
| REAUER             | C AUCH OUOUH R | PUB SEG=UNDECUDED_KEYBOARD |
| SAME               | E AUCH         | EXT                        |
| UNDECUDED_KEYBOARD | C SEG 0050H    | RELEUNII                   |
| ZERU               | C AUDH 0U29H R | SEG=UNDECUDED_KEYBOARL     |

REGISTER BANK(S) USEC: U

ASSEMBLY COMPLETE, AC EMRURS FOUND

```
MCS-51 MACRU, ASSEMBLER
                             DECUDE
ISIS-II MCS-51 MALRU ASSEMBLEM V2.1
OBJECT MODULE PLACED IN :F1:DECUDE.UBJ
ASSEMBLER INVUKED BY: ASM51 :F1:DECODE.SKC
LUC UBJ LINE
                     SOURLE
               ۲
               3
               5
                       ;****
               6
                                                                                              ***
                       ;****
                                        SCFTMAKE FUR DECUDED KEYBOARD
                                                                                              ***
               Ö
               4
              10
              11
              16
                       ;
              15
              14
              15
                                PUBLIC DETACH
              16
                                EXTRN DATA (L8TKEY)
EXTRN BIT (KBDINT)
              17
              18
              19
              50
              21
                       ; *
              24
                                 "DECUDE" INTERRUPT ROUTINE FOR DECODED KEYBOARDS
              ذ 2
                       ; *
              24
                       ; *
                       ·
;**********
              25
              26 +1 SEJECT
```

## MUS-51 MACRU ASSEMBLER DECUDE

| LUC  | uBJ                     |   | LINE              | SOURCE   |                     |                                   |                                                                                     |
|------|-------------------------|---|-------------------|----------|---------------------|-----------------------------------|-------------------------------------------------------------------------------------|
|      |                         |   | 2 y<br>2 b<br>2 l | NECODED. |                     | ND SEGMENT CUDE<br>EYBCARD        |                                                                                     |
|      | 0005<br>0000            |   | 35<br>31<br>30    | DETACH:  | PUSH<br>PUSH        | 13N<br>LPL                        | ;PuSH REGISTERS<br>;USED BY PLM51                                                   |
| 0004 | U083                    |   | 33                |          | PUSH                | LFH<br>ACC                        | , odeb Br. Pewsi                                                                    |
| 0000 | _                       |   | 35<br>36          |          | CTK<br>WC A         | DFTR,#80FFH<br>A                  | ;AUDRESS FUR KEYBOARD                                                               |
|      | 43<br>4500<br>0200      | F | 37<br>36<br>39    |          | MOVC<br>MOV<br>SETB | A,&A+DPTK<br>LSIKEY+1,A<br>hBuint | FETCH ASCII BYTE  MUV TO MEMORY TO BE READ BY PLM51  LET PLM51 KNOW THERE IS A BYTE |
| 0011 | 750CFF<br>750AFF        | • | 4 U<br>4 1        |          | M0 V                | 1FU,#OrFH<br>TLU,#OFFH            | ; SET COUNTER TO FFFFH SO INTERHUPT<br>; ON THE NEXT FALLING EDGE OF TO             |
| 0019 | 0.095<br>0.093<br>0.000 |   | 43                |          | 101<br>101<br>101   | ACC<br>DPH<br>DPL                 | PUP REGISTERS                                                                       |
|      | 0000                    |   | 45<br>46          |          | HOP<br>HETI         | PSN                               |                                                                                     |
|      |                         |   | 47<br>48<br>49    |          |                     |                                   | •                                                                                   |
|      |                         |   | 50<br>51          | ENU      |                     |                                   |                                                                                     |

MUS-51 MAURU ASSEMBLEM DECUDE

SYMBOL TABLE LISTING

| N A M E          | TYPE   | VALUE       | ATTRIBUTES          |
|------------------|--------|-------------|---------------------|
| AUC              | D ALCH | OUEUH A     |                     |
| DECUDED_KEYBOARU |        | HUSUD       | REL=UNII            |
| DETACH           |        | OUOUH R PUB | SEG=DECUDED_KEYBOAR |
| DPH              | D AUDK | 0 0 8 3 H A |                     |
| DPL              | D ALDR | A H5800     |                     |
| KODINI           | B ALDK | EXT         |                     |
| LSTKEY           | D ALDK | EXT         |                     |
| PSW              | D ALDK | OUDUH A     |                     |
| TH0              | D ALDK | OUSCH A     |                     |
| TLO              | D ALDK | A HABUO     | ٠.                  |

REGISTER BANK(S) USED: 0

ASSEMBLY COMPLETE, NC ERRURS FOUND

```
ISIS-11 MUS-51 MAURU ASSEMBLEK V2.1
Object module placed in :h1:Detach.ubj
Assembler invuked bj: ASM51 :F1:Uetach.skc
```

MUS-51 HAURU ASSEMBLER DETACH

```
LUC UBJ LINE
                SOURCE
           ۲
           ۮ
           5
                 ******************************
                ****
           ь
                ; ***
                                 SCHTMAKE FUR A SERIAL OR DETACHABLE
                                                                             ***
           6
                 ; ****
                                            KEYBUAHD
                                                                             ***
           9
                 ; ****
                 **********************************
          10
                 11
          1 4
          15
          14
                ; IHIS CUNIAINS THE SOFTWARE NEEDED TO PERFORM A SUFTWARE SERIAL; PORT FOR SERIAL REYBOARDS AND DETACHABLE KEYBOARD. THIS PROGRAM MUST; HE LINKED IC THE MAIN PROGRAMS FOR USE.
          15
          16
          17
          19 +1 SEJECT
```

```
MCS-51 MACRU ASSEMPLEM
                                 DETACH
LUC UBJ
                  LINE
                              SOURLE
                     ۷S
                     51
                              ;
                     2 4
  0 UB 4
                     23
                                        INPUL EGO TO
                     24
                     52
                     56
                                        PUBLIC DETACH
                                        EXTRN DATA (LSTKEY)
EXTRN DIT (RCVPLG,SYNC,BYFIN)
EXTRN BIT (KBDINT,ERKOK)
                     27
                     5 0
                     29
                     3 v
                     31
                     36
                     33
                              ;
                     34
                                        TIMER U LCAD VALUES FOR DIFFERENT BAUD RATES
                     35
                                        USED WITH DETACHABLE KEYBOARDS
                     36
                     37
                              į
                     38
                              7
                     39
                     40
                                   RAUD
                                               START BIT DETECT
                                                                              MESSAGE DETECT
                              ;
                     41
                                   110
150
                                                   UEFAZH
                                                                                 0DF 45H
                              ;
                                                   OF40UH
                                                                                 0E80UH
                     42
                              ï
                     43
                     44
                              :
                     45
                              ;
                     46
                                                                                 ;LUW BYTE FOR 150 BAUD ;HIGH BYTE FUR 150 BAUD
  0000
                     47
                                        STARTO
                                                             EQU
                                                                       UOUH
  OUF4
                     40
                                        START1
                                                             EQU
                                                                       OF4H
                                                                                 LOW BYTE FOR 150 BAUD HIGH BYTE FOR 150 BAUD
                                                                       000H
  0000
                     49
                                        MESSAGE0
                                                             ĖQU
  00E8
                     50
                                        MESSAGE1
                                                             EQU
                                                                       UEBH
                     51 +1 SEJECT
```

```
LUC JUBJ
                    LINE
                             SOURCE
                      52
                      53
                      54
                      55
                      56
                             ; *
                                           "CETACH" INTERRUPT ROUTINE FOR DETACHABLE KEYBUARDS
                      5/
                             ************************
                      58
                      59
                      60
                      -61
                             DETACHABLE_KEYBOARD SEGMENT CODE
                      62
                      63
                             KSEG DETACHABLE_KEYBUARD
                      64
0000 0000
                             UETALH: PUSH
                      65
                                             PSn
                                                                     PUSH REGISTERS USED BY PLM51
0002 0060
                                     PUSH
                      66
                                             ACC
0004 200013
                      67
                                     JΒ
                                             RCVFLG, VALID
                                                                     IF RECEIVE FLAG SET GET NEXT BIT
                                     JB
0007 20844A
                      68
                                             INPLI, KST
                                                                     : IF TO IS A 1 THEN NUT A START BIT
000M P500
                      64
                                     SETB
                                             KCVFLG
                                                                     ; IF TO IS U THEN IT A START BIT
000C 758CF4
                      7υ
                                     V OM
                                             TF0.#START1
                                                                     SET TIMER TO INTERRUPT IN THE MIDDLE OF START BIT
000F 758AU0
                      71
                                     MOV
                                             TLU.#STARTU
0012 E589
                      72
                                     MOV
                                             A, THUD
0014 C2E2
                      73
                                     CLK
                                             OEZH
                                                                     ; SET TIMER COUNTER TO TIMER MODE
0016 F589
                      74
                                     MOV
                                             TMUD.A
0018 B028
                      75
                                     SJMP
                                             FINI
                                                                     3GU BACK TU PRUGRAM
                      76
001A 200010
                      77
                             VALID: JB
                                             SYNC.NXTHII
                                                                     ICHECK IF VALID START BIT HAS BEEN SEEN
0010 206434
                      76
                                                                     JIF NOT CHECK IF VALID START BIT
                                     JВ
                                             INPLI, KSI
0050 0500
                      79
                                     SETB
                                             SYNC
                                                                     IF YES SET SYNC
0022 750080
                      80
                                     MOV
                                             LSTKEY, #80H
                                                                     ; INIT LSTKEY
0025 758CE8
                      81
                                     MOV
                                             THO. # MESSAGE1
0028 758AU0
                      82
                                     MOV
                                             TLO, #MESSAGEO
                                                                     :SET TIMER FUR 1 BIT TIME
0026 8018
                      83
                                     SJMP
                                             FINI
                                                                     JAND GO BACK TO MAIN PROGRAM
                      84
0020 /50CE8
                      85
                             NXTBIT: MOV
                                             IFO, #MESSAGE1
0030 758AU0
                      86
                                     MOV
                                             TLO, #MESSAGEU
                                                                     ; SET TIMER FOR 1 BIT TIME
0033 200014
                      87
                                     JB
                                             BYFIN, STUP
                                                                     ICHECK TO SEE IF ALL 8 BITS HAVE BEEN RECEIVED
0036 E500
                      88
                                     MOV
                                             A. LSTKEY
                                                                     GET WURKING REGISTER
0038 A284
                      89
                                     MOV
                                             C, INPUT
                                                                     GET NEXT BIT FRUM TI
003A 13
                                     RRC
                      9υ
0038 F500
                      91
                                     MOV
                                             LSIKEY, A
0030 5006
                      92
                                     JNC
                                             FINI
                                                                     IF NO CARRY THEN NOT DONE
003F U2U0
                      93
                                     SETB
                                             BYFIN
0041 C2E7
                      94
                                     CLK
                                             uE7h
                                                                     CLR BIT 7
0043 F500
                      95
                                     MOV
                                             LSTKEY+1.A
                                                                    ; MOV FINAL CUDE 10 LSTKY+1
0045 DOE0
                             FINI:
                      96
                                     POP
                                             A/C/C
0047 0000
                   . 97
                                     POP
                                             PSA.
0044 32
                      98
                                     KETI
```

MUS-51 MAURU ASSEMBLER

DETACH

| MCS-51 MA | LRU ASSI | ENBLER  | DETACH           |      |            |                                       |
|-----------|----------|---------|------------------|------|------------|---------------------------------------|
| LUC URJ   |          | LIVE    | SOURCE           |      |            |                                       |
|           |          | 99      | ;                |      | /          |                                       |
| 004A 30b4 | v 5      | 100     | STUP:            | JNb  |            | FIF NOT 1 THEN NUT A VALID STOP BIT   |
| 0040 0200 | F        | 101     |                  | SETB | KBUINT     | ; TELL PLM A BYTE IS READY            |
| 004F U2U0 | 00 F     | 105     |                  | JMP  | KST        | ; AND GO BACK TO MAIN PROGRAM         |
|           |          | 105     | ;                |      |            |                                       |
| 0052 0200 | F        | 104     | £RK:             | SETB | ERNCN      |                                       |
| 0054 0200 | F        | 105     | KSI:             | CLR  | KCVFLG     | ;CLEAR FLAGS                          |
| 0056 0200 | F        | 106     |                  | CLH  | SYNC       |                                       |
| 0056 0200 | F        | 10/     |                  | CLR  | BYFIA      |                                       |
| 005A £589 |          | 106     |                  | MOV  | A, INUD    |                                       |
| 005C U2E2 |          | 109     |                  | SEIB | vE2F       | SET TIMER O TO COUNTER MODE           |
| 005E +509 |          | 110     |                  | MOV  | INCD, A    | •                                     |
| 006u 758C |          | 111     |                  | MOV  | (Fu, #OFFn | <br>SET COUNTER TO FFFFH SO INTERRUPT |
| 0063 7564 |          | 114     |                  | MOV  | ILU,#OFFH  | ON NEXT FALLING EUGE UF TU            |
| 0066 8000 |          | 113     |                  | SJMP | FINI       | •                                     |
|           |          | 114     |                  |      |            |                                       |
|           |          | 115     |                  |      |            |                                       |
|           |          | 116     |                  |      |            | •                                     |
|           |          | 117     |                  |      |            |                                       |
|           |          | 110     | ENU              |      |            |                                       |
|           |          | • • • • | - · <del>-</del> |      |            |                                       |
|           |          |         |                  |      |            |                                       |
|           |          |         |                  |      |            |                                       |

MUS-51 MAURU ASSEMBLEN DETACH

SYMBOL TABLE LISTING

| N A M E             | ITPE   | VALUE        | AIIKIBUTES                |
|---------------------|--------|--------------|---------------------------|
| ACC                 | L ACUR | UOEOH A      |                           |
| BYFIN               | b ACUR | EX(          |                           |
| DETACH              | C ADUR | שטים א אסטסט | SEG=DETACHABLE_KEYBOARD   |
|                     | L SEG  | U068H        | REL=UNIT                  |
| DETACHADLE_KEYBUARD |        | 7 7 7 7 7 7  |                           |
| EKR                 | L ADUR |              | SEG=UETACHABLE_KEYBOARD   |
| EKRUR               | B ADUR | EX!          |                           |
| F1N1                | C ACUR | 0045H K      | SEG=UETACHABLE_KEYBOARD   |
| INPUT               | D ACUR | U0B0H.4 A    |                           |
| KRDINI              | E ACÚR | EXÍ          |                           |
| LSTKEY              | U ACUR | EXT          |                           |
| MESSAGEU            | NLMB   | 0000H A      |                           |
| MESSAGE1            | NLMB   | UOE8H A      |                           |
| NATHITA             | C ADUR | 002DH H      | SEG=DETACHABLE_KEYBOARD   |
| PSW                 | U ADUR | UOUOH A      |                           |
| RCVFLG.             | H ADUR | EXT          |                           |
| RST                 | C ADUR | 0054H R      | SEG=UETACHABLE_KEYBOARD   |
| STARTO.             | NLMB   | 0000H A      |                           |
| START1.             | NUMB   | UOF4H A      |                           |
| STOP.               | C ADDR | 004AH R      | SEG=DETACHABLE_KEYBOARD   |
| SYNC.               | H ADDR | EXT          | GEGGE INCHAREE ME I BONNO |
|                     |        |              |                           |
| Tu                  |        | 00B0H.4 A    |                           |
| THO                 | U ADOR | 008CH A      |                           |
| TLO                 | U ADUR | 008AH A      |                           |
| TMOU                | L ADUR | U089H A      |                           |
| VALID               | C ADDR | UOLAH R      | SEG=UETACHABLE_KEYBOARD   |

REGISTER BANK(S) USED: 0

ASSEMBLY COMPLETE, NO EXRORS FOUND

## APPENDIX B REFERENCES

- 1. John Murray and George Alexy, CRT Terminal Design Using The Intel 8275 and 8279, Intel Application Note AP-32, Nov., 1977.
- 2. John Katausky, A Low Cost CRT Terminal Using The 8275, Intel Application Note AP-62, Nov., 1979.



## APPLICATION BRIEF

**AB-38** 

September 1989

# Interfacing the 82786 Graphics Coprocessor to the 8051

RICK SCHUE
REGIONAL APPLICATIONS SPECIALIST
INDIANAPOLIS, INDIANA



Interfacing the 82786 to the 8051 presents some interesting challenges, but can be accomplished with a little additional logic and software. Since the 82786 looks like a DRAM controller to the host CPU, wait states are often required when accessing the coprocessor. Since wait states are not supported by the 8051, latching transceivers and dummy read and write cycles are used to communicate with the 82786. Byte swapping is also required in the external logic to allow the 8 bit 8051 to read and write the 16 bit graphics memory supported by the 82786. This byte swapping is accomplished with the latching transceivers as well. All of the control logic is implemented in an Intel 5C060 EPLD, allowing the entire interface to fit into three 24 pin DIPs.

## **HARDWARE**

Figure 1 shows the interface between the 8051 bus and the 82786. Figure 2 shows a typical 8051 CPU design needed to complete the circuit. In this design the 82786 is mapped into an 8K byte window in 8051 data memory space. The upper address bits are used as a "page select" and are provided by I/O pins on the 8051. The 5C060 EPLD contains the control logic for the transceivers and address decoding for the 82786. An equivalent circuit for the EPLD is shown in Figure 3; the ".ADF" file is shown in Figure 4. The 82786 data memory is mapped into one 8K block (A000H–BFFEH), the 82786 registers are mapped into another (8000H–807EH), and the transceivers are mapped into a third block of memory (C000H–C001H).

## **OPERATION**

Operation of the interface is as follows. For reading the graphics memory, the 8051 sets the upper address bits (PORT 1.0-1.3) and then performs a dummy read operation to the desired location in graphics memory (A000H thru BFFEH). The dummy read cycle pro-

vides the address and RD/WR information to the 82786, which runs a cycle and deposits the 16 bit result into the latching transceivers at the end of the read cycle, as indicated by SEN. This event clears the BUSY flip flop in the EPLD. When the BUSY signal goes inactive, the 8051 reads the low byte from the latching transceiver at address C000H and the high byte free address C001H.

For write cycles, the 8051 writes the low byte of the word into the latch at address C000H and the high byte into address C001H. Next the upper address bits are set with PORT1 and a dummy write cycle is performed in graphics memory at the desired address (A000H-BFFEH). Like in the read example, the 82786 runs a memory cycle at this point, enabling the outputs of the latching transceivers at the proper time in the write cycle, as indicated by SEN going active.

Accessing the registers inside the 82786 is done in exactly the same fashion, except that the 82786 is addressed in locations 8000H through 807EH. This causes the EPLD to drive the M/IO pin low during these cycles.

## **DESIGN NOTES**

74F543's are used for the latching transceivers in this design, although 74HCT646's could be used to reduce the total power consumption. Some changes to the EPLD would be required in this case. The interface assumes that all memory accesses to the 82786 are word references; accordingly, BHE is grounded at the 82786. All addresses generated by the 8051 must be even byte addresses, the only byte operations allowed are the reads and writes to the latching transceivers. The design shown here incorporates hardware workarounds for the earlier "C-step" 82786; the current "D-step" part will work in the design as well. Additional information regarding the 82786 can be found in the "82786 Graphics Coprocessor User's Manual", Intel publication number 231933.





Figure 1



2-156




Figure 3. 8051/82786 Control EPLD (5C060-55) Equivalent Circuit



```
INTEL
August 11, 1987
1-003
5C060
8051/82786 Control Logic for 8051 Demo Board
786 I/0
              8000H-807FH
                AOOOH-BFFFH
786 Memory
Registers
              C000H, C001H
OPTIONS: TURBO = ON
PART: 5C060
INPUTS: A15@23,A14@14,A13@11,A0@2,RD/@10,WR/@9,SEN@8,CKK
OUTPUTS: 786CS/@15,786RD/16,0EH/@17,LEH/@18,0EL/@19,LEL/@20,
LEW/@21,0EW/@22,READ@4,BUSY@3
NETWORK:
al5 = INP (Al5)
al4 = INP (Al4)
al3 = INP (Al3)
a0 = INP (A0)
rdn = INP (RD/)
wrn = INP (WR/)
sen = INP (SEN)
clk = INP (CLK)
al4n = NOT (al4)
al3n = NOT (al3)
a0n = NOT (a0)
786 \operatorname{csn} = \operatorname{NAND} (al5, al4n)
786CS/ = CONF (786csn, VCC)
786rdn = 0R (786csn,rdn)
786RD/ = CONF (786rdn, VCC)
hibankn = NAND (al5,al4,al3n,a0)
lobankn = NAND (al5,al4,al3n,a0n)
oehn = OR (hibankn,rdn)
OEH/ = CONF (oehn, VCC)
lehn = OR (hibankn,wrn)
LEH/ = CONF (lehn, VCC)
oeln = OR (lobankn,rdn)
OEL/ = CONF (oeln, VCC)
leln = OR (lobankn, wrn)
LEL/ = CONF (leln, VCC)
oewn = NAND (sen,write)
OEW/ = CONF (oewn, VCC)
lew = AND (sen, read)
q0 = NORF (lew,clk,GND,GND)
q1 = NORF (q0,clk,GND,GND)
q2 = NORF (q1,c1k,GND,GND)
q2n = NOT (q2)
lewn = NAND (ql,q2n)
LEW/ = CONF (lewn, VCC)
786wr = NOR (786csn, wrn)
786rd = NOT (786rdn)
READ, read = SOSF (786rd, clk, 786wr, GND, GND, VCC)
write = NOT (read)
786 \text{rdwr} = 0R (786 \text{rd}, 786 \text{wr})
BUSY = SONF (786rdwr,clk,sen,GND,GND,VCC)
END$
```

Figure 4.



# APPLICATION BRIEF

**AB-39** 

December 1987

# Interfacing the Densitron LCD to the 8051

RICK SCHUE
REGIONAL APPLICATIONS SPECIALIST
INDIANAPOLIS, INDIANA



## INTRODUCTION

This application note details the interface between an 80C31 and a Densitron two row by 24 character LM23A2C24CBW display. This combination provides a very flexible display foot format (2x24) and a cost effective, low power consumption microcontroller suitable for many industrial control and monitoring functions.

Although this applications brief concentrates on the 80C31, the same software and hardware techniques are equally valid on other members of the 8051 family, including the 8031, 8751, and the 8044.

## HARDWARE DESIGN

The LCD is mapped into external data memory, and looks to the 80C31 just like ordinary RAM. The register select (RS) and the read/write (R/W) pins are connected to the low order address lines A0 and A1. Connecting the R/W pin to an address line is a little unorthodox, but since the R/W line has the same set-up time requirements as the RS line, treating the R/W pin as an address kept this pin from causing any timing problems.

The enable (E) pin of the LCD is used to select the device, and is driven by the logical OR of the 80C31's RD and WR signals AND'ed with the MSB of the address bus. This maps the LCD into the upper half of the 64 KB external data space. If this seems a little wasteful, feel free to use a more elaborate address decoding scheme.

With the address decoding shown in the example, the LCD is mapped as follows:

| Address              | Function                                | Read/Write?              |
|----------------------|-----------------------------------------|--------------------------|
| 8000H<br>8001H       | Write Command to LCD Write Data to LCD  | Write Only<br>Write Only |
| 8002H<br>8003H       | Read Status from LCD Read Data from LCD | Read Only<br>Read Only   |
| 8004H<br>to<br>FFFFH | No Access                               | ,                        |

Undefined results may occur if the software attempts to read address 8000H or 8001H, or write to address 8002H or 8003H.

## TIMING REQUIREMENTS

The timing requirements of the Densitron LCD are a little slow for a full speed 80C31. The critical timing parameters are the enable pulse width (PW E) of 450 ns, and the data delay time during read cycles (tDDR) of 320 ns. The 80C31 is available at clock speeds up to 16 MHz, but at this speed these parameters are violated. Since the 80C31 lacks a READY pin, the only way to satisfy the LCD timing requirements is to slow the clock down to 10 MHz or lower. A convenient crystal frequency is 7.3728 MHz since it allows all standard baud rates to be generated with the internal timers

## **SOFTWARE**

The code consists of a main module and a set of utility procedures that talk directly to the LCD. This way the application code does not have to be concerned with where the LCD is mapped, or the exact bit patterns needed to control it. The mainline consists of a call to initialize the LCD, and then it writes a message to the screen, waits, and then erases it. It repeats this indefinitely.


The utility procedures include functions to initialize the display, send data and ads to the LCD, home the cursor, clear the display, set the cursor to a given row and column, turn the cursor on and off, and print a string of characters to the display. Not all the functions are used in the software example.

## REFERENCES

INTEL Embedded Controller Handbook, 210918

INTEL PL/M-51 User's Guide, 121966

**DENSITRON Catalog LCDMD-C** 



**Figure 1.** 2-161



```
Main_module: DO;
Delay: PROCEDURE (count) EXTERNAL;
  DECLARE
             count
                              WORD:
END Delay:
Initialize_LCD: PROCEDURE EXTERNAL;
END Initialize_LCD;
Clear display: PROCEDURE EXTERNAL;
END Clear_display;
LCD_print: PROCEDURE EXTERNAL;
END LCD_print;
DECLARE LCD_buffer
                                  (48)
                                        BYTE
                                               PUBLIC.
                                   (*)
                                         BYTE
                                                CONSTANT
        sign_on_message
                ('INTEL 8051 DRIVES LCD - '
                 '2 ROWS BY 24 CHARACTERS '),
                                         BYTE:
/* This is the start of the program */
  /* Initialize the LCD */
  CALL Initialize_LCD;
  CALL Clear_display;
  /* Now enter an endless loop to display the message */
  DO WHILE 1:
    /* Copy the message to the buffer */
    D0 i = 0 to 47;
     LCD_buffer(i) = sign_on_message(i);
    END:
    /* Now print out the buffer to the LCD */
    CALL LCD_print;
    /* wait a while */
    CALL Delay(2000);
    /* now clear the screen */
    CALL Clear_display;
END:
            /* of DO WHILE */
END Main_module;
```

Main Module

## intel

```
LCD_IO_MODULE: DO;
DECLARE LCD_buffer (48)
                           BYTE
                                     EXTERNAL,
       LCD_command
                           BYTE
                                    AT (08000H) AUXILIARY,
       LCD_data
                           BYTE
                                    AT (08001H) AUXILIARY,
                                    AT (08002H) AUXILIARY,
       LCD_status
                           BYTE
       LCD_busy
                           LITERALLY '1000$0000B',
                           BYTE;
Delay: PROCEDURE (msec) PUBLIC;
  /* This procedure causes a delay of n msec */
  DECLARE msec
                             WORD.
                              WORD;
  IF msec > 0 THEN DO;
   D0 i = 0 to msec -1;
                         /* .2 msec delay */
     CALL Time (5);
   END;
END Delay;
LCD_out: PROCEDURE (char) PUBLIC;
  DECLARE char BYTE;
  /* wait for LCD to indicate NOT busy */
  DO WHILE (LCD_status AND LCD_busy) <> 0;
  END;
  /* now send the data to the LCD */
  LCD_data = char;
END LCD out;
```

**LCD Driver Module** 



```
LCD_command_out: PROCEDURE (char) PUBLIC;
DECLARE char BYTE;
  /* wait for LCD to indicate NOT busy */
 DO WHILE (LCD_status AND LCD_busy) <> 0;
 END:
  /* now send the command to the LCD */
 LCD_command = char;
END LCD_command_out;
Home_cursor: PROCEDURE PUBLIC;
  CALL LCD_command_out(0000$0010B);
END Home_cursor;
Clear_display: PROCEDURE PUBLIC;
  CALL LCD_command_out (0000$0001B);
END Clear_display;
Set_cursor: PROCEDURE (position) PUBLIC;
 DECLARE
            position
                                 BYTE;
  IF position > 47 THEN position = 47;
  IF position < 24 THEN CALL LCD_command_out(080H + position);</pre>
 ELSE CALL LCD_command_out(OCOH + (position - 24));
END Set_cursor;
Cursor_on: PROCEDURE PUBLIC;
  CALL LCD_command_out(0000$1111B);
END Cursor_on;
Cursor_off: PROCEDURE PUBLIC;
  CALL LCD_command_out(0000$1100B);
END Cursor_off;
```

LCD Driver Module (Continued)

```
LCD_print: PROCEDURE PUBLIC;
  /* This procedure copies the contents of the LCD_buffer
    to the display */
  CALL Set_cursor(0) ;
 D0 i = 0 to 23;
   CALL LCD_out(LCD_buffer(i));
 END;
  CALL Set_cursor(24);
  D0 i = 24 to 47;
   CALL LCD_out(LCD_buffer(i));
 END;
END LCD_print;
Initialize_LCD: PROCEDURE PUBLIC;
  CALL Delay(100);
  CALL LCD_command_out(38H); /* Function Set */
  CALL LCD_command_out(38H);
  CALL LCD_command_out(06H); /* entry mode set */
  CALL Clear_display;
  CALL Home_cursor;
  CALL Cursor_off;
  CALL Set_cursor(0);
END Initialize_LCD;
END LCD_IO_Module;
```

LCD Driver Module (Continued)



## APPLICATION BRIEF

**AB-40** 

December 1987

## 32-Bit Math Routines for the 8051

RICK SCHUE
REGIONAL APPLICATIONS SPECIALIST
INDIANAPOLIS, INDIANA



Here are some easy to use 16- and 32-bit math routines that take the pain out of calculations such as PID loops, A/D calibration, linearization calculations and anything else that requires 32-bit accuracy.

The package is written to interface with PL/M-5l. Parameters are passed as 16-bit words to the routines, which perform operations on a 32-bit "accumulator" resident in memory. The following functions are performed:

Load\_16 (word\_param)

Loads a 16-bit -RD into the low half of the 32-bit "accumulator", zeros upper 16 bits of accumulator.

Load\_32 (word\_hi,word\_lo)

Loads word\_hi into upper 16 bits of accumulator, word lo\_into Lower 16 bits.

Low\_16

Returns the lower 16 bits of the accumulator, bits 0 through 15.

Mid\_16

Returns the middle 16 bits of the accumulator, bits 8 through 23.

High\_16

Returns the upper 16 bits of the accumulator, bits 16 through 31.

Mul\_16 (word\_param)

Multiplies the 32-bit accumulator by the 16-bit word supplied, result left in accumulator.

Div\_16 (word\_param)

Divides the 32-bit accumulator by the 16-bit word supplied, result left in accumulator.

Add\_16 (word\_param)

Adds the 16-bit word supplied to the 32-bit accumulator.

Sub\_16 (word\_param)

Similar to Add\_16 but for subtraction.

Add\_32 (word\_hi,word\_lo)

Forms a 32-bit value for word\_hi and word\_lo and adds it to the accumulator.

Sub\_32 (word\_hi,word\_lo)

Similar to Add\_32 but for subtraction.

### **APPLICATION**

Typical applications have 16-bit "input" values and produce 16-bit "output" values, but require 32-bit values for intermediate results. An example would be reading a 12-bit A/D, performing some gain and offset calculation on the raw A/D data to produce a calibrated 16 bit result. Doing this is a simple task with this math package.

```
CALL Load_16(AD_value);

CALL Add_16 (offset_value);

CALL Mul_16 (gain_factor);

/* gain is in units of 1/256 */

result = Mid_16;
```

In this example the accumulator was loaded with the raw A/D value and then the offset was applied. The gain\_factor was "pre-multiplied" by 256 (8 bits), giving it a granularity of 1/256. The result was extracted from the "middle" 16 bits of the accumulator (bits 8 to 23) to account for the scaling factor of 256 introduced in the multiply step.

The package requires about 384 bytes of ROM and 30 bytes of RAM. Individual routines can be deleted to conserve RAM if they are not used.



## **CODE SOURCE LISTINGS**

```
CODE SOURCE LISTINGS
NAME
              Math 32 Module
                 Load 16, ?Load 16?byte
Load 32, ?Load 32?byte
Mul 16, ?Mul 16?byte
Div 16, ?Div 16?byte
Add 16, ?Add 16?byte
Sub 16, ?Sub 16?byte
Add 32, ?Add 32?byte
Sub 32, ?Sub 32?byte
Low 16, Mid 16, High 16
 PUBLIC
 PUBLIC
PUBLIC
 PUBLIC
PUBLIC
PUBLIC
PUBLIC
PUBLIC
PUBLIC
Math 32 Data
                             SEGMENT
                                                 DATA
Math 32 Code
                            SEGMENT
                                                CODE
RSEG Math 32 Data
?Load 16?byte: DS 2
?Load 32?byte: DS 4
?Mul 16?byte: DS 2
?Div_16?byte:
?Add_16?byte:
?Sub_16?byte:
?Add_32?byte:
                            DS 2
                            DS 2
                            DS 2
                            DS 4
?Sub_32?byte:
                            DS 4
OP 0:
                            DS 1
OP 1:
                            DS 1
OP 2:
                            DS 1
OP 3:
                            DS 1
TMP 0:
                            DS 1
                            DS 1
TMP 2:
                            DS 1
                            DS 1
TMP_3:
RSEG
             Math 32 Code
                                                                                                                                    270530-1
```



```
Load 16:
    ;Load the lower 16 bits of the OP registers with the value supplied
    MOV
            OP_3,#0
           OP_2,#0
OP_1,?Load_16?byte
OP_0,?Load_16?byte + 1
    MOV
    MOV
    MOV
    RET
Load_32:
    ;Load all the OP registers with the value supplied
    MOV
            OP 3,?Load 32?byte
           OP 2,?Load 32?byte + 1
OP 1,?Load 32?byte + 2
OP 0,?Load 32?byte + 3
    MOV
    MOV
    MOV
    RET
Low_16:
    ;Return the lower 16 bits of the OP registers
    MOV
            R6,OP_1
    MOV
            R7,OP_0
    RET
Mid 16:
    Return the middle 16 bits of the OP registers
           R6,OP_2
R7,OP_1
    MOV
    MOV
    RET
High 16:
    Return the high 16 bits of the OP registers
    MOV
           R6,OP 3
            R7,OP 2
    MOV
    RET
Add 16:
    ; Add the 16 bits supplied by the caller to the OP registers
    CLR
           A,OP 0
    MOV
           A,?Add_16?byte + 1
    ADDC
                                    ;low byte first
           OP_0,A
    MOV
    MOV
           A, OP 1
    ADDC
           A,?Add 16?byte
                                    ;high byte + carry
           OP 1,A
    MOV
    MOV
           A,OP 2
           A,#0
    ADDC
                                    ;propagate carry only
    MOV
           OP 2,A
           A, OP_3
    MOV
    ADDC
           A,#0
                                    ;propagate carry only
    MOV
           OP_3,A
    RET
                                                                                              270530-2
```



```
Add_32:
    ;Add the 32 bits supplied by the caller to the OP registers
    CLR
           A,OP_0
    MOV
    ADDC
           A,?Add 32?byte + 3
                                 ;lowest byte first
           OP 0,A
    YOM
    MOV
           A,OP 1
           A,?Add_32?byte + 2
    ADDC
                                  ;mid-lowest byte + carry
    MOV
           OP 1,A
           A,OP 2
    VOM
    ADDC
           A,?Add 32?byte + 1
                                  ;mid-highest byte + carry
           OP 2,A
    MOV
    MOV
           A,OP 3
           A,?Add_32?byte
    ADDC
                                  ;highest byte + carry
    MOV
           OP_3,A
    RET
Sub 16:
    ;Subtract the 16 bits supplied by the caller from the OP registers
    CLR
           A,OP_0
    VOM
           A,?Sub_16?byte + 1
    SUBB
                                  ; low byte first
           OP_0,A
    MOV
    MOV
           A, OP 1
    SUBB
           A,?Sub_16?byte
                                  ;high byte + carry
    MOV
           OP 1,A
           A,OP_2
    MOV
    SUBB
           A,#0
                                 ;propagate carry only
           OP 2,A
    MOV
    MOV
           A,OP_3
           A,#0
    SUBB
                                  ;propagate carry only
    MOV
           OP_3,A
    RET
Sub 32:
    ;Subtract the 32 bits supplied by the caller from the OP registers
    CLR
           A,OP 0
    MOV
    SUBB
           A,?Sub 32?byte + 3
                                 ;lowest byte first
    MOV
           OP_0,A
    MOV
           A,OP 1
           A,?Sub_32?byte + 2
    SUBB
                                  ;mid-lowest byte + carry
    MOV
           OP 1,A
           A,OP_2
    MOV
    SUBB
           A,?Sub 32?byte + 1
                                 ;mid-highest byte + carry
           OP_2,A
    MOV
           A,OP_3
A,?Sub_32?byte
    MOV
    SUBB
                                  ;highest byte + carry
    MOV
           OP 3,A
    RET
                                                                                      270530-3
```



```
Mul 16:
    Multiply the 32 bit OP with the 16 value supplied
           TMP_3,#0
TMP_2,#0
    VOM
                          ;clear out upper 16 bits
    MOV
    ;Generate the lowest byte of the result
           B,OP 0
    MOV
           A,?Mul_16?byte+1
    MOV
    MUL
           AB
    MOV
           TMP 0,A
                           ;low-order result
    MOV
           TMP 1,B
                          ;high order result
    ;Now generate the next higher order byte
    MOV
           B,OP_1
    MOV
           A,?Mul_16?byte+1
    MIT.
           AB
    ADD
           A.TMP 1
                           ;low-order result
    MOV
           TMP 1,A
                           ; save
           A,B
    MOV
                           ; get high-order result
           A,TMP 2
    ADDC:
                           ; include carry from previous operation
           TMP 2,A
Mul_loopl
    VOM
                           ; save
    JNC
           TMP_3
    INC
                           ; propagate carry into TMP 3
Mul loopl:
           B,OP 0
    MOV
    MOV
           A,?Mul 16?byte
    MUL
           AB
    ADD
           A,TMP 1
                          ;low-order result
    MOV
           TMP_1,A
                          ; save
    MOV
           A,B
                          ; get high-order result
           A,TMP 2
    ADDC:
                           ; include carry from previous operation
           TMP 2,A
Mul_loop2
    MOV
                         ; save
    JNC
    INC
           TMP_3
                           ; propagate carry into TMP 3
Mul_loop2:
    ; Now start working on the 3rd byte
    MOV
           B,OP 2
    MOV
           A,?Mul_16?byte+1
   MUL
           AB
    ADD
           A,TMP 2
                          ;low-order result
   MOV
           TMP_2,A
                          ; save
   MOV
           A,B
                          ; get high-order result
           A,TMP 3
   ADDC
                          ; include carry from previous operation
   MOV
           TMP 3,A
                          ; save
    ; Now the other half
   MOV
           B,OP 1
   MOV
           A,?Mul 16?byte
   MUL
           AB
    ADD
           A,TMP 2
                          ;low-order result
   MOV
           TMP_2,A
                          ; save
   MOV
          A,B
                          ; get high-order result
   ADDC
           A,TMP 3
                          ; include carry from previous operation
   MOV
           TMP 3,A
                          ; save
   ; Now finish off the highest order byte
   MOV
           B,OP 3
   MOV
           A,?Mul_16?byte+1
                                                                                    270530-4
```



```
MUL
         AB
ADD
         A,TMP_3
                              ;low-order result
MOV TMP 3/A ; save
; Forget about the high-order result, this is only 32 bit math!
MOV B,OP 2
MOV A,?Mul_16?byte
MUL
         ΑB
         A,TMP_3
TMP_3,A
ADD
                              ;low-order result
MOV
                              ; save
; Now we are all done, move the TMP values back into OP
         OP 0,TMP 0
OP 1,TMP 1
OP 2,TMP 2
OP 3,TMP 3
MOV
MOV
MOV
MOV
RET
                                                                                                              270530-5
```



```
Div_16:
    This divides the 32 bit OP register by the value supplied
    MOV
           R7,#0
    MOV
           R6,#0
                               ; zero out partial remainder
           TMP_0,#0
    MOV
    MOV
           TMP 1,#0
           TMP_2,#0
TMP_3,#0
R1,?Div_16?byte
    MOV
    MOV
    MOV
                                ;load divisor
    MOV
           R0,?Div_16?byte+1
    MOV
           R5,#32
                               ;loop count
    ;This begins the loop
Div_loop:
    CALL
           Shift D
                           ; shift the dividend and return MSB in C
    VCM
           A,R6
                           ; shift carry into LSB of partial remainder
    RLC
           Α
    MOV
           R6,A
    MOV
           A,R7
    RLC
           Α
    MOV
           R7,A
    ;now test to see if R7:R6 >= R1:R0
    CLR
           С
    MOV
           A,R7
                            ;subtract Rl from R7 to see if Rl < R7
    SUBB
           A,Rl
                            ; A = R7 - R1, carry set if R7 < R1
    JC
           Cant sub
    ;at this point R7>Rl or R7=Rl
    JNZ Can sub ; jump if R7>Rl
;if R7 = Rl, test for R6>=R0
    CLR
    MOV
           A,R6
    SUBB
           A,RO
                            ; A = R6 - R0, carry set if R6 < R0
    JC
           Cant_sub
Can sub:
    ;subtract the divisor from the partial remainder
    CLR
           C
    MOV
           A,R6
    SUBB
           A,RO
                         ; A = R6 - R0
    MOV
           R6,A
    MOV
           A,R7
    SUBB
           A,Rl
                         ; A = R7 - R1 - Borrow
    MOV
           R7,A
    SETB
           С
                         ; shift a 1 into the quotient
    JMP
           Quot
Cant sub:
   ;shift a 0 into the quotient CLR C
Quot:
    ; shift the carry bit into the quotient
    CALL
           Shift Q
    ; Test for competion
    DJNZ R5, Div loop
    ; Now we are all done, move the TMP values back into OP
    MOV
           OP 0,TMP 0
           OP_1,TMP_1
   MOV
                                                                                       270530-6
```



```
OP_2,TMP_2
   MOV
           OP_3,TMP_3
   MOV
    RET
Shift D:
    ; shift the dividend one bit to the left and return the MSB in C CLR \, C \,
    MOV
           A,OP_0
    RLC
           Α
           OP 0,A
    MOV
    MOV
           A,OP_1
    RLC
           OP 1,A
    MOV
           A,OP_2
   MOV
    RLC
           OP_2,A
    MOV
    MOV
           A,OP_3
    RLC
    MOV
           OP_3,A
    RET
Shift_Q:
   ; shift the quotent one bit to the left and shift the C into LSB
           A,TMP_0
   MOV
   RLC
           TMP 0,A
   MOV
   MOV
           A,TMP_1
   RLC
   MOV
           TMP 1,A
   MOV
           A,TMP_2
   RLC
           TMP_2,A
   MOV
   MOV
           A,TMP_3
   RLC
   MOV
           TMP_3,A
   RET
   END
                                                                                      270530-7
```



# APPLICATION BRIEF

**AB-12** 

October 1987

## Designing a Mailbox Memory for Two 80C31 Microcontrollers Using EPLDs

K. WEIGL & J. STAHL INTEL CORPORATION MUNICH, GERMANY



### INTRODUCTION


Very often, complex systems involve two or more microcontrollers to fulfill the requirements defined by a given objective. Since the nature of microcontrollers does not allow for easy dual-port memory design (no "READY" input; no "HOLD/HLDA" interface; portoriented I/O etc.), design engineers are faced with the problem of interchanging information (data and status) between those microcontrollers. This application brief describes the design of a mailbox for exchanging information between two 80C31s, using a 5C060 H-EPLD as a "back-to-back" register, and a 5C031 H-EPLD as an arbitration vehicle to control the actions of the CPUs.

## THE 5C060 MAILBOX

In this application, the 16 macrocells of the 5C060 are grouped into two sets of 8 so called "ROIF" (register output with input feedback) primitives to implement the two 8 bit bus interfaces needed. The grouping is done according to the following picture.

The 5C060 allows for independent clocking of 8 macrocells on each side of the chip, the two clock inputs are used to clock data from the microcontroller bus into the chip. To read the data written into the mailbox by one of the controllers, the RDA- (controller A is reading) or RDB- (controller B is reading) line must be pulled low by activating the read command (/RD). In order to avoid spurious read-cycles, the /RD commands from both microcontrollers are logically "ORed" together with an active high CS-signal (Chip Select) inside the 5C060. The CS-signal for both ports is derived from address line A15. Therefore, whenever A15 becomes a logic "1" (true), the mailbox is activated and ready to take or submit data.

Address range for the mailbox: F000 Hex to FFFF Hex (Upper 12 kbyte)





## THE 5C031 "MAILBOX CONTROLLER"

To keep the two microcontrollers informed about the status of their mailbox, the 5C031 is programmed to supply the following signals to both controllers:

/OBFA: "OUTPUT BUFFER FULL" FOR MC A

/OBFB: "OUTPUT BUFFER FULL" FOR MC B

/IBEA: "INPUT BUFFER EMPTY" FOR MC A

/IBEB: "INPUT BUFFER EMPTY" FOR MC B

/INTA: INTERRUPT TO MC A

/INTB: INTERRUPT TO MC B

The next section will discuss the meanings of these signals in more detail.

Output Buffer Full: This flag is set whenever the con-

troller writes into its own output buffer. The flag remains valid, until the second controller has read the data. The flag is automatically reset to its inactive state when this read cycle is accomplished.

#### NOTE:

Both controllers can access (read or write) the mailbox simultaneously.

Input Buffer Empty: This flag indicates that there is no message in the mailbox. The flag will become inactive as soon as one microcontroller places a message for the other one (or vice versa).

Example: /IBEA remains "LOW" until microcontroller B places a message for controller A into the mailbox for A. /IBEA will go "HIGH" as soon as controller B has accomplished its write cycle, and will not go "LOW" again until microcontroller A has read the message.

Interrupt: The 5C031 is programmed to supply interrupts to both microcontrollers involved, on one of the following events.


- 1. The /OBF flag of the opposite microcontroller becomes active; e.g. if controller A is placing a message for controller B, controller B receives an interrupt the same time as /OBFA becomes valid or vice versa.
- 2. The /IBE flag of the opposite microcontroller goes active, indicating that this controller has received the message; e.g. if controller B reads the message stored by controller A, its /IBEB flag goes active and controller receives an interrupt indicating that the buffer is empty.

The signals described above are necessary to accomplish a secure handshake without overwriting messages accidentally. In addition to that, the 5C031 is issuing the actual write commands for the two register sets inside the 5C060. The /WRA and /WRB signals are results of logical "AND" functions between the appropriate CS- and /WR signals from the microcontrollers. Therefore, spurious write cycles are unlikely to happen.

#### NOTE


This design can also be efficiently implemented in a single 5CBIC EPLD.






**Block Diagram** 







#### 5C031 "MAIL BOX CONTROLLER"





#### **5C060 REGISTER ADF**

```
JUERG STAHL
INTEL ZUBRICH
                                                                                     ************
March 27, 1986
80C31 MAILBOX MEMORY USING 5C060 / 5C031
                                                                                     ** EXAMPLE . ADF **
                                                                                    *************
5C060
LB Version 3.0, Baseline 17x, 9/26/85
PART: 50060
TOB3019, TOA306, TOB2020, TOA205, TOB1021, TOA104, TOB0022, TOA003
NRTWORK:
IOB7, DB7 = ROIF (DA7, WAC, GND, GND, RDBC)
IOA7, DA7 = ROIF (B87, MBC, GND, GND, RDAC)
IOB6, DB6 = ROIF (DA6, WAC, GND, GND, RDBC)
IOA6, DA6 = ROIF (DB6, WBC, GND, GND, RDAC)
1085, D85 = ROIF (D85, WBC, GND, GND, RDAC)
1085, D85 = ROIF (D85, WBC, GND, GND, RDAC)
1084, D84 = ROIF (D84, WAC, GND, GND, RDAC)
1084, D84 = ROIF (D84, WAC, GND, GND, RDAC)
1083, D83 = ROIF (D84, WBC, GND, GND, RDBC)
1083, D83 = ROIF (D83, WBC, GND, GND, RDAC)
1082, D82 = ROIF (D82, WBC, GND, GND, RDAC)
1082, D82 = ROIF (D82, WBC, GND, GND, RDAC)
1082, D81 = ROIF (D81, WBC, GND, GND, RDAC)
1081, D81 = ROIF (D81, WBC, GND, GND, RDAC)
IOB1, DB1 = ROIF (DB1, WAC, GND, GND, RDBC)
IOA1, DA1 = ROIF (DB1, WBC, GND, GND, RDAC)
IOBO, DBO = ROIF (DAO, WAC, GND, GND, RDBC)
IOAO, DAO = ROIF (DBO, WBC, GND, GND, RDAC)
WAC = INP (WA)
RDBC = AND(CSBI, RDBI)
WBC = INP (WB)
 RDAC = AND(CSAI, RDAI)
CSBI = INP (CSB)
nRDBI = INP(nRDB)
nRDAI = INP(nRDA)
CSAI = INP(CSA)
RDAI = NOT(nRDAI)
RDBI = NOT(nRDBI)
END$
                                                                                                                                                         292016-4
```



#### **5C060 REGISTER LEF**

```
JUERG STAHL
INTEL ZUERICH
                                                                           *******
March 27, 1986
                                                                           ** EXAMPLE .LEF **
80C31 MAILBOX MEMORY USING 5C060 / 5C031
                                                                           ***********
5C060
LB Version 3.0, Baseline 17x, 9/26/85
LBF Version 1.0 Baseline 1.5i 02 Feb 1987
PART:
INPUTS:
             WBe1, CSAe2, CSBe14, nRDAe11, nRDBe23, WAe13
OUTPUTS:
             IOB7el5, IOA7el0, IOB6el6, IOA6e9, IOB5el7, IOA5e8, IOB4el8, IOA4e7, IOB3el9, IOA3e6, IOB2e20, IOA2e5, IOB1e21, IOA1e4, IOB0e22, IOA0e3
NETWORK:
             WBC = INP(WB)
             WAC = INP(WA)
             CSAI = INP(CSA)
CSBI = INP(CSB)
             nRDAI = INP(nRDA)
             nRDBI = INP(nRDB)
             IOB7, DB7 = ROIF(DA7, WAC, GND, GND, RDBC)
IOA7, DA7 = ROIF(DB7, WBC, GND, GND, RDAC)
IOB6, DB6 = ROIF(DA6, WAC, GND, GND, RDBC)
             IOA6, DA6 = ROIF(DB6, WBC, GND, GND, RDAC)
IOB5, DB5 = ROIF(DA5, WAC, GND, GND, RDBC)
             IOA5, DA5 = ROIF(DB5, WBC, GND, GND, RDAC)
IOB4, DB4 = ROIF(DA4, WAC, GND, GND, RDBC)
             IOA4, DA4 = ROIF(DB4, WBC, GND, GND, RDAC)
IOB3, DB3 = ROIF(DA3, WAC, GND, GND, RDBC)
             IOA3, DA3 = ROIF(DB3, WBC, GND, GND, RDAC)
IOB2, DB2 = ROIF(DA2, WAC, GND, GND, RDBC)
             IOA2, DA2 = ROIF(DB2, WBC, GND, GND, RDAC)
IOB1, DB1 = ROIF(DA1, WAC, GND, GND, RDBC)
             IOA1, DA1 = ROIF(DB1, WBC, GND, GND, RDAC)
IOBO, DBO = ROIF(DAO, WAC, GND, GND, RDBC)
IOA0, DA0 = ROIF(DBO, WBC, GND, GND, RDAC)
EQUATIONS:
             RDAC = CSAI * nRDAI';
             RDBC = CSBI * nRDBI';
END$
                                                                                                                                        292016-5
```



#### **5C060 REGISTER UTILIZATION REPORT**

```
Logic Optimizing Compiler Utilization Report FIT Version 1.0 Baseline 1.0i 2/6/87
 ***** Design implemented successfully
JUERG STAHL
INTEL ZUERICH
                                                                  ****************
March 27, 1986
                                                                   ** EXAMPLE . RPT FILE **
80C31 MAILBOX MEMORY USING 5C060 / 5C031
                                                                   *********
5C060
LB Version 3.0, Baseline 17x, 9/26/85
                     5C060
           WB -: 1
                         24:- Vcc
         CSA -: 2
IOAO -: 3
                         23:- nRDB
22:- IOBO
        IOAO -: 3 22:- IOBO IOA1 -: 4 21:- IOB1 IOA2 -: 5 20:- IOB2 IOA3 -: 6 19:- IOB3 IOA4 -: 7 18:- IOB4 IOA5 -: 8 17:- IOB5 IOA6 -: 9 16:- IOB6 IOA7 -: 10 15:- IOB7 RDA -: 11 14:- CSB GND -: 12 13:- WA
**INPUTS**
                                                                                    Feeds:
               Pin
                       Resource
                                        MCell #
                                                        PTerms
                                                                         MCells
        Name
                                                                                         OE Clear Clock
           WB
                    1
                                INP
                                                                                                           CLK1
          CSA
                    2
                                INP
                                                                                           9
                                                                                          10
                                                                                          13
                                                                                          14
                                                                                          15
                                                                                          16
        nRDA
                  11
                               INP
                                                                                           9
                                                                                          10
                                                                                          11
                                                                                          12
                                                                                          13
                                                                                          14
                                                                                          15
                                                                                          16
         GND
                  12
                               GND
                                                                                                     2
                                                                                                     3
                                                                                                     4
                                                                                                     5
                                                                                                     6
                                                                                                     7
                                                                                                                      292016-6
```



#### 5C060 REGISTER UTILIZATION REPORT (Continued)

|                     |                      |        |          |         |          |        |                                      | 10<br>11<br>12<br>13<br>14<br>15 |       |          |
|---------------------|----------------------|--------|----------|---------|----------|--------|--------------------------------------|----------------------------------|-------|----------|
|                     | WA                   | 13     | INP      | -       | -        | -      | -                                    | _                                | CLK2  |          |
|                     | CSB                  | 14     | INP      | -       | -        | -      | 1                                    | -                                | -     |          |
|                     |                      |        |          |         |          |        | 1<br>2<br>3<br>4<br>5<br>6<br>7<br>8 |                                  |       |          |
|                     | nRDB                 | 23     | INP      | -       | -        | -      | 1<br>2<br>3<br>4<br>5<br>6<br>7<br>8 | -                                | -     |          |
|                     | Vcc                  | 24     | Vcc      | -       | -        | -      | -                                    | -                                | -     |          |
| **0U!               | rputs**              |        | •        |         |          |        |                                      |                                  |       |          |
|                     | Name                 | Pin    | Resource | MCell # | PTerms : | MCells | Feeds:<br>OE                         | Clear                            | Clock |          |
|                     | IOAO                 | 3      | ROIF     | 9       | 1/8      | 1      | -                                    | -                                | _     |          |
|                     | IOAl                 | 4      | ROIF     | 10      | 1/8      | 2      | -                                    | -                                |       |          |
|                     | IOA2                 | 5      | ROIF     | 11      | 1/8      | 3      | -                                    | -                                | -     | •        |
|                     | IOA3                 | 6      | ROIF     | 12      | 1/8      | 4      | -                                    | -                                | -     |          |
|                     | IOA4                 | 7      | ROIF     | 13      | 1/8      | 5      | -                                    | -                                | -     |          |
|                     | IOA5                 | 8      | ROIF     | 14      | 1/8      | 6      | -                                    | -                                | -     |          |
|                     | IOA6                 | 9      | ROIF     | 15      | 1/8      | 7      | -                                    | -                                | _     |          |
|                     | IOA7                 | 10     | ROIF     | 16      | 1/8      | 8      | -                                    | -                                | -     |          |
|                     | IOB7                 | 15     | ROIF     | 8       | 1/8      | 16     | -                                    | -                                | -     |          |
|                     | IOB6                 | 16     | ROIF     | 7       | 1/8      | 15     | -                                    | -                                | -     | ,        |
|                     | IOB5                 | 17     | ROIF     | 6       | 1/8      | 14     | -                                    | -                                | -     |          |
|                     | IOB4                 | 18     | ROIF     | 5       | 1/8      | 13     | -                                    | -                                | -     |          |
|                     | IOB3                 | 19     | ROIF     | 4       | 1/8      | 12     | -                                    | -                                | -     |          |
|                     | IOB2                 | 20     | ROIF     | 3       | 1/8      | 11     | -                                    | -                                | -     |          |
| •                   | IOBl                 | 21     | ROIF     | . 2     | 1/8      | 10     | ,-                                   | -                                | ~     | 292016-7 |
|                     | IOB0                 | 22     | ROIF     | · 1     | 1/8      | 9      | -                                    | -                                | -     |          |
| . All R             | esource              | es use | d        |         |          |        |                                      |                                  |       |          |
| **PAR               | T UTIL               | ZATIO  | N**      |         |          |        |                                      |                                  |       |          |
| 100%<br>100%<br>12% | Pins<br>Macı<br>Pter | roCell | •        |         |          |        |                                      |                                  |       |          |
|                     |                      |        |          |         |          |        |                                      |                                  |       | 292016-6 |



#### 5C031 ARBITER ADF

```
JUERG STAHL
INTEL ZUBRICH
                                                                ** EXAMPLE . ADF **
March 28, 1986
80C31 MAILBOX MEMORY USING 5C060 / 5C031
                                                                ************
5C031
LB Version 3.0, Baseline 17x, 9/26/85
PART: 5C031
INPUTS: RST, nWRA, nRDB, CSA, nRDA, nWRB, CSB, nOB
OUTPUTS: WA, nOBFA, nIBEB, nINTA, nINTB, nOBFB, nIBEA, WB
NETWORK:
nWRA = INP(nWRA)
nRDB = INP(nRDB)
RST = INP(RST)
CSA = INP(CSA)
nRDA = INP(nRDA)
nWRB = INP(nWRB)
CSB = INP(CSB)
nOE = INP(nOE)
WRA = NOT(nWRA)
WRB = NOT(nWRB)
RDA = NOT(nRDA)
RDB = NOT(nRDB)
OE = NOT(nOE)
nRST = NOT(RST)
DRST = NOT(RST)
WA = CONF(WAd, VCC)
WAd = AND(CSA, WRA)
WB = CONF(WBd, VCC)
WBd = AND(CSB, WRB)
DRB = NAND(RDB, CSB)
nRA = NAND(RDA, CSA)
nWAd = NOT(WAd)
nWBd = NOT(WBd)
nOBFA, nOBFA = COCF(nOBFAd, OE)
nOBFB, nOBFB = COCF(nOBFBd, OE)
nIBEA, nIBEA = COCF(nIBEAd, OE)
nIBEB, nIBEB = COCF(nIBEBd, OE)
nINTA = CONF(nINTAd, OE)
nINTB = CONF(nINTBd, OE)
nINTAd = AND(nOBFA, nIBEA)
nINTBd = AND(nOBFB, nIBEB)
nOBFBd = NAND(nRA, nIBEA, nRST)
nOBFAd = NAND(nRB, nIBEB, nRST)
nIBEBd = NAND(nWAd, nOBFA)
nIBEAd = NAND(nWBd, nOBFB)
RNDS
                                                                                                               292016-9
```



#### **5C031 ARBITER LEF**

```
JUERG STAHL
INTEL ZUERICH
March 28, 1986
                                                                ** EXAMPLE .LEF **
************
80C31 MAILBOX MEMORY USING 5C060 / 5C031
5C031
LB Version 3.0, Baseline 17x, 9/26/85
LBF Version 1.0 Baseline 1.5i 02 Feb 1987
PART:
           5C031
INPUTS:
           RST, nWRA, nRDB, CSA, nRDA, nWRB, CSB, nOE
           WA, nOBFA, nIBEB, nINTA, nINTB, nOBFB, nIBEA, WB
NETWORK:
           RST = INP(RST)
           nWRA = INP(nWRA)
nRDB = INP(nRDB)
           CSA = INP(CSA)
           nRDA = INP(nRDA)
nWRB = INP(nWRB)
           CSB = INP(CSB)
           nOE = INP(nOE)
           WA = CONF(WAd, VCC)
          NOBFA, NOBFA = COCF(NOBFAd, OE)
NIBBB, NIBBB = COCF(NIBBBd, OE)
NINTA = CONF(NINTAd, OE)
NINTB = CONF(NINTBd, OE)
           nOBFB, nOBFB = COCF(nOBFBd, OE)
nIBEA, nIBEA = COCF(nIBEAd, OE)
           WB = CONF(WBd, VCC)
EQUATIONS:
          WBd = CSB * nWRB';
           nIBEAd = CSB * nWRB'
                    + nOBFB';
           nOBFBd = (nIBEA * RST' * CSA'
+ nIBEA * RST' * nRDA)';
           nINTBd = nOBFB * nIBEB;
           nINTAd = nOBFA * nIBEA;
           nIBEBd = CSA * nWRA'
                   + nOBFA';
           OE = nOE';
           nOBFAd = (nIBEB * RST' * CSB'
                    + nIBEB * RST' * nRDB)';
          WAd = CSA * nWRA';
END$
                                                                                                           292016-10
```



#### 5C031 ARBITER LEF (Continued)

```
Logic Optimizing Compiler Utilization Report FIT Version 1.0 Baseline 1.0i 2/6/87
 **** Design implemented successfully
JUERG STAHL
INTEL ZUBRICH
                                                          ****************
March 28, 1986
                                                          ** EXAMPLE .RPT FILE **
80C31 MAILBOX MEMORY USING 5C060 / 5C031
                                                          **********
5C031
LB Version 3.0, Baseline 17x, 9/26/85
                  5C031
        GND -: 1
GND -: 2
                      20:- Vcc
19:- WB
       nOE -: 3
CSB -: 4
nWRB -: 5
                      18:- WA
                      17: - nOBFB
                      16: - nINTB
                      15:- nINTA
       nRDA -: 6
       CSA -: 7
nRDB -: 8
nWRA -: 9
                     15:- nINTA
14:- nIBEB
13:- nOBFA
12:- nIBEA
11:- RST
        GND -: 10
**INPUTS**
                                                                        Feeds:
              Pin
                                   MCell #
                                                 PTerms
                                                                MCells
                                                                             OE
                                                                                  Clear Preset
       Name
                     Resource
        nOE
                           INP
                                                                               3
                                                                               4
                                                                               5
                                                                               6
                                                                               7
                                                                               8
        CSB
                 4
                           INP
       nWRB
                 5
                           INP
                                                                      8
       nRDA
                 6
                                                                      3
                           INP
        CSA
                 7
                           INP
                                                                      2
                                                                      3
                                                                      6
       nRDB
                 8
                           INP
                                                                      7
       nWRA
                           INP
                                                                      2
                                                                      6
        GND
                10
                           GND
        RST
                           INP
                                                                      3
                11
        Vcc
                20
                           Vcc
                                                                                                     292016-11
```



#### **5C031 ARBITER UTILIZATION REPORT**

| **OUTPUT | S**          |        |          |       |   |       |        |   |        |              |       |              |   |
|----------|--------------|--------|----------|-------|---|-------|--------|---|--------|--------------|-------|--------------|---|
| Na       | m e          | Pin    | Resource | MCell | * | PTeri | 18     | : | MCells | Feeds:<br>OR | Clear | Preset       |   |
| nIB      | BA           | 12     | COCF     |       | 8 | 2/    | 8      |   | 3<br>5 | -            | -     | <del>-</del> | , |
| nOB      | FA           | 13     | COCF     |       | 7 | 2/    | 8      |   | 5<br>6 |              | -     |              |   |
| n I B    | B B          | 14     | COCF     |       | 6 | 2/    | 8      |   | 4 7    | _            | -     | -            |   |
| n I N    | TA           | 15     | CONF     |       | 5 | . 1/  | 8      |   | -      | -            | -     | -            |   |
| n I N    | ГB           | 16     | CONF     |       | 4 | 1/    | 8      |   | -      | -            | -     |              |   |
| nOB      | FB           | 17     | COCF     |       | 3 | 2/    | 8      |   | 4<br>8 | -            | -     | -            |   |
| 1        | ΝA           | 18     | CONF     |       | 2 | 1/    | 8      |   | -      | -            | -     | -            |   |
| •        | ø₿           | 19     | CONF     |       | 1 | 1/    | 8      |   | -      | -            | -     | _            |   |
| **UNUSED | RE           | SOURC  | ES**     |       |   |       |        |   |        |              |       |              |   |
| Naı      | ıe           | Pin    | Resource | MCel  | 1 | PTerm | 8      |   |        |              |       |              |   |
|          | <del>-</del> | 1<br>2 | -        |       | - |       | -<br>- | - |        |              |       |              |   |
| **PART U | LIT          | IZATI  | ON**     |       |   |       |        |   |        |              |       |              |   |
| 100%     | in<br>fac    | roCel  | ls       |       |   |       |        |   |        |              |       |              |   |

September 1987

## **Designing With The 80C51BH**

TOM WILLIAMSON
MCO APPLICATIONS ENGINEER

Order Number: 270068-002



#### **CMOS EVOLVES**

The original CMOS logic families were the 4000-series and the 74C-series circuits. The 74C-series circuits are functional equivalents to the corresponding numbered 74-series TTL circuits, but have CMOS logic levels and retain the other well known characteristics of CMOS logic.

These characteristics are: low power consumption, high noise immunity, and slow speed. The low power consumption is inherent to the nature of the CMOS circuit. The noise immunity is due partly to the CMOS logic levels, and partly to the slowness of the circuits. The slow speed is due to the technology used to construct the transistors in the circuit.

The technology used is called metal-gate CMOS, because the transistor gates are formed by metal deposition. More importantly, the gates are formed after the drain and source regions have been defined, and must overlap the source and drain somewhat to allow for alignment tolerances. This overlap plus the relatively large size of the transistors themselves result in high electrode capacitance, and that is what limits the speed of the circuit.

High speed CMOS became feasible with the development of the self-aligning silicon gate technology. In this process polysilicon gates are deposited **before** the source and drain regions are defined. Then the source and drain regions are formed by ion implantation using the gate itself as a mask for the implantation. This eliminates most of the overlap capacitance. In addition, the process allows smaller transistors. The result is a significant increase in circuit speed. The 74HC-series of CMOS logic circuits is based on this technology, and has speeds comparable to LS TTL, which is to say about 10 times faster than the 74C-series circuits.

The size reduction that contributes to the higher speed also demands an accompanying reduction in the maximum supply voltage. High-speed CMOS is generally limited to 6V.

#### WHAT IS CHMOS?

CHMOS is the name given to Intel's high-speed CMOS processes. There are two CHMOS processes, one based on an n-well structure and one based on a p-well structure. In the n-well structure, n-type wells are diffused into a p-type substrate. Then the n-channel transistors (nFETs) are built into the substrate and pFETs are built into the n-wells. In the p-well structure, p-type wells are diffused into an n-type substrate. Then the nFETs are built into the wells and pFETs, into the

substrate. Both processes have their advantages and disadvantages, which are largely transparent to the user.

Lower operating voltages are easier to obtain with the p-well structure than with the n-well structure. But the p-well structure does not easily adapt to an EPROM which would be pin-for-pin compatible with HMOS EPROMs. On the other hand the n-well structure can be based on the solidly founded HMOS process, in which nFETs are built into a p-type substrate. This allows somewhat more than half of the transistors in a CHMOS chip to be constructed by processes that are already well characterized.

Currently Intel's CHMOS microcontrollers and memory products are n-well devices, whereas CHMOS microprocessors are p-well devices.

Further discussion of the CHMOS technology is provided in References 1 and 2 (which are reprinted in the Microcontroller Handbook).

#### THE MCS®-51 FAMILY IN CHMOS

The 80C51BH is the CHMOS version of Intel's original 8051. The 80C31BH is the ROMless 80C51BH, equivalent to the 8031. These CHMOS devices are architecturally identical with their HMOS counterparts, except that they have two added features for reduced power. These are the Idle and Power Down modes of operation.

In most cases, an 80C51BH can directly replace the 8051 in existing applications. It can execute the same code at the same speed, accept signals from the same sources, and drive the same loads. However, the 80C51BH covers a wider range of speeds, will emit CMOS logic levels to CMOS loads, and will draw about 1/10 the current of an 8051 (and less yet in the reduced power modes). Interchangeability between the HMOS and CHMOS devices is discussed in more detail in the final section of this Application Note.

It should be noted that the 80C51BH CPU is not static. That means if the clock frequency is too low, the CPU might forget what it was doing. This is because the circuitry uses a number of dynamic nodes. A dynamic node is one that uses the note-to-ground capacitance to form a temporary storage cell. Dynamic nodes are used to reduce the transistor count, and hence the chip area, thus to produce a more economical device.

This is not to say that the on-chip RAM in CHMOS microcontrollers is dynamic. It's not. It's the CPU that is dynamic, and that is what imposes the minimum clock frequency specification.



#### **LATCHUP**

Latchup is an SCR-type turn-on phenomenon that is the traditional nemesis of CMOS systems. The substrate, the wells, and the transistors form parasitic pnpn structures within the device. These parasitic structures turn on like an SCR if a sufficient amount of forward current is driven through one of the junctions. From the circuit designer's point of view it can happen whenever an input or output pin is externally driven a diode drop above  $V_{\rm CC}$  or below  $V_{\rm SS}$ , by a source that is capable of supplying the required trigger current.

However much of a problem latchup has been in the past, it is good to know that in most recently developed CMOS devices, and specifically in CHMOS devices, the current required to trigger latchup is typically well over 100 mA. The 80C51BH is virtually immune to latchup. (References 1 and 2 present a discussion of the latchup mechanisms and the steps that are taken on the chip to guard against it.) Modern CMOS is not absolutely immune to latchup, but with trigger currents in the hundreds of mA, latchup is certainly a lot easier to avoid than it once was.

A careless power-up sequence might trigger a latchup in the older CMOS families, but it's unlikely to be a major problem in high-speed CMOS or in CHMOS. There is still some risk incurred in inserting or removing chips or boards in a CMOS system while the power is on. Also, severe transients, such as inductive kicks or momentary short-circuits, can exceed the trigger current for latchup.

For applications in which some latchup risk seems unavoidable, you can put a small resistor ( $100\Omega$  or so) in series with signal lines to ensure that the trigger current will never be reached. This also helps to control overshoot and RFI.

## LOGIC LEVELS AND INTERFACING PROBLEMS

CMOS logic levels differ from TTL levels in two ways.

First, for equal supply voltages, CMOS gives (and requires) a higher "logic 1" level than TTL. Secondly, CMOS logic levels are  $V_{CC}$  (or VDD) dependent, whereas guaranteed TTL logic levels are fixed when  $V_{CC}$  is within TTL specs.

Standard 74HC logic levels are as follows:

$$\begin{split} &V_{IH} MIN = 70\% \text{ of } V_{CC} \\ &V_{IL} MAX = 20\% \text{ of } V_{CC} \\ &V_{OH} MIN = V_{CC} - 0.1V, \left| I_{OH} \right| \leq 20 \ \mu\text{A} \\ &V_{OL} MAX = 0.1V, \left| I_{OL} \right| \leq 20 \ \mu\text{A} \end{split}$$

Figure 1 compares 74HC, LS TTL, and 74HCT logic levels with those of the HMOS 8051 and the CHMOS 80C51BH for  $V_{\rm CC}=5V$ .

Output logic levels depend of course on load current, and are normally specified at several load currents. When CMOS and TTL are powered by the same  $V_{CC}$ , the logic levels guaranteed on the data sheets indicate that CMOS can drive TTL, but TTL can't drive CMOS. The incompatibility is that the TTL circuit's  $V_{OH}$  level is too low to reliably be recognized by the CMOS circuit as a valid  $V_{IH}$ .

Since HMOS circuits were designed to be TTL-compatible, they have the same incompatibility.

Fortunately, 74HCT-series circuits are available to ease these interfacing problems. They have TTL-compatible logic levels at the inputs and standard CMOS levels at the outputs.

The 80C51BH is designed to work with either TTL or CMOS. Therefore its logic levels are specified very much like 74HCT circuits. That is, its input logic levels are TTL-compatible, and its output characteristics are like standard high-speed CMOS.

#### NOISE CONSIDERATIONS

One of the major reasons for going to CMOS has traditionally been that CMOS is less susceptible to noise. As previously noted, its low susceptibility to noise is

| Logic State     |      |       | V <sub>CC</sub> = 5V |       |         |
|-----------------|------|-------|----------------------|-------|---------|
| 209.00.00.0     | 74HC | 74HCT | LS TTL               | 8051  | 80C51BH |
| V <sub>IH</sub> | 3.5V | 2.0V  | 2.0V                 | 2.0V  | 1.9V    |
| V <sub>IL</sub> | 1.0V | 0.8V  | 0.8V                 | 0.8V  | 0.9V    |
| V <sub>OH</sub> | 4.9V | 4.9V  | 2.7V                 | 2.4V  | 4.5V    |
| V <sub>OL</sub> | 0.1V | 0.1V  | 0.5V                 | 0.45V | 0.45V   |

Figure 1. Logic Level Comparison. (Output voltage levels depend on load current. Data sheets list guaranteed output levels for several load currents. The output levels listed here are for minimum loading.)



partly due to superior noise margins, and partly due to its slow speed.

Noise margin is the difference between  $V_{OL}$  and  $V_{IL}$ , or between  $V_{OH}$  and  $V_{IH}$ . If  $V_{OH}$  from a driving circuit is 2.7V and  $V_{IH}$  to the driven circuit is 2.0V, then the driven circuit has 0.7V of noise margin at the logic high level. These kinds of comparisons show that an all-CMOS system has wider noise margins than an all-TTL system.

Figure 2 shows noise margins in CMOS and LS TTL systems when both have  $V_{CC}=5V$ . It can be seen that CMOS/CMOS and CMOS/CHMOS systems have an edge over LS TTL in this respect.

Noise margins can be misleading, however, because they don't say how much noise energy it takes to induce in the circuit a noise voltage of sufficient amplitude to cause a logic error. This would involve consideration of the width of the noise pulse as compared with the circuit's response speed, and the impedance to ground from the point of noise introduction in the circuit.

When these considerations are included, it is seen that using the slower 74C- and 4000-series circuits with a 12 or 15V supply voltage does offer a truly improved level of noise immunity, but that high-speed CMOS at 5V is not significantly better than TTL.

One should not mistake the wider supply voltage tolerance of high-speed CMOS for  $V_{\rm CC}$  glitch immunity. Supply voltage tolerance is a DC rating, not a glitch rating.

For any clocked CMOS, and most especially for VLSI CMOS, V<sub>CC</sub> decoupling is critical. CHMOS draws

| Interface        | Noise Margin for $V_{CC}=5V$                  |                                                |  |  |  |
|------------------|-----------------------------------------------|------------------------------------------------|--|--|--|
| mioriado         | Logic Low<br>V <sub>IL</sub> -V <sub>OL</sub> | Logic High<br>V <sub>OH</sub> -V <sub>IH</sub> |  |  |  |
| 74HC to 74HC     | 0.9V                                          | 1.4V                                           |  |  |  |
| LSTTL to LSTTL   | 0.3V                                          | 0.7V                                           |  |  |  |
| LSTTL to 74HCT   | 0.3V                                          | 0.7V                                           |  |  |  |
| LSTTL to 80C51BH | 0.3V                                          | 0.7V                                           |  |  |  |
| 74HC to 80C51BH  | 0.8V                                          | 3.0V                                           |  |  |  |
| 80C51BH to 74HC  | 0.8V                                          | 1.0V                                           |  |  |  |

Figure 2. Noise Margins for CMOS and LS TTL Circuits

current in extremely sharp spikes at the clock edges. The VHF and UHF components of these spikes are not drawn from the power supply, but from the decoupling capacitor. If the decoupling circuit is not sufficiently low in inductance,  $V_{\rm CC}$  will glitch at each clock edge. We suggest that a 0.1  $\mu{\rm F}$  decoupler cap be used in a minimum-inductance configuration with the microcontroller. A minimum-inductance configuration is one that minimizes the area of the loop formed by the chip ( $V_{\rm CC}$  to  $V_{\rm SS}$ ), the traces to the decoupler cap, and the decoupler cap. PCB designers too often fail to understand that if the traces that connect the decoupler cap to the  $V_{\rm CC}$  and  $V_{\rm SS}$  pins aren't short and direct, the decoupler loses much of its effectiveness.

Overshoot and ringing in signal lines are potential sources of logic upsets. These can largely be controlled by circuit layout. Inserting small resistors (about  $100\Omega$ ) in series with signal lines that seem to need them will also help.

The sharp edges produced by high-speed CMOS can cause RFI problems. The severity of these problems is largely a function of the PCB layout. We don't mean to imply that all RFI problems can be solved by a better PCB layout. It may well be, for example, that in some RFI-sensitive designs high-speed CMOS is simply not the answer. But circuit layout is a critical factor in the noise performance of any electronic system, and more so in high-speed CMOS systems than others.

Circuit layout techniques for minimizing noise susceptibility and generation are discussed in References 3 through 6.

#### **UNUSED PINS**

CMOS input pins should not be left to float, but should always be pulled to one logic level or the other. If they float, they tend to float into the transition region between 0 and 1, where the pullup and pulldown devices in the input buffer are both conductive. This causes a significant increase in I<sub>CC</sub>. A similar effect exists in HMOS circuits, but with less noticeable results.

In 80C51BH and 80C31BH designs, unused pins of Ports 1, 2, and 3 can be ignored, because they have internal pullups that will hold them at a valid Logic 1 level. Port 0 pins are different, however, in not having internal pullups (except during bus operations).

When the 80C51BH is in reset, the Port 0 pins are in a float state unless they are externally pulled up or down. If it's going to be held in reset for just a short time, the transient float state can probably be ignored. When it comes out of reset, the pins stay afloat unless



they are externally pulled either up or down. Alternatively, the software can internally write 0s to whatever Port 0 pins may be unused.

The same considerations are applicable to the 80C31BH with regards to reset. But when the 80C31BH comes out of reset, it commences bus operations, during which the logic levels at the pins are always well defined as high or low.

Consider the 80C31BH in the Power Down or Idle modes, however. In those modes it is not fetching instructions, and the Port 0 pins will float if not externally pulled high or low. The choice of whether to pull them high or low is the designer's. Normally it is sufficient to pull them up to  $V_{CC}$  with 10k resistors. But if power is going to be removed from circuits that are connected to the bus, it will be advisable to pull the bus pins down (normally with 10k resistors). Considerations involved in selecting pullup and pulldown resistor values are as follows.




Figure 3a. Conditions defining the minimum value for R. P0.X is emitting a logic low. R must be large enough to not cause IOL to exceed data sheet specifications.




Figure 3b. Conditions defining the maximum value for R. P0.X is in a high impedance state. R must be small enough to keep VOH acceptably high.

#### **PULLUP RESISTORS**

If a pullup resistor is to be used on a Port 0 pin, its minimum value is determined by  $I_{OL}$  requirements. If the pin is trying to emit a 0, then it will have to sink the current from the pullup resistor plus whatever other current may be sourced by other loads connected to the pin, as shown in Figure 3a, while maintaining a valid output low ( $V_{OL}$ ). To guarantee that the pin voltage will not exceed 0.45V, the resistor should be selected so that  $I_{OL}$  doesn't exceed the value specified on the data sheet. In most CMOS applications, the minimum value would be about  $2k\ \Omega$ .

The maximum value you could use depends on how fast you want the pin to pull up after bus operations have ceased, and how high you want the  $V_{OH}$  level to be. The smaller the resistor the faster it pulls up. Its effect on the  $V_{OH}$  level is that  $V_{OH} = V_{CC} - (ILI + IIH) \times R$ . ILI is the input leakage current to the Port 0 pin, and IIH is the input high current to the external loads, as shown in Figure 3b. Normally  $V_{OH}$  can be expected to reach 0.9  $V_{CC}$  if the pullup resistance does not exceed about 50k  $\Omega$ .

#### **Pulldown Resistors**

If a pulldown resistor is to be used on a Port 0 pin, its minimum value is determined by  $V_{OH}$  requirements during bus operations, and its maximum value is in most cases determined by leakage current.

During bus operations the port uses internal pullups to emit 1s. The D.C. Characteristics in the data sheet list guaranteed  $V_{OH}$  levels for given  $I_{OH}$  currents. (The "-" sign in the  $I_{OH}$  value means the pin is sourcing that current to the external load, as shown in Figure 4.) To ensure the  $V_{OH}$  level listed in the data sheet, the resis-




Figure 4a. Conditions defining the minimum value for R. P0.X is emitting a 1 in a bus operation. R must be large enough to not cause IOH to exceed data sheet specifications.



$$\frac{V_{OH}}{R} + I_{IH} \le |I_{OH}|$$

tor has to satisfy where  $I_{IH}$  is the input high current to the external loads.

When the pin goes into a high impedance state, the pulldown resistor will have to sink leakage current from the pin, plus whatever other current may be sourced by other loads connected to the pin, as shown in Figure 4b. The Port 0 leakage current is  $I_{LI}$  on the data sheet. The resistor should be selected so that the voltage developed across it by these currents will be seen as a logic low by whatever circuits are connected to it (including the 80C51BH). In CMOS/CHMOS applications, 50k  $\Omega$  is normally a reasonable maximum value.




Figure 4b. Conditions defining the maximum value for R. P0.X is in a high impedance state.

R must be small enough to keep VOL acceptably low.

### DRIVE CAPABILITY OF THE INTERNAL PULLUPS

There's an important difference between HMOS and CHMOS port drivers. The pins of Ports 1, 2, and 3 of the CHMOS parts each have three pullups: strong, normal, and weak, as shown in Figure 5. The strong pullup (p1) is only used during 0-to-1 transitions, to hasten the transition. The weak pullup (p2) is on whenever the bit latch contains a 1. The "normal" pullup (p3) is controlled by the pin voltage itself.

The reason that p3 is controlled by the pin voltage is that if the pin is being used as an input, and the external source pulls it to a low, then turning off p3 makes for a lower  $I_{IL}$ . The data sheet shows an " $I_{TL}$ " specification. This is the current that p3 will source during the time the pin voltage is making its 1-to-0 transition. This is what  $I_{IL}$  would be if an input low at the pin didn't turn p3 off.

Note, however, that this p3 turn-off mechanism puts a restriction on the drive capacity of the pin if it's being used as an output. If you're trying to output a logic high, and the external load pulls the pin voltage below the pin's  $V_{IH}MIN$  spec, p3 might turn off, leaving only the weak p2 to provide drive to the load. To prevent this happening, you need to ensure that the load doesn't draw more than the  $I_{OH}$  spec for a valid  $V_{OH}$ . The idea is to make sure the pin voltage never falls below its own  $V_{IH}MIN$  specification.




Figure 5. 80C51BH Output Drivers for Ports 1, 2 and 3



#### POWER CONSUMPTION

The main reason for going to CMOS, of course, is to conserve power. (There are other reasons, but this is the main one.) Conserving power doesn't mean just reducing your electric bill. Nor does it necessarily relate to battery operation, although battery operation without CMOS is pretty unhandy. The main reason for conserving power is to be able to put more functionality into a smaller space. The reduced power consumption allows the use of smaller and lighter power supplies, and less heat being generated allows denser packaging of circuit components. Expensive fans and blowers can usually be eliminated.

A cooler running chip is also more reliable, since most random and wearout failures relate to die temperature. And finally, the lower power dissipation will allow more functions to be integrated onto the chip.

The reason CMOS consumes less power than NMOS is that when it's in a stable state there is no path of conduction from  $V_{\rm CC}$  to  $V_{\rm SS}$  except through various leakage paths. CMOS does draw current when it's changing states. How much current it draws depends on how often and how quickly it changes states.




Figure 6. 80C51BH ICC vs. Clock Frequency

CMOS circuits draw current in sharp spikes during logical transitions. These current spikes are made up of two components. One is the current that flows during the transition time when pullup and pulldown FETs are both active. The average (DC) value of this component is larger when the transition times of the input signals are longer. For this reason, if the current draw is a critical factor in the design, slow rise and fall times should be avoided, even when the system speed doesn't seem to justify a need for nanosecond switching speeds.

The other component is the current that charges stray and load capacitance at the nodes of a CMOS logic gate. The average value of this current spike is its area (integral over time) multiplied by its rep rate. Its area is the amount of charge it takes to raise the node capacitance, C, to  $V_{CC}$ . That amount of charge is just  $C \times V_{CC}$ . So the average value of the current spike is  $C \times V_{CC} \times f$ , where f is the clock frequency.

This component of current increases linearly with clock frequency. For minimal current draw, the 80C52BH-2 is spec'd to run at frequencies as low as 500 kHz.

Keep in mind, though, that other component of current that is due to slow rise and fall times. A sinusoid is not the optimal waveform to drive the XTAL1 pin with. Yet crystal oscillators, including the one on the 80C51BH, generate sinusoidal waveforms. Therefore, if the on-chip oscillator is being used, you can expect the device to draw more current at 500 kHz, than it does at 1.5 MHz, as shown in Figure 6. If you derive a good sharp square wave from an external oscillator, and use that to drive XTAL1, then the microcontroller will draw less current. But the external oscillator will probably make up the difference.

The 80C51BH has two power-saving features not available in the HMOS devices. These are the Idle and Power Down modes of operation. The on-chip hardware that implements these reduced power modes is shown in Figure 7. Both modes are invoked by software.




Figure 7. Oscillator and Clock Circuitry Showing Idle and Power Down Hardware



Idle: In the Idle Mode (IDL = 0 in Figure 7), the CPU puts itself to sleep by gating off its own clock. It doesn't stop the oscillator. It just stops the internal clock signal from getting to the CPU. Since the CPU draws 80 to 90 percent of the chip's power, shutting it off represents a fairly significant power savings. The on-chip periperals (timers, serial port, interrupts, etc.) and RAM continue to function as normal. The CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, and all other registers maintain their data during Idle.

The Idle Mode is invoked by setting bit 0 (IDL) of the PCON register. PCON is not bit-addressable, so the bit has to be set by a byte operation, such as

ORL PCON,#1

The PCON register also contains flag bits GF0 and GF1, which can be used for any general purposes, or to give an indication if an interrupt occurred during normal operation or during Idle. In this application, the instruction that invokes Idle also sets one or both of the flag bits. Their status can then be checked in the interrupt routines.

While the device is in the Idle Mode, ALE and  $\overline{\text{PSEN}}$  emit logic high (V<sub>OH</sub>), as shown in Figure 8. This is so external EPROM can be deselected and have its output disabled.

The port pins hold the logical states they had at the time the Idle was activated. If the device was executing out of external program memory, Port 0 is left in a high impedance state and Port 2 continues to emit the high byte of the program counter (using the strong pullups to emit 1s). If the device was executing out of internal program memory, Ports 0 and 2 continue to emit whatever is in the P0 and P2 registers.

There are two ways to terminate Idle. Activation of any enabled interrupt will cause the hardware to clear bit 0 of the PCON register, terminating the Idle mode. The interrupt will be serviced, and following RETI the next instruction to be executed will be the one following the instruction that invoked Idle.

The other way is with a hardware reset. Since the clock oscillator is still running, RST only needs to be held active for two machine cycles (24 oscillator periods) to complete the reset. Note that this exit from Idle writes 1s to all the ports, initializes all SFRs to their reset values, and restarts program execution from location 0.

Power Down: In the Power Down Mode ( $\overline{PD}=0$  in Figure 7), the CPU puts the whole chip to sleep by turning off the oscillator. In case it was running from an external oscillator, it also gates off the path to the internal phase generators, so no internal clock is generated even if the external oscillator is still running. The on-chip RAM, however, saves its data, as long as  $V_{CC}$  is maintained. In this mode the only  $I_{CC}$  that flows is leakage, which is normally in the micro-amp range.

The Power Down Mode is invoked by setting bit 1 in the PCON register, using a byte instruction such as

ORL PCON.#2

While the device is in Power Down, ALE and  $\overline{PSEN}$  emit lows ( $V_{OL}$ ), as shown in Figure 8. The reason they are designed to emit lows is so that power can be removed from the rest of the circuit, if desired, while the 80CS51BH is in its Power Down mode.

The port pins continue to emit whatever data was written to them. Note that Port 2 emits its P2 register data even if execution was from external program memory.

| Pin   | Internal | Execution  | External | Execution  |
|-------|----------|------------|----------|------------|
|       | ldle     | Power Down | ldle     | Power Down |
| ALE   | 1        | 0          | 1        | 0          |
| PSEN/ | 1        | 0          | 1        | 0          |
| P0    | SFR Data | SFR Data   | High-Z   | High-Z     |
| P1    | SFR Data | SFR Data   | SFR Data | SFR Data   |
| P2    | SFR Data | SFR Data   | PCH      | SFR Data   |
| P3    | SFR Data | SFR Data   | SFR Data | SFR Data   |

Figure 8. Status of Pins in Idle and Power Down Modes. "SFR data" means the port pins emit their internal register data. "PCH" is the high byte of the Program Counter.



Port 0 also emits its P0 register data, but if execution was from external program memory, the P0 register data is FF. The oscillator is stopped, and the part remains in this state as long as  $V_{\rm CC}$  is held, and until it receives an external reset signal.

The only exit from Power Down is a hardware reset. Since the oscillator was stopped, RST must be held active long enough for the oscillator to re-start and stabilize. Then the reset function initializes all the Special Function Registers (ports, timers, etc.) to their reset values, and re-starts the program from location 0. Therefore, timer reloads, interrupt enables, baud rates, port status, etc. need to be re-established. Reset does not affect the content of the on-chip data RAM. If  $V_{\rm CC}$  was held during Power Down, the RAM data is still good.

#### **USING THE POWER DOWN MODE**

The software-invoked Power Down feature offers a means of reducing the power consumption to a mere trickle in systems which are to remain dormant for some period of time, while retaining important data.

The user should give some thought to what state the port pins should be left in during the time the clock is stopped, and write those values to the port latches before invoking Power Down.

If V<sub>CC</sub> is going to be held to the entire circuit, one would want to write values to the port latches that would deselect peripherals before invoking Power Down. For example, if external memory is being used, the P2 SFR should be loaded with a value which will not generate an active chip select to any memory device.

In some applications,  $V_{CC}$  to part of the system may be shut off during Power Down, so that even quiescent and standby currents are eliminated. Signal lines that connect to those chips must be brought to a logic low, whether the chip in question is CMOS, NMOS, or TTL, before  $V_{CC}$  is shut off to them. CMOS pins have parasitic pn junctions to  $V_{CC}$ , which will be forward biased if  $V_{CC}$  is reduced to zero while the pin is held at a logic high. NMOS pins often have FETs that look like diodes to  $V_{CC}$ . TTL circuits may actually be damaged by an input high if  $V_{CC} = 0$ . That's why the 80C51BH outputs lows at ALE and  $\overline{PSEN}$  during Power Down.

Figure 9 shows a circuit that can be used to turn  $V_{CC}$  off to part of the system during Power Down. The circuit will ensure that the secondary circuit is not de-energized until after the 80C31BH is in Power Down, and that the 80C31BH does not receive a reset (terminating the Power Down mode) before the secondary circuit is re-energized. Therefore, the program memory itself can be part of the secondary circuit.




Figure 9. The 80C31BH de-energizes part of the circuit (VCC2) when it goes into Power Down.

Selections of R and Q2 depend on VCC2 current draw.



In Figure 9, when  $V_{CC}$  is switched on to the 80C31BH, capacitor C1 provides a power-on reset. The reset function writes 1s to all the port pins. The 1 at P2.6 turns Q1 on, enabling  $V_{CC}$  to the secondary circuit through transistor Q2. As the 80C31BH comes out of reset, Port 2 commences emitting the high byte of the Program Counter, which results in the P2.7 and P2.6 pins outputting 0s. The 0 at P2.7 ensures continuation of  $V_{CC}$  to the secondary circuit.

The system software must now write a 1 to P2.7 and a 0 to P2.6 in the Port 2 SFR, P2. These values will not appear at the Port 2 pins as long as the device is fetching instructions from external program memory. However, whenever the 80C31BH goes into Power Down, these values will appear at the port pins, and will shut off both transistors, disabling  $V_{\rm CC}$  to the secondary circuit.

Closing the switch S1 re-energizes the secondary circuit, and at the same time sends a reset through C2 to the 80C31BH to wake it up. The diode D1 is to prevent C1 from hogging current from C2 during this secondary reset. D2 prevents C2 from discharging through the RST pin when  $V_{CC}$  to the secondary circuit goes to zero.




Figure 10. Using Power MOSFETs to Control VCC2

## USING POWER MOSFETs to CONTROL V<sub>CC</sub>

Power MOSFETs are gaining in popularity (and availability). The easiest way to control  $V_{CC}$  is with a Logic Level pFET, as shown in Figure 10a. This circuit allows the full  $V_{CC}$  to be used to turn the device on. Unfortunately, power pFETs are not economically competitive with bipolar transistors of comparable ratings.

Power nFETs are both economical and available, and can be used in this application if a DC supply of higher voltage is available to drive the gate. Figure 10b shows how to implement a  $V_{\rm CC}$  switch using a power nFET and a (nominally) + 12V supply. The problem here is that if the device is on, its source voltage is +5V. To maintain the on state, the gate has to be another 5 or 10V above that. The "12V" supply is not particularly critical. A minimally filtered, unregulated rectifier will suffice.

#### **BATTERY BACKUP SYSTEMS**

Here we consider circuits that normally draw power from the AC line, but switch to battery operation in the event of a power failure. We assume that in battery operation high-current loads will be allowed to die along with the AC power. The system may continue then with reduced functionality, monitoring a control transducer, perhaps, or driving an LCD. Or it may go into a bare-bones survival mode, in which critical data is saved but nothing else happens till AC power is restored.

In any case it is necessary to have some early warning of an impending power failure so that the system can arrange an orderly transfer to battery power. Early warning systems can operate by monitoring either the AC line voltage or the unregulated rectifier output, or even by monitoring the regulated DC voltage.

Monitoring the AC line voltage gives the earliest warning. That way you can know within one or two half-cycles of line frequency that AC power is down. In most cases you then have at least another half-cycle of line frequency before the regulated V<sub>CC</sub> starts to fall. In a half-cycle of line frequency an 80C51BH can execute about 5,000 instructions—plenty of time to arrange an orderly transfer of power.

The circuit in Figure 11 uses a Zener diode to test the line voltage each half-cycle, and a junction transistor to pass the information on to the 80C51BH. (Obviously a voltage comparator with a suitable reference source can






Figure 11. Power Failure Detector with Battery Backup. When AC power fails, VCC1 goes down and VCC2 is held.

perform the same function, if one prefers.) The way it works is if the line voltage reaches an acceptably high level, it breaks over Z1, drives Q1 to saturation, and interrupts the 80C51BH. The interrupt would be transition-activated, in this application. The interrupt service routine reloads one of the C51BH's timers to a value that will make it roll over in something between one and two half-cycles of line frequency. As long as the line voltage is healthy, the timer never rolls over, because it is reloaded every half-cycle. If there is a single half-cycle in which the line voltage doesn't reach a high enough level to generate the interrupt, the timer rolls over and generates a timer interrupt.

The timer interrupt then commences the transition to battery backup. Critical data needs to be copied into protected RAM. Signals to circuits that are going to lose power must be written to logic low. Protected circuits (those powered by  $V_{\rm CC}2$ ) that communicate with unprotected circuits must be deselected. The microcontroller itself may be put into Idle, so that it can continue some level of interrupt-driven functionality, or it may be put into Power Down.

Note that if the CPU is going to invoke Power Down, the Special Function Registers may also need to be copied into protected RAM, since the reset that terminates the Power Down mode will also intialize all the SFRs to their reset values.

The circuit in Figure 11 does not show a wake-up mechanism. A number of choices are available, however. A pushbutton could be used to generate an interrupt, if the CPU is in Idle, or to activate reset, if the CPU is in Power Down.

Automatic wake-up on power restoration is also possible. If the CPU is in Idle, it can continue to respond to any interrupts that might be generated by Q1. The interrupt service routine determines from the status of flag bits GF0 and GF1 in PCON that it is in Idle because there was a power outage. It can then sample V<sub>CC</sub>1 through a voltage comparator similar to Z1, Q1 in Figure 11. A satisfactory level of V<sub>CC</sub>1 would be indicated by the transistor being in saturation.

But perhaps you can't spare the timer that is the key to the operation of the circuit in Figure 11. In that case a retriggerable one-shot, triggered by the AC line voltage, can perform essentially the same function. Figure 12 shows an example of this type of power failure detector. A retriggerable one-shot (one half of a 74HC123) monitors the AC line voltage through transistor Q1. Q1 retriggers the one-shot every half-cycle of line frequency. If the output pulse width is between one and two half-cycles of line frequency, then a single missing or low half-cycle will generate an active low warning flag, which can be used to interrupt the microcontroller.

The interrupt routine takes care of the transition to battery backup. From this point  $V_{\rm CC}1$  may or may not actually drop out. The missing half-cycle of line voltage that caused the power down sequence may have been nothing more than a short glitch. If the AC line comes back strong enough to trigger the one-shot while  $V_{\rm CC}1$  is still up (as indicated by the state of transistor Q2), then the other half of the 74HC123 will generate a wake-up signal.




Figure 12. Power Failure Detector uses retriggerable one-shots to flag impending power outage and generate automatic wake-up when power returns.

Having been awakened, the 80C51BH will stay awake for at least another half-cycle of line frequency (another 5,000 or so instructions) before possibly being told to arrange another transfer of power. Consequently, if the line voltage is jittering erratically around the switch-over point (determined by diode Z1), the system will limp along executing in half-cycle units of line frequency.

On the other hand, if the power outage is real and lengthy,  $V_{\rm CC}1$  will eventually fall below the level at which the backup battery takes over. The backup battery maintains power to the 80C51BH, and to the 74HC123, and to whatever other circuits are being protected during this outage. The battery voltage must be high enough to maintain  $V_{\rm CC}MIN$  specs to the 80C51BH.

If the microcontroller is an 80C31BH, executing out of external ROM, and if the C31BH is put into Idle during the power outage, then the external ROM must also be supplied by the battery. On the other hand, if the C31BH is put into Power Down during the outage, then the ROM can be allowed to die with the AC power. The considerations here are the same as in Figure 9: V<sub>CC</sub> to the ROM is still up at the time Power Down is invoked, and we must ensure (through selection of diode Z2 in Figure 12) that the 80C31BH is not awakened till ROM power is back in spec.

#### POWER SWITCHOVER CIRCUITS

Battery backup systems need to have a way for the protected circuits to draw power from the line-operated power supply when that source is available, and to switch over to battery power when required. The switchover circuit is simple if the entire system is to be battery powered in the event of a line power outage. In that case a pair of diodes suffice, as shown in Figure 12, provided V<sub>CC</sub>MIN specs are still met after the diode drop has been subtracted from its respective power source.

The situation becomes more complicated when part of the circuit is going to be allowed to die when the AC power goes out. In that case it is difficult to maintain equal V<sub>CC</sub>s to protected and unprotected circuits (and possibly dangerous not to).

The problem can be alleviated by using a Schottky diode instead of a 1N4001, for its lower forward voltage drop. The 1N5820, for example, has a foward drop of about 0.35V at 1A.

Other solutions are to use a transistor or power MOS-FET switch, as shown in Figure 13. With minor modifications this switch can be controlled by port pins.






Figure 13. Power Switchover Ckts.

#### 80C31BH + CHMOS EPROM

The 27C64 and 87C64 are Intel's 8K byte CHMOS EPROMs. The 27C64 requires an external address latch, and can be used with the 80C31BH as shown in Figure 14a. In most 8031 + 2764 (HMOS) appli-

cations, the 2764's Chip Enable ( $\overline{\text{CE}}$ ) pin is hardwired to ground (since it's normally the only program memory on the bus). This can be done with the CHMOS versions as well, but there is some advantage in connecting  $\overline{\text{CE}}$  to ALE, as shown in Figure 14a. The advantage is that if the 80C31BH is put into Idle mode, since ALE goes to a 1 in that mode, the 27C64 will be deselected and go into a low current standby mode.

The timing waveforms for this configuration are shown in Figure 14b. In Figure 14b the signals and timing parameters in parenthesis are those of the 27C64, and the others are of the 80C31BH, except Tprop is a parameter of the address latch. The requirements for timing compatibility are

If the application is going to use the Power Down mode then we have another consideration: In Idle, ALE =  $\overline{PSEN} = 1$ , and in Power Down, ALE =  $\overline{PSEN} = 0$ . In a realistic application there are likely to be more chips in the circuit than are shown in Figure 14, and it is likely that the nonessential ones will have their  $V_{CC}$  removed while the CPU is in Power Down. In that case the EPROM and the address latch should be among the chips that have  $V_{CC}$  removed, and logic lows are exactly what are required at ALE and  $\overline{PSEN}$ .

But if V<sub>CC</sub> is going to be maintained to the EPROM during Power Down, then it will be necessary to de-




Figure 14a. 80C31BH + 27C64






Figure 14b. Timing Waveforms for 80C31BH + 27C64

select the EPROM when the CPU is in Power Down. If Idle is never invoked,  $\overline{CE}$  of the EPROM can be connected to P2.7 of the 80C31BH, as shown in Figure 15a. In normal operation, P2.7 will be emitting the MSB of the Program Counter, which is 0 if the program contains less than 32K of code. Then when the CPU goes into Power Down, the Port 2 pins emit P2 SFR data, which puts a 1 at P2.7, thus deselecting the EPROM.

If Idle and Power Down are both going to be used,  $\overline{\text{CE}}$  of the EPROM can be driven by the logical OR of ALE and P2.7, as shown in Figure 15b. In Idle, ALE = 1 will deselect the EPROM, and in Power Down, P2.7 = 1 will deselect it.




Figure 15. Modifications to 80C31BH/27C64 Interface

Pulldown resistors are shown in Figure 14a under the assumption that something on the bus is going to have its  $V_{CC}$  removed during Power Down. If this is not the case, pullups can be used as well as pulldowns.

The 87C64 is like the 27C64 except that it has an onchip address latch. The Port 0 pins are tied to both address and data pins of the 87C64, as shown in Figure 16a. ALE drives the EPROM's ALE/CS input. During ALE high, the address information is allowed to flow into the EPROM and begin accessing the code byte. On the falling edge of ALE the address byte is internally latched. The A0-A7 inputs are then ignored and the same bus lines are used to transmit the fetched code byte from the O0-O7 pins back to the 80C31BH.

The timing waveforms for this configuration are shown in Figure 16b. In Figure 16b the signals and timing parameters in parentheses are those of the 87C64, and the others are of the 80C31BH. The requirements for timing compatibility are

TLHLL > tLL

TAVLL > tAL

TLLAX > tLA

TLLIV > tACL

TPLIV > tOE

TLLPL > tCOE

TPXIZ > tOHZ

The same considerations apply to the 87C64 as to the 27C64 with regards to the Idle and Power Down modes. Basically you want  $\overline{CS} = \frac{1}{OE} \text{ if } V_{CC}$  is maintained to the EPROM, and  $\overline{CS} = \overline{OE} = 0$  if  $V_{CC}$  is removed.

#### **SCANNING A KEYBOARD**

There are many different kinds of keyboards, but alphanumeric keyboards generally consist of a matrix of 8 scan lines and 8 receive lines as shown in Figure 17. Each set of lines connects to one port of the microcontroller. The software has written 0s to the scan lines, and 1s to the receive lines. Pressing a key connects a scan line to a receive line, thus pulling the receive line to a logic low.

The 8 receive lines are ANDed to one of the external interrupt pins, so that pulling any of the receive lines low generates an interrupt. The interrupt service routine has to identify the pressed key, if only one key is down, and convert that information to some useful output. If more than one key in the line matrix is found to be pressed, no action is taken. (This is a "two key lockout" scheme.)



On some keyboards, certain keys (Shift, Control, Escape, etc.) are not a part of the line matrix. These keys would connect directly to a port pin on the microcontroller, and would not cause lock-out if pressed simultaneously with a matrix key, nor generate an interrupt if pressed singly.

Normally the microcontroller would be in idle mode when a key has not been pressed, and another task is not in progress. Pressing a matrix key generates an interrupt, which terminates the Idle. The interrupt service routine would first call a 30 ms (or so) delay to debounce the key, and then set about the task of identifying which key is down.

First, the current state of the receive lines is latched into an internal register. If a single key is down, all but one of the lines would be read as 1s. Then 0s are written to the receive lines and 1s to the scan lines, and the scan lines are read. If a single key is down, all but one of




Figure 16a. 80C31BH + 87C64




Figure 16b. Timing Waveforms for 80C31BH + 87C64



these lines would be read as 1s. By locating the single 0 in each set of lines, the pressed key-can be identified. If more than one matrix key is down, one or both sets of lines will contain multiple 0s.

A subroutine is used to determine which of 8 bits in either set of lines is 0, and whether more than one bit is 0. Figure 18 shows a subroutine (SCAN) which does that using the 8051's bit-addressing capability. To use the subroutine, move the line data into a bit-addressable RAM location named LINE, and call the SCAN routine. The number of LINE bits which are zero is returned in ZERO\_COUNTER. If only one bit is zero, its number (1 through 8) is returned in ZERO\_BIT.

The interrupt service routine that is executed in response to a key closure might then be as follows:

RESPONSE\_TO\_KEY\_CLOSURE: DEBOUNCE\_DELAY CALL VOM LINE, P1; ; See Figure 17. SCAN CALL ZERO\_COUNTER, REJECT DJNZ VOM ADDRESS, ZERO\_BIT MOV P2, #0FFH; ;See Figure 17. VOM P1,#0 MOV LINE, P2 SCAN CALL ZERO\_COUNTER, REJECT DJNZ XCH A, ZERO\_BIT SWAP ORL ADDRESS, A XCH A, ZERO\_BIT MOV P1,#OFFH MOV P2,#0 REJECT: CLR EX0 RETI




Figure 17. Scanning a Keyboard

```
SCAN
         MOV
                   ZERO_COUNTER, #0
                                         ZERO_COUNTER counts the number of Os in LINE.
                                         Test LINE bit O.

If LINE O = O, increment ZERO_COUNTER
         JB
                   LINE. O, ONE
         INC
                   ZERO_COUNTER
                                            and record that line number 1 is active.
         MOV
                   ZERO_BIT,#1
                                         Procedure continues for other LINE bits.
ONE:
          JB
                   LINE. 1, TWO
                   ZERO_COUNTER
ZERO_BIT, #2
         INC
         MOV
                                       ; Line number 2 is active
TWO:
          JB
                   LINE. 2, THREE
                   ZERO_COUNTER
ZERO_BIT,#3
         TNC
         MOV
                                       ; Line number 3 is active.
THREE:
          JB
                   LINE. 3, FOUR
                   ZERO_COUNTER
ZERO_BIT, #4
         TNC
         MOV
                                       ; Line number 4 is active.
FOUR:
          JB
         TNC
                   ZERO_COUNTER
ZERO_BIT, #5
         MOV
                                       ; Line number 5 is active.
FIVE:
         JB
         INC
                   ZERO_COUNTER
         MOV
                   ZERO BIT, #6
                                       , Line number 6 is active
         JΒ
                   LINE. 6, SEVEN
         INC
                   ZERO_COUNTER
                                       : Line number 7 is active
         MOV
                   ZERO BIT, #7
                   LINE. 7. EIGHT
SEVEN:
          JB
         INC
                   ZERO_COUNTER
         MOV
                   ZERO BIT, #8
                                       ; Line number 8 is active
EIGHT:
         RET
                                                                                                  270068-19
```

Figure 18. Subroutine SCAN Determines Which of 8 Bits in LINE is Zero

Notice that RESPONSE\_TO\_KEY\_CLOSURE does not change the Accumulator, the PSW, nor any of the registers R0 through R7. Neither do SCAN or DEBOUNCE\_DELAY.

What we come out with then is a one-byte key address (ADDRESS) which identifies the pressed key. The key's scan line number is in the upper nibble of ADDRESS, and its receive line number is in the lower nibble. ADDRESS can be used in a look-up table to generate a key code to transmit to a host computer, and/or to a display device.

The keyboard interrupt itself must be edge-triggered, rather than level-activated, so that the interrupt routine is invoked when a key is pressed, and is not constantly being repeated as long as the key is held down. In edge-triggered mode, the on-chip hardware clears the interrupt flag (EXO, in this case) as the service routine is being vectored to. In this application, however, contact bounce will cause several more edges to occur after the service routine has been vectored to, during the DE-BOUNCE\_DELAY routine. Consequently it is necessary to clear EXO again in software before executing RETI.

The debounce delay routine also takes advantage of the Idle mode. In this routine a timer must be preloaded with a value appropriate to the desired length of delay. This would be

timer preload = 
$$\frac{(\text{osc kHz}) \times (\text{delay time ms})}{12}$$

For example, with a 3.58 MHz oscillator frequency, a 30 ms delay could be obtained using a preload value of -8950, or DD0A, in hex digits.

In the debounce delay routine (Figure 19), the timer interrupt is enabled and set to a higher priority than the keyboard interrupt, because as we invoke Idle, the keyboard interrupt is still "in progress". An interrupt of the same priority will not be acknowledged, and will not terminate the Idle mode. With the timer interrupt set to priority 1, while the keyboard interrupt is a priority 0, the timer interrupt, when it occurs, will be acknowledged and will wake up the CPU. The timer interrupt service routine does not itself have to do anything. The service routine might be nothing more than a single RETI instruction. RETI from the timer interrupt service routine then returns execution to the debounce delay routine, which shuts down the timer and returns execution to the keyboard service routine.

#### DRIVING AN LCD

An LCD (Liquid Crystal Display) consists of a backplane and any number of segments or dots which will be used to form the image being displayed. Applying a voltage (nominally 4 or 5V) between any segment and the backplane causes the segment to darken. The only catch is that the polarity of the applied voltage has to be periodically reversed, or else a chemical reac-



```
DEBOUNCE_DELAY:
       MOV
               TL1, #TL1_PRELOAD ;
                                   Preload low bute
       MOU
               TH1, #TH1_PRELOAD ;
                                   Preload high byte
                                   Enable Timer 1 interrupt
       SETB
               ET1
       SETB
               PT1
                                   Set Timer 1 interrupt to high priority
       SETB
               TR1
                                   Start timer running
       ORL
               PCON, #1
                                   Invoke Idle mode
      next instruction will not be executed until the delay times out.
       CLR
                                   Stop the timer
                                   Back to priority O (if desired).
       CLR
       CLR
               ET1
                                   Disable Timer 1 interrupt (if desired)
                                   Continue keyboard scan.
                                                                                270068-20
```

Figure 19. Subroutine DEBOUNCE\_DELAY Puts the 80C51BH into Idle During the Delay Time

tion takes place in the LCD which causes deterioration and eventual failure of the liquid crystal.

To prevent this happening, the backplane and all the segments are driven with an AC signal, which is derived from a rectangular voltage waveform. If a segment is to be "off" it is driven by the same waveform as the backplane. Thus it is always at backplane potential. If the segment is to be "on" it is driven with a waveform that is the inverse of the backplane waveform. Thus it has about 5V of periodically changing polarity between it and the backplane.

With a little software overhead, the 80C51BH can perform this task without the need for additional LCD drivers. The only drawback is that each LCD segment uses up one port pin, and the backplane uses one more. If more than, say, two 7-segment digits are being driven, there aren't many port pins left for other tasks. Nevertheless, assuming a given application leaves enough port pins available to support this task, the considerations for driving the LCD are as follows.

Suppose, for example, it is a 2-digit display with a decimal point. One port (TENS\_DIGIT) connects to the 7 segments of the tens digit plus the backplane. Another port (ONES\_DIGIT) connects to a decimal point plus the 7 segments of the ones digit.

One of the 80C51BH's timers is used to mark off half-periods of the drive voltage waveform. The LCD drive waveform should have a rep rate between 30 and 100 Hz, but it's not very critical. A half-period of 12 ms will set the rep rate to about 42 Hz. The preload/reload value to get 12 ms to rollover is the 2's complement negative of the oscillator frequency in kHz: if the oscillator frequency is 3.58 MHz, the reload value is -3580, or F204 in hex digits.

Now, the 80C51BH would normally be in Idle, to conserve power, during the time that the LCD and other

tasks are not requiring servicing. When the timer rolls over it generates an interrupt, which brings the 80C51BH out of Idle. The service routine reloads the timer (for the next rollover), and inverts the logic levels of all the pins that are connected to the LCD. It might look like this:

```
LCD_DRIVE_INTERRUPT:

MOV TL1,#LOW( - XTAL_FREQ)

MOV TH1,#HIGH( - XTAL_FREQ)

XRL TENS_DIGIT,#OFFH

XRL ONES_DIGIT,#OFFH

RETI
```

To update the display, one would use a look-up table to generate the characters. In the table, "on" segments are represented as 1s, and "off" segments as 0s. The backplane bit is represented as a 0. The quantity to be displayed is stored in RAM as a BCD value. The look-up table operates on the low nibble of the BCD value, and produces the bit pattern that is to be written to either the ones digit or the tens digit. Before the new patterns can be written to the LCD, the LCD drive interrupt has to be disabled. That is to prevent a polarity reversal from taking place between the times the two digits are written. An update subroutine is shown in Figure 20.

#### **USING AN LCD DRIVER**

As was noted, driving an LCD directly with an 80C51BH uses a lot of port pins. LCD drivers are available in CMOS to interface an 80C51BH to a 4-digit display using only 7 of the C51BH's I/O pins. Basically, the C51BH tells the LCD driver what digit is to be displayed (4 bits) and what position it is to be displayed in (2 bits), and toggles a Chip Select pin to tell the driver to latch this information. The LCD driver generates the display characters (hex digits), and takes care of the polarity reversals using its own RC oscillator to generate the timing.



Figure 25 shows an 80C51BH working with an ICM7211M to drive a 4-digit LCD, and the software that updates the display.

One could equally well send information to the LCD driver over the bus. In that case, one would set up the Accumulator with the digit select and data input bits, and execute a MOVX@ RO,A instruction. The LCD driver's chip select would be driven by the CPU's WR signal. This is a little easier in software than the direct bit manipulation shown in Figure 21. However, it uses more I/O pins, unless there is already some external memory involved. In that case, no extra pins are used up by adding the LCD driver to the bus.

#### RESONANT TRANSDUCERS

Analog transducers are often used to convert the value of a physical property, such as temperature, pressure, etc., to an analog voltage. These kinds of transducers then require an analog-to-digital converter to put the measurement into a form that is compatible with a digital control system. Another kind of transducer is now becoming available that encodes the value of the physical property into a signal that can be directly read by a digital control system. These devices are called resonant transducers.

Resonant transducers are oscillators whose frequency depends in a known way on the physical property being measured. These devices output a train of rectangular pulses whose repetition rate encodes the value of the quantity being measured. The pulses can in most cases be fed directly into the 80C51BH, which then measures either the frequency or period of the incoming signal, basing the measurement on the accuracy of its own clock oscillator. The 80C51BH can even do this in its sleep; that is, in Idle.

When the frequency or period measurement is completed, the C51BH wakes itself up for a very short time to perform a sanity check on the measurement and convert it in software to any scaling of the measured quantity that may be desired. The software conversion can include corrections for nonlinearities in the transducer's transfer function.

Resolution is also controlled by software, and can even be dynamically varied to meet changing needs as a situation becomes more critical. For example, in a process controller you can increase your resolution ("fine tune" the control, as it were) as the process approaches its target.

The nominal reference frequency of the output signal from these devices is in the range of 20 Hz to 500 kHz, depending on the design. Transducers are available that have a full scale frequency shift 2 to 1. The transducer operates from a supply voltage range of 3V to 20V, which means it can operate from the same supply voltage as the 80C51BH. At 5V, the transducer draws less than 5 mA (Reference 7). It can normally be connected directly to one of the C51BH's port pins, as shown in Figure 22.

#### FREQUENCY MEASUREMENTS

Measuring a frequency means counting pulses for a known sample time. Two timer/counters can be used, one to mark off the sample time and one to count pulses. If the frequency being counted doesn't exceed 50 kHz or so, one may equally well connect the transducer signal to one of the external interrupt pins, and count pulses in software. That frees up one timer, with very little cost in CPU time.

The count that is directly obtained is TxF, where T is the sample time and F is the frequency. The full scale

```
UPDATE_LCD
          CLR
                                                      Disable LCD drive interrupt.
                                                      Look-up table begins at TABLE_ADDRESS
          MOV
                    DPTR, #TABLE_ADDRESS
                                                      Digits to be displayed.
                    A, BCD_VALUE
          MOV
                                                      Move tens digit to low nibble
          SWAF
                                                      Mask off high nibble
Tens digit pattern to accumulator
Update LCD tens digit.
          ANL
                    A, #OFH
                    A. @A+DPTR
          MOVO
                    TENS DIGIT, A
          MOV
          MOV
                    A, BCD_VALUE
                                                      Digits to be displayed
Mask off tens digit
          ANL
                    A. #OFF
                    A, @A+DPTR
                                                       Ones digit pattern to accumulator
          MOVO
                                                       Add decimal point to segment
pattern. Update LCD decimal point
and ones digit
          MOV
                    C. DECIMAL_POINT
                    ONES_DIGIT, A
          MOV
                                                      Re-enable LCD drive interrupt
          SETB
                    ET1
                                                                                                           270068-21
```

Figure 20. UPDATE\_\_LCD Routine Writes Two Digits to an LCD



range is Tx(Fmax-Fmin). For n-bit resolution

$$1 LSB = \frac{Tx(Fmax-Fmin)}{2^n}$$

Therefore the sample time required for n-bit resolution is

$$T = \frac{2^n}{Fmax-Fmin}$$

For example, 8-bit resolution in the measurement of a frequency that varies between 7 kHz and 9 kHz would require, according to this formula, a sample time of 128 ms. The maximum acceptable frequency count would be 128 ms  $\times$  9 kHz = 1152 counts. The minimum would be 896 counts. Subtracting 896 from each frequency count (or presetting the frequency counter to -896 = 0FC80H) would allow the frequency to be reported on a scale of 0 to FF in hex digits.




Figure 21a. Using an LCD Driver

```
UPDATE_LCD:
                       A, DISPLAY_HI
DIGIT_SELECT_2
DIGIT_SELECT_1
                                                   High byte of 4-digit display.
Select leftmost digit of LCD.
(Digit address = 11B.)
            MOV
            SETB
            SETB
                                                   High nibble of high byte to selected digit
Select second digit of LCD (address = 10B)
Low nibble of high byte to selected digit.
            CALL
                        SHIFT_AND_LOAD
            CLR
                        DIGIT_SELECT_1
SHIFT_AND_LOAD
            CALL
            MOV
                        A, DISPLAY_LO
                                                   Low byte of 4-digit display
                        DIGIT_SELECT_2
DIGIT_SELECT_1
SHIFT_AND_LOAD
                                                   Select third digit of LCD.
(Digit address = O1B.)
            CLR
            SETE
                                                   High nibble of low byte to selected digit.
            CALL
                                                   Select fourth digit (address = OOB).
Low nibble of low byte to selected digit.
            CLR
                        DIGIT_SELECT_1
                        SHIFT_AND_LOAD
            CALL
            RET
SHIFT_AND_LOAD
                                                             ; MSB to carry bit (CY)
; CY to Data Input pin B3.
            RLC
            MOV
                        DATA_INPUT_B3, C
            RLC
                                                               Next bit to CY.
                                                               CY to Data Input pin B2
                        DATA_INPUT_B2, C
            MOV
                                                               Next bit to CY
                        DATA_INPUT_B1, C
                                                               CY to Data Input pin B1
Last bit to CY.
            MOV
            RLC
            MOV
                        DATA_INPUT_BO, C
                                                               CY to Data Input pin BO.
            CLR
                        CHIP_SELECT
                                                               Toggle Chip Select
                                                             ; O-to-1 transition latches info.
            SETB
            RET
                                                                                                                       270068-23
```

Figure 21b. UPDATE\_\_LCD Routine Writes 4 Digits to an LCD Driver






Figure 22. Resonant Transducer Does Not Require an A/D Converter

To implement the measurement, one timer is used to establish the sample time. The timer is preset to a value that causes it to roll over at the end of the sample time, generating an interrupt and waking the CPU from its Idle mode. The required preset value is the 2's complement negative of the sample time measured in machine cycles. The conversion from sample time to machine cycles is to multiply it by 1/12 the clock frequency. For example, if the clock frequency is 12 MHz, then a sample time of 128 ms is

(128 ms)  $\times$  (12000 kHz)/12 = 128000 machine cycles.

Then the required preset value to cause the timer to roll over in 128 ms is

$$-128000 = FE0C00$$
, in hex digits.

Note that the preset value is 3 bytes wide whereas the timer is only 2 bytes wide. This means the timer must be augmented in software in the timer interrupt routine to three bytes. The 80C51BH has a DJNZ instruction (decrement and jump if not zero) that makes it easier to code the third timer byte to count down instead of up. If the third timer byte counts down, its reload value is the 2's complement of what it would be for an up-counter. For example, if the 2's complement of the sample time is FE0C00, then the reload value for the third timer byte would be 02, instead of FE. The timer interrupt routine might then be:

#### TIMER\_INTERRUPT\_ROUTINE:

| T T MT:T/ T I | MITELLINGI : | T_WOOTINE!            |
|---------------|--------------|-----------------------|
|               | DNJZ         | THIRD_TIMER_BYTE, OUT |
|               | MOV          | TLO,#0                |
|               | MOV          | THO, #OCH             |
|               | MOV          | THIRD_TIMERBYTE,#2    |
|               | MOV          | FREQUENCY, COUNTER_LO |
| ;Preset       | COUNTER      | R to -896:            |
|               | MOV          | COUNTER_LO,#80H       |
|               | MOV          | COUNTER_HI, #OFCH     |
| OUT:          | RETI         |                       |

At this point the value of the frequency of the transducer signal, measured to 8 bit resolution, is contained in FREQUENCY. Note that the timer can be reloaded on the fly. Note too that the timer can be reloaded on the fly. Note too that for 8-bit resolution only the low byte of the frequency counter needs to be read, since the high byte is necessarily 0. However, one may want to test the high byte to ensure that it is zero, as a sanity check on the data. Both bytes, of course must be reloaded.

#### PERIOD MEASUREMENTS

Measuring the period of the transducer signal means measuring the total elapsed time over a known number, N, of transducer pulses. The quantity that is directly measured is NT, where T is the period of the transducer signal in *machine cycles*. The relationship between T in machine cycles and the transducer frequency F in arbitrary frequency units is

$$T = \frac{Fxtal}{F} \times (1/12),$$

where Fxtal is the 80C51BH clock frequency, in the same units as F.

The full scale range then is Nx (Tmax-Tmin). For n-bit resolution.

$$1 LSB = \frac{Ns(Tmax-Tmin)}{2n}$$

Therefore the number of periods over which the elapsed time should be measured is

$$N = \frac{2^n}{Tmax-Tmin}$$

However, N must also be an integer. It is logical to evaluate the above formula (don't forget Tmax and Tmin have to be in machine cycles) and select for N the next higher integer. This selection gives a period measurement that has somewhat more than n-bit resolution, but it can be scaled back if desired.

For example, suppose we want 8-bit resolution in the measurement of the period of a signal whose frequency varies from 7.1 kHz to 9 kHz. If the clock frequency is 12 MHz, then Tmax is (12000 kHz/7.1 kHz) x (1/12) = 141 machine cycles. Tmin is 111 machine cycles. The required value for N, then, is 256/(141-111) = 8.53 periods, according to the formula. Using N = 9 periods will give a maximum NT value of 141 x 9 = 1269 machine cycles. The minimum NT will be 111  $\times$  9 = 999 machine cycles. A lookup table can be used to



scale these values back to a range of 0 to 255, giving precisely the 8-bit resolution desired.

To implement the measurement, one timer is used to measure the elapsed time, NT. The transducer is connected to one of the external interrupt pins, and this interrupt is configured to the transition-activated mode. In the transition-activated mode every 1-to-0 transition in the transducer output will generate an interrupt. The interrupt routine counts transducer pulses, and when it gets to the predetermined N, it reads and clears the timer. For the specific example cited above, the interrupt routine might be:

#### INTERRUPT\_RESPONSE:

| DJNZ | N,OUT        |
|------|--------------|
| MOV  | N,#9         |
| CLR  | EA           |
| CLR  | TR1          |
| VOM  | NT_LO,TL1    |
| VOM  | NT_HI,TH1    |
| MOV  | TL1,#9       |
| MOV  | TH1,#0       |
| SETB | TR1          |
| SETB | EA           |
| CALL | LOOKUP_TABLE |
| RETI |              |

OUT: RETI

In this routine a pulse counter N is decremented from its preset value, 9, to zero. When the counter gets to zero it is reloaded to 9. Then all interrupts are blocked for a short time while the timer is read and cleared. The timer is stopped during the read and clear operations, so "clearing" it actually means presetting it to 9, to make up for the 9 machine cycles that are missed while the timer is stopped.

The subroutine LOOKUP\_TABLE is used to scale the measurement back to the desired 8-bit resolution. It can also include built-in corrections for errors or non-linearities in the transducer's transfer function.

The subroutine uses the MOVC A, @ A + DPTR instruction to access the table, which contains 270 entries commencing at the 16-bit address referred to as TABLE. The subroutine must compute the address of the table entry that corresponds to the measured value of NT. This address is

```
DPTR = TABL + NT - NTMIN.
```

where NTMIN = 999, in this specific example.

VOM

#### LOOKUP\_TABLE:

```
PUSH ACC
PUSH PSW
MOV A,#LOW(TABLE-NTMIN)
ADD A,NT_LO
MOV DPL,A
```

A, #HIGH (TABLE-NMTIN)

```
ADDC A,NT_HI
MOV DPH,A
CLR A
MOVC A,@A+DTPR
MOV PERIOD,A
POP PSW
POP ACC
RET
```

At this point the value of the period of the transducer signal, measured to 8 bit resolution, is contained in PE-RIOD.

#### **PULSE WIDTH MEASUREMENTS**

The 80C51BH timers have an operating mode which is particularly suited to pulse width measurements, and will be useful in these applications if the transducer signal has a fixed duty cycle.

In this mode the timer is turned on by the on-chip circuitry in response to an input high at the external interrupt pin, and off by an input low, and it can do this while the 80C51BH is in Idle. (The "GATE" mode of timer operation is described in the Intel Microcontroller Handbook.) The external interrupt itself can be enabled, so the same 1-to-0 transition from the transducer that turns off the timer also generates an interrupt. The interrupt routine then reads and resets the timer.

The advantage of this method is that the transducer signal has direct access to the timer gate, with the result that variations in interrupt response time have no effect on the measurement.

Resonant transducers that are designed to fully exploit the GATE mode have an internal divide-by-N circuit that fixes the duty cycle at 50% and lowers the output frequency to the range of 250 to 500 Hz (to control RFI). The transfer function between transducer period and measurand is approximately linear, with known and repeatable error functions.

#### **HMOS/CHMOS Interchangeability**

The CHMOS version of the 8051 is architecturally identical with the HMOS version, but there are nevertheless some important differences between them which the designer should be aware of. In addition, some applications require interchangeability between HMOS and CHMOS parts. The differences that need to be considered are as follows:

External Clock Drive: To drive the HMOS 8051 with an external clock signal, one normally grounds the XTAL1 pin and drives the XTAL2 pin. To drive the CHMOS 8051 with an external clock signal, one must drive the XTAL1 pin and leave the XTAL2 pin unconnected. The reason for the difference is that in the



HMOS 8051, it is the XTAL2 pin that drives the internal clocking circuits, whereas in the CHMOS version it is the XTAL1 pin that drives the internal clocking circuits.

There are several ways to design an external clock drive to work with both types. For low clock frequencies (below 6 MHz), the HMOS 8051 can be driven in the same way as the CHMOS version, namely, through XTAL1 with XTAL2 unconnected. Another way is to drive both XTAL1 and XTAL2; that is, drive XTAL1 and use and external inverter to derive from XTAL1 a signal with which to drive XTAL2.

In either case, a 74HC or 74HCT circuit makes an excellent driver for XTAL1 and/or XTAL2, because neither the HMOS nor the CHMOS XTAL pins have TTL-like input logic levels.

Unused Pins: Unused pins of Ports 1, 2 and 3 can be ignored in both HMOS and CHMOS designs. The internal pullups will put them into a defined state. Unused Port 0 pins in 8051 applications can be ignored, even if they're floating. But in 80C51BH applications, these pins should not be left afloat. They can be externally pulled up or down, or they can be internally pulled down by writing 0s to them.

8031/80C31BH designs may or may not need pullups on Port 0. Pullups aren't needed for program fetches, because in bus operations the pins are actively pulled high or low by either the 8031 or the external program memory. But they are needed for the CHMOS part if the Idle or Power Down mode is invoked, because in these modes Port 0 floats.

Logic Levels: If  $V_{\rm CC}$  is between 4.5V and 5.5V, an input signal that meets the HMOS 8051's input logic levels will also meet the CHMOS 80C51BH's input logic levels (except for XTAL1/XTAL2 and RST). For the same  $V_{\rm CC}$  condition, the CHMOS device will reach or surpass the output logic levels of the HMOS device. The HMOS device will not necessarily reach the output logic levels of the CHMOS device. This is an important consideration if HMOS/CHMOS interchangeability must be maintained in an otherwise CMOS system.

HMOS 8051 outputs that have internal pullups (Ports 1, 2, and 3) "typically" reach 4V or more if  $I_{OH}$  is zero, but not fast enough to meet timing specs. Adding an external pullup resistor will ensure the logic level, but still not the timing, as shown in Figure 23. If timing is an issue, the best way to interface HMOS to CMOS is through a 74HCT circuit.

Idle and Power Down: The Idle and Power Down modes exist only on the CHMOS devices, but if one




Figure 23. 0-to-1 Transition Shows Unspec'd Delay (Δt) in HMOS to 74HC Logic

wishes to preserve the capability of interchanging HMOS and CHMOS 8051s the software has to be designed so that the HMOS parts will respond in an acceptable manner when a CHMOS reduced power mode is invoked.

For example, an instruction that invokes Power Down can be followed by a "JMP \$":

CLR EA ORL PCON,#2 JMP \$

The CHMOS and HMOS parts will respond to this sequence of code differently. The CHMOS part, going into a normal CHMOS Power Down Mode, will stop fetching instructions until it gets a hardware reset. The HMOS part will go through the motions of executing the ORL instruction, and then fetch the JMP instruction. It will continue fetching and executing JMP \$ until hardware reset.

Maintaining HMOS/CHMOS 8051 interchangeability in response to Idle requires more planning. The HMOS part will not respond to the instruction that puts the CHMOS part into Idle, so that instruction needs to be followed by a software idle. This would be an idling loop which would be terminated by the same conditions that would terminate the CHMOS's hardware Idle. Then when the CHMOS device goes into Idle, the HMOS version executes the idling loop, until either a hardware reset or an enabled interrupt is received. Now if Idle is terminated by an interrupt, execution for the CHMOS device will proceed after RETI from the instruction following the one that invoked Idle. The instruction following the one that invoked Idle is the idling loop that was inserted for the HMOS device. At this point, both the HMOS and CHMOS devices must be able to fall through the loop to continue execution.



One way to achieve the desired effect is to define a "fake" Idle flag, and set it just before going into Idle. The instruction that invoked Idle is followed by a software idle:

SETB IDLE
ORL PCON,#1
JB IDLE,\$

Now the interrupt that terminates the CHMOS's Idle must also break the software idle. It does so by clearing the "Idle" bit:

CLR IDLE RETI

Note too that the PCON register in the HMOS 8051 contains only one bit, SMOD, whereas the PCON register in CHMOS contains SMOD plus four other bits. Two of those other bits are general purpose flags. Maintaining HMOS/CHMOS interchangeability requires that these flags not be used.

#### **REFERENCES**

- Pawlowski, Moroyan, Alnether, "Inside CMOS Technology," BYTE magazine, Sept., 1983. Available as Article Reprint AR-302.
- Kokkonen, Pashley, "Modular Approach to C-MOS Technology Tailors Process to Application," Electronics, May, 1984. Available as Article Reprint AR-332.
- 3. Williamson, T., Designing Microcontroller Systems for Electrically Noisy Environments, Intel Application Note AP-125, Feb. 1982.
- Williamson, T., "PC Layout Techniques for Minimizing Noise," Mini-Micro Southeast, Session 9, Jan., 1984.
- Alnether, J., High Speed Memory System Design Using 2147H, Intel Application Note AP-74, March 1980.
- Ott, H., "Digital Circuit Grounding and Interconnection," Proceedings of the IEEE Symposium on Electromagnetic Compatibility, pp. 292-297, Aug. 1981.
- Digital Sensors by Technar, Technar Inc., 205 North 2nd Ave., Arcadia, CA 91006.



## APPLICATION NOTE

**AP-410** 

November 1987

# Enhanced Serial Port on the 83C51FA

BETSY JONES
ECO APPLICATIONS ENGINEER



The serial port on the 8051 has been enhanced on the 83C51FA with the addition of two new features: Automatic Address Recognition and Framing Error Detection. Automatic Address Recognition facilitates multi-processor communications by reducing CPU overhead. Framing Error Detection increases communication reliability by checking each reception for a valid stop bit.

This Application Note explains how to use these new features with samples of code for typical applications. A section is also included which reviews how to set up the serial port for multiprocessor applications.

#### MULTIPROCESSOR COMMUNICATIONS

In applications where multiple controllers jointly perform a task, the master controller must be able to communicate selectively with individual slaves. To do this, the master first identifies the target slave (or slaves) with an address byte and then transmits a block of data. The target slaves must be able to identify their own address before receiving any data bytes.

The serial port on the 8051 provides a 9-bit mode to facilitate multiprocessor communication. The 9th bit allows the controller to distinguish between address and data bytes. In this mode, a total of 11 bits are received or transmitted: a start bit (0), 8 data bits (LSB first), a programmable 9th bit, and a stop bit (1). See Figure below.

The 9th bit is set to 1 to identify address bytes and set to 0 for data bytes. A typical data stream is seen below:

ADDRESS BYTE / DATA BYTE / DATA BYTE / ...
$$D8 = 1 D8 = 0 D8 = 0$$

Initially the slave is set up to only receive address bytes. Once it receives its own address, the slave reconfigures itself to receive data. On the 8051 serial port, an address byte interrupts all slaves for an address comparison. On the 83C51FA, however, Automatic Address Recognition allows the addressed slave to be the only one interrupted; that is, the address comparison occurs in hardware, not software. With this feature, the master controller can establish communication with one or more slaves without all the slaves having to respond to the transmission.

## AUTOMATIC ADDRESS RECOGNITION

Automatic Address Recognition reduces the CPU time required to service the serial port. Since the CPU is only interrupted when it receives its own address, the software overhead to compare addresses is eliminated. This would also effectively reduce the sophistication of the serial protocol when numerous controllers are sharing the same serial link.


This same feature can also be used in conjunction with the Idle Mode to reduce the system's overall power consumption. For instance, a master may need to communicate with only one slave at a time. With all slaves in Idle Mode, only that one slave would be interrupted to respond to the master's transmission. Without Automatic Addressing, each slave would have to "wake up" to check for its address. Limiting the interruptions reduces the amount of current drawn by the system and thus reduces the power consumption.

In multiprocessor applications the serial port is configured in either of the 9-bit modes (Mode 2 or 3). Mode 2 has a fixed baud rate whereas Mode 3 is variable. For more information on the different serial port modes refer to the "Serial Port Set Up" section.

Automatic Address Recognition is enabled by setting the SM2 bit in SCON. Each slave has its SM2 bit set waiting for an address byte (9th bit = 1). The Receive Interrupt (RI) flag will get set when the received byte corresponds to either a Given or Broadcast Address. The slave then clears its SM2 bit to enable reception of data bytes (9th bit = 0) from the master.

The master can selectively communicate with groups of slaves by using the Given Address. Addressing all slaves at once is possible with the Broadcast Address. These addresses are defined for each slave by two new Special Function Registers: SADDR and SADEN.

A slave's individual address is specified in SADDR. SADEN is a mask byte that defines don't-cares to form the Given Address. These don't-cares allow flexibility in the user-defined protocol to address one or more slaves. The following is an example of how to define Given Addresses and selectively address different slaves.






| Slave 1 |    |      |      |
|---------|----|------|------|
| SADDR   | =  | 1111 | 0001 |
| SADEN   | =  | 1111 | 1010 |
| GIVEN   | =  | 1111 | 0X0X |
| Slave 2 |    |      |      |
| SADDR   | == | 1111 | 0011 |
| SADEN   | =  | 1111 | 1001 |
| GIVEN   | =  | 1111 | 0XX1 |

The SADEN bytes have been selected such that bit 1 (LSB) is a don't-care for Slave 1's Given Address, but bit 1 = 1 for Slave 2. Thus, to selectively communicate with just Slave 1 an address with bit 1 = 0 would be used (e.g. 1111 0000).

Similarly, bit 2 = 0 for Slave 1, but is a don't-care for Slave 2. Now to communicate with just Slave 2 an address with bit 2 = 1 would be used (e.g. 1111 0111).

Finally, to communicate with both slaves at once the address must have bit 1=1 and bit 2=0. Notice, however, that bit 3 is a "don't-care" for both slaves. This allows two different addresses to select both slaves (1111 0001 or 1111 0101). If a third slave was added that required its bit 3=0, then the latter address could be used to communicate with Slave 1 and 2 but not Slave 3.

The master can also communicate with all slaves at once with the Broadcast Address. It is formed from the logical OR of SADDR and SADEN with zeros defined as don't-cares. For example, the Broadcast address for Slave 1 would be formed as follows:



The don't-cares also allow flexibility in defining the Broadcast Address, but in most applications a Broadcast Address will be 0FFH.

SADDR and SADEN are located at address A9H and B9H, respectively. On Reset, SADDR and SADEN are initialized to 00H which defines the Given and Broadcast Addresses as XXXX XXXX (all don't-cares). This assures the 83C51FA serial port to be backwards compatible with the other MCS®-51 products which do not implement Automatic Addressing.

#### FRAMING ERROR DETECTION

Framing Error Detection is another new feature on 83C51FA serial port which allows the receiving controller to check for valid stop bits in Modes 1, 2, or 3. A missing stop bit can be caused, for example, by noise on the serial lines or transmission by two CPUs simultaneously.

If a stop bit is missing a Framing Error bit FE will be set. This bit can then be checked in software after each reception to detect communication errors. Once set, the FE bit must be cleared in software. A valid stop bit will not clear FE.

The FE bit is located in SCON and shares the same bit address as SM0. To determine which is accessed, a new control bit called SMOD0 has been added in the PCON register (see figures below). If SMOD0 = 0, then accesses to SCON.7 are to SM0. If SMOD0 = 1, then accesses to SCON.7 are to FE.

**PCON:** Power Control Register (Not Bit Addressable)

|  |  | SMOD1 | SMOD0 | _ | POF | GF1 | GF0 | PD | IDL |
|--|--|-------|-------|---|-----|-----|-----|----|-----|
|--|--|-------|-------|---|-----|-----|-----|----|-----|

Address = 87H

SCON: Serial Port Control Register (Bit Addressable)

|  | SM0/FE | SM1 | SM2 | REN | TB8 | RB8 | TI | RI |
|--|--------|-----|-----|-----|-----|-----|----|----|
|--|--------|-----|-----|-----|-----|-----|----|----|

Address = 98H

#### SERIAL PORT SOFTWARE

The following sections of code show examples of how to invoke Automatic Addressing and Framing Error Detection. Routines for both the slave and master are given. Code is also included to initialize both serial ports; however, for more information on setting up the serial port refer to the next section.

For this example, the master and slave are transmitting/receiving at 9600 baud with a 12 MHz crystal frequency. To obtain this baud rate, the serial port is configured in Mode 3 and Timer 2 is used as the baud-rate generator.

Listing 1 shows the initialization for the slave. Notice that Automatic Addressing and Framing Error Detection are enabled. The Given and Broadcast addresses for this slave are taken from Slave 1 in the previous example. A temporary byte has also been defined to store the incoming data byte.

The slave will remain in Idle Mode until it is interrupted by its own address. At that point, it clears the SM2



### Listing 1. Initialization Routine for the Slave

```
ORG
      HOO
LJMP INIT
ORG
      0023H
LJMP SERIAL_PORT_INTERRUPT
TEMP DATA 30H
                                    ; Temporary storage byte
INIT: MOV SCON, #OFOH
                                    ; Mode 3, enable Auto Addressing
                                    ; and reception
                                 ; FE bit accessed (SMODO = 1); Reload values for 9600 Baud
      ORL PCON, #40H
      MOV RCAP2H, #OFFH
MOV RCAP2L, #OD9H
      MOV T2CON, #34H
                                   ; Timer 2 set up, TR2 = 1 turns
                                     ; timer on
             SETB EA ; Enable global interrupt
SETB ES ; Enable serial port interrupt
INTERRUPTS: SETB EA
ADDRESSES:
             MOV SADDR, # 11110001 ; Define Given & Broadcast
             MOV SADEN, # 11111010; Addresses
                                     ; GIVEN = 11110X0X
                                     ; BROADCAST = 11111X11
IDLE_MODE: ORL PCON, #01H
                                    ; Invoke Idle Mode
```

### Listing 2. Receive Routine for the Slave

```
SERIAL_PORT INTERRUPT:
       PUSH PSW
        CLR RI
                                  ; RI set when address is
                                  ; recognized & must be cleared
                                  ; in software
                                  ; Reconfigure slave to receive
       CLR SM2
                                  ; data bytes
RECEIVE_DATA:
       JNB RI, $
MOV C, SCON.7
                                 ; Wait for RI to be set
                                 ; Check for framing error
        JC FRAMING_ERROR
       MOV TEMP, SBUF
                                  ; Receive data byte & store
                                  ; in temporary location
                                  ; Clear flag for next
       CLR RI
                                 ; reception
        SETB SM2
                                 ; Re-enable Automatic
                                  ; Addressing
       POP PSW
       RETI
FRAMING_ERROR:
        CLR SCON.7
                                  ; Clear FE bit
        CLR C
                                   ; Error routine left up to
                                   ; the user
        POP PSW
        RETI
```



Listing 3. Initialization and Transmit Routines for the Master

```
GIVEN_1
              equ
                     11110001B
MESSAGE_1
              data
                     30H
INIT:
        MOV SCON. #ODOH
                                    ; Mode 3, REN = 1
        MOV RCAP2H, #OFFH
                                    : 9600 Baud
        MOV RCAP2L, #OD9H
        MOV T2CON, #34H
                                    ; Timer 2 set up, TR2 = 1
TRANSMIT_ADDRESS:
        CLR TI
        SETB TB8
                                    ; Mark 1st byte as an address
                                    : byte (9th bit = 1)
        MOV SBUF, #GIVEN_1
                                    : Send address
        JNB
               TI, $
                                    ; Wait for transmission
                                    ; complete
        CLR TI
                                    ; Clear flag for next
                                    ; transmission
TRANSMIT_DATA:
        CLR TB8
                                    ; Mark 2nd byte as a data
                                    ; byte (9th bit = 0)
        MOV SBUF, MESSAGE_1
                                    ; Send data byte
        JNB TI, $
        CLR TI
```

bit to enable reception of data bytes. Depending on the user's protocol, more than one data byte may actually be received. This example, however, assumes only one byte of data follows each address byte.

Listing 2 shows the receive routine. Notice that when the data byte is received, the software checks for a framing error. The error routine could, for example, send an error message to the master and ask the master to re-transmit the last message. Before exiting the routine the SM2 is set to 1 to reenable Automatic Addressing. Once the slave has responded to the master's command, it could also put itself back into Idle Mode to wait for the next message.

The initialization routine for the master in Listing 3 is very similar to the slave. In this example, however, the master does not need Automatic Addressing; it is simply transmitting address and data bytes. GIVEN\_1 is a byte to address the slave in the above example. MESSAGE\_1 is a register that contains the data byte sent to this slave. Its value is arbitrary for the sample code.

### **SERIAL PORT SET UP**

This section describes how to initialize the 83C51FA serial port for multiprocessor applications. Two different modes are available which provide 9-bit operation:

Mode 2 which has a fixed baud rate and Mode 3 which has a variable baud rate. Baud rates can be generated by either Timer 1 or Timer 2 (available on the 83C51FA but not the 8051). Deciding which mode and timer to use is determined by the desired baud rate and clock frequency of the particular application.

Another consideration is the tolerance needed between serial ports. Since the serial port re-synchs its receiver at every start bit, only 8 or 9 bit-times are available to accumulate timing errors. As a result, the receiver and transmitter only have to be within about 5% of each other's baud rate. Allowing equal error to both transmitter and receiver, only about 2% accuracy is actually needed.

Following is a discussion of both Modes 2 and 3 and examples of how to program each. The mode selection bits (SM0 and SM1) are located in SCON. The REN bit must also be set to enable reception.

SCON: Serial Port Control Register (Bit Addressable)

| SM0           | SM1 | SM2 | REN | TB8         | RB8              | TI  | RI |  |
|---------------|-----|-----|-----|-------------|------------------|-----|----|--|
| Address = 98H |     |     |     |             |                  |     |    |  |
| Mode SM0      |     |     | SI  | <b>VI</b> 1 | <b>Baud Rate</b> |     |    |  |
| 2             |     | 1   | (   | )           | Fosc             | /64 | or |  |



### Example 1. Serial Port Mode 2

; Frequency = 12 MHz;
; Desired Baud Rate = 375 kBaud = 1/32 (Osc Freq)

MOV SCON, #OBOH ; Serial port Mode 2 ; Automatic Addressing (SM2 = 1), ; reception enabled (REN = 1)

ORL PCON, #80H ; SMOD1 = 1 to double baud rate

### Mode 2

Mode 2 uses a fixed baud rate of 1/32 or 1/64 of the oscillator frequency depending on the value of the SMOD1 bit in PCON. This mode basically offers a choice of two high-speed baud rates. With a 12 MHz clock frequency, baud rates of 187.5 kbaud or 375 kbaud can be obtained.

None of the timer/counters need to be set up for Mode 2. Only the SFRs SCON and PCON need to be defined.

PCON: Power Control Register (Not Bit Addressable)

Address = 87H

The baud rate in this mode is calculated by:

Mode 2 Baud Rate = 
$$\frac{2SMOD1 \times Osc Freq}{64}$$

SMOD1 = 0, Baud Rate = 1/64 Osc Freq SMOD1 = 1, Baud Rate = 1/32 Osc Freq

### Mode 3

Mode 3 of the serial port has a variable baud rate generated by either Timer 1 or Timer 2. The baud rate is generated by the rollover rate of the selected timer. The timer is operated in an auto-reload mode so it will roll over to the reload value selected in software.


Baud rates based off Timer 2 have less granularity so that almost any baud rate can be obtained at a given clock frequency. However, Timer 1 is sufficient if the desired baud rate can be obtained at the specified clock frequency. Remember baud rates only need about 2% accuracy.

### Timer 1 Set Up

To generate baud rates Timer 1 is usually configured in 8-bit auto-reload mode (Mode 2). The mode select bits

are M1 and M0 located in TMOD. To turn on Timer 1 the TR1 bit in TCON must be set. Also, the Timer 1 interrupt should be disabled in this application so that when the timer overflows it does not generate an interrupt.

**TMOD:** Timer/Counter Mode Control Register (Not bit addressable)



TCON: Timer/Counter Control Register (Bit addressable)

Address = 88H

The formula for calculating the baud rate is given below. TH1 is the reload value for Timer 1 when it overflows.

Baud Rate = 
$$\frac{K \times \text{Osc Freq}}{32 \times 12 \times [256 - (\text{TH1})]}$$

K = 1 if SMOD1 = 0. K = 2 if SMOD1 = 1. (SMOD1 is at PCON.7)

If the baud rate is known, the reload value TH1 can be calculated by:

$$TH1 = 256 - \frac{K \times Osc Freq}{384 \times Baud Rate}$$

TH1 must be an integer value. Rounding off TH1 to the nearest integer may not produce the desired baud rate with the 2% accuracy required. In this case, another crystal frequency may have to be chosen.

Refer to Table 1 for timer reload values for commonly used baud rates.

| Baud Rate | Osc Freq  | SMOD1 | -    | Timer 1      |
|-----------|-----------|-------|------|--------------|
| Dada Hate | Oscilled  | SMODI | TMOD | Reload Value |
| 62.5K     | 12 MHz    | 1     | 20   | FFH          |
| 19.2K     | 11.06 MHz | 1     | 20   | FDH          |
| 9.6K      | 11.06 MHz | 0     | 20   | FDH          |
| 4.8K      | 11.06 MHz | 0     | 20   | FAH          |
| 2.4K      | 11.06 MHz | 0     | 20   | F4H          |
| · 1.2K    | 11.06 MHz | 0     | 20   | E8H          |
| 300       | 6 MHz     | 0     | 20   | CCH          |
| 110       | 6 MHz     | 0     | 20   | 72H          |

Table 1. Commonly Used Baud Rates Generated by Timer 1

Example 2. Serial Port Mode 3, with Timer 1 as Baud-Rate Generator

```
; Frequency
                         = 11.0 MHz
; Desired Baud Rate = 19.2 kBaud
   TH1 = 256 - \frac{(2) \times (11.0 \times 10^6)}{(32) \times (12) \times (19200)}
        = 253 = FDH
MOV SCON, #OFOH
                       ; Serial port Mode 3, SM2 = 1,
                       ; REN = 1
ORL PCON, #80H
                       : SMOD1 = 1
MOV TMOD, #20H
                       ; Timer 1 Mode 2
MOV TH1, #OFDH
                       ; Reload value for desired baud
                       ; rate
SETB TR1
                       ; Turn on Timer 1
```

It can be seen that the exact frequency to generate the standard baud rates (19.2K, 9600, 4800, etc.) is 11.06 MHz. However, it is not necessary to use this exact frequency. With a 2% tolerance any crystal value from 10.8 MHz to 11.3 MHz is sufficient.

### Timer 2 Set Up

Timer 2 has a special baud-rate generator mode which transmits and receives at the same baud rate. This mode is invoked by setting both the RCLK and TCLK bits in T2CON. To turn Timer 2 on the TR2 bit should also be set.

Unlike Timer 1, this mode does not require that the timer overflow interrupt be disabled. That is, when Timer 2 is in the baud-rate generator mode, its interrupt is disconnected from the Timer 2 overflow. This

interrupt then becomes available as a third external interrupt. (For more information on external interrupts, refer to the chapter "Hardware Description of the 8051" in the Embedded Controller Handbook.)

**T2CON:** Timer/Counter 2 Control Register (Bit Addressable)

Address = C8H

This formula for calculating the baud rate is given below. (RCAP2H, RCAP2L) is the 16-bit reload value when Timer 2 overflows.

$$\text{Baud Rate} = \frac{\text{Osc Freq}}{32 \times [65536 - (\text{RCAP2H, RCAP2L})]}$$

where (RCAP2H, RCAP2L) is a 16-bit unsigned integer.



To obtain the reload value for RCAP2H and RCAP2L the above equation can be rewritten as:

(RCAP2H, RCAP2L) = 
$$65536 - \frac{\text{Osc Freq}}{32 \times \text{Baud Rate}}$$

Refer to Table 2 for reload values for commonly used baud rates.

Notice that when using Timer 2, most standard baud rates can be obtained at 12 MHz.

Table 2. Commonly Used Baud Rates Generated by Timer 2

| Baud Rate | Osc Freq | Timer 2 |        |  |  |  |  |  |
|-----------|----------|---------|--------|--|--|--|--|--|
| Dada Hate | OSSTICA  | RCAP2H  | RCAP2L |  |  |  |  |  |
| 375K      | 12 MHz   | FF      | FF     |  |  |  |  |  |
| 9.6K      | 12 MHz   | FF      | D9     |  |  |  |  |  |
| 4.8K      | 12 MHz   | FF      | B2     |  |  |  |  |  |
| 2.4K      | 12 MHz   | FF      | 64     |  |  |  |  |  |
| 1.2K      | 12 MHz   | FE      | C8     |  |  |  |  |  |
| 300       | 12 MHz   | FB      | 1E     |  |  |  |  |  |
| 110       | 12 MHz   | F2      | AF     |  |  |  |  |  |
| 300       | 6 MHz    | FD .    | 8F     |  |  |  |  |  |
| 110       | 6 MHz    | F9      | 57     |  |  |  |  |  |

Example 3. Serial Port Timer with Timer 2 as Baud-Rate Generator

```
; Frequency
                      = 12 \text{ MHz}
; Desired Baud Rate = 9600 Baud
                                 (12 \times 10^6)
    (RCAP2H, RCAP2L) = 65536 -
                      = 65497 = FFD9H
MOV SCON, #OFOH
                      ; Serial port Mode 3, SM2 = 1,
                      ; REN = 1
                      ; Reload values for desired
MOV RCAP2H, #OFFH
                      ; baud rate
MOV RCAP2L, #OD9H
MOV T2CON, #34H
                      ; Timer 2 as baud rate
                      ; generator, turn on Timer 2
```

September 1988

# Software Serial Port Implemented with the PCA

BETSY JONES
ECO APPLICATIONS ENGINEER



For microcontroller applications which require more than one serial port, the 83C51FA Programmable Counter Array (PCA) can implement additional half-duplex serial ports. If the on-chip UART is being used as an inter-processor link, the PCA can be used to interface the 83C51FA to additional asynchronous lines.

This application uses several different Compare/Capture modes available on the PCA to receive or transmit bytes of data. It is assumed the reader is familiar the PCA and ASM51. For more information on the PCA refer to the "Hardware Description of the 83C51FA" chapter in the Embedded Controller Handbook (Order No. 210918).

### Introduction

The figure below shows the format of a standard 10-bit asynchronous frame: 1 start bit (0), 8 data bits, and 1 stop bit (1). The start bit is used to synchronize the receiver to the transmitter; at the leading edge of the start bit the receiver must set up its timing logic to sample the incoming line in the center of each bit. Following the start bit are eight data bits which are transmitted least significant bit first. The stop bit is set to the opposite state of the start bit to guarantee that the leading edge of the start bit will cause a transition on the line. It also provides a dead time on the line so that the receiver can maintain its synchronization.

Two of the Compare/Capture modes on the PCA are used in receiving and transmitting data bits. When receiving, the Negative-Edge Capture mode allows the PCA to detect the start bit. Then using the Software Timer mode, interrupts are generated to sample the incoming data bits. This same mode is used to clock out bits when transmitting.

This Application Note contains four sections of code:

- (1) List of variables
- (2) Initialization routine

- (3) Receive routine
- (4) Transmit routine.

A complete listing of the routines and the test loop which was used to verify their operation is found in the Appendix. A total of three half-duplex channels were run at 2400 Baud in the test program. The listings shown here are simplified to one channel (Channel 0).

### **Variables**

Listing 1 shows the variables used in both the receive and transmit routines. Flags are defined to signify the status of the reception or transmission of a byte (e.g. RCV\_START\_BIT, TXM\_START\_BIT). RCV\_BUF and TXM\_BUF simulate the on-chip serial port SBUF as two separate buffer registers. The temporary registers, RCV\_REG and TXM\_REG, are used to save bits as they are received or transmitted. Finally, two counter registers keep track of how many bits have been received or transmitted.


Variables are also needed to define one-half and one-full bit times in units of PCA timer ticks. (One bit time = 1 / baud rate.) With the PCA timer incremented every machine cycle, the equation to calculate one bit time can be written as:

$$\frac{\text{Osc. Freq.}}{(12) \times (\text{baud rate})} = 1 \text{ bit time (in PCA timer ticks)}$$

In this example, the baud rate is 2400 at 16 MHz.

$$\frac{16 \text{ MHz}}{(12) \times (2400)} = 556 \text{ counts} = 22 \text{C Hex}$$

The high and low byte of this value is placed in the variables FULL\_BIT\_HIGH and FULL\_BIT\_LOW, respectively. 115H is the value loaded into HALF\_BIT\_HIGH and HALF\_BIT\_LOW.





Listing 1. Variables used by the software serial port. Channel 0

```
Receive Routine
RCV_START_BIT_0
                   BIT
                              20H.0
                                         ; Indicates start bit
                                         ; has been received
RCV DONE 0
                   BIT
                              20H.1
                                         ; Indicates data byte
                                         ; has been received
RCV BUF 0
                   DATA
                              30H
                                         ; Software Receive
                                         ; "SBUF"
RCV REG 0
                   DATA
                              31H
                                         ; Temporary register
                                         ; for receive bits
RCV COUNT 0
                   DATA
                              32H
                                         ; Counter for receiving
                                         ; bits
; Transmit Routine:
TXM START BIT 0
                              20H.3
                                        ; Indicates start bit
                                         ; has been transmitted
TXM_IN_PROGRESS_0 BIT
                              20H.4
                                         ; Indicates transmit is
                                         ; in progress
TXM_BUF_0
                   DATA
                              34H
                                         ; Software transmit
                                         ; "SBUF"
TXM_REG_0
                   DATA
                              35H
                                         ; Temporary register
                                         ; for transmitting bits
TXM COUNT 0
                   DATA
                              36H
                                         ; Counter for transmit-
                                        ; ting bits
DATA 0
                   DATA
                              37H
                                        ; Register used for the
                                        ; test program
NEG_EDGE
                   EQU
                              11H
                                        ; Two modes of operation
S_W_TIMER
                   EQU
                              49H
                                        ; for compare/capture
                                        ; modules
HALF_BIT_HIGH
HALF_BIT_LOW
FULL_BIT_HIGH
                              01H
                                        ; Half bit time = 115H
                   EOU
                   EQU
                              15H
                   EQU
                              02H
                                        ; Full bit time = 22CH
FULL_BIT_LOW
                              2CH
                                        ; 2400 Baud at 16 MHz
                   EQU
                                                                              270531-4
```



### Initialization

Listing 2 contains the intialization code for the receive and transmit process. Module 0 of the PCA is used as a receiver and is first set up to detect a negative edge from the start bit. Modules 2 and 3 are used for the additional 2 channels (see the Appendix). Module 3 is used as a separate software timer to transmit bits.

Listing 2. Initialization Routine

```
ORG 0000H
LJMP INITIALIZE
ORG 001BH
LJMP RECEIVE DONE
                                  ; Timer 1 overflow -
                                  ; simulates "RI" interrupt
ORG 0033H
LJMP RECEIVE
                                  ; PCA interrupt
INITIALIZE: MOV SP, #5FH
                                    Initialize stack pointer
                                    (specific to test program)
INIT PCA: MOV CMOD, #00H
                                   Increment PCA timer
                                    @ 1/12 Osc Frequency
          MOV CCON, #00H
                                  ; Clear all status flags
          MOV CCAPMO, #NEG_EDGE
                                  ; Module 0 in negative-edge
                                    trigger mode (P1.3)
          MOV CCAPM3, #S_W_TIMER; Module 3 as software timer
                                  ; mode
          MOV CL,
                  #00H
          MOV CH,
                  #00H
          MOV IE,
                  #0D8H
                                  ; Init all needed interrupts
                                    EA, EC, ES, ET1
          SETB CR
                                  ; Turn on PCA Counter
                                                                           270531-5
```

All flags and registers from Listing 1 should be cleared in the initialization process.

### **Receive Routine**

Two operating modes of the PCA are needed to receive bits. The module must first be able to detect the leading edge of a start bit so it is initially set up to capture a 1-to-0 transition (i.e. Negative-Edge Capture mode). The module is then reconfigured as a software timer to cause an interrupt at the center of each bit to deserialize the incoming data. The flowchart for the receive routine is given in Figure 1.




Figure 1. Flowchart for the Receive Routine



Listing 3.1 shows the code needed to detect a start bit. Notice that the first software timer interrupt will occur one-half bit time after the leading edge of the start bit to check its validity. If it is valid, the RCV\_START\_BIT is set. The rest of the samples will occur a full bit time later. The RCV\_COUNT register is loaded with a value of 9 which indicates the number of bits to be sampled: 8 data bits and 1 stop bit.

Listing 3.1. Receive Interrupt Routine

```
RECEIVE:
          PUSH ACC
          PUSH PSW
MODULE 0: CLR CCF0
                                   ; Assume reception on
                                   ; Module 0
          MOV A, CCAPMO
                                   ; Check mode of module.
          ANL A, #01111111B
                                   ; set up to receive negative
          CJNE A, #NEG_EDGE, RCV START 0; edges, then module
                                   ; is waiting for a start bit
          CLR C
                                   ; Update compare/capture
          MOV A, #HALF_BIT_LOW
ADD A, CCAPOL
                                   ; registers for half bit time
                                   ; to sample start bit
                                   ; Half bit time = 115H
          MOV CCAPOL, A
          MOV A, #HALF_BIT_HIGH
          ADDC A, CCAP\overline{0}H
          MOV CCAPOH, A
          MOV CCAPMO, #S_W_TIMER ; Reconfigure module 0 as
          POP PSW
                                   ; a software timer to sample
          POP ACC
                                   ; bits
          RETI
RCV START_0: CJNE A, #S_W_TIMER, ERROR_0 ; Check module is
                                   ; con\overline{f}igured as a software
                                     timer, otherwise error.
          JB RCV_START BIT_0, RCV BYTE 0 ; Check if start bit
                                   ; is received yet.
          JB P1.3, ERROR 0
                                   ; Check that start bit = 0,
                                   ; otherwise error.
          SETB RCV_START_BIT_0
                                   ; Signify valid start bit
                                   ; was received
          MOV RCV_COUNT 0, #09H
                                  ; Start counting bits sampled
          CLR C
                                   ; Update compare/capture
          MOV A, #FULL_BIT_LOW
                                   ; registers to sample
          ADD A, CCAPOL
                                   ; incoming bits
; Full bit time = 22CH
          MOV CCAPOL, A
          MOV A, #FULL_BIT_HIGH
          ADDC A, CCAPOH
          MOV CCAPOH, A
          POP PSW
          POP ACC
          RETI
                                                                              270531-6
```



The next 8 timer interrupts will receive the incoming data bits; the RCV\_COUNT register keeps track of how many bits have been sampled. As each bit is sampled, it is shifted through the Carry Flag and saved in RCV\_REG. The ninth sample checks the validity of the stop bit. If it is valid, the data byte is moved into RCV\_BUF.

The main routine must have a way to know that a byte has been received. With the on-chip UART, the RI (Receive Interrupt) bit is set whenever a byte has been received. For the software serial port, any unimplemented interrupt vector can be used to generate an interrupt when a byte has been received. This routine uses the Timer 1 Overflow interrupt (its selection is arbitrary). A routine to test this interrupt is included in the listing in the Appendix.

Listing 3.2. Receive Interrupt Routine (Continued)

```
RCV BYTE 0: DJNZ RCV COUNT 0, RCV DATA 0 ; On 9th sample,
                                    ; check for valid stop bit
RCV_STOP_0: JNB P1.3, ERROR 0
          MOV RCV_BUF_0, RCV_REG_0 ; Save received byte in
                                  ; receive "SBUF"
          SETB RCV DONE 0
                                   Flag which module received
                                  ; a byte
          SETB TF1
                                  ; Generate an interrupt so
                                   main program knows a byte
                                  ; has been received
                                  ; (Note: selection of TF1 is
                                  ; arbitrary)
          MOV CCAPMO, #NEG EDGE
                                 ; Reconfigure module 0 for
                                  ; Reception of a start bit
          POP PSW
          POP ACC
          RETI
RCV DATA_0: MOV C, P1.3
                                  ; Sampling data bits
          MOV A, RCV_REG_0
                                  ; Shifts bits thru CY into
          RRC A
                                  ; ACC
          MOV RCV REG 0, A
                                  ; Save each reception in
                                  ; temporary register
          CLR C
                                  ; Update c/c register for
          MOV A, #FULL_BIT_LOW
                                  ; next sample time
          ADD A, CCAPOL
          MOV CCAPOL, A
          MOV A, #FULL_BIT_HIGH
          ADDC A, CCAPOH
          MOV CCAPOH, A
          POP PSW
          POP ACC
          RETI
                                                                           270531-7
```

In addition, an error routine (Listing 3.3) is included for invalid start or stop bits to offer some protection against noise. If an error occurs, the module is re-initialized to look for another start bit.

Listing 3.3 Error Routine for Receive Routine

```
ERROR_0: MOV CCAPMO, #NEG_EDGE ; Reset module to look for ; start bit

CLR RCV_START_BIT_0 ; Clear flags which might ; have been set

POP PSW
POP ACC
RETI

270531-8
```



### **Transmit Routine**

Another PCA module is configured as a software timer to interrupt the CPU every bit time. With each timer interrupt one or more bits can be transmitted through port pins. In the test program three channels were operated simultaneously, but in the listings below, one channel is shown for simplicity. The selection of port pins is user programmable. The flowchart for the transmit routine is given in Figure 2.




Figure 2. Flowchart for the Transmit Routine

When a byte is ready to be transmitted, the main program moves the data byte into the TXM\_BUF register and sets the corresponding TXM\_IN\_PROGRESS bit. This bit informs the interrupt routine which channel is transmitting. The data byte is then moved in the storage register TXM\_REG, and the TXM\_COUNT is loaded. This main routine is shown in Listing 4.1.

Listing 4.1 Transmit Set Up Routine. Channel 0.

```
TXM_ON_0: CLR TXM_START_BIT_0 ; Clear status flag from ; previous transmission

MOV TXM_BUF_0, DATA_0 ; Load "SBUF" with data byte

MOV TXM_REG_0, TXM_BUF_0

MOV TXM_COUNT 0, #09 ; 8 data bits + 1 stop bit

SETB TXM_IN_PROGRESS_0

270531-9
```



Listing 4.2 shows the transmit interrupt routine. The first time through, the start bit is transmitted. As each successive interrupt outputs a bit, the contents of TXM\_REG is shifted right one place into the Carry flag, and the TXM\_COUNT is decremented. When TXM\_COUNT equals zero, the stop bit is transmitted.

Listing 4.2. Transmit Interrupt Routine

```
TRANSMIT: PUSH ACC
          PUSH PSW
          CLR CCF3
                                  ; Clear s/w timer interrupt
                                   for transmitting bits
          JNB TXM IN PROGRESS 0, TRANSMIT_1 ; Check which
                                  ; channel is transmitting.
                                    "TRANSMIT 1" is listed in
                                  ; the Appendix
TRANSMIT 0: JB TXM_START_BIT_0, TXM_BYTE_0 ; If start bit
                                  ; has been sent, continue
                                   transmitting bits.
          CLR P3.2
                                  ; Otherwise transmit start
                                  ; bit
          SETB TXM START BIT 0
                                  ; Signify start bit sent
          JMP TXM EXIT
TXM BYTE_0: DJNZ TXM COUNT_0, TXM DATA_0 ; If bit count
                                  ; equals 1 thru 9, transmit
                                  ; data bits (8 total)
TXM STOP 0: SETB P3.2
                                  ; When bit count = 0,
                                   transmit stop bit
          CLR TXM IN PROGRESS 0
                                  ; Indicate transmission is
                                  ; finished and ready for
                                  ; next byte
          JMP TXM EXIT
TXM DATA 0: MOV A, TXM REG 0
                                 ; Transmit one bit at a time
          RRC A
                                 ; through the carry bit
          MOV P3.2, C
          MOV TXM_REG_0, A
                                 ; Save what's not been sent
TXM EXIT: CLR C
                                 ; Update compare value with
          MOV A, #FULL_BIT_LOW
                                  ; Full bit time = 22CH
          ADD A, CCAP3L
          MOV CCAP3L, A
          MOV A, #FULL_BIT_HIGH
          ADDC A, CCAP3H
          MOV CCAP3H, A
         POP PSW
          POP ACC
          RETT
                                                                           270531-10
```

### Conclusion

The software routines in the Appendix can be altered to vary the baud rate and number of channels to fit a particular application. The number of channels which can be implemented is limited by the CPU time required to service the PCA interrupt. At higher baud rates, fewer channels can be run.

The test program verifies the simultaneous operation of three half-duplex channels at 2400 Baud and the on-chip full-duplex channel at 9600 Baud. Thirty-three percent of the CPU time is required to operate all four channels. The test was run for several hours with no apparent malfunctions.

```
APPENDIX
```

```
MCS-51 MACRO ASSEMBLER
                                                      SWPORT
                                                                                                                                                                                                              01/01/80 PAGE
DOS 3.20 (038-N) MCS-51 MACRO ASSEMBLER, V2.2 OBJECT MODULE PLACED IN SWPORT.OBJ ASSEMBLER INVOKED BY: C:\AEDIT\ASSM51.EXE SWPORT.RCV
LOC OBJ
                                         LINE
                                                            SOURCE
                                                            $NOMOD51
$NOSYMBOLS
$NOLIST
                                          This program tests the receive routines of a software serial port. Three half-duplex channels are implemented in software to run at 2400 Baud (16MHz). The on-chip serial port is also running full-duplex at 9600 Baud. Thirty-three percent of the CPU time is required to run all four ports simultaneously.
                                                              To test the receive routines, "dummy" terminals transmit 00 - FF hex continually to the PCA. When the first byte is received, it is compared with 00. If the comparison is valid, the compare value is incremented and the routine waits to receive the next byte. Error routines toggle various Port 3 pins if an invalid comparison occurs or if an invalid start bit or stop bit is received.
0000
0000 020036
                                                           ÓRG 00H
LJMP INITIALIZE
001B
001B 02025C
                                                           ORG 001BH
LJMP RECEIVE DONE
                                                                                                                             : Timer 1 Overflow - simulates "RI" interrupt
0023
0023 020282
                                                           ORG 0023H
                                                           LJMP SERIAL PORT
                                                                                                                             ; Serial port interrupt
0033
0033 0200DC
                                                          ORG 0033H
LJMP RECEIVE
                                                                                                                             ; PCA interrupt
                                                                                           VARIABLES USED BY THE SOFTWARE SERIAL PORT
                                                                 RECEIVE ROUTINE:
   0000
0008
0010
                                                                                                           BIT
                                                                                                                                            20H.0
21H.0
22H.0
                                                           RCV START BIT 0
                                                                                                                                                                 Indicates start bit has been
                                                          RCV_START_BIT_1
RCV_START_BIT_2
                                                                                                                                                             received
                                                                                                            BIT
                                                                                                                                             20H.1
21H.1
22H.1
    0001
                                                           RCV DONE 0
                                                                                                                                                             ; Indicates data byte has been
                                                          RCV DONE 1
RCV DONE 2
                                                                                                            BIT
                                                                                                                                                              ; received
    0011
```

BIT

RCV ON 0

RCV ON 1 RCV ON 2

000A 0012

270531-11

; Used in main test program to check ; for a received byte

```
MCS-51 MACRO ASSEMBLER
                                            SWPORT
                                                                                                                                                                         01/01/80 PAGE
                                                                                                                                                                                                       2
 LOC OBJ
                                   LINE
                                                  SOURCE
    0030
0040
0050
                                                 RCV BUF 0
                                                                                         DATA
DATA
DATA
                                                                                                                    30H
                                   ; Software receive "SBUF"
                                                                                                                    40H
50H
                                                 RCV_BUF_2
     0031
                                                  RCV REG 0
                                                                                          DATA
                                                                                                                    31H
                                                                                                                                 ; Temporary register for ; receiving bits
     0041
                                                  RCV REG 1
                                                                                          DATA
                                                                                                                    41H
51H
     0051
                                                 RCV REG 2
                                                                                          DATA
    0032
0042
                                                                                                                   32H
42H
52H
                                                 RCV COUNT 0
                                                                                         DATA
DATA
                                                                                                                                 ; Counter for receiving bits
                                                 RCV COUNT 1
     0052
                                                 RCV COUNT 2
                                                                                          DATA
    0033
0043
0053
                                                                                         DATA
DATA
DATA
                                                 COUNT 0
                                                                                                                                 ; Used in test program to check
                                                 COUNT_1
COUNT_2
                                                                                                                    43H
53H
                                                                                                                                 ; bytes being received
    0011
                                                 NEG EDGE
                                                                                         EQU
EOU
                                                                                                                    11H
49H
                                                                                                                                 ; Two modes of operation for the ; Compare/Capture modules
                                                 S W TIMER
    0015
0001
002C
0002
                                                 HALF BIT LOW
                                                                                         EQU
EQU
EQU
                                                                                                                    15H
                                                                                                                                 ; Half bit time = 115H
                                                 HALF BIT HIGH
                                                                                                                   01H
2CH
02H
                                                                                                                                 ; Full bit time = 22CH
                                                 FULL BIT HIGH
                                                                                                                                 ; 2400 Baud @ 16MHz
                                                                                                      INITIALIZATION ROUNTINE
 0036 75815F
                                                 ÍNITIALIZE:
                                                                                                                                   Initialize stack pointer
(specific to the test program)
Increment PCA clock @ 1/12 Osc Freq
Clear all status flags
Module 0 in Neg-edge capture mode [F
                                                                           MOV SP, #5FH
0039 75D900
003C 75D800
003F 75DA11
0042 75DB11
0045 75DC11
                                                                           MOV CMOD, #00H
MOV CCON, #00H
MOV CCAPMO, #NEG EDGE
MOV CCAPM1, #NEG EDGE
MOV CCAPM2, #NEG EDGE
                                                 INIT PCA:
                                                                                                                                                                                             (P1.3)
(P1.4)
(P1.5)
                                                                                                                                   Module 1
Module 2
                                                ;
0048 75E900
004B 75F900
004E 75A8D8
0051 D2DE
                                                                           MOV CL, #00H
MOV CH, #00H
MOV IE, #0D8H
SETB CR
                                                                                                                                 ; Initialize needed interrupt: EA, EC, ES, ET1
                                                                                                                                ; Turn on PCA counter
0053 759850
0056 75CBFF
0059 75CACC
005C 75C834
                                                                          MOV SCON, #50H
MOV RCAP2H, #0FFH
MOV RCAP2L, #0CCH
MOV T2CON, #34H
                                                ÍNIT SP:
                                                                                                                                ; Serial port in mode 1 (8-Bit UART); Reload values for 9600 Baud @ 16 MHz
                                                                                                                                ; Timer 2 as a baud-rate generator, ; turn on timer 2
005F C200
0061 C208
0063 C210
                                                INIT_FLAGS:
                                                                          CLR RCV START BIT 0 CLR RCV START BIT 1
                                                                           CLR RCV_START_BIT_2
0065 C201
                                                                           CLR RCV DONE 0
```

```
MCS-51 MACRO ASSEMBLER
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  01/01/80 PAGE
                                                                                                                                       SWPORT
    LOC OBJ
                                                                                                          LINE
                                                                                                                                                       SOURCE
  0067 C209
0069 C211
                                                                                                                                                                                                                                      CLR RCV DONE 1
CLR RCV DONE 2
                                                                                                          456788901123345678900123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345
                                                                                                                                                                                                                                    CLR RCV ON 0
CLR RCV ON 1
CLR RCV ON 2
  006B C202
006D C20A
006F C212
                                                                                                                                                      ; Port 3 pins used in test program for error routines
                                                                                                                                                     ; Main program:
                                                                                                                                                                                                                                    SETB P3.2
SETB P3.3
SETB P3.4
                                                                                                                                                                                                                                                                                                                                                                                                         ; Error in comparison on module 0; Error in comparison on module 1; Error in comparison on module 2
  0071 D2B2
0073 D2B3
   0075 D2B4
                                                                                                                                                    ; Interrupt routines:
 0077 D2B5
0079 D2B6
007B D2B7
                                                                                                                                                                                                                                                                                                                                                                                                        ; Error in reception on module 0 ; Error in reception on module 1 ; Error in reception on module 2
                                                                                                                                                                                                                                       SETB P3.5
                                                                                                                                                                                                                                     SETB P3.6
SETB P3.7
 007D 753000
0080 754000
0083 755000
                                                                                                                                                                                                                                    MOV RCV BUF 0, #00H
MOV RCV BUF 1, #00H
MOV RCV BUF 2, #00H
 0086 753200
0089 754200
008C 755200
                                                                                                                                                                                                                                    MOV RCV COUNT 0, #00H
MOV RCV COUNT 1, #00H
MOV RCV COUNT 2, #00H
                                                                                                                                                    ï
                                                                                                                                                                                                                                    MOV RCV REG 0, #00H
MOV RCV REG 1, #00H
MOV RCV REG 2, #00H
 008F 753100
0092 754100
0095 755100
                                                                                                                                                    ï
 0098 753300
009B 754300
009E 755300
                                                                                                                                                                                                                                    MOV COUNT 0, #00H
MOV COUNT 1, #00H
MOV COUNT 2, #00H
                                                                                                                                                                                                                                                                                                                        MAIN TEST ROUTINE - RECEIVE BITS
 00A1 300209
00A4 E530
00A6 B5331E
                                                                                                                                                                                                                                    JNB RCV ON 0, CHECK 1
MOV A, RCV BUF 0
CJNE A, COUNT U, ERRORO
CLR RCV ON 0
INC COUNT_U
                                                                                                                                                                                                                                                                                                                                                                                                        ; Main program continually checks
; each channel for a received byte.
; Once a byte is received, it is compared
; with the current value in the "COUNT"
                                                                                                                                                    ĆHECK 0:
 00A9 C202
00AB 0533
                                                                                                                                                                                                                                                                                                                                                                                                         ; register
00AD 300A09
00B0 E540
00B2 B54319
00B5 C20A
00B7 0543
                                                                                                                                                                                                                                   JNB RCV ON 1, CHECK 2
MOV A, RCV BUF 1
CJNE A, COUNT I, ERROR1
CLR RCV ON 1
INC COUNT_I
                                                                                                                                                    CHECK 1:
                                                                                                                                                                                                                                    JNB RCV ON 2, CHECK 0
MOV A, RCV BUF 2
CJNE A, COUNT Z, ERROR2
                                                                                                                                                    CHECK 2:
  00B9 3012E5
 00BC E550
00BE B55314
```

```
MCS-51 MACRO ASSEMBLER
                                                                                                                    SWPORT
                                                                                                                                                                                                                                                                                                                                                                                                                                                       01/01/80
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    PAGE
    LOC OBJ
                                                                                          LINE
                                                                                                                                  SOURCE
   00C1 C212
00C3 0553
00C5 80DA
                                                                                                                                                                                                     CLR RCV ON 2
INC COUNT Z
JMP CHECK_0
                                                                                           00C7 C2B2 00C9 75DA00
                                                                                                                                                                                                     CLR P3.2
MOV CCAPMO, #00H
JMP CHECK_1
                                                                                                                                 ÉRRORO:
                                                                                                                                                                                                                                                                                                                                                  ; Error in comparison on module 0 ; Discontinue receiving bytes
00CE C2B3
00D0 75DB00
00D3 80E4
                                                                                                                                 ÉRROR1:
                                                                                                                                                                                                      CLR P3.3
                                                                                                                                                                                                                                                                                                                                                  ; Error in comparison on module 1
                                                                                                                                                                                                     MOV CCAPM1, #00H
JMP CHECK 2
                                                                                                                                                                                                     CLR P3.4
MOV CCAPM2, #00H
JMP CHECK_0
  00D5 C2B4
00D7 75DC00
                                                                                                                                 ÉRROR2:
                                                                                                                                                                                                                                                                                                                                                   ; Error in comparison on module 2
  00DA 80C5
                                                                                                                                                                                                                                         PCA INTERRUPT ROUNTINE - RECEIVE BITS
 00DC C0E0
                                                                                                                                 RECEIVE:
                                                                                                                                                                                                    PUSH ACC
PUSH PSW
00E0 20D811
00E3 20D908
00E6 20DA08
                                                                                                                                                                                                  JB CCF0, MODULE 0
JB CCF1, JUMP 1
JB CCF2, JUMP 2
POP PSW
POP ACC
RETI
                                                                                                                                                                                                                                                                                                                                                ; Check which module caused ; PCA interrupt and jump to ; appropriate routine
  00E9 D0D0
 00EB D0E0
00ED 32
                                                                                                                              JUMP_1:
JUMP_2:
 00EE 02016C
00F1 0201E4
                                                                                                                                                                                                     LJMP MODULE 1
LJMP MODULE 2
                                                                                                                                                                                                                                         CHANNEL 0
00F4 C2D8
00F6 E5DA
00F8 547F
00FA B41115
                                                                                                                               MODULE 0:
                                                                                                                                                                                                                                                                                                                                              ; Reception on module 0 ; Check mode of module. If set up to ; receive negative edges, then module ; is waiting for a start bit
                                                                                                                                                                                                     CLR CCF0
                                                                                                                                                                                                  MOV A, CCAPMO
ANL A, #01111111B
CJNE A, #NEG_EDGE, RCV_START_0
00FD C3
00FE 7415
0100 25EA
0102 F5EA
0104 7401
0106 35FA
                                                                                                                                                                                                 CLR C
MOV A, #HALF BIT LOW
ADD A, CCAPOL
MOV CCAPOL, A
MOV A, #HALF BIT HIGH
ADDC A, CCAPOH
MOV CCAPOH,
MOV CCAPOH,
MOV CCAPOH,
### CCAPOH
MOV CCAPOH,
### CCAPOH
MOV CCAPOH,
### CCAPOH
##
                                                                                                                                                                                                                                                                                                                                                       Update Compare/Capture registers for half a bit time
                                                                                                                                                                                                                                                                                                                                                ; to sample start bit
; Half bit time = 115H
  0108 F5FA
 010A 75DA49
                                                                                                                                                                                                                                                                                                                                                ; Reconfigure module 0 as ; a software timer to sample bits
010D D0D0
010F D0E0
                                                                                                                                                                                                   POP PSW
POP ACC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       270531-14
```

```
01/01/80
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       PAGE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    6
  MCS-51 MACRO ASSEMBLER
                                                                                                                                                      SWPORT
   LOC OBJ
                                                                                                                     LINE
                                                                                                                                                                      SOURCE
                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Port pin used for debug only ; Reset module to look for start bit
                                                                                                                                                                                                                                                               MOV CCAPMO, NEG EDGE
CLR RCV START BIT 0
POP PSW
POP ACC
 0162 75DA11
0165 C200
0167 D0D0
0169 D0E0
016B 32
                                                                                                                         44012374567890123345678901234567890123345678901233445678901234444444445555555555566666666666667777
                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Clear flags which might have been set
                                                                                                                                                                                                                                                                  RETI
                                                                                                                                                                                                                                                                                                               CHANNEL 1
 016C C2D9
016E E5DB
0170 547F
                                                                                                                                                                      MODULE_1:
                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Similar to module 0
                                                                                                                                                                                                                                                                  CLR CCF1
                                                                                                                                                                                                                                                              MOV A, CCAPM1
ANL A, #01111111B
CJNE A, #NEG_EDGE, RCV_START_1
  0172 B41115
                                                                                                                                                                                                                                                             CLR C
MOV A, #HALF BIT LOW
ADD A, CCAPIL
MOV CCAPIL, A
MOV A, #HALF BIT HIGH
ADDC A, CCAPIH
MOV CCAPIH, A
MOV CCAPH, A
MOV CCAPH, B
MOV
 0175 C3
0176 7415
0178 25EB
017A F5EB
017C 7401
017E 35FB
017E 35FB
0180 F5FB
0182 75DB49
0185 D0D0
0187 D0E0
0189 32
                                                                                                                                                                                                                                                                  RETI
 018A B4494B
018D 20081A
0190 209445
                                                                                                                                                                                                                                                              CJNE A, $5 W TIMER, ERROR 1
JB RCV START BIT 1, RCV_BYTE_1
JB P1.4, ERROR_1
                                                                                                                                                                     RCV_START_1:
 0193 D208
0195 754209
                                                                                                                                                                                                                                                               SETB RCV START BIT 1 MOV RCV_COUNT_T, #09H
 0198 C3
0199 742C
019B 25EB
019D F5EB
019F 7402
01A1 35FB
01A3 F5FB
01A3 F0DD
01A7 D0E0
01A9 32
                                                                                                                                                                                                                                                              CLR C
MOV A, #FULL BIT_LOW
ADD A, CCAPIL
MOV CCAPIL, A
MOV A, #FULL BIT_HIGH
ADDC A, CCAPIH
MOV CCAPIH, A
                                                                                                                                                                                                                                                               POP PSW
POP ACC
                                                                                                                                                                                                                                                                  RETI
 01AA D54212
                                                                                                                                                                      RCV BYTE 1:
                                                                                                                                                                                                                                                                 DJNZ RCV_COUNT_1, RCV_DATA_1
                                                                                                                                                                                                                                                              JNB P1.4, ERROR 1
MOV RCV BUF 1, RCV REG_1
SETB RCV_DONE_1
SETB TF1
MOV CCAPM1, INEG_EDGE
POP PSW
POP ACC
 01AD 309428
01B0 854140
01B3 D209
                                                                                                                                                                   RCV STOP_1:
 01B5 D28F
01B7 75DB11
01BA D0D0
01BC D0E0
```

```
01/01/80 PAGE
 MCS-51 MACRO ASSEMBLER
                                                                 SWPORT
                                                   LINE
                                                                        SOURCE
 LOC OBJ
 01BE 32
                                                                                                               RETI
                                                    01BF A294
01C1 E541
01C3 13
01C4 F541
                                                                                                               MOV C, P1.4
MOV A, RCV_REG_1
RRC A
                                                                        RCV_DATA_1:
                                                                                                               MOV RCV_REG_1, A
                                                                        7
                                                                                                              CLR C
MOV A, #FULL BIT LOW
ADD A, CCAPIL
MOV CCAPIL, A
MOV A, #FULL BIT HIGH
ADDC A, CCAPIH, A
DDC A, CCAPIH, A
01C6 C3
01C7 742C
01C9 25EB
01CB F5EB
01CD 7402
01CF 35FB
01D1 F5FB
01D3 DDD0
01D5 DDE0
01D7 32
                                                                                                               POP PSW
POP ACC
                                                                                                                RETI
01D8 C2B6
01DA 75DB11
01DD C208
01DF D0D0
01E1 D0E0
01E3 32
                                                                                                               CLR P3.6
MOV CCAPM1, NEG EDGE
CLR RCV_START_BIT_1
POP PSW
POP_ACC
                                                                        ÉRROR 1:
                                                                                                                RETI
                                                                                                                                                      CHANNEL 2
                                                                                                              CLR CCF2
MOV A, CCAPM2
ANL A, #01111111B
CJNE A, #NEG_EDGE, RCV_START_2
 01E4 C2DA
01E6 E5DC
01E8 547F
                                                                                                                                                                                              ; Similar to module 0
                                                                        MODULE 2:
 01EA B41115
01ED C3
01EE 7415
01F0 25EC
01F2 F5EC
01F4 7401
01F6 35FC
01F8 F5FC
01F8 75DC49
01FD D0D0
01FF D0EO
0201 32
                                                                                                              CLR C
MOV A, #HALF BIT LOW
ADD A, CCAP2L
MOV CCAP2L, A
MOV A, #HALF BIT HIGH
ADDC A, CCAP2H
MOV CCAP2H, A
MOV CCAPM2, #S_W_TIMER
POP FSW
POP ACC
RETU
                                                                                                                RETI
                                                                                                               CJNE A, #S W TIMER, ERROR 2
JB RCV START BIT 2, RCV_BYTE_2
JB P1.5, ERROR_2
 0202 B4494B
0205 20101A
0208 209545
                                                                        RCV START 2:
                                                                        ï
                                                                                                                SETB RCV START BIT 2-
MOV RCV_COUNT_Z, #U9H
  020B D210
020D 755209
                                                                         ;
                                                                                                                                                                                                                                                                                                                              270531-17
```

```
01/01/80
                                                                                                                                                                                                                                                                                                                                            PAGE
  MCS-51 MACRO ASSEMBLER
                                                                               SWPORT
  LOC OBJ
                                                              LINE
                                                                                         SOURCE
                                                                                                                                      CLR C
MOV A, #FULL BIT_LOW
ADD A, CCAP2L
MOV CCAP2L A
MOV A, #FULL BIT_HIGH
ADDC A, CCAP2H
MOV CCAP2H, A
POP FSM
POP ACC
BET!
0210 C3
0211 742C
0213 25EC
0215 F5EC
0217 7402
0219 35FC
0218 F5FC
021D D0D0
021F D0E0
0221 32
                                                               RETI
 0222 D55212
                                                                                        RCV_BYTE_2:
                                                                                                                                        DJNZ RCV_COUNT_2, RCV_DATA_2
0225 309528
0228 855150
022B D211
022D D28F
022F 75DC11
0232 D0D0
0234 D0E0
0236 32
                                                                                                                                       JNB P1.5, ERROR 2
MOV RCV BUF 2, RCV REG_2
SETB RCV DONE_2
SETB TF1
                                                                                        RCV STOP 2:
                                                                                                                                     MOV CCAPM2, #NEG EDGE
POP PSW
POP ACC
RETI
                                                                                                                                      MOV C, P1.5
MOV A, RCV_REG_2
RRC A
MOV RCV_REG_2, A
CLR C —
MOV A, #FULL BIT_LOW
ADD A, CCAPZI
MOV CCAPZI, A
MOV A, #FULL BIT_HIGH
ADDC A, CCAPZI
MOV CCAPZI, A
FOP PSW 2H, A
FOP PSW 2H, A
FOP PCP CRETI
0237 A295
0239 E551
0238 B13
023C F551
023E C3
023F 742C
0241 25EC
0243 F5EC
0245 740C
0247 35FC
0248 D00C
024B D0EO
024B D0EO
                                                                                       ŔCV_DATA_2:
0250 C2B7
0252 75DC11
0255 C210
0257 D0D0
0259 D0E0
025B 32
                                                                                                                                      CLR P3.7
MOV CCAPM2, NEG EDGE
CLR RCV START_BIT_2
POP PSW
POP ACC
RETI
                                                                                        ÉRROR 2:
                                                                                            This routine simulates the "RI" interrupt. When a byte is received on one of the channels, this interrupt is generated. Bits are set so the main routine knows which channel received a byte.
025C C0E0
025E C0D0
0260 C28F
                                                                                                                                      PUSH ACC
PUSH PSW
CLR TF1
                                                                                         RECEIVE DONE:
```

```
MCS-51 MACRO ASSEMBLER
                                                SWPORT
                                                                                                                                                                                    01/01/80 PAGE
 LOC OBJ
                                     LINE
                                                     SOURCE
0262 300106
0265 C201
0267 C200
0269 D202
                                      JNB RCV DONE 0, RCV_1 CLR RCV DONE 0
                                                                                                                            ; Check which module received a byte
                                                                                                                            ; Clear flags needed for next reception
                                                                                  CLR RCV START BIT 0
                                                                                  SETB RCV ON 0
                                                                                                                            ; Tell main routine which channel received
                                                                                                                            ; a byte
026B 300906
026E C209
0270 C208
                                                                                 JNB RCV DONE 1, RCV 2
CLR RCV DONE 1
CLR RCV START BIT 1
                                                     RCV 1:
 0272 D20A
                                                                                  SETB RCV ON 1
                                                    ŔCV_2:
0274 301106
0277 C211
0279 C210
027B D212
                                                                                 JNB RCV DONE 2, RETURN CLR RCV DONE 2
CLR RCV START BIT 2
SETB RCV ON 2
                                                    ;
RETURN:
027D D0D0
027F D0E0
0281 32
                                                                                  POP PSW
                                                                                  POP ACC
                                                                                  RETI
                                                                                  SERIAL PORT INTERRUPT
                                                       When a byte is received on the full-duplex serial port, it is then transmitted back to a "dummy" terminal. This terminal checks that the byte it transmitted to the PCA is the same value it receives back.
0282 C0E0
0284 C0D0
0286 30980B
0289 E599
028B C298
028D F599
028F D0D0
0291 D0E0
0293 32
                                                    SERIAL_PORT:
                                                                                PUSH ACC
PUSH PSW
                                                                                JNB RI, TXM
MOV A, SBUF
CLR RI
                                                                                                                            ; Check whether RI or TI ; caused the interrupt
                                                                                 MOV SBUF, A
                                                                                 POP PSW
POP ACC
                                                                                 RETI
                                                    ί
ΤΧΜ:
0294 C299
0296 D0D0
0298 D0E0
029A 32
                                                                                CLR TI
POP PSW
POP ACC
                                                    ;
END
```

REGISTER BANK (S) USED: 0

2-238

ASSEMBLY COMPLETE, NO ERRORS FOUND

```
MCS-51 MACRO ASSEMBLER SWPORT
```

```
01/01/80 PAGE
```

DOS 3.20 (038-N) MCS-51 MACRO ASSEMBLER, V2.2
OBJECT MODULE PLACED IN SWPORT.OBJ
ASSEMBLER INVOKED BY: C:\AEDIT\ASM51.EXE SWPORT.TR

```
LINE
                                              SOURCE
LOC OBJ
                                               $NOMOD51
                                              $NOSYMBOLS
$NOLIST
                                 152
153
154
155
155
157
158
160
161
162
163
164
167
167
171
173
174
                                                This program tests the transmit routines for the software serial port. To initialize the first transmission, the compare values are loaded before the PCA timer is started. Successive interrupts are generated every bit time by the software timer.
                                                For test purposes, the data transmitted increments from 00 to FF hex. "Dummy" terminals receive these bytes and display the bytes as they are incremented.
0000
0000 020036
                                              ORG 00H
                                              LJMP INIT TXM
                                              ÓRG 0023H
LJMP SERIAL PORT
0023
0023 02014B
                                                                                                              ; Serial port interrupt
                                              ÓRG 0033H
0033
0033 0200D0
                                              LJMP TRANSMIT
                                                                                                              ; PCA software timer interrupt
                                                                                    VARIABLES USED BY THE SOFTWARE SERIAL PORT
                                 175
176
177
                                             TXM START BIT 0
TXM START BIT 1
TXM START BIT 2
   0003
000B
                                                                                                              20H.3
21H.3
22H.3
                                                                                                                          ; Indicates start bit has been ; transmitted
                                                                                    BIT
BIT
                                 0013
   0004
                                              TXM IN PROGRESS 0
                                                                                    BIT
                                                                                                                          ; Indicates transmit is in progress
   000C
                                             TXM IN PROGRESS 1
TXM IN PROGRESS 2
                                                                                    BIT
                                                                                                             21H.4
22H.4
                                                                                    BIT
                                                                                                              34H
44H
54H
                                              TXM BUF 0
   0034
                                                                                    DATA
                                                                                                                           ; Software transmit "SBUF"
                                             TXM_BUF_1
TXM_BUF_2
   0044
                                                                                    DATA
   0054
                                                                                    DATA
                                              TXM REG 0
                                                                                    DATA
                                                                                                              35H
45H
                                                                                                                          ; Temporary register for ; transmitting bits
                                                                                    DATA
   0045
                                              TXM REG 1
                                                                                                              55H
                                              TXM REG 2
                                             TXM COUNT 0
   0036
                                                                                    DATA
                                                                                                              36H
                                                                                                                          ; Counter for transmitting bits
                                                                                    DATA
                                                                                                             46H
56H
   0046
                                              TXM-COUNT-2
                                                                                    DATA
   0056
   0037
0047
                                 197
                                             DATA_0
                                                                                    DATA
                                                                                                                          ; Register used for the test
                                                                                    DATA
                                                                                                                           ; program
```

```
MCS-51 MACRO ASSEMBLER
                                                                                                                                                                                    01/01/80 PAGE
 LOC OBJ
                                     LINE
                                                     SOURCE
                                                     DATA 2
                                                                                                DATA
                                                                                                                            57H
     0057
                                     122014567890112345678901123456789011233333333333401234444444444425555
                                                                                                                             49H
                                                     S W TIMER
                                                                                                EQU
     0049
                                                                                                                                              Software timer mode for the
                                                                                                                                              compare/capture module
Full bit time = 22CH
                                                    FULL_BIT_LOW
FULL_BIT_HIGH
    002C
0002
                                                                                                EÕU
                                                                                                                                           ; 2400 Baud at 16 MHz
                                                                                                INITIALIZATION
 0036 75815F
                                                    INIT TXM:
                                                                                 MOV SP, #5FH
                                                                                                                                           ; (Compatible with receive routines)
0039 75D900
003C 75D800
003F 75F900
0042 75E900
                                                                                MOV CMOD, #00H
MOV CCON, #00H
MOV CH, #00H
MOV CL, #00H
MOV CCAPM3, #5_W_TIMER
                                                                                                                                          ; Increment PCA timer @ 1/12 osc. freq. ; Clear all status flags
                                                                                                                                           ; Module 3 configured as software timer
 0045 75DD49
                                                    ï
 0048 75A8D8
                                                                                 MOV IE, #0D8H
                                                                                                                                           ; Initialize all needed interrupts
                                                                                MOV SCON, #50H
MOV RCAP2H, #0FFH
MOV RCAP2L, #0CCH
MOV T2CON, #34H
 004B 759850
                                                    INIT SP:
                                                                                                                                          ; Serial port in mode 1 (8-bit UART); Reload values for 9600 Baud @ 16 MHz
004E 75CBFF
0051 75CACC
0054 75C834
                                                                                                                                           ; Timer 2 as a baud-rate generator, ; turn Timer 2 on
                                                                                CLR TXM START BIT 0
CLR TXM START BIT 1
CLR TXM START BIT 2
                                                    init_flags:
0057 C203
0059 C20B
 005B C213
                                                    ;
005D C204
005F C20C
0061 C214
                                                                                CLR TXM IN PROGRESS 0
CLR TXM IN PROGRESS 1
CLR TXM IN PROGRESS 2
                                                    ï
                                                                                MOV TXM BUF 0, #00H MOV TXM BUF 1, #00H MOV TXM BUF 2, #00H
0063 753400
0066 754400
 0069 755400
                                                    ï
                                                                                MOV TXM REG 0, #00H MOV TXM REG 1, #00H MOV TXM REG 2, #00H
006C 753500
006F 754500
 0072 755500
                                                    ï
                                                                                MOV TXM COUNT 0, 100H MOV TXM COUNT 1, 100H MOV TXM COUNT 2, 100H
0075 753600
0078 754600
007B 755600
                                                    ;
007E 7537FF
0081 7547FF
0084 7557FF
                                                                                MOV DATA 0, #0FFH
MOV DATA 1, #0FFH
MOV DATA 2, #0FFH
0087 75ED2C
008A 75FD02
008D D2DE
                                                                                MOV CCAP3L, 12CH
MOV CCAP3H, 102H
                                                                                                                                            Cause the first software timer to interrupt one bit time after
                                                                                 SETB CR
                                                                                                                                          : PCA timer is started
```

SWPORT

2-240

```
01/01/80 PAGE
MCS-51 MACRO ASSEMBLER
                                               SWPORT
                                                                                                                                                                                                                   3
LOC OBJ
                                    LINE
                                                     SOURCE
                                     MAIN TEST ROUTINE - TRANSMIT BITS
                                                                                  JMP TXM ON 0
008F 02009D
                                                    FIRST TXM:
                                                                                 JNB TXM IN PROGRESS 0, TXM ON 0; Determine if ready to send JNB TXH-IN-PROGRESS-1, TXM-ON-1; next byte. (i.e. transmit JNB TXM-IN-PROGRESS-2, TXM-ON-2; "not" in progress)
JMP MAIN_TXM ; Waiting for "T1" flag
0092 300408
0095 300C16
0098 301424
                                                    MAIN TXM:
009B 80F5
009D C203
009F 0537
00A1 853734
00A4 853435
00A7 753609
00AA D204
00AC 80E4
                                                                                                                                          ; Clear flag from previous
; transmission
; Load "SBUF" with data byte
                                                    TXM ON 0:
                                                                                 CLR TXM START_BIT_0
INC DATA 0
                                                                                 INC DATA 0
MOV TXM BUF 0, DATA 0
MOV TXM REG 0, TXM BUF 0
MOV TXM COUNT 0, #09H
SETB TXM IN PROGRESS 0
JMP MAIN TXH
                                                                                                                                          : 8 data bits + 1 stop bit
                                                    TXM ON 1:
                                                                                 CLR TXM START_BIT_1 INC DATA 1
00AE C20B
00BC 0547
00B2 854744
00B5 854445
00B8 754609
                                                                                 MOV TXM BUF 1, DATA 1
MOV TXM REG 1, TXM BUF 1
MOV TXM COUNT 1, #U9H SETB TXM IN PROGRESS 1
00BB D20C
00BD 80D3
                                                                                 JMP MAIN TXM
                                                                                CLR TXM START BIT 2
INC DATA 2
MOV TXM BUF 2, DATA 2
MOV TXM TREG 2, TXM BUF 2
MOV TXM COUNT 2, $199H 2
SETB TXM IN PROGRESS 2
00BF C213
00C1 0557
00C3 855754
                                                    TXM ON 2:
00C6 855455
00C9 755609
00CC D214
00CE 80C2
                                                                                 JMP MAIN TXM
                                                                                               PCA INTERRUPT ROUTINE - TRANSMIT BITS
                                                                                 PUSH ACC
PUSH PSW
CLR CCF3
00D0 C0E0
00D2 C0D0
00D4 C2DB
                                                    TRANSMIT:
                                                                                 CLR CCF3 ; Clear s/w timer interrupt ; Check which channel is
00D6 30041E
                                                                                                                                         ; transmitting
                                                                                                              CHANNEL 0
                                                                                 JB TXM START BIT 0, TXM BYTE 0
00D9 200307
                                                    TRANSMIT 0:
                                                                                                                                         ; If start bit has been sent,
                                                                                                                                              continue transmitting data bits,
                                                                                 CLR P3.2
SETB TXM START BIT 0
                                                                                                                                             otherwise transmit start bit
Signify start bit sent
00DC C2B2
00DE D203
00E0 0200F7
                                                                                 JMP TRANSMIT 1
                                                                                                                                           ; Check next transmit pin
```

```
MCS-51 MACRO ASSEMBLER
                                               SWPORT
                                                                                                                                                                                    01/01/80 PAGE
  LOC OBJ
                                     LINE
                                                     SOURCE
                                                                                                                                          ; If bit count equals 1 thru 9,
; Transmit data bits (8 total)
; When bit count = 0, transmit stop bit
; Indicate transmission is finished and
 00E3 D53607
                                                                                 DJNZ TXM COUNT 0, TXM DATA 0
                                     TXM BYTE 0:
 00E6 D2B2
00E8 C204
                                                                                 SETB P3.2
                                                     TXM STOP 0:
                                                                                 CLR TXM IN PROGRESS 0
                                                                                                                                          ; ready for next byte
; Check next transmit pin
                                                                                 JMP TRANSMIT 1
 00EA 0200F7
                                                                                 MOV A, TXM_REG_0
RRC A
MOV P3.2, C
MOV TXM REG 0, A
JMP TRANSMIT_1
                                                     TXM DATA 0:
                                                                                                                                          ; Transmit one bit at a time ; through the carry bit
 00ED E535
 00EF 13
00F0 92B2
00F2 F535
00F4 0200F7
                                                                                                                                          ; Save what's not been sent ; Check next transmit pin
                                                                                                              CHANNEL 1
 00F7 300C1E
00FA 200B07
00FD C2B3
00FF D20B
0101 020118
                                                                                 JNB TXM IN PROGRESS 1, TRANSMIT 2 ; Similar to TRANSMIT 0 JB TXM START BIT 1, TXM BYTE 1 CLR P3.3 .
                                                    TRANSMIT 1:
                                                                                 SETB TXM START BIT 1
JMP TRANSMIT_2
 0104 D54607
                                                    TXM BYTE 1:
                                                                                 DJNZ TXM COUNT 1, TXM DATA 1
                                                                                 SETB P3.3
CLR TXM IN PROGRESS_1
JMP TRANSMIT_2
0107 D2B3
0109 C20C
010B 020118
                                                    TXM STOP 1:
010E E545
0110 13
0111 92B3
0113 F545
0115 020118
                                                                                MOV A, TXM_REG_1
RRC A
MOV P3.3, C
MOV TXM REG 1, A
JMP TRANSMIT_2
                                                    TXM DATA 1:
                                                                                                              CHANNEL 2
                                                    TRANSMIT 2:
                                                                                 JNB TXM IN PROGRESS 2, TXM EXIT ; Similar to TRANSMIT_0 JB TXM_START_BIT_2, TXM_BYTE_2
 0118 30141E
011B 201307
011E C2B4
0120 D213
0122 020139
                                                                                 CLR P3.4
                                                                                 SETB TXM START_BIT_2
JMP TXM EXIT
                                                    TXM BYTE 2:
                                                                                 DJNZ TXM COUNT 2, TXM DATA 2
0125 D55607
0128 D2B4
012A C214
012C 020139
                                                                                 SETB P3.4
CLR TXM IN PROGRESS_2
JMP TXM_EXIT
                                                    TXM STOP 2:
                                                                                MOV A, TXM_REG_2
RRC A
MOV P3.4, C
MOV TXM REG 2, A
JMP TXM_EXIT
012F E555
0131 13
0132 92B4
0134 F555
0136 020139
                                                    TXM DATA 2:
```

```
MCS-51 MACRO ASSEMBLER
                                                                      SWPORT
                                                                                                                                                                                                                                                                       01/01/80 PAGE
                                                                                                                                                                                                                                                                                                                       5
 LOC OBJ
                                                      LINE
                                                                              SOURCE
                                                                                                                     CLR C
MOV A, #FULL BIT_LOW
ADD A, CCAP3I
MOV CCAP3I, A
MOV A, #FULL BIT_HIGH
ADDC A, CCAP3H
MOV CCAP3H, A
POP PSN
POP ACC
RETI
0139 C3
013A 742C
013C 25ED
013E F5ED
0140 7402
0142 35FD
0144 F5FD
0146 D0D0
0148 D0E0
014A 32
                                                        TXM EXIT:
                                                                                                                                                                                                           ; Update compare value with ; full bit time = 22CH
                                                                                                                       SERIAL PORT INTERRUPT
                                                                            When a byte is received on the full-duplex serial port, it is then a transmitted back to a "dummy" terminal. This terminal checks that the byte it transmitted to the PCA is the same value it receives back.
014B C0E0
014D C0D0
014F 30980B
0152 E599
0156 F599
0156 F599
0158 D0D0
015A D0E0
015C 32
                                                                                                                     PUSH ACC
PUSH PSW
JNB RI, TXM
MOV A, SBUF
CLR RI
MOV SBUF, A
POP PSW
POP ACC
DETI
                                                                            SERIAL_PORT:
                                                                                                                                                                                                         ; Check whether RI or TI ; caused the interrupt
                                                                                                                       RETI
                                                                            ίχΜ:
015D C299
015F D0D0
0161 D0E0
0163 32
                                                                                                                     CLR TI
POP PSW
POP ACC
                                                                                                                      RETI
                                                                            ÉND
```

REGISTER BANK(S) USED: 0

2-243

ASSEMBLY COMPLETE, NO ERRORS FOUND



## APPLICATION NOTE

**AP-415** 

July 1988

### 83C51FA/FB PCA Cookbook

BETSY JONES
ECO APPLICATIONS ENGINEER



This application note illustrates the different functions of the Programmable Counter Array (PCA) which are available on the 83C51FA and 83C51FB. Included are cookbook samples of code in typical applications to simplify the use of the PCA. Since all the examples are written in assembly language, it is assumed the reader is familiar with ASM51. For further information on these products or ASM51 refer to the Embedded Controller Handbook (Vol. I).

### **PCA OVERVIEW**

The major new feature on the 83C51FA and 83C51FB is the Programmable Counter Array. The PCA provides more timing capabilities with less CPU intervention than the standard timer/counters. Its advantages include reduced software overhead and improved accuracy.

The PCA consists of a dedicated timer/counter which serves as the time base for an array of five compare/capture modules. Figure 1 shows a block diagram of the PCA. Notice that the PCA timer and modules are all 16-bits. If an external event is associated with a module, that function is shared with the corresponding Port 1 pin. If the module is not using the port pin, the pin can still be used for standard I/O.

Each of the five modules can be programmed in any one of the following modes:

- Rising and/or Falling Edge Capture
- Software Timer
- High Speed Output
- Watchdog Timer (Module 4 only)
- Pulse Width Modulator.

All of these modes will be discussed later in detail. However, let's first look at how to set up the PCA timer and modules.

### PCA TIMER/COUNTER

The timer/counter for the PCA is a free-running 16-bit timer consisting of registers CH and CL (the high and low bytes of the count values). It is the only timer which can service the PCA. The clock input can be selected from the following four modes:

- oscillator frequency ÷ 12 (Mode 0)
- oscillator frequency ÷ 4 (Mode 1)
- Timer 0 overflows (Mode 2)
- external input on P1.2 (Mode 3)




Figure 1. PCA Timer/Counter and Compare/Capture Modules



The table below summarizes the various clock inputs for each mode at two common frequencies. In Mode 0, the clock input is simply a machine cycle count, whereas in Mode 1 the input is clocked three times faster. In Mode 2, Timer 0 overflows are counted allowing for a range of slower inputs to the timer. And finally, if the input is external the PCA timer counts 1-to-0 transitions with the maximum clock frequency equal to  $\frac{1}{8}$  x oscillator frequency.

Table 1. PCA Timer/Counter Inputs

| PCA Timer/Counter Mode                               | Clock Increments |                  |  |  |
|------------------------------------------------------|------------------|------------------|--|--|
| roa filler/obditter mode                             | 12 MHz           | 16 MHz           |  |  |
| Mode 0: fosc / 12                                    | 1 μsec           | 0.75 μsec        |  |  |
| Mode 1: fosc / 4                                     | 330 nsec         | 250 nsec         |  |  |
| Mode 2*: Timer 0 Overflows<br>Timer 0 programmed in: |                  |                  |  |  |
| 8-bit mode                                           | 256 μsec         | 192 μsec         |  |  |
| 16-bit mdoe                                          | 65 msec          | 49 msec          |  |  |
| 8-bit auto-reload                                    | 1 to 255 μsec    | 0.75 to 191 μsec |  |  |
| Mode 3: External Input MAX                           | 0.66 μsec        | 0.50 μsec        |  |  |

<sup>\*</sup>In Mode 2, the overflow interrupt for Timer 0 does not need to be enabled.

Special Function Register CMOD contains the Count Pulse Select bits (CPS1 and CPS0) to specify the PCA timer input. This register also contains the ECF bit which enables an interrupt when the counter overflows. In addition, the user has the option of turning off the PCA timer during Idle Mode by setting the Counter Idle bit (CIDL). This can further reduce power consumption by an additional 30%.

**CMOD:** Counter Mode Register

| CIDL        | WDTE | <br> |   | CPS1                   | CPS0 | ECF |  |  |
|-------------|------|------|---|------------------------|------|-----|--|--|
| Address = 0 | D9H  |      | , | Reset Value = 00XX X00 |      |     |  |  |

Not Bit Addressable

The user should write 0s to unimplemented bits. These bits may be used in future MCS-51 products to invoke new features, and in that case the inactive value of the new bit will be 0. When read, these bits must be treated as don't-cares.

Table 2 lists the values for CMOD in the four possible timer modes with and without the overflow interrupt enabled. This list assumes that the PCA will be left running during Idle Mode.

**Table 2. CMOD Values** 

| PCA Count Pulse Selected   | CMOD value                |                        |  |  |  |
|----------------------------|---------------------------|------------------------|--|--|--|
| 1 OA Obant I also belebted | without interrupt enabled | with interrupt enabled |  |  |  |
| Internal clock, Fosc/12    | 00 H                      | 01 H                   |  |  |  |
| Internal clock, Fosc/ 4    | 02 H                      | 03 H                   |  |  |  |
| Timer 0 overflow           | 04H                       | 05 H                   |  |  |  |
| External clock at P1.2     | 06 H                      | 07 H                   |  |  |  |



The CCON register shown below contains the Counter Run bit (CR) which turns the timer on or off. When the PCA timer overflows, the Counter Overflow bit (CF) gets set. CCON also contains the five event flags for the PCA modules. The purpose of these flags will be discussed in the next section.

**CCON:** Counter Control Register

| CF         CR         —         CCF4         CCF3         CCF2         CCF1         CCF0 |
|------------------------------------------------------------------------------------------|
|------------------------------------------------------------------------------------------|

Address = 0D8H

Reset Value = 00X0 0000B

Bit Addressable

The PCA timer registers (CH and CL) can be read and written to at any time. However, to read the full 16-bit timer value simultaneously requires using one of the PCA modules in the capture mode and toggling a port pin in software. More information on reading the PCA timer is provided in the section on the Capture Mode.

### **COMPARE/CAPTURE MODULES**

Each of the five compare/capture modules has a mode register called CCAPMn (n = 0,1,2,3,or 4) to select which function it will perform. Note the ECCFn bit which enables an interrupt to occur when a module's event flag is set.

**CCAPMn:** Compare/Capture Mode Register

| _           | ECOMn       | CAPPn | CAPNn | MATn | TOGn | PWMn          | ECCFn      |
|-------------|-------------|-------|-------|------|------|---------------|------------|
| Address = 0 | DAH (n = 0) |       |       |      |      | Reset Value = | X000 0000B |
| 01          | DBH (n = 1) |       |       |      |      |               |            |
| 10          | DCH (n = 2) |       |       |      |      |               |            |
| 01          | DDH (n = 3) |       |       |      |      |               |            |
| 10          | DEH (n = 4) |       |       |      |      |               |            |

Table 3 lists the CCAPMn values for each different mode with and without the PCA interrupt enabled; that is, the interrupt is optional for all modes. However, some of the PCA modes require software servicing. For example, the Capture modes need an interrupt so that back-to-back events can be recognized. Also, in most applications the purpose of the Software Timer mode is to generate interrupts in software so it would be useless not to have the interrupt enabled. The PWM mode, on the other hand, does not require CPU intervention so the interrupt is normally not enabled.

Table 3. Compare/Capture Mode Values

| Module Function       | CCAPMn Value              |                        |  |  |  |
|-----------------------|---------------------------|------------------------|--|--|--|
| module i dilottoli    | without interrupt enabled | with interrupt enabled |  |  |  |
| Capture Positive only | 20H                       | 21 H                   |  |  |  |
| Capture Negative only | 10H                       | 11 H                   |  |  |  |
| Capture Pos. or Neg.  | 30H                       | 31 H                   |  |  |  |
| Software Timer        | 48H                       | 49 H                   |  |  |  |
| High Speed Output     | 4C H                      | 4D H                   |  |  |  |
| Watchdog Timer        | 48 or 4C H                | _                      |  |  |  |
| Pulse Width Modulator | 42 H                      | 43H                    |  |  |  |



It should be mentioned that a particular module can change modes within the program. For example, a module might be used to sample incoming data. Initially it could be set up to capture a falling edge transition. Then the same module can be reconfigured as a software timer to interrupt the CPU at regular intervals and sample the pin.

Each module also has a pair of 8-bit compare/capture registers (CCAPnH, CCAPnL) associated with it. These registers are used to store the time when a capture event occurred or when a compare event should occur. Remember, event times are based on the free-running PCA timer (CH and CL). For the PWM mode, the high byte register CCAPnH controls the duty cycle of the waveform.

When an event occurs, a flag in CCON is set for the appropriate module. This register is bit addressable so that event flags can be checked individually.

### **CCON:** Counter Control Register

| CF            | CR  | <br>CCF4 | CCF3 | CCF2 | CCF1          | CCF0       |
|---------------|-----|----------|------|------|---------------|------------|
| Address = 0   | D8H |          |      |      | Reset Value = | 00X0 0000B |
| Bit Addressat | ole |          |      |      |               |            |

These five event flags plus the PCA timer overflow flag share an interrupt vector as shown below. These flags are not cleared when the hardware vectors to the PCA interrupt address (0033H) so that the user can determine which event caused the interrupt. This also allows the user to define the priority of servicing each module.




Figure 2. PCA Interrupt

An additional bit was added to the Interrupt Enable (IE) register for the PCA interrupt. Similarly, a high priority bit was added to the Interrupt Priority (IP) register.

### IE: Interrupt Enable Register

Bit Addressable

| EA                                                      | EC                              | ET2 | ES | ET1 | EX1 | ET0 | EX0 |  |  |
|---------------------------------------------------------|---------------------------------|-----|----|-----|-----|-----|-----|--|--|
| Address = 0A8H Reset Value = 0000 0000B Bit Addressable |                                 |     |    |     |     |     |     |  |  |
| IP: Interrupt i                                         | IP: Interrupt Priority Register |     |    |     |     |     |     |  |  |
| _                                                       | PPC                             | PT2 | PS | PT1 | PX1 | PT0 | PX0 |  |  |
| Address = 0B8H Reset Value = X000 0000B                 |                                 |     |    |     |     |     |     |  |  |

Remember, each of the six possible sources for the PCA interrupt must be individually enabled as well—in the CCAPMn register for the modules and in the CCON register for the timer.



### CAPTURE MODE

Both positive and negative transitions can trigger a capture with the PCA. This allows the PCA flexibility to measure periods, pulse widths, duty cycles, and phase differences on up to five separate inputs. This section gives examples of all these different applications.

Figure 3 shows how the PCA handles a capture event. Using Module 0 for this example, the signal is input to P1.3. When a transition is detected on that pin, the 16-bit value of the PCA timer (CH,CL) is loaded into the capture registers (CCAP0H,CCAP0L). Module 0's event flag is set and an interrupt is flagged. The interrupt will then be generated if it has been properly enabled.

In the interrupt service routine, the 16-bit capture value must be saved in RAM before the next event capture occurs; a subsequent capture will write over the first capture value. Also, since the hardware does not clear the event flag, it must be cleared in software.

The time it takes to service this interrupt routine determines the resolution of back-to-back events with the same PCA module. To store two 8-bit registers and clear the event flag takes at least 9 machine cycles. That includes the call to the interrupt routine. At 12 MHz, this routine would take less than 10 microseconds. However, depending on the frequency and interrupt latency, the resolution will vary with each application.

### **Measuring Pulse Widths**

To measure the pulse width of a signal, the PCA module must capture both rising and falling edges (see Figure 4). The module can be programmed to capture either edge if it is known which edge will occur first. However, if this is not known, the user can select which edge will trigger the first capture by choosing the proper mode for the module.

Listing 1 shows an example of measuring pulse widths. (It's assumed the incoming signal matches the one in Figure 4.) In the interrupt routine the first set of capture values are stored in RAM. After the second capture, a subtraction routine calculates the pulse width in units of PCA timer ticks. Note that the subtraction does not have to be completed in the interrupt service routine. Also, this example assumes that the two capture events will occur within 2<sup>16</sup> counts of the PCA timer, i.e. rollovers of the PCA timer are not counted.




Figure 4. Measuring Pulse Width




Figure 3. PCA Capture Mode (Module 0)



### Listing 1. Measuring Pulse Widths

```
; RAM locations to store capture values
         CAPTURE
                                                             DATA
         PULSE_WIDTH
                                                             DATA
                                                                                       32H
         FLAG
                                                             BIT
                                                                                       20H.0
ÓRG OOOOH
JMP PCA_INIT
ORG 0033H
JMP PCA_INTERRUPT
         INIT: ; Initialize PCA timer
MOV CMOD, #00H ; Input to timer = 1/12 X Fosc
PCA_INIT:
         MOV CH, #OOH
         MOV CL, #OOH
          Initialize Module 0 in capture mode
         MOV CCAPMO, #21H
                                                                       ; Capture positive edge first
                                                                           ; for measuring pulse width
          SETB EC
                                                                        ; Enable PCA interrupt
          SETB EA
         SETB CR
                                                                         ; Turn PCA timer on
         CLR FLAG
                                                                           : clear test flag
                                            Main program goes here
         This example assumes Module O is the only PCA module
          being used. If other modules are used, software must
          check which module's event caused the interrupt.
PCA_INTERRUPT:
                                                                          ; Clear Module O's event flag
          CLR CCFO
          JB FLAG, SECOND_CAPTURE ; Check if this is the first
                                                                         ; capture or second
FIRST_CAPTURE:
         MOV CAPTURE, CCAPOL ; Save 16-bit capture value MOV CAPTURE+1, CCAPOH ; in RAM Chapture value control control capture value control capture value control capture value capture capt
         MOV CCAPMO, #11H ; Change module to now capture
                                                                        ; falling edges
; Signify 1st capture complete
          SETB FLAG
          RETI
SECOND_CAPTURE:
         PUSH ACC
          PUSH PSW
          CLR C
          MOV A, CCAPOL
                                                                         ; 16-bit subtract
          SUBB A, CAPTURE
          MOV PULSE_WIDTH, A
                                                                       ; 16-bit result stored in
          MOV A, CCAPOH
                                                                          : two 8-bit RAM locations
          SUBB A, CAPTURE+1
          MOV PULSE_WIDTH+1, A
          MOV CCAPMO, #21H
                                                                       ; Optional -- needed if user wants to
          CLR FLAG
                                                                        : measure next pulse width
          POP PSW
          POP ACC
          RETI
```



### **Measuring Periods**

Measuring the period of a signal with the PCA is similar to measuring the pulse width. The only difference will be the trigger source for the capture mode. In Figure 5, rising edges are captured to calculate the period. The code is identical to Listing 1 except that the capture mode should not be changed in the interrupt routine. The result of the subtraction will be the period.




Figure 5. Measuring Period

### **Measuring Frequencies**

Measuring a frequency with the PCA capture mode involves calculating a sample time for a known number of samples. In Figure 6, the time between the first capture and the "Nth" capture equals the sample time T. Listing 2 shows the code for N=10 samples. It's assumed that the sample time is less than  $2^{16}$  counts of the PCA timer.




Figure 6. Measuring Frequency



#### Listing 2. Measuring Frequencies

```
; RAM locations to store capture values
           DATA
  CAPTURE
                          30H
  PERIOD
                DATA
                          32H
  SAMPLE_COUNT DATA
                          34H
  FLAG
                BIT
                          20H.0
ORG OOOOH
JMP PCA_INIT
ORG 0033H
JMP PCA_INTERRUPT
; Initialization of PCA timer, Module O, and interrupt is the
; same as in Listing 1. Also need to initialize the sample
: count.
  MOV SAMPLE_COUNT, #10D ; N = 10 for this example
 ************************
                Main program goes here
 This code assumes only Module 0 is being used.
PCA_INTERRUPT:
  CLR CCFO
                          : Clear module 0's event flag
  JB FLAG, NEXT_CAPTURE
FIRST_CAPTURE:
  MOV CAPTURE, CCAPOL
  MOV CAPTURE+1, CCAPOH
  SETB FLAG
                          ; Signify first capture complete
  RETI
NEXT_CAPTURE:
  DJNZ SAMPLE_COUNT, EXIT
  PUSH ACC
  PUSH PSW
  CLR C
  MOV A, CCAPOL
                         ; 16-bit subtraction
  SUBB A, CAPTURE
  MOV PERIOD, A
  MOV A, CCAPOH
  SUBB A, CAPTURE+1
  MOV PERIOD+1, A
  MOV SAMPLE_COUNT, #10D ; Reload for next period
  CLR FLAG
  POP PSW
  POP ACC
EXIT:
  RETI
```



The user may instead want to measure frequency by counting pulses for a known sample time. In this case, one module is programmed in the capture mode to count edges (either rising or falling), and a second module is programmed as a software timer to mark the sample time. An example of a software timer is given later. For information on resolution in measuring frequencies, refer to Article Reprint AR-517, "Using the 8051 Microcontroller with Resonant Transducers," in the Embedded Controller Handbook.

#### **Measuring Duty Cycles**

To measure the duty cycle of an incoming signal, both rising and falling edges need to be captured. Then the duty cycle must be calculated based on three capture values as seen in Figure 7. The same initialization routine is used from the previous example. Only the PCA interrupt service routine is given in Listing 3.




Figure 7. Measuring Duty Cycle

**Listing 3. Measuring Duty Cycle** 

```
; RAM locations to store capture values
   CAPTURE
                                  30H
                       DATA
   PULSE_WIDTH
                                  32H
                       DATA
   PERIOD
                       DATA
                                  34H
   FLAG_1
                       BIT
                                  20H.0
   FLAG_2
                       BIT
                                  20H.1
ORG OOOOH
JMP PCA_INIT
ORG 0033H
JMP PCA_INTERRUPT
PCA_INIT:
; Initialization for PCA timer, module, and interrupt the same
 as in Listing 1. Capture positive edge first, then either
 edge.
                  Main program goes here
 This code assumes only Module 0 is being used.
PCA_INTERRUPT:
   CLR CCFO
                             ; Clear Module O's event flag
   JB FLAG_1, SECOND_CAPTURE
FIRST_CAPTURE:
   MOV CAPTURE, CCAPOL
   MOV CAPTURE+1, CCAPOH
   SETB FLAG_1
                             ; Signify first capture complete
   MOV CCAPMO, #31H
                             : Capture either edge now
   RETI
```



#### Listing 3. Measuring Duty Cycle (Continued)

```
SECOND_CAPTURE:
   PUSH ACC
   PUSH PSW
   JB FLAG_2, THIRD_CAPTURE
   CLR C
                             ; Calculate pulse width
   MOV A, CCAPOL
                              16-bit subtract
   SUBB A, CAPTURE
   MOV PULSE_WIDTH, A
   MOV A, CCAPOH
   SUBB A, CAPTURE+1
   MOV PULSE_WIDTH+1, A
   SETB FLAG_2
                            ; Signify second capture complete
   POP PSW
   POP ACC
   RETI
THIRD_CAPTURE:
   CLR C
                            ; Calculate period
   MOV A, CCAPOL
                            ; 16-bit subtract
   SUBB A, CAPTURE
   MOV PERIOD, A
   MOV A, CCAPOH
   SUBB A, CAPTURE+1
   MOV PERIOD+1, A
   MOV CCAPMO, #21H
                            ; Optional - reconfigure module to
   CLR FLAG_1
                            ; capture positive edges for next
   CLR FLAG_2
                            ; cycle
   POP PSW
   POP ACC
   RETI
```

After the third capture, a 16-bit by 16-bit divide routine needs to be executed. This routine is located in Appendix B. Due to its length, it's up to the user whether the divide routine should be completed in the interrupt routine or be called as a subroutine from the main program.

between two or more signals. For this example, two signals are input to Modules 0 and 1 as seen in Figure 8. Both modules are programmed to capture rising edges only. Listing 4 shows the code needed to measure the difference between these two signals. This code does not assume one signal is leading or lagging the other.

### **Measuring Phase Differences**

Because the PCA modules share the same time base, the PCA is useful for measuring the phase difference




Figure 8. Measuring Phase Differences



#### **Listing 4. Measuring Phase Differences**

```
; RAM locations to store capture values
  CAPTURE_O
                     DATA
                               30H
                               32H
  CAPTURE_1
                     DATA
  PHASE
                    DATA
                               34H
  FLAG_O
                    BIT
                              20H.0
  FLAG_1
                    BIT
                              20H.1
ORG OOOOH
JMP PCA_INIT
ORG 0033H
JMP PCA_INTERRUPT
PCA_INIT:
; Same initialization for PCA timer, and interrupt as
; in Listing 1. Initialize two PCA modules as follows:
  MOV CCAPMO, #21H
                        ; Module O capture rising edges
  MOV CCAPM1, #21H
                        ; Module 1 same
                Main program goes here
; This code assumes only Modules O and I are being used.
PCA_INTERRUPT:
  JB CCFO, MODULE_O
                              ; Determine which module's
  JB CCF1, MODULE_1
                              ; event caused the interrupt
MODULE_O:
  CLR CCFO
                               ; Clear Module O's event flag
  MOV CAPTURE_O, CCAPOL
                               : Save 16-bit capture value
  MOV CAPTURE_O+1, CCAPOH
  JB FLAG_1, CALCULATE_PHASE ; If capture complete on
                               ; Module 1, go to calculation
  SETB FLAG_O
                               ; Signify capture on Module 0
  RETI
```



#### Listing 4. Measuring Phase Differences (Continued)

```
MODULE_1:
   CLR CCF_1
                                   ; Clear Module 1's event flag
   MOV CAPTURE_1, CCAP1L
   MOV CAPTURE_1+1, CCAP1H
   JB FLAG_O, CALCULATE_PHASE
                                   ; If capture complete on
                                   ; Module 0, go to calculation
   SETB FLAG_1
                                   ; Signify capture on Module 1
   RETI
CALCULATE_PHASE:
   PUSH ACC
                                   ; This calculation does not
   PUSH PSW
                                   ; have to be completed in the
   CLR C
                                   ; interrupt service routine
   JB FLAG_O, MODO_LEADING JB FLAG_1, MOD1_LEADING
MODO_LEADING:
   MOV A, CAPTURE_1
   SUBB A, CAPTURE_O
   MOV PHASE, A
   MOV A, CAPTURE_1+1
   SUBB A, CAPTURE_0+1
   MOV PHASE+1, A
   CLR FLAG_O
   JMP EXIT
MOD1_LEADING:
   MOV A, CAPTURE_O
   SUBB A, CAPTURE_1
   MOV PHASE, A
   MOV A, CAPTURE_0+1
   SUBB A, CAPTURE_1+1
   MOV PHASE+1, A
   CLR FLAG_1
EXIT:
   POP PSW
   POP ACC
   RETI
```



#### Reading the PCA Timer

Some applications may require that the PCA timer be read instantaneously as a real-time event. Since the timer consists of two 8-bit registers (CH,CL), it would normally take two MOV instructions to read the whole timer. An invalid read could occur if the registers rolled over in the middle of the two MOVs.

However, with the capture mode a 16-bit timer value can be loaded into the capture registers by toggling a port pin. For example, configure Module 0 to capture falling edges and initialize P1.3 to be high. Then when the user wants to read the PCA timer, clear P1.3 and the full 16-bit timer value will be saved in the capture registers. It's still optional whether the user wants to generate an interrupt with the capture.

#### **COMPARE MODE**

In this mode, the 16-bit value of the PCA timer is compared with a 16-bit value pre-loaded in the module's compare registers. The comparison occurs three times per machine cycle in order to recognize the fastest possible clock input, i.e.  $\frac{1}{4}$  x oscillator frequency. When there is a match, one of three events can happen:

- (1) an interrupt Software Timer mode
- (2) toggle of a port pin High Speed Output mode
- (3) a reset
- Watchdog Timer mode.

Examples of each compare mode will follow.

#### **SOFTWARE TIMER**

In most applications a software timer is used to trigger interrupt routines which must occur at periodic intervals. Figure 9 shows the sequence of events for the Software Timer mode. The user preloads a 16-bit value in a module's compare registers. When a match occurs between this compare value and the PCA timer, an event flag is set and an interrupt is flagged. An interrupt is then generated if it has been enabled.

If necessary, a new 16-bit compare value can be loaded into (CCAPOH, CCAPOL) during the interrupt routine. The user should be aware that the hardware temporarily disables the comparator function while these registers are being updated so that an invalid match will not occur. That is, a write to the low byte (CCAPnO) disables the comparator while a write to the high byte (CCAPOH) re-enables the comparator. For this reason, user software must write to CCAPOL first, then CCAPOH. The user may also want to hold off any interrupts from occurring while these registers are being updated. This can easily be done by clearing the EA bit. See the code example in Listing 5.




Figure 9. Software Timer Mode (Module 0)



#### Listing 5. Software Timer

```
; Generate an interrupt in software every 20 msec
; Frequency = 12 MHz
; PCA clock input = 1/12 x Fosc \rightarrow 1 \musec
; Calculate reload value for compare registers:
             20 msec
           ----- = 20,000 counts
           1 µsec/count
ORG OOOOH
JMP PCA_INIT
ORG 0033H
JMP PCA_INTERRUPT
PCA_INIT:
; Initialize PCA timer same as in Listing 1
; MOV CCAPMO, #49H ; Module O in Software Timer mode
  MOV CCAPOL, #LOW(20000); Write to low byte first MOV CCAPOH, #HIGH(20000)
  SETB EC
                          ; Enable PCA interrupt
  SETB EA
  SETB CR
                          ; Turn on PCA timer
  ***********************
                Main program goes here
PCA_INTERRUPT:
  CLR CCFO
                         ; Clear Module O's event flag
  PUSH ACC
  PUSH PSW
  CLR EA
                         ; Hold off interrupts
  MOV A, #LOW(20000)
                         ; 16-Bit Add
  ADD A, CCAPOL
                         ; Next match will occur
  MOV CCAPOL, A
                         ; 20,000 counts later
  MOV A, #HIGH(20000)
  ADDC A, CCAPOH
  MOV CCAPOH, A
  SETB EA
; Continue with routine
  POP PSW
  POP ACC
  RETI
```



#### **HIGH SPEED OUTPUT**

The High Speed Output (HSO) mode toggles a port pin when a match occurs between the PCA timer and the preloaded value in the compare registers (see Figure 10). The HSO mode is more accurate than toggling pins in software because the toggle occurs *before* branching to an interrupt, i.e. interrupt latency will not effect the accuracy of the output. In fact, the interrupt is optional. Only if the user wants to change the time for the next toggle is it necessary to update the compare registers. Otherwise, the next toggle will occur when the PCA timer rolls over and matches the last compare value. Examples of both are shown.




Figure 10. High Speed Output Mode (Module 0)

Without any CPU intervention, the fastest waveform the PCA can generate with the HSO mode is a 30.5 Hz signal at 16 MHz. Refer to Listing 6. By changing the PCA clock input, slower waveforms can also be generated.


#### Listing 6. High Speed Output (Without Interrupt)

```
; Maximum output with HSO mode without interrupts = 30.5 Hz signal
; Frequency
                  = 16 MHz
; PCA clock input = 1/4 x Fosc \rightarrow 250 nsec
  MOV CMOD, #02H
  MOV CL, #OOH
  MOV CH, #OOH
  MOV CCAPMO, #4CH
                         ; HSO mode without interrupt enabled
  MOV CCAPOL, #OFFH
                         ; Write to low byte first
                         ; Pl.3 will toggle every 216 counts
  MOV CCAPOH, #OFFH
                         ; or 16.4 msec
                         : Period = 30.5 \text{ Hz}
   SETB CR
                         ; Turn on PCA timer
```



In this next example, the PCA interrupt is used to change the compare value for each toggle. This way a variable frequency output can be generated. Listing 7 shows an output of 1 KHz at 16 Mhz.


**Listing 7. High Speed Output (With Interrupt)** 





Another option with the HSO mode is to generate a single pulse. Listing 8 shows the code for an output with a pulse width of 20  $\mu$ sec. As in the previous example, the PCA interrupt will be used to change the time for the toggle. The first toggle will occur at time "t". After 80 counts of the PCA timer, 20  $\mu$ sec will have expired, and the next toggle will occur. Then the HSO mode will be disabled.

**Listing 8. High Speed Output (Single Pulse)** 





#### WATCHDOG TIMER

An on-board watchdog timer is available with the PCA to improve the reliability of the system without increasing chip count. Watchdog timers are useful for systems which are susceptible to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module which can be programmed as a watchdog. However, this module can still be used for other modes if the watchdog is not needed.

Figure 11 shows a diagram of how the watchdog works. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

In order to hold off the reset, the user has three options:

- (1) periodically change the compare value so it will never match the PCA timer,
- (2) periodically change the PCA timer value so it will never match the compare value, or
- (3) disable the watchdog by clearing the WDTE bit before a match occurs and then re-enable it.

The first two options are more reliable because the watchdog timer is never disabled as in option #3. If the program counter ever goes astray, a match will eventually occur and cause an internal reset. The second option is also not recommended if other PCA modules are being used. Remember, the PCA timer is the time base for all modules; changing the time base for other modules would not be a good idea. Thus, in most applications the first solution is the best option.

Listing 9 shows the code for initializing the watchdog timer. Module 4 can be configured in either compare mode, and the WDTE bit in CMOD must also be set. The user's software then must periodically change (CCAP4H,CCAP4L) to keep a match from occurring with the PCA timer (CH,CL). This code is given in the WATCHDOG routine.

This routine should not be part of an interrupt service routine. Why? Because if the program counter goes astray and gets stuck in an infinite loop, interrupts will still be serviced and the watchdog will keep getting reset. Thus, the purpose of the watchdog would be defeated. Instead call this subroutine from the main program within  $2^{16}$  count of the PCA timer.




Figure 11. Watchdog Timer Mode (Module 4)



#### Listing 9. Watchdog Timer

```
INIT_WATCHDOG:
  MOV CCAPM4, #4CH
                          ; Module 4 in compare mode
  MOV CCAP4L, #OFFH
                          ; Write to low byte first
  MOV CCAP4H, #OFFH
                          : Before PCA timer counts up to
                          ; FFFF Hex, these compare values
                          ; must be changed
  ORL CMOD, #40H
                          : Set the WDTE bit to enable the
                          ; watchdog timer without changing
                          ; the other bits in CMOD
 Main program goes here, but CALL WATCHDOG periodically.
  ******************
WATCHDOG:
  CLR EA
                          ; Hold off interrupts
  MOV CCAP4L, #00
                          ; Next compare value is within
  MOV CCAP4H, CH
                          ; 255 counts of the current PCA
  SETB EA
                          : timer value
  RET
```

#### **PULSE WIDTH MODULATOR**

The PCA can generate 8-bit PWMs by comparing the low byte of the PCA timer (CL) with the low byte of the compare registers (CCAPnL). When CL < CCAPnL the output is low. When CL  $\ge$  CCAPnL the output is high.

To control the duty cycle of the output, the user actually loads a value into the high byte CCAPnH (see Figure 12). Since a write to this register is asynchronous, a new value is not shifted into CCAPnL for comparison until

the next period of the output: that is, when CL rolls over from 255 to 00. This mechanism provides "glitch-free" writes to CCAPnH when the duty cycle of the output is changed.

CCAPnH can contain any integer from 0 to 255, but Figure 13 shows a few common duty cycles and the corresponding values for CCAPnH. Note that a 0% duty cycle can be obtained by writing to the port pin directly with the CLR bit instruction. To calculate the CCAPnH value for a given duty cycle, use the following equation:

CCAPnH = 256 (1 - Duty Cycle)

where CCAPnH is an 8-bit integer and Duty Cycle is expressed as a fraction.




Figure 12. PWM Mode (Module 0)






Figure 13. CCAPnH Varies Duty Cycle
Table 4. PWM Frequencies.

| PCA Timer Mode                                            | PWM Frequency                            |                                          |  |  |  |
|-----------------------------------------------------------|------------------------------------------|------------------------------------------|--|--|--|
| TOA TIME INOGE                                            | 12 MHz                                   | 16 MHz                                   |  |  |  |
| 1/12 Osc. Frequency                                       | 3.9 KHz                                  | 5.2 KHz                                  |  |  |  |
| 1/ <sub>4</sub> Osc. Frequency                            | 11.8 KHz                                 | 15.6 KHz                                 |  |  |  |
| Timer 0 Overflow:<br>8-bit<br>16-bit<br>8-bit Auto-Reload | 15.5 Hz<br>0.06 Hz<br>3.9 KHz to 15.3 Hz | 20.3 Hz<br>0.08 Hz<br>5.2 KHz to 20.3 Hz |  |  |  |
| External Input (Max)                                      | 5.9 KHz                                  | 7.8 KHz                                  |  |  |  |



#### Listing 10. PWM

```
INIT-PWM:

MOV CMOD, #02H ; Clock input = 250 nsec at 16 MHz

MOV CL, #00H ; Frequency of output = 15.6 KHz

MOV CH, #00H

MOV CCAPMO, #42H ; Module 0 in PWM mode

MOV CCAPOL, #00H

MOV CCAPOH, #128D ; 50 percent duty cycle

;

SETB CR ; Turn on PCA timer
```

The frequency of the PWM output will depend on which of the four inputs is chosen for the PCA timer. The maximum frequency is 15.6 KHz at 16 MHz. Refer to Table 4 for a summary of the different PWM frequencies possible with the PCA.

Listing 10 shows how to initialize Module 0 for a PWM signal at 50% duty cycle. Notice that no PCA interrupt is needed to generate the PWM (i.e no software overhead!). To create a PWM output on the 8051 requires a hardware timer plus software overhead to toggle the port pin. The advantage of the PCA is obvious, not to mention it can support up to 5 PWM outputs with just one chip.

#### CONCLUSION

This list of examples with the PCA is by no means exhaustive. However, the advantages of the PCA can easily be seen from the given applications. For example, the PCA can provide better resolution than Timers 0, 1 and 2 because the PCA clock rate can be three times faster. The PCA can also perform many tasks that these hardware timers can not, i.e. measure phase differences between signals or generate PWMs. In a sense, the PCA provides the user with five more timer/counters in addition to Timers 0, 1 and 2 on the 8XC51FA/FB.

Appendix A includes test routines for all the software examples in this application note. The divide routine for calculating duty cycles is in Appendix B. And finally, Appendix C is a table of the Special Function Registers for the 8XC51FA/FB with the new or modified registers boldfaced.



## APPENDIX A TEST ROUTINES

```
Listing 1a - Measuring Pulse Widths
$nomod51
$nosymbols
$nolist
$include (reg252.pdf)
Slist
     Variables
CAPTURE
                       DATA
                                   30H
PULSE_WIDTH
                       DATA
                                   32H
FLAG
                       BIT
                                   20H.0
ORG 0000H
JMP PCA_INIT
ORG 0033H
JMP PCA_INTERRUPT
      Initialize PCA timer
PCA_INIT:
            MOV CMOD, #00H
                                         ; input to PCA timer = 1/12 x Fosc
            MOV CH, #00
            MOV CL, #00
      initialize Module 0 in capture mode
            MOV CCAPMO, #21H
                                         ; Capture positive edge first on P1.3
            MOV CCAPOH, #00
            MOV CCAPOL, #00
            SETB EC
                                         ; Enable PCA interrupt
            SETB EA
            SETB CR
                                         ; Turn PCA timer on
            CLR FLAG
                                         ; Clear test flag
 Test program only
            JMP $
WAIT:
                                         ; Wait for PCA interrupt
            JMP WAIT
                     This code assumes Module 0 is the only module being used. If
      other PCA module's are being used, software must check which
      module's event flag caused the interrupt.
PCA INTERRUPT:
            CLR CCF0
                                         ; Clear module 0's event flag
            JB FLAG, SECOND_CAPTURE
FIRST_CAPTURE:
            MOV CAPTURE, CCAPOL
            MOV CAPTURE+1, CCAPOH
                                                                                       270609-16
```



```
MOV CCAPMO, #11H

; Change module to now capture
; falling edges
; Signify first capture complete

; 16-bit subtract

``



#### Listing 1b - Measuring Periods \$nomod51 \$nosymbols \$nolist \$include (reg252.pdf) \$list Variables CAPTURE DATA 30H PERIOD DATA 32H FLAG 20H.0 ORG 0000H JMP PCA_INIT **ORG 0033H** JMP PCA_INTERRUPT Initialize PCA timer NIT: MOV CMOD, #00H PCA_INIT: ; Input to timer = 1/12 x Fosc MOV CH, #00H MOV CL, #00 Initialize Module 0 in capture mode MOV CCAPMO, #21H ; Capture rising edges on P1.3 MOV CCAPOH, #00 MOV CCAPOL, #00 SETB EC ; Enable PCA interrupt SETB EA SETB CR ; Turn PCA timer on **CLR FLAG** ; Clear test flag Test program only WAIT: ; Wait for PCA interrupt JMP WAIT This code assumes only Module 0 is being used. If other modules are being used, software must check which module's flag caused the interrupt. PCA_INTERRUPT: CLR CCF0 ; Clear module 0's event flag JB FLAG, SECOND_CAPTURE FIRST_CAPTURE: MOV CAPTURE, CCAPOL MOV CAPTURE+1, CCAPOH 270609-18



```
SETB FLAG
RETI
;
SECOND_CAPTURE:
PUSH ACC
PUSH PSW
CLR C
MOV A, CCAPOL
SUBB A, CAPTURE
MOV PERIOD, A
MOV A, CCAPOH
SUBB A, CAPTURE+1
MOV PERIOD+1, A
;
CLR FLAG
POP PSW
POP ACC
RETI
;
END
;
SIGNIfy first capture complete
; 16-Bit subtraction
; 16-Bit subtraction
; 16-Bit subtraction
; 270609-19
```



```
Listing 2 - Measuring Frequencies
$nomod51
$nosymbols
$nolist
$include (reg252.pdf)
Slist
      Variables
CAPTURE
                        DATA
                                    30H
PERIOD
                        DATA
                                    32H
SAMPLE_COUNT
                        DATA
                                    34H
FLAG
                                    20H.0
ORG 0000H
JMP PCA_INIT
ORG 0033H
JMP PCA_INTERRUPT
      Initialize PCA timer
PCA_INIT:
           MOV CMOD, #00H
                                          ; Input to PCA timer = 1/12 x Fosc
            MOV CH, #00
            MOV CL, #00
      Initialize Module 0 in capture mode
            MOV CCAPMO, #21H
                                          ; Capture positive edges on P1.3
            MOV CCAPOH, #00
            MOV CCAPOL, #00
            MOV SAMPLE_COUNT, #10D
                                          ; N = 10 for this example
            SETB EC
                                          ; Enable PCA interrupt
            SETB EA
            SETB CR
                                          ; Turn PCA timer on
            CLR FLAG
                                          ; Test flag
 Test program only
WAIT:
            JMP$
                                          ; Wait for PCA interrupt
            JMP WAIT
      This code assumes only Module 0 is being used.
PCA_INTERRUPT:
            CLR CCF0
                                          ; Clear module 0's event flag
            JB FLAG, NEXT_CAPTURE
                                                                                         270609-20
```

## intel

```
FIRST_CAPTURE:
               MOV CAPTURE, CCAPOL
               MOV CAPTURE+1, CCAP0H
               SETB FLAG
                                                      ; Signify first capture complete
                RETI
NEXT_CAPTURE:
                DJNZ SAMPLE_COUNT, EXIT
               PUSH ACC
PUSH PSW
               CLR C
MOV A, CCAPOL
SUBB A, CAPTURE
MOV PERIOD, A
                                                      ; 16-Bit subtraction
               MOV A, CCAPOH
SUBB A, CAPTURE+1
MOV PERIOD+1, A
;
                MOV SAMPLE_COUNT, #10D
                                                       ; Reload for next capture
                CLR FLAG
                POP PSW
                POP ACC
RETI
EXIT:
END
                                                                                                                270609-21
```



```
Listing 3 - Measuring Duty Cycle
$nomod51
$nosymbols
$nolist
$include (reg252.pdf)
$list
      Variables
CAPTURE
                          DATA
                                       30H
PULSE_WIDTH
PERIOD
                          DATA
DATA
                                       32H
                                       34H
FLAG_1
                          BIT
                                       20H.0
FLAG_2
                          BIT
                                       20H.1
ORG 0000H
JMP PCA_INIT
ORG 0033H
JMP PCA_INTERRUPT
      Initialize PCA timer
PCA_INIT:
             MOV CMOD, #00H
                                             ; Input to PCA timer = 1/12 x Fosc
             MOV CH, #00
MOV CL, #00
      Initialize Module 0 in capture mode MOV CCAPM0, #21H
                                              ; Capture positive edge first on P1.3
             MOV CCAPOH, #00
             MOV CCAPOL, #00
             CLR FLAG_1
                                              ; Clear test flags
             CLR FLAG_2
             SETB EC
                                              ; Enable PCA interrupt
             SETB EA
             SETB CR
                                              ; Turn PCA timer on
                    Test program only
WAIT:
             JMP$
                                              ; Wait for PCA interrupt
             JMP WAIT
             This code assumes Module 0 is the only PCA module being used.
PCA_INTERRUPT:
             CLR CCF0
                                              ; Clear module 0's event flag
             JB FLAG_1, SECOND_CAPTURE
                                                                                                 270609-22
```



```
FIRST_CAPTURE:
               MOV CAPTURE, CCAPOL
               MOV CAPTURE+1, CCAP0H
               SETB FLAG_1
MOV CCAPMO, #31H
                                                   ; Signify first capture complete
                                                   ; Capture either edge now
               RETI
SECOND_CAPTURE:
               PUSH ACC
               PUSH PSW
               JB FLAG_2, THIRD_CAPTURE
               CLR C
                                                   ; Calculate pulse width
              MOV A, CCAPOL
SUBB A, CAPTURE
MOV PULSE_WIDTH, A
MOV A, CCAPOTURE
                                                  ; 16-bit subtract
               SUBB A, CAPTURE+1
               MOV PULSE_WIDTH+1, A
;
               SETB FLAG_2
                                                  ; Signify second capture complete
               POP PSW
               POP ACC
               RETI
THIRD_CAPTURE:
               CLR C
                                                  ; Calculate period
               MOV A, CCAPOL
                                                  ; 16-bit subtract
               SUBB A, CAPTURE
               MOV PERIOD, A
               MOV A, CCAPOH
               SUBB A, CAPTURE+1
MOV PERIOD+1, A
              MOV CCAPMO, #21H
                                                  ; Optional- reconfigure module to
               CLR FLAG_1
                                                  ; capture positive edges for
               CLR FLAG 2
                                                  ; next cycle
              POP PSW
              POP ACC
              RETI
END
                                                                                                          270609-23
```



```
Listing 4 - Measuring Phase Differences
$nomod51
$nosymbols
$nolist
$include (reg252.pdf)
$list
       Variables
CAPTURE_0
                             DATA
                                            30H
CAPTURE_1
                             DATA
                                            32H
PHASE
                             DATA
                                            34H
FLAG 0
                             BIT
                                            20H.0
FLAG_1
                             BIT
                                            20H.1
ORG 0000H
JMP PCA_INIT
ORG 0033H
JMP PCA_INTERRUPT
       Initialize PCA timer
NIT: MOV CMOD, #00H
MOV CH, #00
PCA_INIT:
                                                   ; input to PCA timer = 1/12 x Fosc
              MOV CL, #00
       Initialize Modules 0 & 1 In capture mode MOV CCAPM0, #21H
                                                   ; Capture positive edges on P1.3
              MOV CCAPOH, #00
              MOV CCAPOL, #00
              MOV CCAPM1, #21H
                                                 ; Capture positive edges on P1.4
              MOV CCAP1H, #00
MOV CCAP1L, #00
              MOV RO, #0FFH
                                                  ; Used for test program only
              MOV R1, #0FFH
              CLR FLAG_0
                                                   ; Clear test flags
              CLR FLAG_1
              SETB EC
                                                   ; Enable PCA interrupt
              SETB EA
              SETB CR
                                                   ; Turn PCA timer on
                                                                                                          270609-24
```



```
Test program only
             CALL TOG1
MAIN:
                                               ; Generate two waveforms
             CALL DELAY2
                                               ; with known phase difference
             CALL TOG2
             JMP MAIN
                                               ; These two waveforms are input to ; P1.3 and P1.4
TOG1:
             CPL P1.6
             CALL DELAY1
             RET
TOG2:
             CPL P1.5
             CALL DELAY1
             RET
DELAY1:
             DJNZ RO. $
             RET
DELAY2:
             DJNZ R1, $
             RET
       This code assumes only Modules 0 and 1 are being used.
PCA_INTERRUPT:
              JB CCF0, MODULE_0
                                                ; Determine which module's event
              JB CCF1, MODULE_1
                                                ; caused the interrupt
MODULE_0:
              CLR CCF0
                                               ; Clear Module 0's event flag
             MOV CAPTURE_0, CCAPOL
MOV CAPTURE_0+1, CCAPOH
              JB FLAG_1, CALCULATE_PHASE
                                                ; If capture is complete on Module 1,
                                                ; go to calculation
              SETB FLAG 0
                                                Signify capture complete on
              RETI
                                                : Module 0
MODULE_1:
              CLR CCF1
                                                ; Clear Module 1's event flag
             MOV CAPTURE_1, CCAP1L
MOV CAPTURE_1+1, CCAP1H
JB FLAG_0, CALCULATE_PHASE
                                                ; If capture is complete on Module 0,
                                                 go to calculation
              SETB FLAG_1
                                                 Signify capture complete
             RETI
                                                : Module 1
CALCULATE_PHASE:
             PUSH ACC
                                                ; This calculation does not have to
             PUSH PSW
                                                ; be completed in the interrupt
             CLR C
                                                ; service routine
             JB FLAG_0, MOD0_LEADING
                                                                                                     270609-25
```

2-275





```
Listing 5. Software Timer
$nomod51
$nosymbols
$nolist
$include (reg252.pdf)
$list
       Software Timer mode which interrupts every 20 msec with Fosc = 12 MHz.
ORG 0000H
JMP PCA_INIT
ORG 0033H
JMP PCA INTERRUPT
       Initialize PCA timer
PCA_INIT:
               MOV CMOD, #00H
                                                    ; Input to PCA timer = 1/12 x Fosc
               MOV CH, #00
MOV CL, #00
               MOV CCAPMO, #49H
                                                    ; Software Timer mode with interrupt
               MOV CCAPOL, #LOW(20000)
MOV CCAPOH, #HIGH(20000)
                                                    ; Write to low byte first
                                                    ; Enable PCA interrupt
               SETB EC
               SETB EA
               SETB CR
                                                    ; Turn PCA timer on
 Test program only
WAIT:
               JMP $
                                                    ; Wait for PCA interrupt
               JMP WAIT
       This code assumes Module 0 is the only module being used. If
       other PCA module's are being used, software must check which module's event flag caused the interrupt.
PCA INTERRUPT:
               CLR CCF0
                                                    ; Clear module 0's event flag
               PUSH ACC
PUSH PSW
                                                    ; Hold off interrupts
               CLR EA
               MOV A, #LOW(20000)
ADD A, CCAPOL
MOV CCAPOL, A
MOV A, #HIGH(20000)
ADDC A, CCAPOH
                                                    ; 16-bit add
                                                     ; Next match will occur 20,000
                                                    ; counts later
               MOV CCAPOH, A
               SETB EA
               POP PSW
               POP ACC
               RETI
END
                                                                                                               270609-27
```



```
Listing 6, High Speed Output (without interrupt)
$nomod51
$nosymbols
$nolist
$include (reg252.pdf)
$list
         HSO mode without PCA interrupt. Maximum frequency output = 30.5 Hz
         at Fosc = 16 MHz.
ORG 0000H
JMP PCA_INIT
         Initialize PCA timer
NIT: MOV CMOD, #02H
MOV CH, #00
MOV CL, #00
PCA_INIT:
                                                       ; Input to PCA timer = 1/4 x Fosc
                                                      ; HSO Mode without interrupt enabled
; Write to low byte first
; P1.3 will toggle every 65,536 counts
                  MOV CCAPMO, #4CH
                  MOV CCAPOL, #0FFH
MOV CCAPOH, #0FFH
                                                       ; or 16.4 msec at Fosc = 16 MHz
                                                       ; Period = 30.5 Hz
                  SETB CR
                                                       ; Turn PCA timer on
END
                                                                                                                                   270609-28
```



```
Listing 7. High Speed Output (with interrupts)
$nomod51
$nosymbols
$nolist
$include (reg252.pdf)
$list
      HSO mode with variable frequency. This example outputs a 1KHz signal
      with Fosc = 16 MHz.
ORG 0000H
JMP PCA INIT
ORG 0033H
JMP PCA_INTERRUPT
      Initialize PCA timer
             MOV CMOD, #02H
PCA_INIT:
                                         ; Input to PCA timer = 1/4 x Fosc
             MOV CH, #00
             MOV CL, #00
                                         ; HSO mode with interrupt enabled
             MOV CCAPMO, #4DH
             MOV CCAPOL, #LOW(1000)
MOV CCAPOH, #HIGH(1000)
                                         ; t = 1000 arbitrary
             CLR P1.3
              SETB EC
                                         ; Enable PCA interrupt
              SETB EA
              SETB CR
                                         ; Turn PCA timer on
              Test program only
                                         ; Wait for PCA interrupt
WAIT:
              JMP $
             JMP WAIT
             This code assumes Module 0 is the only module being used. If
       other PCA module's are being used, software must check which
       module's event flag caused the interrupt.
PCA_INTERRUPT:
              CLR CCF0
                                         ; Clear module 0's event flag
             PUSH ACC
              PUSH PSW
                                         ; Hold off interrupts
              CLR EA
              MOV A, #LOW(2000)
                                         ; 16-bit add
              ADD A, CCAPOL
                                         ; 2000 counts later P1.3
              MOV CCAPOL, A
                                         ; will toggle
             MOV A, #HIGH(2000)
ADDC A, CCAPOH
MOV CCAPOH, A
                                                                                                    270609-29
             SETB EA
             POP PSW
             POP ACC
             RETI
END
                                                                      270609-30
```



```
Listing 8. High Speed Output (Single Pulse)
$nomod51
$nosymbols
$nolist
$include (reg252.pdf)
$list
      HSO mode generates a single pulse width of 20 usecs with Fosc = 16 MHz.
ORG 0000H
JMP PCA_INIT
ORG 0033H
JMP PCA_INTERRUPT
      Initialize PCA timer
PCA_INIT:
             MOV CMOD, #02H
                                         : Input to PCA timer = 1/4 x Fosc
             MOV CH, #00
             MOV CL, #00
             MOV CCAPMO, #4DH
                                         ; HSO mode with interrupt enabled
             MOV CCAPOL, #LOW(1000)
MOV CCAPOH, #HIGH(1000)
                                         ; t = 1000 arbitrary
             CLR P1.3
             SETB EC
                                         ; Enable PCA interrupt
             SETB EA
              SETB CR
                                         ; Turn PCA timer on
             Test program only
WAIT:
              JMP $
                                         ; Wait for PCA interrupt
             JMP WAIT
               This code assumes Module 0 is the only module being used. If
       other PCA module's are being used, software must check which
       module's event flag caused the interrupt.
PCA_INTERRUPT:
              CLR CCF0
                                         ; Clear module 0's event flag
              JNB P1.3, DONE
              PUSH ACC
             PUSH PSW
              CLR EA
                                         ; Hold off interrupts
             MOV A, #LOW(80)
ADD A, CCAPOL
MOV CCAPOL, A
                                         ; 16-bit add
                                         ; 80 counts later P1.3
                                        ; will toggle
              MOV A, #HIGH(80)
                                                                                                      270609-31
             ADDC A, CCAPOH
MOV CCAPOH, A
             SETB EA
             POP PSW
              POP ACC
              RETI
DONE:
              MOV CCAPMO, #00H
                                         ; Disable HSO mode
              RETI
END
                                                                                          270609-32
```



```
Listing 9. Watchdog Timer
$nomod51
$nosymbols
$nolist
$include (reg252.pdf)
$list
ORG 0000H
JMP PCA INIT
      Initialize PCA timer
NIT: MOV CMOD, #00H
PCA_INIT:
                                     ; Input to PCA timer = 1/12 x Fosc
            MOV CH, #00
            MOV CL, #00
            MOV CCAPM4, #4CH
MOV CCAP4L, #0FFH
                                      ; Module 4 in compare mode
                                      ; Write to low byte first
            MOV CCAP4H, #0FFH
                                      ; Before PCA timer counts up to FFFF Hex,
                                      ; these compare values must be changed
            ORL CMOD, #40H
                                      ; Set the WDTE bit to enable watchdog timer
            SETB CR
                                     ; Turn PCA timer on
Test program only
START:
            MOV R1, #120D
MOV R0, #0FFH
                                     ; Delay for approx. 60 msec
            DJNZ RO, $
DJNZ R1, MAIN
CALL WATCHDOG
MAIN:
                                     ; Check that watchdog never causes a reset
            JMP START
WATCHDOG:
            CLR EA
                                     ; Hold off interrupts
            MOV CCAP4L, #00H
MOV CCAP4H, CH
                                     ; Next compare value is within
                                     ; 255 counts of the current PCA
            SETB EA
                                     ; timer value
,
END
                                                                                             270609-33
```



```
Listing 10. Pulse Width Modulator
$nomod51
$nosymbols
$nolist
$include (reg252.pdf)
$list
        PWM mode - Maximum frequency output = 15.6 KHz with Fosc = 16 Mhz.
ORG 0000H
JMP PCA_INIT
        Initialize PCA timer
                MOV CMOD, #02H
MOV CH, #00
MOV CL, #00
PCA_INIT:
                                                 ; Input to PCA timer = 1/4 x Fosc
                                                 ; At 16 MHz, frequency = 15.6 KHz
                MOV CCAPMO, #42H
MOV CCAPOL, #00H
MOV CCAPOH, #128D
                                                 ; PWM Mode
; Write to low byte first
                                                 ; 50 percent duty cycle
                                                 ; Turn PCA timer on
                SETB CR
END
                                                                                                                    270609-34
```



# APPENDIX B Duty Cycle Calculation

\$DEBUG

SHORT_DIVISION SEGMENT CODE

EXTRN DATA(PULSE_WIDTH, PERIOD, DUTY_CYCLE)
PUBLIC DUTY CYCLE CALCULATION

RSEG SHORT_DIVISION

DUTY_CYCLE_CALCULATION

CALCULATES DUTY_CYCLE = PULSE WIDTH / PERIOD

Inputs to this routine are 16-bit pulse width and period measurements of a rectangular waveform. The output is a 9-bit BCD number representing the duty cycle of the waveform. The low 8 bits of the result are returned in DUTY_CYCLE. The 9th bit is the carry bit in the PSW. If the duty cycle is between 0 and 99 percent, the carry bit is 0 and DUTY_CYCLE contains the two BCD digits representing the duty cycle as a percent. If the duty cycle is 100 percent, the carry bit is 1 and DUTY_CYCLE contains 0.

INPUTS: PULSE_WIDTH 2 bytes in externally defined DATA (low byte at PULSE_WIDTH, high byte at PULSE_WIDTH+1)

PERIOD 2 bytes in externally defined DATA (low byte at PERIOD, high byte at PERIOD+1)

OUTPUT: DUTY_CYCLE 1 byte in externally defined DATA

**VARIABLES AND REGISTERS MODIFIED:** 

PULSE_WIDTH, DUTY_CYCLE ACC, B, PSW, R2, R3

ERROR EXIT: Exit with OV = 1 indicates PULSE_WIDTH > PERIOD.

DUTY_CYCLE_CALCULATION:

MOV A,PERIOD+1
CJNE A,PULSE_WIDTH+1,NOT_EQUAL
MOV A,PERIOD
CJNE A,PULSE_WIDTH,NOT_EQUAL

270609-35



```
EQUAL:
       SETB C
       MOV DUTY_CYCLE,#0
       CLR OV
       RET
NOT_EQUAL:
       JNC CONTINUE
       SETB OV
       RET
CONTINUE:
       MOV R2,#8
       MOV
              DUTY_CYCLE,#0
       MOV
              R3,#0
TIMES_TWO:
       MOV A,PULSE_WIDTH
       RLC
       MOV PULSE WIDTH, A
       MOV A,PULSE_WIDTH+1
       RLC
       MOV
              PULSE_WIDTH+1,A
       MOV A,R3
       RLC
       VOM
              R3,A
COMPARE:
       CJNE R3,#0,DONE
MOV A,PULSE_WIDTH+1
CJNE A,PERIOD+1,DONE
       MOV A,PULSE_WIDTH
       CJNE A,PERIOD,DONE
DONE:
       CPL
BUILD_DUTY_CYCLE:

MOV A,DUTY_CYCLE

RLC A
       MOV DUTY_CYCLE,A
             ACC.0,LOOP_CONTROL
       JNB
SUBTRACT:
       MOV A,PULSE_WIDTH
       MOV A,POLSE_WIDTH
SUBB A,PERIOD
MOV PULSE_WIDTH,A
MOV A,PULSE_WIDTH+1
SUBB A,PERIOD+1
MOV PULSE_WIDTH+1,A
       MOV A,R3
       SUBB A,#0
MOV R3,A
LOOP_CONTROL:

DJNZ R2,TIMES_TWO
                                                                                  270609-36
```



```
FINAL_TIMES_TWO:
       MOV A,PULSE_WIDTH
       RLC
             PULSE_WIDTH,A
A,PULSE_WIDTH+1
       MOV
       MOV
       RLC
             A
PULSE_WIDTH+1,A
       MOV
       MOV A,R3
       RLC
       MOV R3,A
FINAL_COMPARE:

CJNE R3,#0,FINAL_DONE
      MOV A,PULSE_WIDTH+1
CJNE A,PERIOD+1,FINAL_DONE
MOV A,PULSE_WIDTH
       CJNE A,PERIOD,FINAL_DONE
FINAL_DONE:
       JC CONVERT_TO_BCD
MOV A,DUTY_CYCLE
       ADD
             A,#1
       MOV
             DUTY_CYCLE,A
       JNC
             CONVERT_TO_BCD
       CLR
             ٥v
       RET
CONVERT_TO_BCD:

MOV A,DUTY_CYCLE
MOV B,#10
       MUL AB
       XCH A,B
       SWAP A
       MOV DUTY_CYCLE,A
       MOV A,#10
MUL AB
       XCH
             A,B
       ORL
             DUTY_CYCLE,A
       MOV
             A,#10
AB
       MUL
       MOV
             A,B
       CJNE A,#5,TEST
TEST: JBC
             CY,OUT
       MOV
             A,DUTY_CYCLE
       ADD
             A,#1
       DA
       MOV
             DUTY_CYCLE,A
OUT: RET
END
                                                                              270609-37
```



## APPENDIX C

A map of the Special Function Register (SFR) space is shown in Table A1. Those registers which are new or have new bits added for the 83C51FA and 83C51FB have been **boldfaced**.

Note that not all of the addresses are occupied. Unoccupied addresses are not implemented on the chip.

Read accesses to these addresses will in general return random data, and write accesses will have no effect.

User software should not write 1s to these unimplemented locations, since they may be used in future 8051 family products to invoke new features. In that case the reset or inactive values of the new bits will always be 0, and their active values will be 1.

Table A1. Special Function Register Memory Map and Values After Reset

		Table A I. S	peciai Funct	ion Register	memory map	and values	After Heset		
F8	,	CH 00000000	CCAP0H XXXXXXXX	CCAP1H XXXXXXXX	CCAP2H XXXXXXXX	CCAP3H XXXXXXXX	CCAP4H XXXXXXXX		FF
F0	* B 00000000								F7
E8		CL 00000000	CCAP0L XXXXXXXX	CCAP1L XXXXXXXX	CCAP2L XXXXXXXX	CCAP3L XXXXXXXX	CCAP4L XXXXXXXX		EF
E0	* ACC 00000000				ı				E7
D8	CCON 00X00000	CMOD 00XXX000	CCAPM0 X0000000	CCAPM1 X0000000	CCAPM2 X0000000	CCAPM3 X0000000	CCAPM4 X0000000		DF
D0	* PSW 00000000								D7
C8		T2MOD XXXXXXX0	RCAP2L 00000000	RCAP2H 00000000	TL2 00000000	TH2 00000000		,	CF
C0									C7
B8	* IP X0000000	SADEN 00000000							BF
ВО	* P3 11111111								В7
<b>A8</b>	* IE 00000000	SADDR 00000000							AF
Α0	* P2 11111111			,					Α7
98	* SCON 00000000	* SBUF XXXXXXXX							9F
90	* P1 11111111								97
88	* TCON 00000000	* TMOD 00000000	* TL0 00000000	* TL1 00000000	* TH0 00000000	* TH1 00000000			8F
80	* P0 11111111	* SP 00000111	* DPL 00000000	* DPH 00000000				*PCON ** 00XX0000	87

^{* =} Found in the 8051 core (See 8051 Hardware Description in the Embedded Controller Handbook for explanations of these SFRs).

^{** =} See description of PCON SFR. Bit PCON.4 is not affected by reset.

X = Undefined.



# APPLICATION NOTE

**AP-425** 

September 1988

## **Small DC Motor Control**

JAFAR MODARES
ECO APPLICATIONS



#### INTRODUCTION

This application note shows how an 83C51FA can be used to efficiently control DC motors with minimum hardware requirements. It also discusses software implementation and presents helpful techniques as well as sample code needed to realize precision control of a motor.

There is also a brief overview of the new features of the 83C51FA. This new feature is called the Programmable Counter Array (PCA) and is capable of delivering Pulse Width Modulated signals (PWM) through designated I/O pins.

It is assumed that the reader is familiar with the MCS-51 architecture and its assembly language. For more information about the 8051 architecture and the PCA refer to the Embedded Controller Handbook Volume 1 (order no. 210918-006).

This document will not discuss stepper motors or motor control algorithms.

#### DC MOTORS

DC motors are widely used in industrial and consumer applications. In many cases, absolute precision in movement is not an issue, but precise speed control is. For example, a DC motor in a cassette player is expected to run at a constant speed. It does not have to run for precise increments which are fractions of a turn and stop exactly at a certain point.

However, some motor applications do require precise positioning. Examples are high resolution plotters, printers, disk drives, robotics, etc. Stepper motors are frequently used in those applications. There are also applications which require precise speed control along with some position accuracy. Video recorders, compact disk drives, high quality cassette recorders are examples of this category.

By controlling DC motors accurately, they can overlap many applications of stepper motors. The cost of the control system depends on the accuracy of the encoder and the speed of the processor.

The 83C51FA can control a DC motor accurately with minimum hardware at a very low cost. The microcontroller, as the brain of a system, can digitally control the angular velocity of the motor, by monitoring the feedback lines and driving the output lines. In addition it can perform other tasks which may be needed in the application.

Almost every application that uses a DC motor requires it to reverse its direction of rotation or vary its speed. Reversing the direction is simply done by changing the polarity of the voltage applied to the motor. Figure 1 shows a simplified symbolic representation of a driver circuit which is capable of reversing the polarity of the input to the motor.




Figure 1. Reversible Motor Driver Circuit

Varying the speed requires changing the voltage level of the input to the motor, and that means changing the input level to the motor driver. In a digitally-controlled system, the analog signal to the driver must come from some form of D/A converter. But adding a D/A converter to the circuit adds to the chip count, which means more cost, higher power consumption, and reduced reliability of the system.

The other alternative is to vary the pulse width of a digital signal input to the motor. By varying the pulse width the average voltage delivered to the motor changes and so does the speed of the motor. A digital circuit that does this is called a Pulse Width Modulator (PWM). The 83C51FA can be configured to have up to 5 on-board pulse width modulators.

#### THE 83C51FA

The 83C51FA is an 8-bit microcontroller based on the 8051 architecture. It is an enhanced version of the 87C51 and incorporates many new features including the Programmable Counter Array (PCA).

Included in the Programmable Counter Array is a 16-bit free running timer and 5 separate modules.

The PCA timer has two 8-bit registers called CL (low byte) and CH (high byte), and is shared by all modules. It can be programmed to take input from four different sources. The inputs provide flexibility in choosing the count rate of the timer. The maximum count rate is 4 MHz (1/4 of the oscillator frequency).

Some of the port 1 pins are used to interface each module and the timer to the outside world. When the port pins are not used by the PCA modules, they may be used as regular I/O pins.

The modules of the PCA can be programmed to perform in one of the following modes: capture mode,



compare mode, high speed output mode, pulse width modulator (PWM) mode, or watchdog timer mode (only module 4).

Every module has an 8-bit mode register called CCAPMn (Figure 2), and a 16-bit compare/capture register called CCAPnL & CCAPnH, where n can be any value from 0 to 4 inclusive. By setting the appropriate bits in the mode register you can program each module to operate in one of the aforementioned modes.




Figure 2. CCAPMn Register

When a module is programmed in capture mode, an external signal on the corresponding port pin will cause a capture of the current value of the 16-bit timer. By setting bits CAPPn or CAPNn or both, the module can be programmed to capture on the rising edge, falling, edge, or either edge of the signal. If enabled, an interrupt is generated at the time of capture.

When module is to perform in one of the compare modes (software timer, high speed output, watch dog timer, PWM), the user loads the capture/compare registers with a calculated value, which is compared to the contents of the 16-bit timer, and causes an event as soon as the values match. It can also generate an interrupt.

PWM is one of the compare modes and is the only one which uses only 8 bits of the capture/compare register. The user writes a value (0 to FFH) into the high byte (CCAPnH) of the selected module. This value is transferred into the lower byte of the same module and is compared to the low byte of the PCA timer. While CL < CCAPnL the output on the corresponding pin is a logic 0. When CL > CCAPnL, the output is a logic 1.

In this application note we will see how a module can be programmed to perform as a PWM to control the speed and direction of a DC motor.

#### SETTING UP THE PCA

The 83C51FA has several Special Function Registers (SFRs) that are unknown to ASM51 versions before 2.4. The names of these SFRs must be defined by DATA directive or be defined in a separate file and be included at the time of compilation. Such a file has already been created and is included in the ASM51 package version 2.4.

Two special function registers are dedicated to the PCA timer to allow mode selection and control of the timer. These registers are CCON and CMOD and are shown in figure 3. CCON contains the PCA timer ON/OFF bit (CR), timer rollover flag (CF) and module flags (CCFn). Module flags are used to determine which module causes the PCA interrupt.




Figure 3. CCON and CMOD Registers

First the clock source for the PCA timer must be defined. The 16 bit timer may have one of four sources for its input. These sources are: osc freq/4, osc freq/12, timer 0 overflow, and external clock.

Two bits in the CMOD register are dedicated to selecting one of the sources for the PCA timer input. They are bits 1 and 2 of CMOD which are called CPS0 and CPS1. CMOD is not bit addressable, thus the value



must be loaded as a byte. Figure 4 shows all the sources and the corresponding values of CPS0 and CPS1.

CPS1	CPS0	TIMER INPUT SOURCE
0	0	Internal clock, Fosc/12
0	1	Internal clock, Fosc/4
1	0	Timer 0 overflow
1	1	External clock (input on P1.2)

Figure 4. Timer Input Source

Next the appropriate module must be programmed as a PWM. As it was noted earlier, the 8-bit mode register for each module is called CCAPMn (see figure 2). Bit 1 of each register is called PWMn. This bit along with ECOMn (bit 6 of the same register) must be set to program the module in the PWM mode. PWM is one of the compare functions of the PCA, and ECOMn enables the compare function. Thus, the hex value that must be loaded into the appropriate CCAPMn register is 42H.

Now that the module is programmed as a PWM, a value must be loaded in the high byte of the compare register to select the duty cycle. The value can be any number from 0 to 255. In the 83C51FA loading 0 in the CCAPnH will yield 100% duty cycle, and 255 (0FFh) will generate a 0.4% duty cycle. See figure 5.

The next step is to start the PCA timer. The bit that turns the timer on and off is called CR and is bit 6 of




Figure 5. Selected Duty Cycles and Waveforms

CCON register (Figure 3). Since this register is bit addressable, you can use bit instructions to turn the timer on and off.

In the following example module 2 has been selected to provide a PWM signal to a motor driver. An external clock will be provided for the timer input, so the value that needs to be loaded into CMOD is 06H.

#### HARDWARE REQUIREMENT

When using an 83C51FA, very little hardware is required to control a motor. The controller can interface to the motor through a driver as shown in figure 6.




Figure 6. Simplified Circuit Diagram of a Closed Loop System

This configuration, a closed loop circuit, takes up only three I/O pins. The line controlling direction can be a regular port pin but the speed control line must be one of the port 1 pins which corresponds to a PCA module selected for PWM. Depending on how the feedback is generated and processed, it could be connected to a regular I/O, an external interrupt, or a PCA module. Feedback is discussed in more detail in the feedback section of this application note.

The diagram in Appendix A is an example of a DC motor circuit which has been built and bench-tested.

#### DRIVER CIRCUIT

Although some DC motors operate at 5 volts or less, the 83C51FA can not supply the necessary current to drive a motor directly. The minimum current requirements of any practical motor is higher than any microcontroller can supply. Depending on the size and ratings of the motor, a suitable driver must be selected to take the control signal from the 83C51FA and deliver the necessary voltage and current to the motor.

A motor draws its maximum current when it is fully loaded and starts from a stand still condition. This factor must be taken into account when choosing a driver. However, if the application requires reversing the motor, the current demand will even be higher. As the motor's speed increases, it's power consumption decreases. Once the speed of a motor reaches a steady state, the current depends on the load and the voltage across the motor.

Standard motor drivers are available in many current and voltage ratings. One example is the L293 series which can output up to 1 ampere per channel with a supply voltage of 36 V. It has separate logic supply and takes logical input (0 or 1) to enable or disable each channel. There are four channels per device. The L293D also includes clamping diodes needed for protecting the driver against the back EMF generated during the reversing of motor.

4

#### **NOISE CONSIDERATIONS**

Motors generate enough electrical noise to upset the performance of the controller. The source of the noise could be from the switching of the driver circuits or the motor itself. Whatever the cause of the noise may be, it must be isolated or bypassed.

Isolating the microcontroller from the driver circuit is helpful in keeping the noise limited.

Bypass capacitors help a great deal in suppressing the noise. They must be added to the power and ground (Figure 7 diagram a), on the driver circuit (diagram b), on the motor terminals (diagram c), and on the 83C51FA (diagram d). The capacitors must be as close to the component as possible. In fact the best location is under the chip or on top of it if packaging allows. The diagrams in figure 7 show the location and some typical values for the bypass capacitors.






Figure 7. Typical Locations and Values for Bypass Capacitors

# OPEN LOOP & CLOSED LOOP SYSTEMS

There are two types of motor control systems: open loop and closed loop.

In the open loop system the controller outputs a signal to turn the motor on/off or to change the direction of the rotation based on an input that does not come from the motor. For example, the position of a manual or timer switch becomes the input to the controller, which varies the input to the motor. In another case, the controller may take input from data tables in the program to run, vary the speed, reverse direction, or stop the motor.

Closed loop systems can use one or more of the above mentioned examples for the open loop system, plus at least one feedback signal from the motor. The feedback signal provides such information as speed, position, and/or direction of motion.

Many applications require that a motor run at a constant speed. The controller has to continuously make adjustments to keep the speed within the limits. In some cases the speed of the motor is synchronized to another motor or moving part of the system.

Depending on the type of feedback signal, the 83C51FA may have to use other modules of the PCA along with other on-chip peripherals such as Timer/Counters, Serial Port, and the interrupt system to precisely control a DC motor.

The example in the following section uses one PCA module to generate PWM, and another module (in capture mode) to receive feedback from a DC motor.

#### **FEEDBACK**

The feedback comes from a sensing device which can detect motion. The sensing device may be an optical encoder, infrared detector, Hall effect sensor, etc. Depending on the application, one or more of the above mentioned sensing devices may be suitable.

The optical sensors should be encapsulated for better reliability. If they are not enclosed, factors such as ambient light, dust, and dirt can lessen their sensitivity.

Hall effect sensors are insensitive to any type of light. They change logic levels going into and coming out of a magnetic field. The sensing device is normally mounted



on some stationary part of the system and the magnet is installed on the rotating part. The potential problem with the Hall effect sensors are that if the gap between the magnet and the sensing device is too big, the sensing device may not be affected by the magnetic field. Also the number of magnets is limited which means fewer feedback pulses will be provided.

Whatever the means of sensing, the result is a signal which is fed to the controller. The 83C51FA can use the feedback signal to determine the speed and position of the motor. Then it can make adjustments to increase or decrease the speed, reverse the direction, or stop the motor.

In the following example module 3 of PCA is set up to perform in the capture mode. In this mode module 3 will receive feedback signals from a Hall effect transistor fixed behind a wheel which is mounted on the shaft of a DC motor. Two magnets are embedded on this wheel in equal distances from each other (180 degrees apart). Every time that the Hall effect transistor passes through the magnetic field, it generates a pulse.

The signal is input to P1.6 which is the external interface for module 3 of the PCA. In this example, module 3 is programmed to capture on the rising edge of the

input signal. The time between the two captures corresponds to  $\frac{1}{2}$  of a revolution. Thus, two consecutive captures can provide enough information to calculate the speed of the motor as explained in the next paragraph. By storing the value of the capture registers each time, and comparing it to its previous value, the controller can constantly measure and adjust the speed of the motor. Using this method one can run a motor at a precise speed, or synchronize it to another event.

In the PCA interrupt service routine, each capture value is stored in temporary locations to be used in a subtract operation. Subtracting the first capture from the second one will yield a 16-bit result. The resultant value, which will be referred to as "Result" in the rest of this document, is in PCA timer counts. An actual RPM can be calculated from Result. Although the 83C51FA can do the calculation, it would be much faster to provide a lookup table within the code. The table will contain values which have been calculated for a possible range of Results.

The following code is an example of how to measure the period of a signal input to module 3 of the 83C51FA. The diagram in figure 8 shows how the period corresponds to the rotation of the wheel. In the diagram "T" is the period and "t" is the time that the magnet is passing in front of the Hall effect transistor.




Figure 8. The Output Waveform of the Hall Effect Transistor as it goes Through the Magnetic Field



```
FLAG
             BIT
                     0
                                   ; test flag
    HI_BYTE_TMP
                    DATA
                             45H
    LO_BYTE_TMP
                    DATA
                             46H
    HI_BYTE_RESULT DATA
                             47H
    LO_BYTE_RESULT DATA
                             48H
        ORG
                 HOO
                 BEGIN
        JMP
        ORG
                 33H
        JMP
                 PCA_ISR
BEGIN:
        MOV
                 CMOD, #0
                                   ; SET PCA TIMER InPUT fOSC/12.
        MOV
                 CCAPM3, #21H
                                    MODULE 3 IN POSITIVE CAPTURE MODE.
        MOV
                 CCAP3H, #9AH
                                   ; PWM AT 60 PERCENT DUTY CYCLE.
        SETB
                 IP.6
                                   ; SET PCA INT. AT HIGH PRIORITY.
        MOV
                 IE, #OCOH
                                   ; ENABLE PCA INTERRUPT.
        CLR
                 FLAG
        SETB
                 CR
                                   ; TURN PCA TIMER ON.
PCA_ISR:
        JB
                 FLAG, CAP_2
                                   ; FLAG BIT IS SET TO SIGNIFY 1st
        SETB
                 FLAG
                                    : CAPTURE COMPLETE.
        MOV
                 HI_BYTE_TMP, CCAP3H; SAVE FOR NEXT CALCULATION.
        MOV
                 LO_BYTE_TMP, CCAP3L
        CLR
                 CCF3
                                   ; RESET PCA INT. FLAG MODULE 3
        RETI
CAP_2:
        CLR
                                   : FOR SUBTRACT OPERATION.
        MOV
                 A, CCAP3L
                                   : SUBTRACT OLD CAPTURE FROM NEW CAPTURE.
        SUBB
                 A.LO_BYTE_TMP
        MOV
                 LO_BYTE_RESULT.A : SUBTRACTION RESULT OF LOW BYTE.
        MOV
                 A, CCAP3H
        SUBB
                 A, HI_BYTE_TMP
                                   ; HIGH BYTE SUBTRACTION.
        MOV
                 HI_BYTE_RESULT.A
                                   : SUBTRACTION RESULT OF HIGH BYTE.
        CLR
                 IE.6
                                   ; DISABLE PCA INTERRUPT.
In this example only one measurement is taken. That is why
the PCA interrupt is disabled in the above line of instruction.
RET_PCA:
        CLR
                 CCF3
                                   ; RESET PCA INT. FLAG MODULE 3
        RETI
        END
```

#### SOFTWARE/CPU OVERHEAD

It takes the 83C51FA no more than 250 bytes of code to control a DC motor. That is to run the motor at various speeds, monitor the feedback, use electrical braking, and even run it in steps. However, the CPU time spent on the above tasks can add up to 70 to 75% of the total time available (clock frequency 12 MHz).

The section of software which turns the motor on and off, or sets the speed is very short. In fact, all of that can be done in less than 30 instructions. Thus, in an open loop system, the controller spends an insignificant amount of time on controlling the motor. However, in a closed loop system the controller has to continuously monitor the speed and adjust it according to the program and the feedback.

The rest of this section talks about electrical braking, stepping a DC motor, and offers examples of code to implement these techniques.



#### **ELECTRICAL BRAKING**

Once a DC motor is running, it picks up momentum. Turning off the voltage to the motor does not make it stop immediately because the momentum will keep it turning. After the voltage is shut off, the momentum will gradually wear off due to friction. If the application does not require an abrupt stop, then by removing the driving voltage, the motor can be brought to a gradual stop.

An abrupt stop may be essential to an application where the motor must run a few turns and stop very quickly at a predetermined point. This could be achieved by electrical braking.

Electrical braking is done by reversing the direction of the motor. In order to run in reverse direction, the motor has to stop first, at which time the driving voltage is eliminated so that the motor does not start in the new direction. Therefore the length of time that the reversing voltage is applied must be precisely calculated to ensure a quick stop while not starting it in the reverse direction. There is no simple formula to calculate when to start, and how long to maintain braking. It varies from motor to motor and application to application. But it can be perfected through trial and error.

In a closed loop system, the feedback can be used to determine where or when to start braking and when to discontinue.

During the electrical braking, or any time that the motor is being reversed, it draws its maximum current. To a motor which is turning at any speed, reversing is a heavy load. The current demand of a motor, when it has been reversed, is much higher than when it has just been powered on.

The following shows a code sample for electrical braking on a DC motor. The code is designed for the hardware shown in Appendix A. The subroutine DELAY provides the period that the reverse voltage is applied to the motor. The code for this subroutine is available in the TIME DELAYS section of this document.

```
BEGIN:
        MOV
                                 ; SET PCA TIMER INPUT fOSC/12.
                CMOD, #0
        MOV
                CCAPM1,#42H
                                 ; SETTING THE MODULE TO PWM MODE.
        SETB
                                 ; PCA TIMER RUN.
                CR
; DRIVE MOTOR CLOCKWISE
        CLR
                P1.0
                                 : Pl.O AND THE PWM OF MODULE 1-
        MOV
                CCAP1H,#00
                                 : CONTROL THE SPEED AND DIRECTION.
; OO IN THIS REGISTER PUTS OUT MAX PWM (LOGICAL 1)
        CALL
                STOP_MOTOR
STOP_MOTOR:
        SETB
                P1.0
                                  REVERSING THE MOTOR.
        VOM
                CCAP1H, #OFFH
        CALL
                DELAY
                                  WAITING FOR 0.5 SECOND.
        CLR
                P1.0
                                  REDUCING VOLTAGE TO O.
        RET
                                  RETURN FROM SUBROUTINE.
```



#### STEPPING A DC MOTOR

Using the 83C51FA, it is possible to run a simple DC motor in small steps. The resolution of the steps will be as high as the resolution of the encoder. If this resolution is sufficient, here is a technique to run a DC motor in steps.

Using a gear box to gear down the motor will increase the resolution of steps. However, putting too much load through the gears will cause sluggish starts and stops.

Electrical braking is used in order to stop the motor at each step. Therefore, the routine that runs the motor in steps will consist of turning it on with full force, waiting for certain period, and stopping it as fast as possible. The wait period depends on the number of steps per revolution.

As the steps and the intervals between them become smaller, the average current demand of the motor increases. This is because the motor is operated at its maximum torque condition every time it starts to rotate and every time it is reversed for electrical braking.

The following code sample shows a continuous loop which runs the motor in steps. The number of steps per revolution depends on the duration of the delay generated by DELAY subroutine. Subroutine WAIT provides the time between the steps.

Subroutine DELAY is the period of time that the motor is kept in reverse. This period must be determined through trial and error for each type of motor and system.

#### TIME DELAYS

While the 83C51FA is controlling a motor it must frequently wait for the motor to move to certain position before it can proceed with the next task. For example, in the case of electrical braking when the controller reverses the polarity of voltage across the motor, depending on the type, size, and the speed of the motor, it may have up to a second of CPU time before it will turn the motor off.

The wait may be implemented in different ways. Any of the Timer/Counters or unused PCA modules could be utilized to provide accurate timing. The advantage in using the timers is that while the timer is counting, the processor can be taking care of some other tasks. When the timer times out and generates an interrupt the processor will go back and continue servicing the motor.

If there are no timers or PCA modules available for this purpose, a software timer maybe set up by decrementing some of the internal registers. In this method the processor will be tied up counting up or down and will not be able to do anything else. An example of such a timer is:

```
LOOP:
        CLR
                                ; SET DIRECTION CLOCKWISE
        MOV
                CCAP1H.#0
                                : MAX PWM
The above instruction sets the motor running clockwise. The controller can
be doing other tasks if need be, or just stay in a wait loop, then stop the
motor as shown below.
                P1.0
        SETB
                                 ; REVERSING THE MOTOR.
        VOM
                CCAP1H, #OFFH
        CALL
                DELAY
                                 : WAIT FOR IT TO STOP.
        CLR
                P1.0
                                : REDUCE VOLTAGE TO O.
        CALL
                WAIT
                                 : TIME BEFORE NEXT STEP.
        JMP
                LOOP
```

### inteli

```
DELAY:

MOV R4,#25 ; (decimal)

MOV R5,#255 ; (decimal)

DELAY_LOOP:

DJNZ R5,DELAY_LOOP

DJNZ R4,DELAY_LOOP

RET
```

Subroutine DELAY provides approximately 6.4 ms with a 12 MHz clock or 4.8 milliseconds with a 16 MHz clock. The length of this delay can be controlled by loading smaller or larger values to R4 to vary from 260 microseconds up to 65 milliseconds at 12 MHz or 48 milliseconds at 16 MHz oscillator frequency. Larger delays may be obtained by cascading another register and creating an outer loop to this one.

Let us assume that it will take a motor 500 milliseconds to stop from its CW rotation and we are going to use Timer/Counter 0 to provide the wait period. Subroutine DELAY1 will keep track of this timing. Module 1 of PCA is selected to provide the PWM.

```
ORG
                 овн
        JMP
                 TIMER_INTERRUPT_ROUTINE
                                ; SET DIRECTION CW
        CLR
                P1.0
        MOV
                CCAP1H,#0
                                ; MAX PWM
Now the motor is running and the controller can do other tasks.
Some typical tasks are called in the following segment.
BUSY_LOOP:
        CALL
                MONITOR_DISPLAY
        CALL
                SCAN_KEY_BOARD
        CALL
                SCAN_INPUT_LINES
        JNB
                STOP_FLAG, BUSY_LOOP
STOP_FLAG gets set by a feedback signal and denotes that the motor must
stop.
        SETB
                P1.0
                                ; REVERSING THE MOTOR
        VOM
                CCAP1H, #OFFH
                DELAY
                                ; WAIT TILL MOTOR STOPS
        CALL
        CLR
                P1.0
                                ; REDUCE VOLTAGE TO O
DELAY1:
        SETB
                EΑ
        SETB
                ETO
                                ; enable timer 0 interrupt
        VOM
                TLO, #OD8H
        MOV
                THO, #5EH
```



```
SETB
                      TRO
                                ; timer 0 on
           MOV
                      R7.#8
                                ; keep track of how many times
   ; timer 0 must roll over
   continue performing other tasks
 MONITOR_LOOP:
           CALL
                      MONITOR_DISPLAY
           CALL
                      SCAN_KEY_BOARD
           CALL
                      SCAN_INPUT_LINES
           JB
                      TRO.MONITOR_LOOP
           RET
TIMER_INTERRUPT_ROUTINE:
           DJNZ
                      R7, FULL_COUNT
           CLR
                      TRO
FULL_COUNT
           RETI
```

To implement a 500 milliseconds delay, timer 0 is used here. In mode 1 timer 0 is a 16-bit timer which takes 65.535 milliseconds at 12 MHz to roll over. Dividing 500 milliseconds to 65.535 shows that timer has to overflow more than 7 times but less than 8 times. How much more than 7 times? The following calculation yields the initial load value of the timer.

500 ÷ 65.535 = 7.2695 taking it backward

 $65.535 \times 7 = 458.745$  milliseconds

500 - 458.745 = 41.255 milliseconds or 41255 microseconds.

In hexadecimal it is A127H. The initial load value is the complement of this value which is 5ED8H.

#### CONCLUSION

The 83C51FA with all its on-chip peripherals is a system on one chip. It can simplify the design of a control board and reduce the chip count. Up to 5 DC motors can be controlled while doing other tasks such as monitoring feedback lines, human interfacing (scanning a keyboard, displaying information), and communicating with other processors. The MCS-51 powerful instruction set provides maximum flexibility with minimum hardware.

With its onboard program memory capability, the need for the external EPROM and address latch is eliminated. The 83C51FA can have up to 8K bytes of code and the 83C51FB can have up to 16K bytes of code onboard.

This microcontroller can be used in industrial, commercial, and automotive applications.



#### APPENDIX A

Figure A-1 shows a symbolic view of the L293B driver. This driver has 4 channels but only two are shown here. Note the inputs A and B and how they are related to each other. You can input the PWM to either one of the inputs and by toggling the other input start or stop the motor. While running, the PWM input controls the

speed. Pin P1.4 corresponds to module 1 of the PCA, and pin P1.0 is used as a regular I/O pin.

Figure A-2 shows the schematic of the motor driver, motor, feedback path, and the supporting components.




Figure A-1. The L293B Motor Driver






Figure A-2. Full Schematic of a Motor-Control System



# APPLICATION NOTE

**AP-429** 

March 1989

# Application Techniques for the 83C152 Global Serial Channel in CSMA/CD Mode

**BOB JOHNSON** 

Embedded Control Applications Engineering



#### INTRODUCTION

The 83C152 is an 80C51BH based microcontroller with DMA capabilities and a high speed, multi-protocol, synchronous serial communication interface called the Global Serial Channel (GSC). The GSC uses packetized data frames that consist of a beginning of frame (BOF) flag, address byte(s), data byte(s), a Cyclic Redundancy Check (CRC), and an End Of Frame (EOF) flag. An example of this type of packet is shown in Figure 1. Most 80C152 users will be familiar with UARTs, another type of serial interface. Figures 1 and 2 compare the two types of frames. The UART uses start and stop bits with a data byte between as shown in Figure 2. The 83C152 retains the standard MCS®-51 UART.

The 83C152 will be referred to as the "C152" throughout this application note to refer to the device. This application note deals with initializing and running the GSC in CSMA/CD mode only. Carrier Sense Multiple Access with Collision Detection (CSMA/CD) is a communication protocol that allows two or more stations to share a common transmission medium by sensing when the link is idle or busy (Carrier Sense). While in the process of transmission, each station monitors its own transmission to identify if and when a collision occurs. When a collision occurs, each station involved in the transmission executes a backoff algorithm and reattempts transmission (Collision Detection). This access method allows all stations an equal chance to transmit its own packet and thus is referred to as a "peer-topeer" type protocol (Multiple Access). Even in CSMA/CD mode, the user has several variations that can be implemented. Table 1 summarizes the various CSMA/CD options available. Most of these variations will be discussed in this application note.




Figure 1. Packetized Frame




Figure 2. UART Byte



**IFS** 

rable it county of tanadictic cupperiously crea										
CSMA/CD Parameter	Options Supported by Hardware									
Preamble	8-Bits	32-Bits	64-Bits							
Acknowledgement	Hardware	Software								
Backoff Algorithm	Normal	Alternate	Deterministic							
CRC	16-Bit	32-Bit								
Address Recognition	8-Bit	16-Bit	S/W Extendable							
Address Masking	8-Bit	16-Bit								
Jam Type	D.C.	CRC								
GSC Servicing	CPU	DMA								
Data Source (Transmitter)	External RAM	Internal RAM	SFR							
Data Destination (Receiver)	External RAM	Internal RAM	SFR							
GSC Interface	Direct	Buffers								
Baud Rate	1.709 KPBS (minimum)	2.062 MPBS (maximum)								
# Collisions Permitted	0 to 8									
# of Slots (Deterministic Only)	1 to 63									
Time Slot	1 to 256 B/Ts									

2 to 256 B/Ts

Table 1. CSMA/CD Variations Supported by C152

In this application note initializing the GSC is covered first. Starting, maintaining, and ending transmissions and receptions will then be discussed. Included in these sections will be how interrupts are generated, the software needed to respond to interrupts, and restarting the process. There are four interrupts used in conjunction with the GSC. They are: Transmit Valid, Transmit Error, Receive Valid, and Receive Error. A complete software example is shown in Appendix A. Included in the software are comments describing what and why certain sections of code are needed.

Figures 3 and 4 are flow charts that show the entire process of using the C152 GSC under CPU or DMA control. Both flow charts begin with initialization which is described in the next section. Each step in the flow charts will be described. In general, the text combines CPU and DMA control of the GSC and discusses pros and cons of each.

These flow charts were created from lab experiments performed with the C152. The purpose of the lab experiments was to implement a CSMA/CD link, over which data could be passed from one station to another. As a source for data to transmit and a method to display the data received, two terminals were used. Connecting two terminals together would not normally be encountered in an actual application. However, connecting two terminals together provided a convenient configuration on which to develop the necessary software. Connecting two terminals also created a base

from which the user could implement many different designs utilizing the software provided in Appendix A.

The final experiment consisted of two parts: 1) data received by the UART to be transmitted by the GSC and 2) data received by the GSC to be transmitted by the UART. In both cases a terminal was connected to the UART on each C152 and the GSC was under DMA control. There were eight external 120 byte buffers available. Four buffers were used to store the data received by the UART and four buffers used to store the data received by the GSC.

As data is received from the UART each byte is examined, placed in an external buffer and a counter incremented. Each byte is examined to see if it equals an ASCII "carriage return" (0DH). If a match occurs, the program assumes it is the end of a line and the end of the current buffer. Once a carriage return is detected, a line feed is added and the byte count incremented. The counter is then used to load the byte count register for the appropriate DMA channel. Once a buffer is closed it's flagged as having data available for the GSC to transmit. If the next buffer was not filled with data waiting to be transmitted by the GSC, it is made available for receiving the next line. Once the GSC transmits the entire packet the buffer is flagged as empty and available for storing new data from the UART.

When a packet is received by the GSC, the data is placed in an external buffer. When the packet ends, the number of bytes received is calculated. The current buffer is marked to indicate that the data is ready for output by the UART. The calculated byte count is used to identify how many bytes the UART should send to the terminal. When the UART sends the proper number of bytes, the buffer is made available so that the GSC may store data in it.

This has all been subjected to limited testing in the lab and verified to work with two terminals. The software has only been developed to the point that the terminals may display each other's outgoing messages and no farther. This means that some error conditions are not resolved with the current version of the software. For instance, if two terminals transmit data at approximately the same time, both messages may be displayed, even if the received data occurs within the middle of a sentence being typed. For reasons such as this, the software and hardware presented should not be used for a production product without thorough testing in the actual application.

#### **CPU Only**




Figure 3. GSC CPU Flow Chart




Figure 3. GSC CPU Flow Chart (Continued)




Figure 3. GSC CPU Flow Chart (Continued)




Figure 4. GSC DMA Flow Chart




Figure 4. GSC DMA Flow Chart (Continued)






Figure 4. GSC DMA Flow Chart (Continued)



#### **GSC INITIALIZATION**

During initialization, user software sets up the hardware in the GSC so that communication may begin and institute the parameters specified by the protocol. This can further be sub-divided into two more sections. The first deals with those items which will vary according to the protocol being implemented, referred to as protocol dependent. The second section deals with those items that need to be accomplished in the same manner regardless of the protocol and are referred to as protocol independent. Table 2 shows those items of initialization which are protocol dependent. Once set up, the items in Table 2 do not have to be repeated when starting a new reception or transmission.

**Table 2. Protocol Dependent Initialization** 

baud rate
preamble length
backoff mode (random or deterministic)
CRC
interframe space (IFS)
type of jamming signal used
slot time
addressing
enabling Hardware Based Acknowledge (HBA)

Table 2 introduces two new terms that previous CSMA/CD users may not be familiar with; Hardware Based Acknowledge (HBA) and Deterministic Collision Resolution (DCR). HBA is a method in which the GSC receiver hardware will acknowledge the reception of a valid frame and DCR is a collision resolution algorithm in which the user assigns a specific slot number to each station on the link. HBA will be covered in its own section, located later in this document. For a description on DCR or more information on HBA, please refer to the 83C152 Hardware Description in the 8-bit Embedded Controller Handbook (order # 270645).

Table 3 shows items which are protocol independent. All of the items in Table 3, except for determining how the GSC is controlled, will need to be repeated after each GSC operation, before a reception or transmission starts again.

#### **Table 3. Protocol Independent Initialization**

clearing the collision counter register control of the GSC initializing DMA (only if used) initializing counters and pointers enabling the receiver and receive interrupts enabling the transmitter and transmit interrupts

# INITIALIZATION (PROTOCOL DEPENDENT)

This section deals with those items which are part of initialization which vary according to the protocol being implemented. These parameters will typically be dictated by rules of the protocol or hardware environment. In addition, some parameters will vary according to the software implemented by the programmer. For instance, interframe space (IFS) is one of the parameters dependent on other software developed to implement a protocol with the C152.

BAUD RATE—When initializing the GSC baud rate there are two major considerations. The first is that the GSC baud rate can only be programmed in multiples of 1/8 the oscillator frequency when using the internal baud rate generator as shown in the formula given below. If a 1 MBPS rate is desired, the oscillator frequency must be 16 MHz or 8 MHz. This becomes less critical when the GSC baud rate is much lower than the desired oscillator frequency.

GSC baud rate = 
$$\frac{F_{OSC}}{(\text{BAUD} + 1) \times 8}$$
 
$$\frac{\text{UART baud rate}}{(\text{Mode 3})} = \frac{(2^{\text{smod}}) (F_{OSC})}{(256 - \text{TH1}) \times 384}$$

The second major consideration only matters if the UART is used. In this case, when deciding on GSC baud rate and oscillator frequency the effect on the UART baud rate must be understood. As shown in the formula above, when using a timer in mode 3, baud rates generated for the UART are in multiples of 1/384 the oscillator frequency. This means that standard UART baud rates such as 9600, 2400, 1200, etc. and common GSC baud rates such as 2 MBPS, 1 MBPS, and 640 KBPS, cannot be reached with any single oscillator frequency. This can be worked around with methods such as externally clocking the timers. Externally clocking the GSC cannot be done when CSMA/CD is selected. For instance, the maximum oscillator frequency that can be used to achieve a standard UART baud rate of 9600 is 14.7456 MHz, which works out to a maximum GSC baud rate of 1.8432 MBPS which can be further divided down by multiples of 8. The program example in Appendix A uses these values.



To select a desired baud rate, the Special Function Register BAUD is loaded with an appropriate number according to the previously given formula. For instance:

MOV BAUD, #0

:selects a baud rate of 1/8 the oscillator

:frequency

or:

MOV BAUD, #1

;selects a baud rate of 1/16 the oscillator

;frequency

at the other extreme:

MOV BAUD, #OFFH ; selects a baud rate ;of 1/2048 the

;oscillator frequency ;(7.2K @ 14.7456 MHz)

PREAMBLE LENGTH-A preamble serves four functions in CSMA/CD mode: to provide synchronization for the following frame, to contain the Beginning Of Frame flag (BOF), to let other stations on the link know that the link is being used, and to provide a window where collisions may occur and automatically reattempt transmission (backoff). Figure 5 shows what an eight-bit preamble would look like.

The C152 receiver will synchronize to the first transition and resynchronize on every following transition. For this reason a minimum preamble length can be used. On the C152 the minimum preamble length is 8bits. However, due to network topography, other devices used, or the protocol being implemented, a larger number of transitions may be required. In these cases the C152 can be programmed for either a 32- or 64-bit preamble.

To select an 8-bit preamble: GMOD = XXXXXX01X

To select a 32-bit preamble: GMOD = XXXXXX10X

To select a 64-bit preamble: GMOD = XXXXXX11X

BACKOFF MODE-The C152 has three types of backoff modes: Normal Backoff, Alternate Backoff, and Deterministic Backoff. Normal backoff and alternate backoff are very similar and the only difference between them is when the slot timer begins counting time slots.

In normal backoff each station randomly chooses a slot based on the number of collisions that have previously occurred. After the idle (EOF) is detected, the interframe space timer and slot time timer begin at the same time. Since all devices are prevented from beginning a transmission during the interframe space, that amount of time is taken away from a device which has chosen slot 0. When a slot time is significantly larger than the interframe space, this should pose no problem as slot 0 will still provide a window for the device to begin transmission. There is a problem when the interframe space is larger than the slot time. In this case, if a device chooses slot 0, it will not be allowed to transmit because the interframe space has not yet expired. This decreases efficiency of the backoff algorithm and reduces bandwidth. Normal backoff should be used when the slot time is greater than the interframe space period.

In alternate backoff, after the idle is detected, only the interframe space timer begins. When the interframe space timer expires, the slot time timer begins. This results in extending the total amount of time spent in the backoff algorithm but preserves the entire amount of time for each slot that may be selected. Alternate backoff is recommended when the slot time is less than or equal to the interframe space period.

The deterministic backoff mode is a new resolution mode introduced by the C152. Deterministic backoff utilizes peer-to-peer communication while in normal transmission mode, and a prioritized or a deterministic algorithm while performing the resolution. Deterministic backoff operates by following standard CSMA rules when attempting to transmit a packet for the first time. However, if a collision is detected each station is




Figure 5. 8-Bit Preamble (also HBA Waveform)



restricted to only transmit during its assigned slot. The slot number is assigned by the user and up to 63 slots are available. A more detailed description on deterministic backoff is in the 80C152 Hardware Description chapter in the 8-bit Embedded Controller Handbook. Deterministic backoff is recommended if there are 64 stations or less in a network and the user wishes to remove the uncertainty that arises when using one of the other two random resolution methods already described. Another reason for using deterministic resolution is if a user wishes to assign a priority to one station's messages over that of another station's during the collision resolution period. The user should be aware that most CSMA/CD protocols that already have standards associated with them preclude the use of deterministic backoff.

To select normal backoff: GMOD = X00XXXXX MYSLOT = X0XXXXXX

To select alternate backoff: GMOD = X11XXXXX MYSLOT = X0XXXXXX

To select deterministic backoff: GMOD = X11XXXXX MYSLOT = X1XXXXXX

CRC—The C152 offers a choice of two types of CRC. One type of CRC is CRC-CCITT (16-bit) used in HDLC (Reference 1). The second CRC available is named AUTODIN-II (32-bit) which is used in 802.3 (Reference 2). The following formulas give the CRC generating polynomial of each.

CRC-CCITT = 
$$X^{16} + X^{12} + X^5 + 1$$
  
AUTODIN-II =  $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$ 

The selection of which CRC to use is normally dictated by the protocol being implemented. When selecting a CRC, the user should remember that the CRC length also determines the jam time, which in turn will affect the slot time.

To select the 16-bit CRC: GMOD = XXXX0XXX

To select the 32-bit CRC: GMOD = XXXX1XXX

INTERFRAME SPACE—The interframe space provides a period of time for the receiver and physical medium to fully recover from a previous reception and be prepared to accept a new message. To fulfill these requirements the value programmed into IFS should be greater than or equal to the "turn around" time plus round trip propagation time. "Turn around" time is the amount of time it takes for a receiver to be re-enabled after having just received a previous packet. Calculating worst case turn around time is very complicated when the GSC is under CPU control. This is because the Receive Done bit (RDN), which signifies the end of a received packet, does not generate an interrupt. The user is required to periodically poll Receive Done to ascertain when incoming packets are complete. Since the polling sequence is sometimes altered by interrupts, these delays must also be taken into account when deciding what interframe space will be used. As an alternative, the user could choose to set-up a timer that will periodically poll the receive done bit and give a more reliable idea of what the turn around time will be. This will require that the timer interrupt be assigned a higher priority than any of the other interrupts. Since the RDN bit will be set approximately two bit times after the last CRC bit is received, in some situations it is possible to add a delay to a receive valid interrupt and check Receive Done just prior to leaving the routine. As a last resort a user could ignore the maximum response time and instead pick a number that works most of the time. The only negative result of doing this is that some frames may be missed. If acknowledgements are used, that frame would be retransmitted. However, if acknowledgements are not used, the data would be lost forever.

The programming quantum for interframe space is in bit times where a bit time is equal to 1/baud rate. The only hardware restrictions the C152 places on interframe space is that the number programmed must be even and the maximum value is 256 bit times. Other than that, the user can decide what interframe space value will be used. The interframe space should be the same for all stations on any given network.

To program the interframe space: IFS = nnnnnnn0

where nnnnnnn0 = number of bit times programmed by the user.

The following two examples show the actual code the C152 will execute in response to a receive interrupt. Only those portions of the code associated with servicing the interrupt are shown. Added to this software, on the left edge, is the number of machine cycles it takes to execute each instruction. With this extra information the required interframe space can be calculated by totaling the number of machine cycles.



The first example gives the flow used for a valid GSC reception and the other example shows the steps taken to service an invalid reception. These examples were created by first implementing a working prototype. Once completed, the software used to service the appropriate interrupt was pulled out, selecting the worst case (longest) flow. Finally, each step was sequentially pieced together to demonstrate how the application services an interrupt. These software fragments are taken from the program in Appendix A.

The total number of machine cycles it takes to service a valid reception (59 cycles) or an invalid reception (115 cycles) is also given. As shown, an invalid reception takes the longest amount of time to service. To 115 cycles we add maximum interrupt latency, which is 9 machine cycles. The total comes out to be 124 machine cycles. It should be mentioned that the typical interrupt latency in the C152 would be about 5 machine cycles.

A 9 machine cycle latency can only occur if the interrupt happens during an access to an interrupt register followed by a multiply or divide instruction and assumes that the receive error interrupt is the only high priority interrupt.

A bit time works out to be 8 oscillator periods (BAUD = 0) in this example. To calculate the number to load into IFS the following formula is used. "12" comes about from the 12 oscillator periods that make up a machine cycle.

$$\mathsf{IFS} = \frac{12 \times (\textit{\# of machine cycles to service the interrupt)}}{(\textit{\# of oscillator periods per bit time)}}$$

This works out to be:

$$(12 \times 124)/8 = 186$$

This number should have a guardband added in case minor changes must be made in the routines. Since the only other enabled interrupt is the UART, a small guardband of 10 was used. The interframe space chosen is 196.

nachine cycles	L0C 002B	OBJ	LINE 358	SOURCE ORG 2BH
			359	GSC_REC_VALID:
(2)	002B	020568	360 361	JMP GSC_VALID_REC
			1680	GSC_VALID_REC:
(2)	0568	C082	1682	PUSH DPL
(2)	056A	C083	1683	PUSH DPH
(2)	056C	COEO	1684	PUSH ACC
(2)	056E	CODO	1685	PUSH PSW
(2)	0570	71B0	1688 1689	CALL NEW_BUFFER2_IN
			1031	NEW_BUFFER2_IN:
(2)	03B0	207343	1064	JB GSC_IN_MSB,GSC_IN_2
			1067	•
			1168	GSC_IN_2D_2A:
(2)	03F6	20721E	1170	JB GSC_IN_LSB,GSC_IN_2
			1172	
			1173	
(2)	03F9	2074F6	1175	JB BUF2D_ACTIVE, BUFFER
(2)	O3FC	758200	1179	MOV DPL, #LOW (BUF2C_ST
(2)	O3FF	758303	1180	MOV DPH, #HIGH (BUF2C_S
(1)	0402	C3	1184	CLR C
(1)	0403	7476	1186	MOV A, #(MAX_LENGTH) -
(1) (2)	0405 0407	95F2 F0	1192 1194	SUBB A,BCRL1 MOVX @DPTR,A
(2) (1)	0407	D275	1194	SETB BUF2C_ACTIVE
(1)	040A	D273	1202	SETB GSC_IN_LSB
(1)	040C	D273	1203	SETB GSC_IN_MSB
(2)	040E	757981	1206	MOV GSC_INPUT_LOW, #LOW
(2)	0411	757803	1207	MOV GSC_INPUT_HIGH, #HI
(2)	0414	020432	1211	JMP NEW_BUF2_IN_END
(-)	0	0.00 202	1212	
			1251	NEW_BUF2_IN_END:
(2)	0432	8579D2	1253	MOV DARLI, GSC_INPUT_LO
(2)	0435	8578D3	1254	MOV DARH1, GSC_INPUT_HI
(2)	0438	75F300	1258	MOV BCRH1,#0
(2)	043B	75F278	1259	MOV BCRL1, #MAX_LENGTH
(2)	043E	22	1261 1263	RET
(1)	0572	439301	1693	ORL DCON1,#01
(2)	0575	D2E9	1695	SETB GREN
(2)	0577	DODO	1697	POP PSW
(2)	0579	DOEO	1698	POP ACC
(2)	057B	D083	1699	POP DPH
(2)	057D	D082	1700	POP DPL
(2)	057F	32	1702	RETI

**Example 1. GSC Receive Valid Service Routine** 

(# of machine	LOC	OBJ	LINE	SOURCE
cycles	0033		362	ORG 33H
-,			363	GSC_REC_ERROR:
(2)	0033	020580	364	JMP GSC_ERROR_REC
(/			365	
			1703	GSC_ERROR_REC:
(2)	0580	C082	1705	PUSH DPL
(2)	0582	C083	1706	PUSH DPH
(2)	0584	COEO	1707	PUSH ACC
(2)	0586	CODO	1708	PUSH PSW
` ,			1735	RCABT_CHECK:
(2)	0588	30EE07	1736	JNB RCABT, OVR_CHECK
` ,			1737	- '
			1744	OVR_CHECK:
(2)	0592	30EF07	1745	JNB OVR, CRC_CHECK
			1746	·
			1753	CRC_CHECK:
(2)	059C	30EC07	1754	JNB CRCE, AE_CHECK
(2)	059F	78E7	1756	MOV ERROR_POINTER, #CRC
(2)	05A1	5175	1758	CALL INCREMENT_COUNTER
` ,			1759	•
			560	INCREMENT_COUNTER:
(1)	0275	D3	562	SETB C
(1)	0276	7F06	564	MOV R7,#6
` ,			565	
			566	INC_COUNT_LOOP:
(1*6)	0278	E6	568	MOV A,@ERROR_POINTER
(1*6)	0279	3400	570	ADDC A,#0
(1*6)	027B	F6	572	MOV @ERROR_POINTER, A
(1*6)	027C	18	574	DEC ERROR_POINTER
(2*6)	027D	DFF9	576	DJNZ R7, INC_COUNT_LOOP
(2)	027F	4001	578	JC COUNTER_OVERFLOW
• ,			588	
			589	COUNTER_OVERFLOW:
(2)	0282	22	591	RET
` ,			592	
(2)	0281	22	587	RET
· - /			588	
(2)	05A3	0205AA	1760	JMP REC_ERROR_COUNT_END
,			1761	
			1767	REC_ERROR_COUNT_END:
(2)	05AA	71B0	1772	CALL NEW_BUFFER2_IN
,			1773	
			1031	NEW_BUFFER2_IN:
			1063	
(2)	03B0	207343	1064	JB GSC_IN_MSB,GSC_IN_2
1.21				
			1168	GSC_IN_2D_2A:
(2)	03F6	20721E	1170	JB GSC_IN_LSB,GSC_IN_2
·/			1171	

**Example 2. GSC Receive Error Service Routine** 



machine	LOC	OBJ	LINE	SOURCE
cycles			1172	ORG 33H
			1173	GSC_IN_2D:
(2)	03F9	2074F6	1175	JB BUF2D_ACTIVE, BUFFER
(2)	03FC	758200	1179	MOV DPL, #LOW (BUF2C_ST
(2)	O3FF	758303	1180	MOV DPH, #HIGH (BUF2C_S
(1)	0402	C3	1184	CLR C
(1)	0403	7476	1186	MOV A, #(MAX_LENGTH) -
(1)	0405	95F2	1192	SUBB A, BCRL1
(2)	0407	FO	1194	MOVX @DPTR,A
(1)	0408	D275	1197	SETB BUF2C_ACTIVE
(1)	040A	D272	1202	SETB GSC_IN_LSB
(1)	040C	D273	1203	SETB GSC_IN_MSB
(2)		757981	1206	MOV GSC_INPUT_LOW, #LOW
(2)	0411	757803	1207	MOV GSC_INPUT_HIGH,#HI
(2)	0414	020432	1211	JMP NEW_BUF2_IN_END
			1212	
			1251	NEW_BUF2_IN_END:
(2)	0432	8579D2	1253	MOV DARL1, GSC_INPUT_LO
(2)	0435	8578D3	1254	MOV DARH1, GSC_INPUT_HI
(2)	0438	75F300	1258	MOV BCRH1,#0
(2)	043B	75F278	1259	MOV BCRL1, #MAX_LENGTH
(2)	043E	22	1261	RET
( - )	2515	450505	1262	ADT DANN HAD
(2)	05AC	439301	1774	ORL DCON1,#01
(1)	05AF	D2E9	1776	SETB GREN
(2)	05B1	DODO	1778	POP PSW
(2)	05B3	DOE0	1779	POP ACC
(2)	05B5	D083	1780	POP DPH
(2) (2)	05B7	D082	1781	POP DPL
	05B9	32	1783	RETI

Example 2. GSC Receive Error Service Routine (Continued)

JAMMING SIGNAL—The purpose of a jam is to insure all stations on a link detect that a collision has occurred and reject that frame. To meet this need, the C152 offers two types of jamming signals. One type of jam is the D.C. jam (Figure 6) and another type is called the  $\overline{CRC}$  (Figure 7) jam. A jam is forced by the TxD pin after a collision is detected but after the preamble ends if the preamble is not yet complete. The D.C. jam forces a constant logic "0" for a period of time equal to the CRC length. The  $\overline{CRC}$  jam takes the CRC calculated up to the point when a collision occurs, complements the CRC, and transmits that pattern. The  $\overline{CRC}$  jam should be used when A.C. coupling is used in

a network. A.C. coupling normally implies that pulse transformers or capacitors are used to connect to the serial link. In these types of circuit interfaces, the D.C. jam may not be passed through reliably. One drawback of the  $\overline{CRC}$  jam is that it does not always guarantee that all stations on a link will detect the jamming signal as there are no Manchester code violations inherent in the waveform. The D.C. jam is recommended whenever it can be used since this type of jam will always be detected by forcing Manchester code violations. Some protocols specify a specific type of jam signal that should be used and the user will have to decide if the C152 can fulfill those requirements.




Figure 6. D.C. Jam






Figure 7. CRC Jam

To select D.C. jam: MYSLOT = 1XXXXXXX

To select  $\overline{CRC}$  jam: MYSLOT = 0XXXXXXX

SLOT TIME—In CSMA/CD networks a slot time should be equal to or larger than the sum of round trip propagation time plus maximum jam time. The slot time is used in the backoff algorithm as a rescheduling quantum. The slot time is programmed in bit times and in the C152 can vary from 1 to 256.

To program the slot time: SLOTTM = nnnnnnn

ADDRESSING—When discussing the subject of addressing with respect to the C152, the subject should be broken down into three major topics. These topics are: address length, assignment of addresses, and address masking.

Address Length—The C152 gives a user a choice of either 8 or 16 bits of address recognition. To select 8-bit addressing the user must set the AL bit in GMOD to 0. Setting AL to 1 selects 16-bit addressing. Address recognition can be extended with software by examining subsequent bytes for a match. The only part of the GSC hardware that utilizes address length is the receiver. The receiver uses address length to determine when an incoming packet matches a user assigned address. Since transmission of addresses is done under software control, the transmitter does not use the address length bit. All bits following BOF are loaded into RFIFO, including address. The transmit circuitry is involved with addressing only if HBA is used. In this case, when HBA is selected, the transmitter must know whether or not the sending address was even or odd. Even addresses require an acknowledgement back and odd addresses do not.

When transmitting, the user must insert a destination address in the frame to be transmitted. This is done by loading the appropriate address as the first byte or two bytes of data. If a source (sending) address is also to be sent, the user must place that address into the proper position within a packet according to the protocol being implemented.

To select 8-bit addresses: GMOD = XXX0XXXX

To select 16-bit addresses: GMOD = XXX1XXXX

Address Assignment-When assigning an address to a station, there are several factors to consider. To begin with, there are four 8-bit address registers in the C152: ADR0, ADR1, ADR2, and ADR3. These registers are initialized to 00 after a valid reset. For this reason it is recommended that no assigned addresses should equal 0. Also, since there are four address registers, a user has a minimum of two addresses which can be assigned to each station when using 16-bit addressing or four addresses when using 8-bit addressing. Those registers not used do not need to be initialized. When using 16-bit addresses ADR1:ADR0 form one 16-bit address and ADR3:ADR2 form a second address. The C152 will always recognize an address consisting of all 1s, which is considered a "broadcast" address. An address consisting of all 1s should not be assigned to any individual station.

There are many methods used to assign addresses. Some suggestions are: reading of a switch, addresses contained in actual program code, assignment by another node, or negotiated with the system. As mentioned earlier, if HBA is being used then the LSB of the address must be 0 when acknowledgements are expect-



ed. Since more than one address can be assigned per station it is possible to use or not use HBA within the same station. This would work by assigning one address that would be even for when acknowledgements are required and another assigned address would be odd for those occasions when acknowledgements are not needed.

To assign an 8-bit address:

ADRO = nnnnnnn

and optionally:

ADR1 = xxxxxxx

ADR2 = yyyyyyyy ADR3 = zzzzzzz

. . .

To assign a 16-bit address:

ADRO = nnnnnnnn (lower byte)

ADR1 = xxxxxxxx (upper byte)

and optionally:

ADR2 = yyyyyyyy (lower byte) ADR3 = zzzzzzzz (upper byte)

where xxxxxxx, yyyyyyyy, zzzzzzzz are addresses to be assigned.

In this example there are 5 nodes (A, B, C, D, and E) with up to 4 common peripherals. The peripherals are: terminals, keyboards, printers, and modems. Assuming 8-bit addressing, a specific address bit is as-

signed to each peripheral: bit 1 to terminals, bit 2 to keyboards, bit 3 to printers, and bit 4 to modems. Figure 8 shows how this addressing is mapped.




Figure 8. Group Addressing Map

Bit 0 is used to differentiate between group addresses and individual addresses. If bit 0=1, then the address is a group address, if bit 0=0, then the address is an individual address. This also complies with the HBA requirements if HBA is enabled. Table 4 defines which stations have which peripherals.

**Table 4. Peripheral Assignment for Example 3** 

Station A:	Terminal, Keyboard
Station B:	Printer, Modem
Station C:	Terminal
Station D:	Printer
Station E:	Terminal, Keyboard, Printer, Modem

The next step is to assign each station's address and address mask. These are determined by the attached peripherals. A 1 is placed in the address register bit and address mask register bit if that station has an appropriate device. A 1 in the address register is not used since it is masked out, but will make it easier for a person not familiar with this specific software to follow the program.

Address							,			Α	ddres	s Mas	sk .	•			
BIT	7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0
A:	0	0	0	0	0	1	1	1		0	0.	, 0	0	0	1	1	0
B:	0	0	0	1	1	0	0	1		0	0	0	1	1	0	0	0
C:	0	0	0	0	0	0	1	1		0	0	0	0	0	0	- 1	0
D:	0	0	0	0	1	0	· 0	• 1		0	0	× 0	0	1	0	0	0
E:	0	0	0	1	1	1	1	1		0	0.	0	1	1	· 1	1.	0

**EXAMPLE 3** 



Address Masking—The C152 has two 8-bit address mask registers named AMSK0 and AMSK1. Bits in AMSK0 correspond to bits in ADR0 and bits in AMSK1 correspond to bits in ADR1. Placing a 1 into any bit position in AMSKn causes the corresponding bit in ADRn to be disregarded when searching for an address match.

To implement address masking: AMSK0 = nnnnnnn

and optionally:
AMSK1 = nnnnnnn

where n = 1 for a "don't care address bit" or n = 0 for a "do care address bit"

There are two main uses for the address masking capabilities of the C152. The first and simplest use is to mask off all address bits. In this mode the C152 will receive all messages. This type of reception is called "promiscuous" mode. The promiscuous mode could be used where all traffic would be monitored by a supervisory node to determine traffic patterns or to classify what information is being transferred between which nodes.

A second use of masking registers is to group various nodes together. Typically, stations are grouped together which have something in common, such as functions or location. Another term used when discussing group addresses is "multi-cast" addressing. Example #3 demonstrates how multi-cast addressing might be used.

Finally, to communicate with any station that has a printer, the address 00001001 would be sent and stations B, D, and E would receive the data. There are some limitations to using this type of scheme. Some of the more obvious are: the number of groupings is limited to the number of address bits minus 1, and it is not possible to address those stations that have a combination of attached peripherals, e.g., those stations with keyboards AND terminals. These problems can be solved using more elaborate addressing schemes.

HBA—Hardware Based Acknowledge (HBA) is a hardware implemented acknowledgment mechanism. The acknowledgement consists of a standalone preamble. An example of a preamble is shown in Figure 5. An acknowledgment will be returned by the receiver if:

- no hardware detectable errors are found in the frame
- the address is an individual address (LSB = 0)
- the transmitter is enabled (TEN = 1)
- HBA is set

An originating transmitter will expect and accept the acknowledgment if:

- HBA is set
- the receiver is enabled (GREN = 1)
- the address sent out was an individual address (LSB = 0)

If a partial or corrupted preamble is received or the preamble is not completed within the interframe space, the NOACK bit is set by the station that originally initiated transmission. HBA is a user selectable option which must be enabled after a reset.

The HBA method informs the original transmitter that a packet was received with no detected errors which saves the overhead and time that would normally be required to send a software generated acknowledgment for a valid reception. Some functions that other acknowledgment schemes implement yet are not encompassed when using HBA with a C152 is to identify packets which are out of sequence or frames which are of a wrong type.

To enable HBA: RSTAT = XXXXXXXX1

#### INITIALIZATION-PROTOCOL INDEPENDENT

Discussion so far has centered on those elements of initialization which will vary according to the protocol being implemented. As such, the protocol in many cases will dictate what values to use for initialization. In addition, there are some parameters set during initialization that will remain the same regardless of which protocol is being implemented. There are also some parameters which may vary for reasons other than which protocol is being used. These parameters are grouped together to form the protocol independent initialization functions. The following sections cover these elements of initialization. The discussion of initialization parameters is complete when the text covering "Starting, Maintaining, and Ending Transmissions" begins.

CLEARING COLLISION COUNTER—A transmission collision detect counter (TCDCNT) keeps track of the number of collisions that have occurred. It does this by shifting a 1 into the LSB for each collision that occurs during transmission of the preamble. When TCDCNT overflows, the C152 stops transmitting and sets TCDT. Setting TCDT signals that too many collisions have occurred and can cause an interrupt. TCDT also is set if a collision occurs after the GSC has accessed TFIFO. During normal transmission, TCDCNT can be read by user software to determine the number of collisions, if any, that have occurred. Before starting the second and subsequent transmissions, it is possible that TCDCNT already has bits shifted in from a previous transmission. This would cause TCDCNT to over-



flow prematurely. In order to preserve the full bandwidth of 8 retransmissions, TCDCNT must be cleared prior to beginning any new transmission.

To clear the collision counter: TCDCNT = 0

CONTROL OF THE GSC—"Control of the GSC" specifies how bytes are loaded into the transmitter (TFIFO) and unloaded from the receiver (RFIFO). A user has the choice of moving data to or from the GSC under control of either user software or the DMA channels.

CPU Control—CPU control is the simplest method of servicing the GSC and allows the most control. The major drawback to CPU control is that a significant amount of time is spent moving data from the source to the destination, incrementing pointers and counters, checking flags, and determining when the end of data occurs. In addition, how the GSC interrupts function differs from when the GSC is under CPU control than when the GSC is under DMA control. Under CPU control, valid GSC interrupts occur when either RFNE (Receive Fifo Not Empty) or TFNF (Transmit Fifo Not Full) are set. The transmit error and most of the receive error interrupts still function the same regardless of which type of control is used on the GSC. The only difference in how receive error interrupts operate is that the UR (UnderRun) bit for the receiver is operational when the GSC is under DMA control. UR is disabled when under CPU control.

DMA Control—DMA control relieves the CPU of much of the overhead associated with serving the GSC and allows faster baud rates. However, the reader must realize that more details about a "yet to be transmitted packet" must be known to properly initialize the DMA channels prior to starting a transmission. In some situations, especially at high baud rates, the user must take into account DMA cycles that occur asynchronously and without any user control or knowledge. This could possibly disrupt other time critical tasks the C152 is performing. There may be no indication to a user that other ongoing tasks are being interrupted by DMA cycles taking over the bus and momentarily stopping CPU action.

When the DMA is used to service the GSC, the DMA channels will also need to be initialized and the GSC interrupts configured to operate in DMA mode. The main advantages of using DMA control is time saved and interrupts occur only when there is an error or when the GSC operation (receive or transmit) is done. This removes the necessity of continuously polling RDN and TDN bits to determine when a GSC operation is complete.

One of the most important facts to remember when deciding how to service the GSC is that unless the GSC band rate is relatively low compared to the CPU oscillator frequency, the only method that can keep up with the receiver or transmitter is DMA control As a rule of thumb, if a user is willing to use 100% of available bandwidth of the C152 and no other interrupts are enabled besides the GSC, the maximum baud rate works out to be approximately 4.5% of the oscillator frequency. This is based on a 9 instruction cycle interrupt latency, moving a byte of data, return from interrupt and executing one more instruction before the next GSC byte is transmitted or received. At an oscillator frequency of 16 MHz, this works out to 720K bits per second. There are many steps a user could take to increase the baud rate when the GSC is under CPU control as this scenario is only a simple situation using worst case assumptions. Taking into account the amount of time available for the CPU to service the GSC as more tasks are required by the service routines or the CPU would further lower the maximum baud rate. For instance, if a user intended that GSC support only took 10% of available CPU time, this would reduce the effective baud rate by a factor of ten, making the maximum bit rate 72K. This 10% figure is an average over the period it takes to complete a frame. Situations might arise such that spurious GSC demand cycles would require much more than 10% of available time for short intervals.

INITIALIZING DMA—Since CSMA/CD is selected, it is by definition half-duplex. In half-duplex mode, only one DMA channel is needed to service both transmitter and receiver. However, it is simpler and easier to explain if both DMA channels are used. The following text is written under an assumption that both DMA channels will be used to service the GSC. Regardless of whether the DMA channel is servicing the receiver or transmitter, the DMA DONE interrupt generally should not be enabled. Also, the DMA bit in TSTAT must always be set. The GSC valid transmit and valid receive interrupts occur when RDN or TDN is set. This also eliminates a need to poll RDN or TDN to determine when a reception or transmission has ended, as is necessary when the GSC is under CPU control.

The DMA channel servicing the transmitter must have:

Destination Address = TFIFO (085H)

Increment Destination Address (IDA) = 0

Destination Address Space (DAS) = 1

Demand Mode (DM) = 1

Transfer Mode (TM) = 0

The source of data can be SFR space, internal RAM or external RAM. The byte count must be equal to the number of bytes to be transmitted, as this determines when a packet ends. TEN should be set before the DMA GO bit. It takes one bit time after TEN is set before the transmitter is enabled. The transmit valid

# intel

interrupt should be enabled after TEN is set. Since CSMA/CD is half duplex, it doesn't matter which DMA channel services the receiver or transmitter, as only one DMA channel will be active at any time.

The DMA channel servicing the receiver must have:

Source Address = RFIFO (0F4H)

ISA = 0

SAS = 1

DM = 1

TM = 0

The destination for data can be SFR space, internal RAM or external RAM. The byte count must be equal to or greater than the number of bytes to be received. Setting the byte count to 0FFFFH (64K) is one way of covering all packet lengths. GREN should be set after the DMA GO bit. The receive valid interrupt should be enabled after GREN is set. It takes one bit time after GREN is set before the receiver is enabled and for the error bits and RDN to be cleared. Before GREN is set, the user software should ensure that the RFIFO is cleared. Setting GREN does not clear the receive FIFO as stated in the hardware description.

INITIALIZING COUNTERS AND POINTERS: Whether using DMA or CPU control, pointers will be required to load the correct bytes for the transmitter and to store received bytes in their proper location. Counters are required when the GSC is under DMA control in order to keep the DMA channel active during the reception of an entire frame and to identify when a transmitted frame is to be ended. Counters are optional if the CPU is used to service the GSC, although its usefulness might be questioned.

When the GSC is under DMA control, the data pointers used are destination address registers (DARLn and DARHn) for the DMA channel responsible for the receiver and source address registers (SARLn and SARHn) for the DMA channel servicing the transmitter. The counters used are byte count registers (BCRLn and BCRHn) for the appropriate DMA channel.

The byte count for the transmitting DMA channel must be known and loaded prior to beginning actual transmission. Transmission begins when TEN and GO are set. The reason the byte count must be known prior to transmission is that when the counter reaches 0, the DMA stops loading data into TFIFO, and once TFIFO is emptied the GSC assumes a transmitted packet is complete. For the receiver the byte count can be set to the frame length if known prior to starting reception or the byte count can be set to a maximum frame packet length that will ever be received. Another alternative is to set the byte count equal to 0FFFFH. This option may be chosen if the length of received packets are totally unknown. If OFFFFH is used, the user must make sure that there is some method to accommodate this many bytes. If maximum buffer size is a limiting factor, then that would be used.

When the GSC is under CPU control, internal RAM is typically used for pointers and counters. These pointers and counters would be updated by software for each byte that is received or transmitted. An interrupt is generated as long as there is at least one byte in the receive FIFO. An interrupt is also generated as long as there is room for one byte in the transmit FIFO. It is in the interrupt service routine that counters and pointers are updated and data is transferred to or from the GSC FIFOs. One advantage of CPU control is that the length of received or transmitted packets need not be known prior to the start of GSC activities. When the GSC is under CPU control, user software determines when a transmission has ended. For moving targets, CPU control allows the user software to determine where to store received data at the time it is transferred to RFIFO.

So far only initialization of the GSC and DMA has been explained. In order to use the GSC, the receiver, transmitter, and associated interrupts need to be enabled. These are covered in the following section.

ENABLING RECEIVER AND RECEIVER INTER-RUPTS—There are two receiver interrupt enable bits, EGSRV (Receive Valid) and EGSRE (Receive Error) and one bit to enable the receiver (GREN). The interrupts should always be enabled whenever the receiver is enabled. Once this is done, a user can wait for interrupts to occur and then service the GSC receiver. The conditions which will cause the CPU to vector to GSC receiver interrupt service routines are described in the 8-Bit Embedded Controller Handbook.

In most CSMA/CD applications, GSC receivers will be enabled all the time once the C152 has been initialized. The only time the receiver will not be enabled is when a reception is completed or a receive error occurs. When this happens, the GSC receiver hardware clears GREN, which disables the receiver. The receiver must then be re-enabled by software before it is ready to accept a new frame. One way to do this when under DMA control is to set the receiver enable bit (GREN) in the receiver interrupt service routine. Similarly, the GSC receive interrupts should always be enabled and remain so except for the period of time that it takes to service an interrupt.

Once set, the GSC receiver interrupt enable bits always remain set unless cleared by user software. About the only valid reason for clearing the receiver interrupt enable bits is so that certain sections of code will not be disrupted by GSC activities. If the interrupts are disabled while the receiver is enabled, the amount of time the interrupts are disabled should not exceed 24 bit times. If the interrupts are disabled for a longer period of time, the receive FIFO may be over written.



It is a good practice to enable the GSC receiver interrupts prior to enabling the receiver when under CPU control. Another alternative is to clear the EA bit while enabling the GSC receiver and receiver interrupts. However, this could increase interrupt latency. If something like this is not done, a higher priority interrupt may alter the program flow immediately after the receiver is enabled and prior to enabling the interrupts. This in turn could cause the receiver to overflow. When the receiver is under DMA control the situation is different. First, the interrupts cannot be enabled before the receiver because if RDN is set from a previous reception, the receive valid service routine will be invoked but no reception has yet taken place. The correct sequence when under DMA control would be to set the DMA GO bit, enable the receiver, then enable the receiver interrupts. In this case the worst that could happen is a slow response to RDN getting set. Even this can be worked around by making receive valid the only high priority interrupt.

To enable the receiver interrupt enable bits and the receiver this sequence should be followed:

IEN1 = XXXXXX11RSTAT = XXXXXX1X

or if under DMA control: DCONn = XXXXXXX1 RSTAT = XXXXXX1X IEN1 = XXXXXX11

ENABLING TRANSMITTER AND TRANSMIT INTERRUPTS—There are two transmit interrupt enable bits—EGSTV (Transmit Valid) and EGSTE (Transmit Error) and one transmitter enable bit—TEN (Transmitter ENable). The interrupts should always be enabled whenever the transmitter is enabled. Once this is done, a user can wait for interrupts to occur and then service the GSC transmitter. Conditions which will cause the CPU to vector to GSC transmit interrupt service routines are described in the 8-Bit Embedded Controller Handbook.

Compared with the receiver, opposite conditions exist concerning when the transmitter is operational and the sequence of enabling transmitter versus transmit interrupts. First, the transmitter and its interrupts are disabled all of the time except on those occasions when a transmission is desired. The user's application determines when a transmission is needed. Status of the message, how full a buffer is, or how long since the last message was sent are typical criteria used to judge when a transmission will be started.

When a transmission is complete, the interrupts and the transmitter should be disabled. This is particularly true for the transmit valid interrupt as TFIFO will most likely be empty and TFNF (Transmit FIFO Not Full) will be set. TFNF = 1 is the source of transmit valid interrupts when the GSC is serviced under CPU control.

The transmitter should be enabled before enabling the transmitter interrupts. If the GSC is under CPU control and the interrupts are enabled first, TFIFO may be loaded with data in response to TFNF being set. When TEN is set, data already loaded into TFIFO would be cleared. Consequently, data meant to be transmitted would be lost. If the GSC is under DMA control, it is possible that an interrupt would be generated in response to TDN being set from the previous transmission, yet no transmission has even started since the interrupts were enabled. If using the DMA channels to service the transmitter, TEN must be set before the GO bit for the DMA channel is set. If not, the DMA channels could load TFIFO with data, and when TEN is set that data would be lost.

The correct sequence to enable the transmitter and its interrupt enable bits is:

SETB TEN SETB EGSTE SETB EGSTV

or if under DMA control:

SETB TEN SETB EGSTE SETB EGSTV ORL DCONn,#01

Once all initialization tasks shown so far are completed, reception and transmission may commence. The process of starting, maintaining, and ending transmissions or receptions is covered next.



# STARTING, MAINTAINING, AND ENDING TRANSMISSIONS

Prior to starting a transmission, the user will need to set TEN. This enables the transmitter, resets TDN, clears all transmit error bits and sets up TFIFO as if it were empty (all bytes in TFIFO are lost) after a GSC bit clock occurs. Once TEN is set, actual transmission begins when a byte is loaded into TFIFO. Figure 9 is a block diagram of the GSC transmitter and shows how it functions. Once a byte has entered TFIFO, transmission begins. The first step is for the GSC to determine if the link is idle and interframe space has expired. Actually, this occurs continuously, even when not transmitting, but transmit circuitry checks to make sure these conditions exist before transmitting. If these two condi-

tions are not met, the C152 will wait until they are. Once interframe space has expired, DEN is forced low for one bit time prior to the GSC emitting a preamble and BOF. About the time the BOF is output, a byte from TFIFO is transferred to the shift register. As bits are shifted out this register, they pass by the CRC generator, which updates the current CRC value. Bits then enter the data encoder which forms them into Manchester coded waveforms and out TxD. If TFIFO is empty when the shift register goes to grab another byte, the GSC assumes it is the end of data. To complete a frame, bits in the CRC generator are passed through the data encoder and the EOF is appended. One part of the block diagram in Figure 9 is the transmit control sequencer. The transmit control sequencer's purpose is to determine which state the transmitter is in such as Idle, Preamble, Data, or CRC. To perform this function it has connections to all circuits in the transmitter. These connections are not shown in order to make the diagram easier to read.

If the transmitter is under CPU control the first byte is loaded with user software. TFIFO should be filled and counters and pointers updated before proceeding with any other tasks required by the CPU. There is room for up to three bytes in TFIFO. Before loading the first byte, users should examine TDN to ensure that any previous transmissions have completed. If TEN is set before the end of a transmission, that transmission is aborted without appending a CRC and EOF but the interframe space will still be enforced before starting again. A user can identify when TFIFO is full by examining TFNF (Transmit Fifo Not Full). TFNF will always remain at a logic 1 as long as there is room for at least one more byte in TFIFO. There is a one machine cycle latency from when a byte is loaded into TFIFO until TFNF is updated. Because of this latency, the status of TFNF should not be checked immediately following the instruction that loaded TFIFO but should be examined two or more instructions later. Whenever TFNF is set, an interrupt will be generated if EGSTV is set. In response to the interrupt, bytes should be loaded into TFIFO until TFNF is cleared and update any pointers or counters.

Once the user is through with transmitting bytes for the current frame, the GSC transmit valid interrupt (EGSTV) should be disabled. This is to prevent the program flow from being interrupted by unnecessary GSC demands as TFNF will remain set all the time. The GSC transmit error interrupt (EGSTE) must remain enabled as transmit errors can still occur. While under CPU control there is no interrupt associated with transmit done (TDN) so a user must periodically poll this bit to determine when actual transmission is complete. After the last byte in TFIFO is transmitted there is a delay until TDN is set. This delay will be equal to the CRC length plus approximately 1.5 bit times for the EOF. The CRC is appended after the end of data by GSC hardware.




Figure 9. Transmitter Block Diagram



To start a transmission when the GSC is under DMA control, users should first enable the transmitter by setting TEN, then set the GO bit for the appropriate DMA channel. Before the GO bit is set users must initialize the GSC and DMA. Thereafter, the DMA loads the first byte that begins actual transmission and keeps the transmit FIFO full until the end of transmission. In this case, transmission ends when the byte count reaches 0, which means the length of the message to be transmitted must be known before transmission begins.

The DMA channel examines TFNF to determine when the transmitter needs servicing. When a byte is transferred into TFIFO, the DMA channel takes control of the internal bus and the CPU is held off for one machine cycle. This is the only overhead associated with the actual transmission when under DMA control. This is significantly less than the overhead associated with each byte that must be loaded by software when the GSC is under CPU control. When the DMA is servicing the transmitter, at least one machine cycle occurs between each DMA load. This prevents the DMA from hogging the internal bus when servicing the transmitter. It takes five machine cycles to load three bytes to initially fill TFIFO. When transmission ends, TDN will be set and when the GSC is under DMA control it is the setting of TDN that begins the GSC interrupt service routine.

The discussion so far assumes there are no errors during transmission of a frame. However, in CSMA/CD there is always a possibility of an error occurring and part of maintaining transmission is servicing those errors. In the C152 when an error is detected an error bit is set. At the same time the error bit is set, TEN is cleared which disables the transmitter. Types of errors

that can occur are: collision detection errors (TCDT), no acknowledgement errors (NOACK) (if HBA is enabled), and underrun errors (UR) (if the DMA channels are used to service the transmitter). After setting the error bit, the C152 jumps to the transmit error vector if EGSTE (Transmit Error enable) is set. Depending on the protocol implemented, a user may wish to take some specific response to an error but in almost all cases the transmitter will be re-enabled and the same data retransmitted. This requires that counters and pointers be initialized, the transmitter enabled, and TFIFO filled. Another frequent action taken is to log the type of error for later analysis or to keep track of specific trends. Once transmission is restarted, the same flow is followed as before, as if no error occurred.

## STARTING, MAINTAINING, AND ENDING RECEPTIONS

In most applications, the receiver is always enabled and reception begins when the first byte is loaded into RFIFO. Figure 10 shows a block diagram of the receiver.

As indicated in Figure 10, before the first byte is loaded into RFIFO, the address is checked for a matching address assigned by ADRn. A user can disable address recognition by writing all 1s to the address mask register(s), AMSKn. In this mode all frames with a valid BOF will be received. When the first byte is loaded into RFIFO, RFNE is set. If the address does match, there is a delay of about 24 or 40 bit times from reception of the first bit until a byte is loaded into RFIFO depending on which CRC is chosen. This is due to CRC strip circuitry and the bits required to fill up the shift register.




Figure 10. Receiver Block Diagram



When the GSC is being serviced by the CPU, an interrupt is generated when RFNE is set and if EGSRV is enabled. The user typically responds to an interrupt by removing one byte from RFIFO and storing it somewhere else. The user should check RFNE before leaving the interrupt service routine to see if more than one byte was loaded in to RFIFO. While under CPU control, there is no interrupt generated when reception is complete although receive done (RDN) is set. When RDN is set, the receiver is disabled and user software has to re-enable it. To determine when a frame has ended, the user must periodically poll RDN. After a frame has ended, the user will normally reinitialize pointers, reset counters, and enable the receiver. RDN will not be set when the last byte is transferred to RFIFO because the EOF will not be recognized yet. It takes approximately 1.7 bit times of link inactivity for the EOF to be recognized.

When the GSC is controlled by the DMA channels an interrupt is generated when RDN is set for a valid reception. At this point all a user needs to do is to set the source address registers, set the byte count, set the GO bit, and enable the receiver. Whenever the GSC receiver is being serviced by the DMA channels, the GO bit should be set before the receiver enable bit, GREN. This is to ensure that the DMA channel is active whenever the receiver is enabled. If the receiver is enabled before the DMA channel, it is possible that an interrupt would alter the program flow. An interrupt could delay setting the GO bit so that data is received while the DMA channel is prevented from servicing the GSC. Consequently, an overrun error occurs.

For the GSC receiver, as in the transmitter, an error is always possible. Conditions that set the error bits are the same regardless of how the receiver is being serviced. Possible errors are: receiver collision (RCABT), CRC error (CRCE), overrun (OVR), and alignment error (AE).

The only type of error that user software can take actions to prevent is an overrun error. In this case, when an overrun error occurs it is because the receiver could not be serviced fast enough. Under DMA control, the only way this could happen is if the other DMA channel prevented servicing the GSC by the DMA or the user cleared the GO bit. Solutions to these problems are to turn off the second DMA channel when receiving and not mess around with the GO bit during reception. To determine if the GSC is receiving a packet, the byte count of the appropriate DMA channel can be examined. If the GSC is under CPU control and an overrun occurs it is because there are too many other tasks the CPU is doing or the baud rate is just too high for the CPU to keep up. A solution to this problem is to either cut back on the number of tasks the CPU must perform while a packet is being received or to switch to DMA control of the GSC.

In all other cases, about all the C152 can do when a receive error occurs is to log the type of error, discard the data already received, and to re-enable the receiver for the next packet. These actions would also be taken for an overrun error.

#### SUMMARY

Hopefully, this application note has given the reader some insight on how to set up the GSC parameters, how to transmit or receive a packet, and how to respond to error conditions that may arise. The process of obtaining data for transmission or what to do with data received has been left open as much as possible as these vary widely from application to application. In some cases, all the data will be managed by another, more powerful processor. In this situation, the user will have to implement another interface between the main processor and the C152.

Although the whole process of using the C152 may at first, seem confusing and complicated, breaking down this process into steps may make utilizing the C152 much simpler. One suggestion of the steps to follow is:

#### 1) INITIALIZATION

- A) Baud rate
- B) Preamble
- C) Backoff
- D) CRC
- E) Interframe space
- F) Jamming signal
- G) Slot time
- H) Addressing
- I) Acknowledgment
- J) Clearing the collision counter
- K) Controlling the GSC
- L) DMA initialization (if used)
- M) Counter and pointer setup
- N) Enabling the GSC
- O) Enabling the interrupts

### 2) TRANSMITTING/RECEIVING PACKETS

- A) Starting transmission/reception
- B) Maintaining GSC operations
- C) Ending transmission/reception
- D) Responding to errors

These steps can be used as a checklist to ensure that the minimum set of functions have been implemented that will allow the GSC to be used in almost any application. The list also demonstrates that the bulk of the tasks the user must implement is in initializing the GSC. Once initialization is accomplished, there is comparatively little work left to implement an application.



# APPENDIX A SOFTWARE EXAMPLE

The following example demonstrates how the DMA can be used to service the GSC in a specific environment. Figure 11 shows a diagram of the hardware used. As shown, the UART is used as a source and destination for data transferred by the GSC. Also shown in Figure 11 are some DIP switches. These DIP switches determine source and destination addresses. The switches are read only once after a reset. The hardware environment is shown for informational purposes only and is not necessarily a real application that would be implemented by a user. Even so, with some minor changes, similar circuits might be used, requiring corresponding changes to be made in the software.

This program has been written with the assumption that a terminal will be connected to the UART. As such, only ASCII data can be transferred and each block of data is delineated by a carriage return (0DH) and line feed (0AH). As data is received by the UART it is stored in one of four rotating buffers. This data will later be transmitted by the GSC to other C152s. Data received by the GSC is stored in one of four different rotating buffers. This data will be transmitted by the

UART to a terminal. 1K of external data RAM is connected to the C152 to serve as storage buffers. Consequently, each buffer is one-eighth of available external RAM, or 128 bytes. This provides up to one line of 120 characters for each buffer. Also, each buffer will store additional information such as destination address, source address, and message length. When a line of characters is complete, a flag will be set to signify to the GSC that that buffer is to be transmitted. Conversely, when a packet received by the GSC is complete, a flag is set to identify that buffer is to be output through the UART to a terminal. Whenever access to one buffer is complete, the software manipulates pointers so the next buffer is used. If all 4 buffers are full, data for that type of buffer is no longer accepted until another buffer is available.

Note that this program uses both DMA channels, one for the receiver and one for the transmitter on the GSC. A program could have been written using only one DMA channel. Using both channels has made the program much simpler and shortened the time it takes to change from transmitting to receiving.




Figure 11. Hardware Environment for Software Example

FOC OBY	LINE	SOURCE			
	1 2 165	\$XREF \$NOLIST			
0000	166 167	GSC_BAUD_RATE	EQU	0	GSC baud rate = 1.5MBPs
OOFC	168 169 170	LSC_BAUD_RATE	EQU	OFCH	;LSC baud rate = 9 ÅK baud at ;14.7456 MHz
0014	170 171 172 173	IFS_PERIOD	EQU	20	<pre>, number of bit times separating ; frames</pre>
0003	173 174 175 176 177	BUF1A_STRT_ADDR	EQU		<pre>,buffer 1A's starting address for ;storing data (0 = # of bytes, ;1 = dest addr, 2 = src addr)</pre>
0083	178 179 180	BUF1B_STRT_ADDR	EGU	083H	buffer 1B's starting address for storing data (80H = # of bytes, 81 = dest addr, 82 = src addr)
0103	181 182 183 184 185	BUF1C_STRT_ADDR	EQU	103H	;buffer 1C's starting address for ;storing data (100H = # of bytes, ;101 = dest addr, 102 = src addr)
0183	185 187 188 189	BUF1D_STRT_ADDR	EGU	183H	<pre>ibuffer 1D's starting address for istoring data (180H = # of bytes, i181 = dest addr, 182 = src addr)</pre>
0201	190 191 192	BUF2A_STRT_ADDR	EQU	201H	<pre>;buffer 2A's starting address for ;storing data (200H = # of bytes)</pre>
0281	193 194 195	BUF2B_STRT_ADDR	EQU	281H	;buffer 2B's starting address for ;storing data (280H = # of bytes)
0301	196 197 198	BUF2C_STRT_ADDR	EGU	301H	<pre>;buffer 2C's starting address for ;storing data (300H = # of bytes)</pre>
0381	199 200 201	BUF2D_STRT_ADDR	EGU	381H	<pre>;buffer 2D's starting address for ;storing data (380H = # of bytes)</pre>
0080	203 202	STACK_DFFSET	EQU	вон	;start stack at upper 128 bytes
OOOD	204 205 206	CR	EQU	ОДН	;ASCII equivalent for carriage ;return
000A	207 208	LINE_FEED	EGU	OAH	;ASCII equivalent for line-feed.
REG	209 210 211 212	ERROR_POINTER	EGU	RO	;RO holds the address that points ;to the next error location to ;increment

CS-51 MACRO A	SSEMBLER	APPNOT1			10/19/88	PAGE	2		
OC OBY	LINE	SOURCE		•					
0078	213 214 215 216	MAX_LENGTH	EQU	120	;maximum length a (received) packet ;can be — must always be less than ;255, my H/W limitation is 128				
	217 218	; ***********	*****	******	***				
OOFF	219 220 221	UR_COUNTER .	DATA	OFFH	RAM locations OFAH to OFFH are jused to keep a log of the # of UR errors (only transmit error)				
00F9	222 223 224 225	OVR_COUNTER	DATA	(UR_COUNTER) - 6	;RAM locations OF4H to OF9H keep ;a log of the # of overrun errors				
00F3	226 227 228	RCABT_COUNTER	DATA	(OVR_COUNTER) - 6	;RAM locations OEEH to OF3H keep ;a log of the # of abort errors				
OOED	229 230 231	AE_COUNTER	DATA	(RCABT_COUNTER) ~ 6	;RAM locations OEBH to OEDH keep ;a log of the # of alignment errors				
00E7	232 233 234	CRCE_COUNTER	DATA-	(AE_COUNTER) - 6	;RAM locations OE2H to OE7H keep ;a log of the # of CRC errors				
00E1	235 236 237 238	LONG_COUNTER	DATA	(CRCE_COUNTER) - 6	;RAM locations OE1H to ODCH keep ;a log of the # of received ;packets that are too long				
OODB	239 240 241	TCDT_COUNTER	DATA	(LONG_COUNTER) - 6	RAM locations ODBH to OD6H keep a log of the # of TCDT errors				
OOD5	242 243 244	NOACK_COUNTER	DATA	(TCDT_COUNTER) - 6	;RAM locations OD5H to OD0H keep ;a log of the # of NOACK errors				
OOCF	245 246 247	NEXT_LOCATION	DATA	(NDACK_CDUNTER) - 6	;réserve 6 bytes for NOACK counter				
007F	248 249 250 251 252	IN_BYTE_COUNT	DATA	7FH	;number of bytes LSC received which idetermines # of bytes for GSC to ;transmit				
007E ·	253 254 255 256	OUT_BYTE_COUNT	DATA	(IN_BYTE_COUNT) -1	inumber of bytes GSC received which idetermines # of bytes for LSC to itransmit				
007D	257 258 259	GSC_DEST_ADDR	DATA	(OUT_BYTE_COUNT) -1	;destination address read from ;DIP switches (loaded on RESET)				
007C	260 261 262	GSC_SRC_ADDR	DATA	(GSC_DEST_ADDR) -1	;source address read from DIP ;switches (loaded on RESET)				
007B 007A	263 264 265 266	LSC_INPUT_LOW LSC_INPUT_HIGH	DATA DATA	(GSC_SRC_ADDR) -1 (LSC_INPUT_LOW) - 1	contains the address where the next LSC received byte will be stored at				
	267				·			2707	720

1CS-51 MACRO AS	SEMBLER	APPNOT1			10/15	7/88	PAGE	3	
.ac obj	LINE .	SOURCE							
0079 0078	268 269 270 271 272	GSC_INPUT_LOW GSC_INPUT_HIGH	DATA DATA	(LSC_INPUT_HIGH) - (GSC_INPUT_LOW) - 1	l ;contains the address where the ;next GSC received byte will be ;stored at	٠			
0077	272 273	LSC_OUTPUT_LOW	DATA	(GSC_INPUT_HIGH) -1					
0076	274 275 276	LSC_OUTPUT_HIGH		(LSC_OUTPUT_LOW) -1	contains the address where the next byte for the LSC to xmit				
0075	277 278 279	LSC_DUT_CDUNTER	DATA	(LSC_OUTPUT_HIGH)-1	<pre>; contains the number of byte for ; the LSC to xmit</pre>	,			
002F	280 281	BUFFER1_CONTROL	DATA	2FH	;byte that buffer 1 control bits ;are in	5			
002E	282 283 284	BUFFER2_CONTROL	DATA	2EH	; byte that buffer 2 control bits , are in	i			
	285 286	; ***********	*****	******	****	***			
007F	287 288 289	BUF1D_ACTIVE	BỊT 7FH	I	; indicator for when buffer 1D ha; data for GSC	a s			
007E	290 291 292	BUF1C_ACTIVE	BIT (BU	F1D_ACTIVE) - 1	;indicator for when buffer 1C ha;data for GSC	9.5			
007D	293 294 295	BUF1B_ACTIVE	BIT (BU	F1C_ACTIVE) - 1	;indicator for when buffer 1B ha ;data for GSC	a s			
007C	296 297 298	BUF1A_ACTIVE	BIT (BU	F1B_ACTIVE) - 1	;indicator for when buffer 1A ha ;data for GSC	9.5			
007B	299 300 301 302	GSC_DUT_MSB	BIT (BU	F1A_ACTIVE) - 1	;second of two bits that identify which buffer is the current GSC ;output buffer				
007A	303 304 305 306	GSC_OUT_LSB	BIT (GS	SC_OUT_MSB) - 1	ifirst of two bits that identify which buffer is the current GSC output buffer				
0079	307 308 309 310	LSC_IN_MSB	BIT (GS	SC_DUT_LSB) - 1	;second of two bits that identification buffer is the current LSC ;input buffer				
0078	311 312 313 314	LSC_IN_LSB	BIT (LS	GC_IN_MSB) - 1	;first of two bits that identify, which buffer is the current LSC; input buffer				,
0077	315 316 317	BUF2A_ACTIVE	BIT (LS	SC_IN_LSB) - 1	, indicator for when buffer 2A hardata for LSC	as			
0076	318 319 320	BUF2B_ACTIVE	BIT (BU	JF2A_ACTIVE) - 1	; indicator for when buffer 2B h; ; data for LSC	as			
0075	321 322	BUF2C_ACTIVE	RIT (BL	JF2B ACTIVE) - 1	; indicator for when buffer 2C h	as			•

MCS-5	MACRO	ASSEMBL	ER A	PPNOT1	10/19/88 PAGE 7	
LOC	OBJ		LINE	SOURCE		
		=1	488		•	
0237	438920	=1	489	ORL TMOD, #00100000B		
	53892F	= 1	490	ANL TMOD, #00101111B	;init timer1 as 8-bit auto-reload	
		= 1	491			
023D	759850	=1	492	MOV SCON, #01010000B	; setup LSC as B-bit UART and enable	
		= 1	493		;receiver	
		= 1 = 1	494 495	SETB TRI	start timer to generate baud rate	
0240	D2BE .	=1	496	SEID INI	/ Sould clime! Of generals sould late	
0242	ອອ	=1	497	RET		
02.72		-	498 +1		v •	
		= 1	499	ADDRESS_DETERMINATION		
	•	= 1	500			
0243	53901F	= 1	501	ANL P1,#1FH	;select output 0 of '138	
		= 1	502	MOU 000 000 APPR 04	read GSC receive address from	
0246	85C07C	= 1 = 1	503 504	MOV GSC_SRC_ADDR, P4	; read GSC receive address from ; DIP switch #1	
		=1	505		, DIF SWITCH WI	
0249	439020	=1	506	ORL P1,#20H	;select output 1 of '138	
UL 47	107020	=1	507 -		· ·	
024C	85C07D	= 1	508	MOV GSC_DEST_ADDR, P4	read GSC xmit address from DIP	
		= 1	509		;switch #2	
		= 1	510			
024F	22	= 1	511	RET		
		= 1	512 +1 513	\$INCLUDE (ENAINT.SRC) INTERRUPT_ENABLE:		
		= 1 = 1	514	INTERROPT_ENABLE:		
0250	noce	=1	515	SETB EGSRV	; enable GSC receive valid interrupt	
UEJU	DECO	=1	516	5215 255	,	
0252	D2C9	=1	517	SETB EGSRE	enable GSC receive error interrupt	
		=1	518			
0254	D2AC	= 1	519	SETB ES	;enable LSC interrupt	
		=1	520			
0256	D2CC	= 1	521	SETB EDMA1	;enable DMA1 done interrupt	
		=1	522	SETB EA	;enable interrupts	
0258	DZAF	=1 =1	523 524	SEIB EM	semente turentohos	
025A	22	-1 -1	525	RET		
UZJA	~~	=1	526	NC1		
		-	527 +1	\$INCLUDE (GENINIT. SRC)		
		=1	528	GENERIC_INIT:		
		=1	529			•
025B	752F00	=1	530	MOV BUFFER1_CONTROL,#0	;insure all buffer 1 active bits ;= 0, current input and output	
		=1	531		;= 0, current input and output ;buffer = 1A	
		=1 =1	532 533		, putter - in	
		-1 =1	534			
025E	752E00	=1	535	MOV BUFFER2_CONTROL,#0	; insure all buffer 2 active bits	
		=1	536	_	;= O, current input and output	
		=1	537		;buffer = 1B	
		=1	538			
0591	C59E	=1	539	CLR LSC_ACTIVE	insure LSC_ACTIVE = 0 before	
		=1	540	· ·	starting a reception	
		= 1	541			
0242	757803	= 1	542	MOV LSC_INPUT_LOW, #LOW (		

103-31	MACRO	ASSEMB	LER	APPNOT1	10/19/88 PAGE 8	
LOC (	DBJ		LINE	SOURCE		
N366 -	757A00	=1	543	MOV LSC_INPUT_HIGH, #HIGH	(RUE1A STRT ADDR)	
JE00 /	, 5, HOO	=1	544	1104 FD6_144 01_1114(1) #1114(1)	; load address pointers with	
		= <u>1</u>	545		starting address of buffer 1A	
		= i	546		, , , , , , , , , , , , , , , , , , , ,	
NOTO .	757F02	=1	547	MOV IN_BYTE_COUNT, #02	; byte count initialized to 2	
JEG7 /	7371 UE	=1	548	104 14_0116_600411#02	; because destination and source	
		=1	549		; address will take first two bytes	
		=1	550		and counter is not incremented.	
		=1	551		, and country to the country of	
026C 7	7BCF	=1	552	MOV RO, #NEXT_LOCATION		
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		=1	553	1101 1107 414EX1_COUNTYON		
		=1	554	COUNTER_CLEAR:	·	
026E 0	18	=1	555	INC RO		
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,	=1	556			
026F 7	7600	=1	557	MGV eRO, #O	clear out error counter area	
		=1	558		1 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 -	
)271 F	BFFFA	=1	559	CUNE RO. #OFFH. COUNTER_CLE	EAR ;loop until all counters = 0	
		=1	560		-,	
274 2	22	=1	561	RET		
		=1				
		=1	563			
			564 +	1 \$INCLUDE (CNTRING. SRC)		
		=1	565	INCREMENT_COUNTER:		
		=1	566			
0275 D	03	=1	567	SETB C	add 1 on first loop	
		=1	568			
276 7	7F06	= i	569	MOV R7,#6	· ;# of bytes in each counter field	
		=1	570			
		=1	571	INC_COUNT_LOOP:		
		=1	572	1110_000111		
0278 E	A	=1	573	MOV A. GERROR_POINTER	get byte of counter .	
		=1	574			
0279 3	3400	=1	575	ADDC A, #O		
		=1	576			
027B F	-6	=1	577	MOV @ERROR_POINTER, A		
		=1	578			
027C 1	18	=1	579	DEC ERROR_POINTER		
		=1	580			
027D I	DFF9	≈ <b>1</b>	581	DJNZ R7. INC_COUNT_LOOP		
		≈1	582			
027F 4	4001	=1	583	JC COUNTER_OVERFLOW	overflow if carry generated. This	
		=1	584	<del>-</del>	; was initially put in to stop the	
		=1	585		;flow of the program if any of the	
		=1	586	•	error counters overflowed with the	
		= 1	587		expectation that the user would	
-		=1	588	•	modify the code to dump the error	
		= 1	589		count contents and re-initialize the	
		=1	590	• •	;counter locations.	
		= 1	591			
0281	22	= 1	592	RET	·	
		= 1	593			
		= 1	594	COUNTER_OVERFLOW:		
		=1	595			
0282 (	<b>08</b>	=1	596	INC ERROR_POINTER	; point to msb of counter field	
		= 1	597			720-24

```
10/19/88
                                                                                                                  PAGE
                           APPNOT1
MCS-51 MACRO ASSEMBLER
LOC OBJ
                    LINE
                              SOURCE
                     598
                                  MOV @ERROR_POINTER, #OFFH
                                                                   ; and store OFFH
0283 76FF
                     599
                =1
                                                                   ; point to next byte of coutner field
0285 08
                =1
                     600
                                  INC ERROR_POINTER
                =1
                     601
                                  MOV GERROR POINTER, #OFFH
                                                                   ; and store OFFH
0286 76FF
                =1
                     602
                = 1
                     603
                                                                   ; point to next bute of counter field
                =1
                     604
                                  INC ERROR_POINTER
0288 08
                = 1
                     605
                                                                   and store OFFH
0289 76FF
                = 1
                     606
                                  MOV @ERROR POINTER, #OFFH
                = 1
                     607
                                                                   point to next byte of counter field
0288 08
                = 1
                     608
                                  INC ERROR_POINTER
                = 1
                     609
                     610
                                  MOV @ERROR_POINTER, #OFFH
                                                                   ; and store OFFH
028C 76FF
                =1
                = 1
                     611
                                                                   ; point to next byte of counter field
                = 1
                     612
                                  INC ERROR_POINTER
028E 08
                = 1
                     613
                                  MOV @ERROR_POINTER, #OFFH
                                                                   and store OFFH
028F 76FF
                =1
                     614
                = 1
                     615
                =1
                                  INC ERROR POINTER
                                                                   ; point to next byte of counter field
0291 08
                     616
                = 1
                     617
                                  MOV @ERROR_POINTER, #OFFH
                                                                   and store OFFH
0292 76FF
                = 1
                     618
                = 1
                     619
                                                                   ; if the error counters overflow the
0294 BOFE
                = 1
                     620
                                                                   program continues to loop at this
                = 1
                     621
                                                                   ; location until H/W resets the device.
                =1
                     622
                     623
                             $INCLUDE (BUF1MGT. SRC)
                     624
                              NEW_BUFFER1_IN:
                =1
                     625
                             <del>; ***********************************</del>
                =1
                     626
                             ; This section uses a bit addressable control byte to determine which buffers
                =1
                     627
                             are active (contains data for GSC to output), the last buffer used by the LSC
                =1
                     628
                             ; input, and the last buffer used by the GSC output.
                     629
                =1
                =1
                     630
                =1
                     631
                              ;The control byte is defined as follows:
                =1
                     632
                                                                             OO = BUFFER 1A
                =1
                     633
                                                                             01 = BUFFER 1B
                =1
                     634
                     635
                                                                             10 = BUFFER 1C
                ≈ 1
                                                                             11 = BUFFER 1D
                =1
                     636
                =1
                     637
                =1
                     638
                                                                 LAST BUFFER USED
                                                                                     LAST BUFFER USED
                = 1
                      639
                                                                                     BY LSC FOR INPUT
                                                                 BY GSC FOR OUTPUT
                =1
                     640
                =1
                     641
                 =1
                     642
                 =1
                      643
                                                    BIT 5 : BIT 4 : BIT 3 : BIT 2 : BIT 1 : BIT 0
                      644
                 = 1
                 =1
                      645
                 = 1
                      646
                                                           BUFFER 1A
                 =1
                      647
                                          BUFFER 1C
                                                             ACTIVE
                 =1
                      648
                                            ACTIVE
                     649
                                                   BUFFER 1B
                                                                  GSC_OUT_MSB
                                                                                  LSC IN MSB
                 = 1
                                 BUFFER 1D
                                                    ACTIVE
                 =1
                      650
                                   ACTIVE
                                                                                           LSC IN MSB
                 =1
                      651
                                          BUF1C ACT
                                                           BUF1A_ACT
                                                                           GSC OUT LSB
                      652
                                                                                                                                           270720-25
```

ICS-51 MACRO	ASSEMB	LER	APPNOT1	10/19/88	PAGE	12	
OC OBJ		LINE	SOURCE				
	=1	763		routine in an "interrupt in			
	=1	764		progress" mode. If the DMA then			
	=1	765		; frees up a buffer, the interrupt			
	=1	766		routine cannot clear the buffer			
	=1	767		active bit until the interrupt			
	<b>= 1</b>	768		(EGSTV/EGSTE) is serviced			
	<b>≈1</b>	769					
2E5 BOAF	= 1	770	JMP NEW BUFFER1_IN	continue scanning active buffers			
	≈ <b>1</b>	771		;until one is freed up			
	= 1	772		,			
	≈ <b>1</b>	773	LSC_IN_ID_IA:				
	= <b>1</b>	774					
2E7 207823	= 1	775	JB LSC_IN_LSB, LSC_IN_1A	; if LSC_IN = 11 then next buffer			
	≈ 1	776	<b>-</b>	, next buffer is 1A			
	≈1	777	•	•			
	<b>≈ 1</b>	778	LSC_IN_1D:				
	= 1	779					
2EA 207FF5	=1	780	JB BUF1D_ACTIVE, BUFFERS_1_FULL	;if buffer 1D is active then the			
	<b>≈ 1</b>	781	_	;GSC has not yet emptied it and			
	= 1	782		;all the buffers must be full			
	= 1	783					
2ED 758200	= 1	784	MOV DPL, #LOW (BUF1C_STRT_ADDR) ~ 3				
2F0 758301	=1	785	MOV DPH, #HIGH (BUF1C_STRT_ADDR)	;setup DPTR to point at the			
	= 1	786		;beginning of buffer 1C (first byte			
	= 1	787		; should contain number of bytes			
	=1	788					
2F3 E57F	= 1	789	MOV A, IN_BYTE_COUNT	;load acc with byte count for MOVX			
	=1	790					
2F5 F0	=1	791	MOVX @DPTR.A	;store byte count at first byte of			
	=1	792		;buffer 1C			
	=1	793					
2F6 A3	=1	794	INC DPTR	;DPTR now points to where the			
	=1	795		destination address should be:			
	=1	796					
2F7 E57D	=1	797	MOV A. GSC_DEST_ADDR	get stored destination address			
	= 1	798		•			
2F9 F0	=1	799	MOVX @DPTR, A	;store destination addr in XRAM			
	=1	800					
2FA A3	= 1	801	INC DPTR	;DPTR now points to where source			
	= 1	802		address should be stored			
	=1	803					
2FB E57C	=1	B04	MOV A. GSC_SRC_ADDR	get stored source address			
	=1	B05					
2FD FO	=1	806	MOVX @DPTR.A	store destination addr in XRAM			
	=1	807					
)2FE D27E	= 1	808	SETB BUFIC_ACTIVE	; indicate that BUF1C has data to			
*	=1	809		be output by the GSC and that the			
	=1	810		;LSC has moved on to the next			
	=1	811		; buffer			
	=1	812					
0300 D27B	=1	813	SETB LSC_IN_LSB	; set flags to indicate that the			
0302 D279	= 1	814	SETB LSC_IN_MSB	(current input buffer (for LSC)			
	= 1	815		is 1D			
	= 1	816					
304 757883	=1	817	MOV LSC_INPUT_LOW, #LOW (BUF1D_STRT_AD	DDR )			
			r .				270720

MCS-5	1 MACRO	ASSEME	LER	APPNOT 1	10/19/88 PAGE 14	
_OC	OBJ		LINE	SDURCE	• •	
)32E	32	= 1	873	RETI	;re-enable interrupts	
		= 1	874			
		= 1	875	NEW_BUFFER1_DUT		
		= 1	876 877	*** TEN GEORGE TEN AUEN	; do not start another transmission	•
132F	30D903	= 1 = 1	877 878	JNB TEN, SECOND_TEN_CHECK	; on not start another transmission ; if one is in progress (signified	
		= 1	879		; by TEN = 1) but this should never	
		=1	880		;happen	
		= 1	881	TRANSMISSION_IN_PROGRESS	, nappen	
222	0203AF	= 1	882	JMP NOTHING FOR GSC	, do not start a new GSC xmit if one	
JUL	0203/11	= 1	883	0/11 NO 1112NO_1 0.N000	is currently in progress	
		= 1	884			
		= 1	885	SECOND TEN CHECK		`
335	20D9FA	= 1	886	JB TEN, TRANSMISSION_IN_PROGRESS	second one in case interrupt	
		= 1	887		occurs during previous test	
		= 1	888		1	
338	207B37	= 1	889	JB GSC_DUT_MSB.GSC_DUT_1C_1D	<pre>,if GSC_OUT_MSB = 1 then current</pre>	
		= 1	890		buffer is 1C or 1D	
		. = 1	891			
33B	207A1A	= 1	892	JB GSC_OUT_LSB.GSC_OUT_1B	<pre>,if GSC_OUT = 01B then current</pre>	
		= 1	893		buffer is 1B	
		= 1	894			
		= 1	895	GSC_OUT_1A	, if GSC_OUT = OOB then the buffer	
		= 1	896		115 1A	
		= 1	897			
33E	307C6E	= 1	898	JNB BUF1A_ACTIVE.NOTHING_FOR_GSC	if buffer 1A is not active then	
		=1	899		<pre>;the LSC has not yet filled it ;since the GSC emptied it last</pre>	
		= 1 = 1	900 901		since the GSC empties it last	
244	900000	=1	901 902	MOV DPTR, #(BUF1A_STRT_ADDR) -3	;load DPTR with address of byte	
341	700000	=1	903	MOV DEIK # (BOFIA_SIKI_ADDK) -3	that holds byte count for 1A	
		=1	904	*	, that holds byte count for th	
344	FO	=1	905	MOVX A, EDPTR	;get byte count for buffer 1A	
		=1	906	HOVE HIED III	· • • • • • • • • • • • • • • • • • • •	
345	F5E2	=1	907	MOV BCRLO, A	;load DMA byte count with length	
		=1	908		of message to transmit	
		=1	909			
347	75E300	=1	910	MOV BCRHO, #O	;insure high byte count ≈ O	
		=1	911		;(should already be O)	
		= 1	912			
34A	A3	=1	913	INC DPTR	;DPTR now points at dest addr	
		=1	914			
	8582A2	= 1	915	MOV SARLO, DPL		
34E	8583A3	= 1	916	MOV SARHO, DPH	;source address for start of ;data to send	
		=1	917		, uata to seno	
251	C278	=1	918	CLD OCC OUT MCD		
	C27B D27A	=1 =1	919 920	CLR GSC_OUT_MSB SETB GSC_OUT_LSB	; indicate next output buffer will	
,,,,,	DEIM	= 1 = 1	920 921	2EIB #20_001_C38	the buffer 1B	
		=1	922			
1755	0203A6	=1 =1	922 923	JMP START_GSC_OUT	routine that starts transmission	
	UEVUNO	-1 =1	924	011 21HK1_630_001		
		=1	925	GSC_DUT_1B:	; if GSC_OUT = 01B then the buffer	
		=1	926	000_001_10.	is 1B	
		=1	927			070700
		•				270720-

MCS-	51 MACRO	ASSEMB	LER	APPNOT1	10/19/88	PAGE	15
LOC	OBJ		LINE	SOURCE			
0358	307D54	=1 =1 =1	928 929 930	JNB_BUF1B_ACTIVE.NOTHING_FOR_GSC	if buffer 1B is not active then the LSC has not yet filled it is ince the GSC emptied it last		`
0358	900080	=1 =1 =1	931 932 933 934	MOV DPTR, #(BUF1B_STRT_ADDR) -3	;load DPTR with address of byte ;that holds byte count for 1B		
03 <b>5</b> E	EO	=1 =1 =1	935 936	MOVX A, @DPTR	get byte count for buffer 1B		
035F	F5E2	= 1 = 1 = 1	937 938 939	MOV BCRLO, A	<ul> <li>load DMA byte count with length</li> <li>of message to transmit,</li> </ul>		
0361	75E300	= 1 = 1 = 1	940 941 942	MOV BCRHO, #0	<pre>, insure high byte count = 0 ,(should already be 0)</pre>		
0364	EA	= 1 = 1 = 1	943 944	INC DPTR	,DPTR now points at dest addr		
	8582A2 8583A3	= 1 = 1 = 1	947	MOV SARLO, DPL MOV SARHO, DPH	source address for start of data to send		
036B		= 1 = 1 = 1 = 1	948 949 950 951	CLR GSC_DUT_LSB	, indicate next output buffer will , be buffer 1C		
036F	0203A6	= 1 = 1 = 1 = 1	952 953 954 955	JMP START_GSC_DUT GSC_DUT_1C_1D:	,routine that starts transmission		
0372	207A1A	=1 =1 =1 =1	956 957 958 959	UB GSC_OUT_LSB.GSC_OUT_1D	;output buffer will be 1D if ;GSC_OUT = 11B		
		=1 =1 =1	960 961 962 963	esc_aut_1c:	<pre>;if GSC_OUT = 10B then the buffer ;is 1C</pre>		
0375	307E37	=1 =1 =1	964 965 966	JNB BUFIC_ACTIVE,NOTHING_FOR_GSC	;if buffer 1C is not active then ;the LSC has not yet filled it ;since the GSC emptied it last		
0378	900100	=1 =1 =1 =1	967 968 969 970	MOV DPTR.#(BUF1C_STRT_ADDR) -3	;load DPTR with address of byte ;that holds byte count for 1C		
037B	EO	=1 =1	971 972	MDVX A, @DPTR	get byte count for buffer 10		
0370	F5E2	=1 =1	973 974	MOV BCRLO, A	;load DMA byte count with length ;of message to transmit		
037E	75E300	=1 =1 =1 =1	975 976 977	MOV BCRHO, #0	insure high byte count = 0;(should already be 0)		
0381	<b>A</b> 3	=1 =1 =1	978 979 980	INC DPTR	;DPTR now points at dest addr		
	8582A2 8583A3	= 1 = 1	981 982	MOV SARLO, DPL MOV SARHO, DPH	; source address for start of		270720-3

	MACRO	-JJL! 12	LER A	PPNOT1	10/19/8B PAGE 16		
.ос	OBJ		LINE	SOURCE			
		=1	983		;data to send		
		= 1	984				
388	D27B	= 1	985	SETB GSC_OUT_MSB			
38A	D27A	= 1	986	SETB GSC_OUT_LSB	; indicate next output buffer will		
		= 1	987		; be buffer 1D		
		= 1	988				
38C	0203A6	= 1	989	JMP START_GSC_OUT	routine that starts transmission		
		= 1	990				
		= 1	991	GSC_OUT_1D:	; if GSC_OUT = 11B then the buffer		
		= 1	992		is 1D		
		= 1	993				
38F	307F1D	= 1	994	JNB BUF1D_ACTIVE.NOTHING_FOR_GSC	,if buffer 1D is not active then		
		= 1	995		; the LSC has not yet filled it		
		= 1	996	•	since the GSC emptied it last		
		= 1	997				
392	900180	= 1	998	MOV DPTR, #(BUF1D_STRT_ADDR) -3	;load DPTR with address of byte		
		= 1	999	<del>-</del> -	that holds byte count for 1D		
		= 1	1000		•		
395	E0	<b>= 1</b>	1001	MDVX A, EDPTR	; get byte count for buffer 1D		
		= 1	1002				
396	F5E2		1003	MOV BCRLO, A	;load DMA byte count with length		
		= 1			of message to transmit		
			1005				
398	75E300		1006	MDV BCRHO, #0	;insure high byte count = 0		
	, 02000	= 1	1007	TIBY BOILTON NO	(should already be 0)		
		= î	1008				
39B	43		1009	INC DPTR	;DPTR now points at dest addr		
375	n-3	=1		INC DI IN	, bi in how points do deso dat.		
200	8582A2		1011	MOV SARLO, DPL			
	8583A3		1012	MOV SARHO, DPH	source address for start of		
375	6763N3		1012	110V SHRHOIDITI	idata to send		
			1013		Tobba to send		
	C27B		1015	CLR GSC_DUT_MSB			
			1015		; indicate next output buffer will		
JA4	C27A		1017	CLR GSC_DUT_LSB	; be buffer 1A		
					, be botte, an		
		=1		START OCC BUT	routine that starts transmission		
		≃1 1	1019 1020	START_GSC_DUT:	MINDONTHE SHEET STORE OF STREETSSTORE		
344	D2D9	=1 =1	1020	SETB TEN	; enable GSC transmitter		
340	レビリイ		1021	SEID IEM	, engage doo of dismapper		
240	nacn			CETP EACTU	; enable GSC transmit valid (TDN)		
JAU	D2CB	=1	1023 1024	SETB EGSTV	; interrupt		
		_		•	, thee, tope		
	D040	=1	1025	CETR FOCTE	enable GSC transmit error int		
AAL	DSCD	=1	1026	SETB EGSTE	enable 600 fransmit error int		
			1027		salad MMA salad about data asked		
JAC	439201		1028	ORL DCDNO, #01	start DMA which starts data output		
		=1		MOTURNO COR ACC.			
			1030	NOTHING_FOR_GSC:			
			1031				
3AF	22	= 1	1032	RET			
			1033				
		== 1	1034				
				\$INCLUDE (BUF2MGT. SRC)			
		=1	1036	NEW_BUFFER2_IN:			
		<b>= 1</b>	1037		270720		

```
10/19/88 PAGE 17
MCS-51 MACRO ASSEMBLER
                         APPNOT1
LOC OBJ
                   LINE
                            SOURCE
                            1038
               = 1
                           .This section uses a bit addressable control byte to determine which buffers
                   1039
                           ; are active (contains data for LSC to output), the last buffer used by the LSC
                   1040
                           ; for output, and the last buffer used by the GSC for input
               - 1
                   1041
               =1
                   1042
                           .The control byte is defined as follows:
               = 1
                   1043
                   1044
               = 1
                                                                       00 = BUFFER 2A
                   1045
               = 1
                                                                       O1 = BUFFER 2B
                  1046
                                                                       10 = BUFFER 2C
                   1047
                                                                       11 = BUFFER 2D
                  1048
                  1049
               = 1
                   1050
                                                            LAST BUFFER USED
                                                                               LAST BUFFER USED
                   1051
                                                            BY GSC FOR INPUT
                                                                               BY LSC FOR GUTPUT
               = 1
                   1052
                  1053
                  1054
                   1055
                               : BIT 7 : BIT 6 : BIT 5 : BIT 4 : BIT 3 : BIT 2 : BIT 1 : BIT 0
                   1056
               = 1
                   1057
                  1058
               = 1
                   1059
                                       BUFFER 2C
                                                      BUFFER 2A
               = 1
                                                        ACTIVE
                   1060
                                         ACTIVE
                                                                            LSC DUT MSB
                                              BUFFER 2B
                                                              GSC IN MSB
                              BUFFER 2D
                   1061
                                ACTIVE
                                                ACTIVE
               = 1
                   1062
                                                                                    LSC OUT MSB
                  1063
                                       BUF2C_ACT
                                                      BUF2A ACT
               = 1
                  1064
                   1065
                               BUF2D ACT
                                               BUF2B_ACT
                   1066
                            1067
               =1
                  1068
                                                                      ; if GSC_IN_MSB = 1 (2C or 2D),
0380 207343
                   1069
                               JB GSC IN_MSB. GSC_IN_2D_2A
               =1
                                                                      then the next buffer to be used
               =1
                   1070
                                                                      imust be 2D or 2A.
               =1
                   1071
                   1072
               =1
                                                                      ; if GSC IN = O1B then next buffer
03B3 20721E
                  1073
                               JB GSC IN_LSB, GSC_IN_2C
               = 1
                                                                      for GSC to use is 20
                   1074
               =1
               =1
                   1075
                                                                      ; if GSC_IN = OOB (only combination
               =1
                   1076
                            GSC_IN_2B:
                                                                      ; left) then next buffer to use is
               =1
                   1077
                                                                      ; 2B
               =1
                   1078
                   1079
                                                                      ; if buffer 2B is active then the
                                JB BUF2B_ACTIVE.BUFFERS_2_FULL
03B6 207639
                   1080
                                                                      ;LSC has not yet emptied it and
               =1
                   1081
                                                                      ; all the buffers must be full
                   1082
                   1083
                   1084
                                MOV DPL. #LOW (BUF2A_STRT_ADDR) - 1
0389 758200
                                                                      ; setup DPTR to point at the
                   1085
                                MOV DPH, #HIGH (BUF2A_STRT_ADDR)
03BC 758302
               =1
                                                                      ; beginning of buffer 2A (first byte
               =1
                   1086
                                                                      should contain number of bytes
               =1
                   1087
                   1088
                                                                      : for SUBB
                   1089
                                CLR C
O3BF C3
               = 1
                   1090
                                                                      ; maximum packet length and the
                   1091
                                MOV A. # (MAX LENGTH) - 2
0300 7476
               = 1
                                                                      initial value for BCRL1 (-2
                   1092
               =1
                                                                                                                                 270720-33
```

CS-51 M	MACRD A	SSEMB	LER /	APPNOT 1	10/19/88 PAG	E 18
OC OB	J		LINE	SOURCE		
		=1	1093		;subtracted because first 2 bytes	
	•	= 1	1094		;are the destination and source	
		= 1	1095		; addresses	
		= 1	1096			
302 95F	F2	= 1	1097	SUBB A, BCRL1	;load acc with byte count for MOVX	
	_	= 1	1098			
3C4 F0		= 1	1099	MOVX @DPTR, A	;store byte count at first byte of	
		= 1	1100		; buffer 2A.	
		= 1	1101	· ·		
3C5 D27	77	= 1	1102	SETB BUF2A ACTIVE	; indicate that BUF2A has data to	
		= 1	1103	<del>-</del>	; be output by the LSC and that the	
		= 1	1104		.GSC has moved on to the next	
		= 1	1105		; buffer	
		= 1	1106			
3C7 C27	73	= 1	1107	CLR GSC_IN_MSB	;set flags to indicate that the	
3C9 D27	72	= 1	1108	SETB GSC_IN_LSB	current input buffer (for GSC)	
		= 1	1109	<u>-</u> -	, is 2B	
		= 1	1110			
3CB 757	7981	= 1	1111	MOV GSC_INPUT_LOW, #LOW (BUF2B_STRT_AD	DDR)	
3CE 757	7802	= 1	1112	MOV GSC_INPUT_HIGH, #HIGH (BUF2B_STRT_	_ADDR)	
		= 1	1113	-	;load starting address of buffer	
		= 1	1114		, 2B	
		= 1	1115			
3D1 020	0432	= 1	1116	JMP_NEW_BUF2_IN_END		
		= 1	1117			
		=1	1118			
			1119	GSC_IN_2C:		
		=1	1120			
3D4 207	751B	=1	1121	JB BUF2C_ACTIVE, BUFFERS_2_FULL	; if buffer 2C is active then the	
			1122	·	;LSC has not yet emptied it and	
		=1	1123		;all the buffers must be full	
		=1	1124			
3D7 75E	8280	=1	1125	MOV DPL, #LOW (BUF2B_STRT_ADDR) - 1		
3DA 758			1126	MOV DPH, #HIGH (BUF2B_STRT_ADDR)	;setup DPTR to point at the	
		=1	1127		;beginning of buffer 2B (first byte	
		=1	1128		should contain number of bytes	
		=1	1129			
эрр сз		=1	1130	CLR C	; for SUBB	
		=1	1131			
3DE 747	76		1132	MOV A, #(MAX_LENGTH) - 2	maximum packet length and the	
		=1	1133	<del>-</del>	initial value for BCRL1 ( 2	
		= 1	1134		subtracted because first 2 bytes	
		≈ <b>1</b>	1135		are the destination and source	
		=1	1136		; addresses	
		= 1	1137			
3E0 95	F2	≈1	1138	SUBB A, BCRL1	iload acc with byte count for MOVX	
		=1	1139			
3E2 F0	)		1140	MOVX @DPTR.A	store byte count at first byte of	
		= 1	1141		ibuffer 2B	
			1142			
3E3 D2	76	= 1	1143	SETB BUF2B_ACTIVE	indicate that BUF2B has data to	
			1144	<del>-</del>	ibe output by the LSC and that the	
		= 1	1145		:GSC has moved on to the next	
			1146		ibuffer	
		= 1	1147			270720-
						210120-

```
MCS-51 MACRO ASSEMBLER
                                                                                                      10/19/88
                                                                                                                PAGE
                          APPNOT1
                    LINE
                             SOURCE
LOC OBJ
                                                                          ; set flags to indicate that the
                   1148
03E5 C272
                = 1
                                 CLR GSC IN LSB
                                                                          ; current input buffer (for GSC)
                =1 1149
                                 SETB GSC_IN_MSB
03E7 D273
                                                                          , is 20
                =1 1150
                =1 1151
                                 MOV GSC_INPUT_LOW. #LOW (BUF2C_STRT_ADDR)
03E9 757901
                =1 1152
                                 MOV GSC INPUT_HIGH, #HIGH (BUF2C_STRT_ADDR)
                =1 1153
03EC 757803
                                                                          ;load starting address of buffer
                    1154
                                                                          : 2C
                    1155
                   1156
                = 1
                =1 1157
03EF 020432
                                 JMP NEW BUF2_IN_END
                =1 1158
                =1 1159
                             BUFFERS 2 FULL:
                = 1
                   1160
                                                                          ; if the buffers are full, the pgm
                                 CALL IRET
                = 1
                   1161
03F2 712E
                                                                          will be locked in the GSC service
                = 1
                    1162
                                                                          iroutine in an "interrupt in
                    1163
                                                                          ; progress" mode. If the DMA then
                = 1
                    1164
                                                                          ; frees up a buffer, the interrupt
                = 1
                   1165
                                                                          routine cannot clear the buffer
                   1166
                = 1
                                                                          active bit until the interrupt
                =1 1167
                                                                          (EGSRV/EGSRE) is serviced
                =1 1168
                =1 1169
                                                                          ; continue scanning active buffers
                   1170
                                 JMP NEW_BUFFER2_IN
03F4 B0BA
                = 1
                                                                          until one is freed up
                = 1
                    1171
                    1172
                = 1
                = 1
                    1173
                             GSC IN 2D 2A:
                =1 1174
                                                                          ; if GSC_IN = 11 then next buffer
                                 JB GSC_IN_LSB, GSC_IN_2A
03F6 20721E
                   1175
                                                                          inext buffer is 2A
                =1 1176
                =1 1177
                =1 1178
                             GSC IN 2D:
                =1 1179
                                 JB BUF2D ACTIVE, BUFFERS_2_FULL
                                                                          : if huffer 2D is active then the
                   1180
03F9 2074F6
                =1
                                                                          ;LSC has not yet emptied it and
                    1181
                                                                          all the buffers must be full
                   1182
                   1183
                                 MOV DPL, #LOW (BUF2C_STRT_ADDR) - 1
                   1184
03FC 758200
                =1
                                                                          setup DPTR to point at the
                                 MOV DPH, #HIGH (BUF2C_STRT_ADDR)
03FF 758303
                =1 .1185
                                                                           ; beginning of buffer 2C (first byte
                   1186
                                                                          ; should contain number of bytes
                =1 1187
                =1 1188
                                                                          for SUBB
0402 C3
                   1189
                                 CLR C
                    1190
                                 MOV A, # (MAX_LENGTH) - 2
                                                                          ; maximum packet length and the
0403 7476
                    1191
                                                                          ; initial value for BCRL1 ( 2
                =1 1192
                                                                           ; subtracted because first 2 butes
                =1 1193
                                                                          ; are the destination and source
                =1 1194
                                                                          addresses
                =1 1195
                =1 1196
                                                                           ;load acc with byte count for MOVX
0405 95F2
                =1 1197
                                 SUBB A, BCRL1
                =1 1198
                                                                           store bute count at first bute of
0407 F0
                    1199
                                 MOVX @DPTR, A
                                                                           ; buffer 2C
                =1
                    1200
                =1 1201
0408 D275
                                 SETB BUF2C ACTIVE
                                                                          ; indicate that BUF2C has data to
                =1 1202
                                                                                                                                         270720-35
```

105-51	MACRO A	SSEMB	LER (	APPNOT1	10/19/88	PAGE	20	
_OC 01	ВЈ		LINE	SOURCE				
		-1	1203		; be output by the LSC and that the			
		=1	1203		; GSC has moved on to the next			
			1205		buffer			
			1205		,007721			
	070	=1		SETB GSC_IN_LSB	;set flags to indicate that the			
040A D					current input buffer (for GSC)			
040C D2	2/3		1208	SETB GSC_IN_MSB	is 2D			
			1209		115 20			
			1210	MOULOGO TAIDUT LOU #LOU (DUEDD STRT A	DDD.			
40E 7			1211	MOV GSC_INPUT_LOW, #LOW (BUF2D_STRT_A				
0411 7	57803		1212	MOV GSC_INPUT_HIGH: #HIGH (BUF2D_STRT				
			1213		load starting address of buffer			
			1214		, 2D			
			1215					
414 02	20432		1216	JMP NEW_BUF2_IN_END				
			1217	•				
			1218	GSC_IN_2A				
			1219					
417 20	077DB	= 1	1220	JB BUF2A_ACTIVE,BUFFERS_2_FULL	,if buffer 2A is active then the			
		= 1	1221		:LSC has not yet emptied it and			
		= 1	1222		all the buffers must be full			
		= 1	1223					
41A 75	58280	= 1	1224	MOV DPL, #LOW (BUF2D_STRT_ADDR) - 1				
41D 75		= 1	1225	MOV DPH, #HIGH (BUF2D_STRT_ADDR)	setup DPTR to point at the			
			1226		beginning of buffer 2D (first byte			
			1227		ishould contain number of bytes			
			1228		,,			
420 C3	3		1229	CLR C	ifor SUBB			
7450 00	<b>.</b>		1230	CERC				
421 74	476		1231	MOV A. # (MAX_LENGTH) - 2	maximum packet length and the			
, TEL / T	770		1232	TIDY HIWK_CENTIN	initial value for BCRL1 ( 2			
			1233		; subtracted because first 2 bytes			
			1234		are the destination and source			
,			1235		addresses			
			1236		7600113313		_	
423 95	500		1237	SUBB A, BCRL1	;load acc with byte count for MOVX			
723 /	JIE		1238	SOUB HI DONCE	, 1000 acc alon ages same , a			
425 FC	^		1239	MOVX @DPTR, A	store byte count at first byte of			
TEJ FL	•		1237	HOAY EDLINIU	buffer 2A			
			1240		, 901121 20			
0426 D2	274		1241	CETP BUEDD ACTIVE	; indicate that BUF2D has data to			
7720 D	c/4			SETB BUF2D_ACTIVE	; be output by the LSC and that the			
			1243 1244		GSC has moved on to the next			
			1245		; buffer			
	070		1246	51 D 000 TH 1 CD	61 4- indicate that the			
0428 C			1247	CLR GSC_IN_LSB	; set flags to indicate that the			
042A C	2/3		1248	CLR GSC_IN_MSB	current input buffer (for GSC)			
			1249		iis 2A			
			1250	THE PARTY OF A PARTY OF THE PAR	, nnn,			
042C 7			1251	MOV GSC_INPUT_LOW, #LDW (BUF2A_STRT_A	אטעא			
042F 7	57802		1252	MOV GSC_INPUT_HIGH, #HIGH (BUF2A_STR	(_ADDR)			
			1253		;load starting address of buffer			
			1254		; 2A			
		= 1	1255					
		= 1	1256	NEW_BUF2_IN_END:				
			1257					

10/19/88 PAGE 21

MCS-51 MACRO ASSEMBLER

2-348

APPNOT1

MCS-5	1 MACRO	ASSEMBI	LER	APPNOT1	10/19/88	PAGE	23	
LOC (	OBJ		LINE	SOURCE				
				•				
			1368		. 1 - 4 100 buts souther with length			
0482	F575		1369	MOV LSC_OUT_COUNTER, A	;load LSC byte counter with length			
			1370		; of message to transmit			
			1371					
484 (	0575		1372	INC LSC_OUT_COUNTER	incremented because the counter			
			1373		is first decremented before being			
			1374	* .	itested (DJNZ) when LSC begins to			
			1375		; output data			
			1376	·	**			
)486 I			1377	SETB LSC_OUT_MSB				
488 1	0270		1378	SETB LSC_OUT_LSB	; indicate next output buffer will			
		= 1	1379		ibe buffer 2D			
		= 1	1380		3			
48A (	02049E		1381	JMP START_LSC_OUT	routine that starts transmission			
			1382					
		= 1	1383	LSC_DUT_2D:	; if LSC_DUT = 11B then the buffer			
		=1	1384		is 2D			
		= 1	1385	•				
48D :	307419	=1	1386	JNB BUF2D ACTIVE, NOTHING_FOR_LSC	; if buffer 2D is not active then			
			1387		; the GSC has not yet filled it			,
	**		1388		since the LSC emptied it last			
			1389					
490 I	DOAF		1390	SETB LSC_ACTIVE	show that LSC is in the process of			
			1391		idoing a transmission			
			1392					
1492	900380		1393	MOV DPTR.#(BUF2D_STRT_ADDR) -1	;load DPTR with address of byte			
7472	700360		1374	1104 91 1101 1101 110 110 110 110 110 110 11	that holds byte count for 2D			
			1395					
1495	EO		1376	MOVX A, EDPTR	;get byte count for buffer 2A			
J473 (	EU		1377	HOAY WIEDLIK				
0496	CE75		1377	MOV LSC_DUT_COUNTER, A	; load LSC byte counter with length			
U476	F 3/3		1399	HOA FRE DOL COOKLEKLY	of message to transmit			
			1400					
			1400	THE LCC CUT COUNTER	; incremented because the counter			
049B	05/5		1401	INC LSC_OUT_COUNTER	is first decremented before being			
			1403		itested (DJNZ) when LSC begins to			
					; output data			
			1404		, , , , , , , , , , , , , , , , , , , ,			
	0071		1405	OLD LEG DUT MCD				
049A			1406	CLR LSC_DUT_MSB	; indicate next output buffer will			
049C	C2/0		1407	CLR LSC_OUT_LSB	be buffer 2B			
			1408		, 00 0011E1 ED			
			1409		routine that starts transmission			
		=1	1410	START_LSC_OUT:	VICATURE AUGA SAGIAS ALMUSUITESTOIL			
			1411	TANK DETE	DPTR now points at the destination			
049E	AJ		1412	INC DPTR	address that was received			
			1413					•
			1414		DPTR now points at the source			
049F	AG		1415	INC DPTR	address that was received			
			1416		SEROIESS FILES MES SECENTARA			
		=1			DPTR now points at the first data			
04A0	EA		1418	INC DPTR				
			1419		ibyte received			
			1420					
	858277		1421	MOV LSC_OUTPUT_LOW, DPL				
	858376	1	1422	MDV LSC OUTPUT_HIGH, DPH	address for start of data for LSC			

```
10/19/88
                                                                                                          PAGE
MCS-51 MACRO ASSEMBLER
                         APPNOT1
LOC OBJ
                   LINE
                           SOURCE
               =1 1423
                                                                      ; to send
                  1424
               =1
                                                                      ; set interrupt flag to start
                               SETB TI
04A7 D299
               =1
                  1425
                                                                      ; transmitting when main program is
               =1
                  1426
               =1
                   1427
                                                                      returned to
               =1
                   1428
                           NOTHING_FOR_LSC:
               =1
                  1429
                  1430
               =1
04A9 22
               =1
                  1431
                               RET
                  1432
               = 1
                  1433
                   1434 +1 $INCLUDE (XMITVAL, SRC)
                   1435
                           GSC_VALID_XMIT:
               =1
                  1436
04AA C082
               =1
                  1437
                               PUSH DPL
04AC C083
               =1
                  1438
                               PUSH DPH
04AE COEO
               ≃ 1
                  1439
                               PUSH ACC
                                                                         ;SFRs to save before servicing
O4BO CODO
               =1
                  1440
                               PUSH PSW
                                                                         interrupt
                  1441
               = 1
                  1442
               =1
                           =1
                   1443
                  1444
                           ; DISABLE TRANSMIT INTERRUPTS
               = 1
                           ; <del>***************************</del>
               =1
                  1445
                  1446
                                                                         ; clear valid interrupt enable
04B2 C2CB
                  1447
                               CLR EGSTV
                  1448
                  1449
                                                                         ; clear error interrupt enable
04B4 C2CD
               =1
                               CLR EGSTE
               =1
                  1450
                   1451
               =1
                  1452
                           CLEAR_ACTIVE_BUFFER:
               =1
                  1453
04B6 207B12
                  1454
                               JB GSC_OUT_MSB.CLEAR_ACTIVE_1B_1C
                                                                         ; if GSC_OUT_MSB = 1 then
                  1455
                                                                         previous used buffer for GSC
               =1
                  1456
                                                                         ; output must have been 1B or 1C
               =1
                  1457
               =1
                  1458
                                                                         ; if GSC OUT = O1B then active
04B9 207A0B
               =1
                   1459
                               JB GSC OUT_LSB, CLEAR_ACTIVE_1A
                                                                         ; buffer 1A bit must be cleared
               =1
                   1460
               = 1
                  1461
                           CLEAR_ACTIVE_1D:
               =1
                  1462
                  1463
                               JB FIRST_GSC_OUT, END_CLEAR_ACTIVE_OUT
04BC 206F16
                  1464
                                                                          ; if this is first transmission,
               =1
                  1465
                                                                         ; do not clear buffer 1D active
               =1
                  1466
                                                                         ; bit (this may happen if all
               =1
                   1467
                                                                         ; four buffers are filled before
               =1
                   1468
                                                                         ; first GSC transmission)
               =1
                   1469
               =1 1470
                                                                         ; if GSC OUT = 00, then last
04BF C27F
               =1 1471
                               CLR BUF1D_ACTIVE
                                                                         buffer used is 1D unless first
               =1 1472
                                                                         ; transmission
               =1 1473
               =1 1474
04C1 0204D5
               =1 1475
                               JMP END CLEAR_ACTIVE_OUT
               =1 1476
               =1 1477
                           CLEAR_ACTIVE_1A:
                                                                                                                                 270720-40
```

```
10/19/88 PAGE 25
MCS-51 MACRO ASSEMBLER
                      APPNOT1
LOC OBJ
                LINE
                        SOURCE
             =1 1478
                                                                 ; if GSC DUT = 01, then last
                            CLR BUF1A_ACTIVE
04C4 C27C
             =1
                1479
                                                                 ; buffer used is 1A
             =1
                1480
             =1
                1481
                                                                 ; clear indicator that shows
0406 C26F
             =1
                1482
                            CLR FIRST_GSC_DUT
                                                                 ; the first GSC transmission
             =1
                1483
                                                                 ; has not yet occurred
                1484
             =1
             =1
                1485
04CB 0204D5
             =1
                1486
                            JMP END_CLEAR_ACTIVE_OUT
             =1
                1487
             =1
                1488
                        CLEAR_ACTIVE_1B_1C:
             =1
                 1489
                                                                 ; if GSC OUT = 11B, then last
                            JB GSC_OUT_LSB, CLEAR_ACTIVE_1C
             =1
                1490
04CB 207A05
             =1
                1491
                                                                 ; buffer used is 1C
             =1
                1492
             =1
                1493
                        CLEAR ACTIVE 1B:
             =1
                1494
                                                                 ; if GSC DUT = 10, then last
                           CLR BUF1B_ACTIVE
04CE C27D
             =1
                1495
                                                                 ; buffer used is 1B
             =1
                1496
             =1
                1497
                            JMP END_CLEAR_ACTIVE_OUT
04D0 0204D5
             =1
                1498
             =1
                1499
                1500
                        CLEAR_ACTIVE_1C:
             =1
                1501
             =1
                                                                 ; if GSC OUT = 11, then last
04D3 C27E
             =1
                1502
                            CLR BUF1C_ACTIVE
                                                                 ; buffer used is 1C unless
             =1
                1503
                                                                 ; first transmission
             =1
                1504
             =1
                 1505
             =1
                 1506
             =1
                 1507
                        END_CLEAR_ACTIVE_OUT:
             =1
                1508
                        1509
                        ; SEE IF NEXT BUFFER IS FULL OR INIT ADDRESS FOR NEXT AVAIL BUFFER
                 1510
                        ; WHEN IT IS FILLED
             =1
                 1511
                        ; <del>****************************</del>
             =1
                 1512
             =1
                 1513
                            CALL NEW BUFFER1_OUT
04D5 712F
             =1
                 1514
             =1
                1515
                        =1
                1516
                        ; RETURN TO MAIN PROGRAM LOOP
                 1517
                        1518
             =1
                 1519
                                                                 ; clear collision counter
04D7 75D400
             =1
                 1520
                            MOV TCDCNT, #0
                 1521
             =1
O4DA DODO
             =1
                 1522
                            POP PSW
04DC DOE0
             =1
                 1523
                            POP ACC
04DE D083
                 1524
                            POP DPH
             =1
                                                                 ;SFRs that were saved
04E0 D082
              =1
                 1525
                            POP DPL
              =1
                 1526
04E2 32
                 1527
                            RETI
                 1528
                 1529 +1
                        $INCLUDE (XMITERR. SRC)
                 1530
                         GSC ERROR XMIT:
              =1
                 1531
                         =1 1532
                                                                                                                  270720-41
```

CS-51	MACRO A	ASSEMB	LER 4	APPNOT1	10/19/88	PAGE	27	
oc o	)BJ		LINE	SOURCE				
509 7	5A203	= 1	1588	MOV SARLO, #LOW (BUF1A_STRT_ADDR)				
50C 7	5A300	= 1	1569	MOV SARHO, #HIGH (BUF1A_STRT_ADDR)	*			
		= 1	1590		,re-initialize source pointer			
		= 1	1591		;to BUF1A			
		<b>≈1</b>	1592	*				
SOF 9	00000		1593	MOV DPTR, #(BUF1A_STRT_ADDR) -3	;location that holds BUF1A			
JU. 7			1594		; byte count			
			1595					
512 E	-0		1576	MOVX A, eDPTR	,get byte count			
215 6	.0		1597	HOVA ANEDETR	, yet byte come			
			1598	MOV BCRLO, A				
513 F					;re-initialize byte counter			
515 7	5E300		1599	MOV BCRHO, #0				
			1600		,ωith number of bytes in BUF1A			
			1601	*				
518 0	20554		1602	JMP START_RETRANSMIT				
			1603					
		= 1	1604	BUFFER1B_RELOAD:				
		= 1	1605					
51B B	40412	= 1	1606	CJNE A, #04H, BUFFER1C_RELOAD	; if current buffer is not 1B			
		= 1	1607		;check for next buffer			
		=1	1608					
51F 7	5A283		1609	MOV SARLO, #LOW (BUF1B_STRT_ADDR)				
	5A300		1610	MOV SARHO, #HIGH (BUF1B_STRT_ADDR)				
JE1 /	JAJOO		1611	TIOV SHILLOW TOOL TO LOUIS	re-initialize source pointer			
			1612		; to BUF1B			
				4	, co Bor 1B			
			1613		1			
524 9	00080		1614	MOV DPTR, #(BUF1B_STRT_ADDR) -3	; location that holds BUF1B			
			1615		; byte count			
			1616	•				
527 E	0		1617	MOVX A, @DPTR	get byte count;			
		= 1	1618					
528 F	5E2	= 1	1619	MOV BCRLO, A				
52A 7	5E300	=1	1620	MOV BCRHO, #O	;re-initialize byte counter			
		=1	1621		;with number of bytes in BUF1A			
			1622	*				
520 C	20554	=1	1623	JMP START_RETRANSMIT				
020			1624	VIII				
			1625	BUFFER1C_RELOAD:				
			1626	BOTT EN TO_INCLUME.				
E20 "	340812		1627	CJNE A, #OBH, BUFFER1D_RELOAD	; if current buffer is not 1C			
330 B	140815			COME M. WOOD, DOFFERID_RELUND	; check for next buffer			•
			1628		CHECK LOL HEYE BOLLET			•
			1629	WELL BLOW A HIGH COURTS COURT AND CO.				
	75A203		1630	MOV SARLO, #LOW (BUFIC_STRT_ADDR)				
536 7	75A301		1631	MOV SARHO, #HIGH (BUF1C_STRT_ADDR)				
			1632		re-initialize source pointer			
			1633		, to BUF1C			
		=1	1634					
539 9	7001.00	<b>=1</b>	1635	MOV DPTR,#(BUF1C_STRT_ADDR) -3	;location that holds BUF1C			
		=1	1636		; byte count			
		=1	1637		• • • • • • • • • • • • • • • • • • •			
53C E	:O		1638	MOVX A. EDPTR	;get byte count			
			1639	THE PERSON TO				
53D F	552		1640	MOV BCRLO, A				
					re-initialize byte counter			
153F 7	75E300		1541	MDV BCRHO, #0	; with number of bytes in BUF1A			
			1642		"MTCU UNMAGE OF DATES TO DOLTH			270720-

```
10/19/88
                                                                                                    PAGE 29
MCS-51 MACRO ASSEMBLER
                       APPNOT1
LOC OBJ
                  LINE
                          SOURCE
                                                                      :destination address, and
                  1698
                                                                      ; setup new byte count
                  1699
                  1700
                                                                      ; set GO bit for DMA 1
                  1701
                              ORL DCON1, #01
0572 439301
                 1702
              = 1
                                                                      ; enable receiver
0575 D2E9
                 1703
                             SETB GREN
                 1704
              = 1
                 1705
                              POP PSM
0577 DODO
                              POP ACC
0579 DOE0
              = 1
                 1706
057B D083
                 1707
                              POP DPH
              = 1
                                                                      ,SFRs that were saved
057D D082
                 1708
                             POP DPL
                 1709
              = 1
                 1710
                              RETI
057F 32
                  1711 +1 $INCLUDE (RECERR SRC)
                          GSC_ERROR_REC
                 1712
              = 1
                 1713
                              PUSH DPL
              = 1
                 1714
0580 C082
0582 C083
                 1715
                             PUSH DPH
                             PUSH ACC
0584 COEO
              = 1
                 1716
                                                                      ,SFRs to save before servicing
                             PUSH PSW
0586 CODO
              = 1
                 1717
                                                                      , interrupt
                 1718
                 1719
                 1720
                          = 1
                 1721
              = 1
                 1722
                          , *********************************
                 1723
                  1724
                  1725
                          INC_ERROR_COUNT:
              =1
                          ; <del>**********************</del>
              =1
                 1726
                          THIS ROUTINE INCREMENTS THE ERROR COUNT (UPTO 6 BYTES) FOR EACH TYPE
              = 1
                 1727
                          ; OF ERROR DETECTED BY HARDWARE
                  1728
                  1729
                          , BECAUSE OTHER ERROR BITS MAY BE SET WHEN OVR IS SET, OVR MUST BE TESTED
                  1730
                          ; BEFORE AE OR CRCE. ALSO, IN MOST APPLICATIONS AN ABORT MAY ALSO CAUSE
                  1731
                          ; AN ALIGNMENT ERROR OR CRC ERROR, AND AN ALIGNMENT ERROR MAY CAUSE A CRC
                  1732
                          ; ERROR, THE FOLLOWING SEQUENCE OF CHECKING ERROR BITS SHOULD BE FOLLOWED
                  1733
                          ; TO GET AN ACCURATE TALLY OF THE TYPES OF ERRORS THAT ARE OCCURRING
                  1734
                  1735
              = 1
                          ; COMBINATION OF ERROR BITS I HAVE SEEN:
              =1 1736
                 1737
                              CRCE SET FOR BAD CRC
                              RCABT AND AE SET FOR RCABT (ALIGNMENT ERROR MAY ALSO EXIST)
                  1738
                              AE AND CRCE SET FOR ALIGNMENT ERROR (CRC WAS BAD ALSO)
              ≃ 1
                  1739
                              DVR, AE, CRCE AND RENE SET FOR DVR (THOUGH CRC IS GOOD AND NO AE)
                  1740
                  1741
                          =1
                  1742
                 1743
               = 1
               =1 1744
                          RCABT CHECK:
                                                                      , see if error caused by RCABT
0588 30EE07
               =1 1745
                              JNB RCABT, DVR CHECK
               =1 1746
                              MOV ERROR_POINTER, #RCABT_COUNTER
                 1747
058B 78F3
               = 1
               =1
                 1748
                  1749
                              CALL INCREMENT COUNTER
05BD 5175
               = 1
               =1
                  1750
                              JMP REC ERROR COUNT_END
058F 0205AA
               =1 1751
               =1 1752
                                                                                                                          270720-45
```

10/19/88 PAGE

MCS-51 MACRO ASSEMBLER

APPNOT1

MCS-51	MACRO AS	SEMBLER	APPNOT1	10/19/88 PAGE 31	
_OC OB	3J	LINE	SOURCE		
5CB DO	- סמכ	=1 1808	POP PSW	• •	
SCA DO	DEO	=1 1809	POP ACC		
SCC DO	083	=1 1810	POP DPH		
SCE DO	082	=1 1811	POP DPL	;SFRs that were saved	
		=1 1812			
5DO 32	2	=1 1813	RETI	;return from interrupt	
		=1 1814	*		
		=1 1815	XMIT_LSC		
		=1 1816	,		
5D1 12	OSEE	=1 1817	CALL LSC_XMIT	; invoke LSC transmit server	
		=1 1818			
5D4 DO	າກດ	=1 1819	POP PSW		
5D4 D0		=1 1820	POP ACC		
5D8 D0		=1 1821	POP DPH		
5DA DO		=1 1822	POP DPL	SFRs that were saved	
JUM DO	<i>702</i>	=1 1823	TOT DEL	, O, KS VIIGV WELE SUFEC	
		=1 1824	RETI	return from interrupt	
)5DC 32	•	=1 1825	WE 11	, return riam interrupt	•
			1.00 0505115		
		=1 1826	LSC_RECEIVE:		
		=1 1827	0. 7. 7.	1 intermint hit	
5DD C2	98	=1 1828	CLR RI	clear receiver interrupt bit;	
		=1 1829		In the BAM Inching that	
5DF 05	7F	=1 1830	INC IN_BYTE_COUNT	increment RAM location that	
		=1 1831		counts the number of bytes	
		=1 1832		;input from LSC	
		=1 1833		·	
)5E1 85		=1 1834	MOV DPL, LSC_INPUT_LOW		
)5E4 85	7A83	=1 1835	MOV DPH.LSC_INPUT_HIGH	;get address where next byte	
		=1 1836		received by LSC will be stored;	
		=1 1837	•		
)5E7 E5	99	=1 1838	MOV A, SBUF	;get oldest byte LSC has	
		=1 1839		;received	
		=1 1840			
5E9 F0	)	=1 1841	MOVX @DPTR, A	;store byte in buffer	
		=1 1842			
)5EA A3	3	=1 1843	INC DPTR	;increment buffer address	
		=1 1844			
5EB 85	5827B	=1 1845	MOV LSC_INPUT_LOW, DPL		
5EE 85		=1 1846	MOV LSC INPUT_HIGH, DPH	;store incremented address	
		=1 1847			
05F1 B4	40DOA	=1 1848	CUNE A, #CR, END_LSC_RECEIVE	; initialize for next buffer	
		=1 1849	20.1E 11. #011. C110_E00	; if last character received	
		=1 1850		; was an ASCII carriage return	•
		=1 1851		, and an institution in the second	
5F4 05	37F	=1 1852	INC IN BYTE_COUNT	; increment RAM location that	
JUF 7 US		=1 1853	THE THEBTIE COOK!	counts the number of butes	
		=1 1854		input from LSC	
		=1 1855		poe rium Loo	
05F6 74	100	=1 1855	MOU A 41 INE EEED	; insert a line feed after the	
JJro /4	TOM	=1 1856	MOV A, #LINE_FEED	carraige return for GSC to	-
			4	; transmit	
		=1 1858		, crdnsmit	
	_	=1 1859	MOUN ARRES A		
05F8 F0	J	=1 1860	MOVX @DPTR.A	istore byte in buffer	
		=1 1861			
05F9 51		=1 1862	CALL NEW_BUFFER1_IN	;setup for next buffer if	

```
10/19/88 PAGE
MCS-51 MACRO ASSEMBLER
                          APPNOT1
                    LINE
                             SOURCE
LOC OBJ
                =1 1918
                                 MOV ERROR POINTER. #LONG_COUNTER
0624 78E1
                =1 1919
                =1 : 1920
                                 CALL INCREMENT COUNTER
0626 5175
                = 1
                    1921
                    1922
                = 1
                                 JMP REC_ERROR_COUNT END
0628 8080
                    1923
                    1924
                = 1
                   1925
                    1926 +1 SINCLUDE (LSCMGT SRC)
                             CLR ACTIVE DUT
                =1 1927
                =1 1928
                                 JB LSC OUT MSB. CLR ACT 28 20
                                                                             . 1f LSC OUT MSB = 1B, buffer
                =1 1929
062A 207109
                                                                               just emptied must be 28 or 20
                = 1
                    1930
                    1931
                             CLR ACT_2A_2D
                    1932
                = 1
                   1933
                = 1
                                                                              , if LSC_OUT = OOB, buffer just
                                 JNB LSC_OUT_LSB. CLR_ACT_2D
062D 307003
                =1 1934
                                                                              emptied is 2D
                   1935
                    1936
                             CLR ACT_2A
                =1
                    1937
                =1
                    1938
                                                                              , if LSC_OUT = O1B, buffer just
0630 C277
                = 1
                    1939
                                 CLR BUF 2A ACTIVE
                                                                              , emptied is 2A
                    1940
                    1941
                = 1
                    1942
                                 RET
0632 22
                    1943
                    1944
                             CLR ACT_2D:
                =1 1945
                                                                              ; LSC_0UT = 00B
                                 CLR BUF2D_ACTIVE
0633 C274
                =1 1946
                    1947
                =1
0635 22
                = 1
                    1948
                                 RET
                    1949
                    1950
                             CLR_ACT_2B_2C:
                = 1
                    1951
                = 1
                                                                              ; if LSC_OUT = 11B then buffer
                =1 1952
                                 JB LSC OUT_LSB, CLR_ACT_2C
0636 207003
                                                                              ; just empted, must be 20
                    1953
                =1
                    1954
                             CLR_ACT_2B:
                    1955
                =1
                = 1
                    1956
                                                                              ; if LSC_OUT = 10B, buffer just
                =1
                    1957
                                 CLR BUF2B_ACTIVE
0639 C276
                                                                              emptied must be 2B
                    1958
                    1959
                                  RET
063B 22
                = 1
                    1960
                    1961
                =1
                    1962
                             CLR ACT 2C:
                    1963
                                                                              ;LSC OUT = 11B
                                 CLR BUF2C_ACTIVE
063C C275
                    1964
                =1
                    1965
063E 22
                = 1
                    1966
                                  RET
                    1967
                     1968
                    1969
                             END
                                                                                                                                          270720-49
```

10/19/88 PAGE 34

### XREF SYMBOL TABLE LISTING

NAME	TYPE	VALUE	ATTRIBUTES AND REFERENCES
N H II E			
AC	NUMB	00D6H A	76#
ACC	NUMB	OOEOH A	15# 1439 1523 1540 1681 1692 1706 1716 1788 1799 1809 1820 1915
ADDRESS_DETERMINATION .	C ADDR	0243H A	383 499#
ADRO .	NUMB:	0095H A	39# 469
ADR1	NUMB	OOA5H A	43#
ADR2	NUMB	OOB5H A	47#
ADR3	NUMB	00C5H A	52#
AE_CHECK	C ADDR	05A6H A	1763 1771#
AE_COUNTER	D ADDR	OOEDH A	229# 232 1772
AE	NUMB	OOEDH A	158#
AMSKO	NUMB	OOD5H A	57#
AMSK1	NUMB	00E5H A	62#
B	NUMB	OOFOH A	16#
BAUD	NUMB	0094H A	38# 442
BCRHO	NUMB	OOE3H A	60# 910 940 976 1006 1599 1620 1641 1659
BCRH1	NUMB	OOF3H A	65# 460 1263
BCRLO	NUMB	00E2H A	59# 907 937 973 1003 1598 1619 1640 1658
BCRL1	NUMB	OOF2H A	64# 461 1097 1138 1197 1237 1264
BKOFF	NUMB	00C4H A	51#
BUF1A_ACTIVE	B ADDR	002FH. 4 A	297# 300 397 696 826 898 1479
BUF1A STRT_ADDR	NUMB	0003H A	174# 542 543 672 673 863 864 902 1588 1589 1593
BUF1B_ACTIVE	B ADDR	002FH, 5 A	294# 297 400 668 743 928 1495
BUF1B_STRT_ADDR	NUMB	0083H A	178# 705 706 719 720 932 1609 1610 1614
BUF1C_ACTIVE	B ADDR	002FH. 6 A	291# 294 403 715 80B 964 1502
BUFIC_STRT_ADDR	NUMB	0103H A	182# 752 753 784 785 968 1630 1631 1635
BUF1D_ACTIVE	B ADDR	002FH. 7 A	288# 291 406 780 854 994 1471
BUF1D_STRT_ADDR	NUMB	01B3H A	186# 817 818 830 831 998 1648 1649 1653
BUF2A_ACTIVE	B ADDR	002EH. 7 A	316# 319 409 1102 1220 1293 1939
BUF2A_STRT_ADDR	NUMB	0201H A	190# 471 472 1084 1085 1251 1252 1300
BUF2B_ACTIVE	B ADDR	002EH. 6 A	319# 322,412 1080 1143 1322 1957
BUF2B_STRT_ADDR	NUMB	0281H A	193# 1111 1112 1125 1126 1329
BUF2C_ACTIVE	B ADDR	002EH. 5 A	322# 325 415 1121 1202 1357 1964
BUF2C_STRT_ADDR	NUMB	0301H A	196# 1152 1153 1184 1185 1364
BUF2D_ACTIVE		002EH. 4 A	325# 328 418 1180 1242 1386 1946
BUF2D_STRT_ADDR	NUMB	03B1H A	199# 1211 1212 1224 1225 1393
BUFFER1_CONTROL	D ADDR	002FH A	280# 530 1580
BUFFER1 START		012CH A	397 400 403 406 423#
BUFFER1B_RELOAD		051BH A	1585 1604#
BUFFERIC_RELOAD		0530H A	1606 1625#
BUFFER1D RELOAD		0545H A	1627 1646#
BUFFER2_CONTROL.		002EH A	283# 535
BUFFER2 START		0131H A	409 412 415 418 430#
BUFFERS 1 FULL		02E2H A	66B 715 759# 780 826
BUFFERS 2 FULL		O3F2H A	1080 1121 1159# 1180 1220
CLEAR ACTIVE 1A	C ADDR	O4C4H A	1459 1477#
CLEAR ACTIVE 1B 1C		O4CBH A	1454 1488#
CLEAR ACTIVE 1B		O4CEH A	1493#
CLEAR_ACTIVE_1C	C ADDR	O4D3H A	1490 1500#
CLEAR ACTIVE 1D		O4BCH A	1462#
CLEAR_ACTIVE_BUFFER		04B6H A	1452#
CLR_ACT_2A_2D		062DH A	1932#
			•

```
MCS-51 MACRO ASSEMBLER
                                                                                             10/19/88 PAGE 35
                        APPNOT1
NAME
                        TYPE
                                 VALUE
                                               -ATTRIBUTES AND REFERENCES
                       C ADDR
                                                  1937#
CLR_ACT_2A . . . . . . . .
                                  0630H
CLR_ACT_2B_2C
                       C ADDR
                                 H9E90
                                                  1929 1950#
CLR_ACT_2B
                                 0639H
                                                  1955#
                        C ADDR
CLR_ACT_2C . . . .
                        C ADDR
                                 063CH
                                                  1952 1962#
                                                  1934 1944#
C ADDR
                                 0633H
                                 062AH
                                                  1879 1927#
                        C ADDR
C ADDR
                                 026EH
                                                  554# 559
                                                  583 594#
COUNTER_OVERFLOW . .
                        C ADDR
                                 0282H
                          NUMB
                                 OOODH
                                                  204# 1848
                                                  1754 1762#
CRC CHECK
                        C ADDR
                                 059CH
CRCE_COUNTER
                        D ADDR
                                 00F7H
                                                  232# 235 1765
CRCE .
                          NUMB
                                 OOECH
                                                  159# 1763
                                 00D7H
                                                  75#
CY .
                          NUMB
                                 00C3H
                                                  50#
                          NUMB
DARHO
                                 00D3H
                                                  55# 476 1259
DARH1
                          NUMB
                                                  49# 453
                          NUMB
                                 00C2H
DARLO.
                          NUMB
                                 00D2H
                                                  54# 475 1258
DARL1.
                                                  36# 455 1028 1536 1678
                          NUMB
                                 0092H
DC0NO. . . . . .
DCON1 . . . . . .
                          NUMB
                                 0093H
                                                  37# 464 1701 1783
DMA1_DONE
                                                  153# 451
                          NUMB
                                 00D8H
                                                  375#
                        C ADDR
                                 0053H
DMA1 SERVICE . .
                                                  376 1909#
                        C ADDR
                                 061CH
                                                  19# 673 720 785 831 916 946 982 1012 1085 1126 1185 1225 1422
DPH. . . . .
                          NUMB
                                 0083H
                                                  1438 1524 1539 1682 1691 1707 1715 1789 1798 1810 1821 1835 1846
                                                  1894 1904 1914
                                                  18# 672 719 784 830 915 945 981 1011 1084 1125 1184 1224 1421
                          NUMB
                                 0082H
                                                  1437 1525 1538 1683 1690 1708 1714 1790 1797 1811 1822 1834 1845
                                                  1893 1903 1913
                                                  94# 523
EA . . . . . . . . . . . .
                          NUMB
                                 OOAFH
                                 OOCAH
                                                  133#
NUMB
                                                  131# 521
NUMB
                                 OOCCH
                          NUMB
                                 00C9H
                                                  134# 517
EGSRE. . . . . . . . . . . . .
                                 OOCBH
                                                  135# 515
EGSRV. . . . . . . . . . . . .
                          NUMB
                                                  130# 1026 1449
EGSTE. . . . . . . . . . . . .
                          NUMB
                                 OOCDH
                                                  132# 1023 1447
                          NUMB
                                 оосвн
                                                  1464 1475 1486 1498 1507#
END_CLEAR_ACTIVE_OUT . . C ADDR
                                 04D5H
                                         Α
END_LSC_RECEIVE. . . . C ADDR
                                 05FEH
                                                   1848 1870#
ERROR_POINTER. . . . . .
                                                  209# 573 577 579 596 598 600 602 604 606 608 610 612 614 616 618
                                  RO
                                                  1549 1559 1566 1747 1756 1765 1772 1919
                                                  95# 519
                          NUMB
                                 OOACH
                                                  98#
                          NUMB
                                 00A9H
ETO. . . . . . . . . . . .
                                                  96#
ET1. . . . . . . . . . . . .
                          NUMB
                                  OOABH
                                                  99#
EXO. . . . . . . . . . . . .
                          NUMB
                                  H8A00
                          NUMB
                                  HAAOO
                                                  97#
EX1. . . . . . . . . . . . . .
                                                  77#
                          NUMB
                                 OODSH
FIRST_GSC_DUT.
                                                  344# 346 481 1464 1482
                                 002DH, 7 A
                        B ADDR
GENERIC_INIT . . . . . . C ADDR
                                  025BH
                                                  390 528#
                                                  34# 444
GMOD . . . . . . . . . . .
                          NUMB
                                 0084H
                                                  162# 479 1703 1785
                          NUMB
                                 00E9H
GSC_BAUD_RATE. . . . .
                          NUMB
                                 H0000
                                                   166# 442
GSC_DEST_ADDR. . . . . .
                                 007DH
                                                  257# 260 508 685 732 797 843
                        D ADDR
GSC ERROR_REC. . . . . .
                                                  364 1712#
                        C ADDR
                                 0580H
                                 0500H A
                                                  1552 1562 1568#
GSC ERROR XMIT END . . . C ADDR
                                 04E3H A
                                                  372 1530#
GSC_ERROR_XMIT . . . . C ADDR
GSC_IN_2A. . . . . . . . C ADDR
                                 0417H
                                                  1175 1218#
                                                                                                                             270720-51
```

```
MCS-51 MACRO ASSEMBLER
                         APPNOT1
                                                                                                 10/19/88 PAGE 36
NAME
                         TYPE VALUE
                                                  ATTRIBUTES AND REFERENCES
GSC_IN_2B. . . . . . . . .
                         C ADDR
                                   03B6H
                                                     1076#
GSC_IN_2C. . . . . . . .
                         C ADDR
                                   03D4H
                                                     1073 1119#
GSC_IN_2D_2A . . . . . .
                         C ADDR
                                   03F6H
                                                     1069 1173#
GSC_IN_2D. . . . . . . .
                         C ADDR
                                   03F9H
                                                    1178#
                                          Α
GSC_IN_LSB . . . . . . . B ADDR
                                   002EH. 2 A
                                                    332# 336 1073 1108 1148 1175 1207 1247
GSC_IN_MSB . . . . B ADDR
                                                    328# 332 1069 1107 1149 1208 1248
                                   002EH. 3 A
GSC_INIT . . . . . . . .
                         C ADDR
                                   0200H
                                                    386 440#
GSC_INPUT_HIGH . . .
                                                    269# 273 472 476 1112 1153 1212 1252 1259
                         D ADDR
                                   007BH
GSC_INPUT_LOW. . . . . D ADDR
                                                    268# 269 471 475 1111 1152 1211 1251 1258
                                   0079H
GSC_OUT_IA . . . . C ADDR
                                   033EH
                                                    895#
GSC_DUT_1B . . . . . . . C ADDR
                                   0358H
                                                    892 925#
GSC_OUT_1C_1D.
                         C ADDR
                                   0372H
                                                    889 955#
GSC_OUT_1C . . . . . .
                         C ADDR
                                   0375H
                                                    961#
GSC_OUT_1D . . . . . . .
                        C ADDR
                                   038FH
                                                    957 991#
                                                    304# 308 892 920 950 957 986 1016 1459 1490
GSC_OUT_LSB. . . . . . B ADDR
                                   002FH 2 A
GSC_OUT_MSB. . . . . . .
                         B ADDR
                                   002FH, 3 A
                                                    300# 304 889 919 949 985 1015 1454
GSC_REC_ERROR. . . . .
                         C ADDR
                                   0033H
                                                    343#
GSC_REC_VALID. . . . . C ADDR
                                   002BH
                                                    359#
GSC_SRC_ADDR D ADDR
GSC_VALID_REC C ADDR
GSC_VALID_XMIT C ADDR
                                   007CH
                                                    260# 263 469 503 692 739 804 850
                                   056BH
                                                    360 1688#
                                   04AAH
                                                    368 1435#
GSC_XMIT_ERROR . . . .
                         C ADDR
                                   004RH
                                                    371#
GSC_XMIT_VALID . . . .
                         C ADDR
                                   0043H
                                                    367#
NUMB
                                   OOEBH
                                                    163#
IE . . . . . . . . . . . .
                           NUMB
                                   OOABH
                                                    27#
IEO. . . . . . . . . . . . .
                           NUMB
                                   0089H
                                                    90#
IE1. . . . . . . . . . . . . .
                           NUMB
                                   H8800
                                                    88#
IEN1 . . . . . . . . . . . .
                           NUMB
                                   ООСВН
                                                    53#
IFS_PERIOD . . . . . .
                           NUMB
                                   0014H
                                                    171# 447
IFS. . . . . . . . . . . . . .
                           NUMB
                                   00A4H
                                                    42# 447
IN_BYTE_COUNT. . . . . .
                         D ADDR
                                   007FH
                                                    249# 253 547 677 724 789 835 1830 1852 1865
INC_COUNT_LOOP . . . . C ADDR
                                   0278H
INC_ERROR_COUNT. . . . C ADDR INCREMENT_COUNTER. . . C ADDR
                                   0588H
                                                    1725#
                                   0275H
                                                    565# 1574 1749 1758 1767 1774 1921
INITIALIZATION . . . . C ADDR
                                   0100H
                                                    353 379#
INTO . . . . . . . . . . .
                           NUMB
                                   00B5H
                                                    114#
INT1 . . . . . . . . . . . . .
                           NUMB
                                   OOB3H
                                                    113#
INTERRUPT_ENABLE . . . . C ADDR
                                   0250H
                                                    393 513#
IP . . . . . . . . . . . .
                           NUMB
                                   00B8H
                                                    28#
IPN1 . . . . . . . . . . . . .
                           NUMB
                                   OOFBH
                                                    68#
C ADDR
                                   032EH
                                                    761 872# 1161
1TO. . . . . . . . . . . .
                          NUMB
                                   0088H
                                                    91#
IT1.
                           NUMB
                                   OOBAH
                                                    89#
NUMB
                                   HACCO
                                                    207# 1856
NUMB
                                   OODFH
                                                    146#
LONG_COUNTER . . . . . D ADDR
                                   00E1H
                                                    235# 239 1919
LSC_ACTIVE . . . . B ADDR
                                   002DH, 6 A
                                                    346# 539 1271 1281 1297 1326 1361 1390 1882
LSC_BAUD_RATE. . . . .
                         NUMB
                                   OOFCH
                                                    168# 487
LSC_IN_1A. . . . . . . . .
                         C ADDR
                                   ОЗОДН
                                                    775 824#
LSC_IN_IB. . . . . . . .
                         C ADDR
                                   029CH
                                                    664#
LSC_IN_1C. . . . . . . . C ADDR
                                   02BFH
                                                    661 713#
LSC_IN_ID_IA . . . . . C ADDR
                                   02E7H
                                                    657 773#
LSC_IN_ID. . . . . . . C ADDR
                                   02EAH
                                                    778#
LSC_IN_LSB . . . . . . B ADDR
                                   002FH, 0 A
                                                    312# 316 661 702 748 775 813 859
LSC IN MSB . . . . . . . B ADDR
                                   002FH. 1 A
                                                    308# 312 657 701 749 814 860
                                                                                                                                      270720-52
```

```
10/19/88 PAGE
MCS-51 MACRO ASSEMBLER
                       APPNOT 1
                                              ATTRIBUTES AND REFERENCES
NAME
                       TYPE VALUE
LSC INIT .
                       C ADDR
                                0234H
                                                388 486#
LSÇ_INPUT_HIGH .
                       D ADDR
                                007AH
                                                264# 268 543 706 753 818 864 1835 1846
                                                263# 264 542 705 752 817 863 1834 1845
LSC_INPUT_LOW
                       D ADDR
                                007RH
                                       Α
LSC_DUT_2A
                       C ADDR
                                044EH
                                                1290#
LSC OUT 2B . .
                       C ADDR
                                0462H
                                                1287 1319#
                                                1284 1348#
                       C ADDR
                                0476H
LSC DUT 2C 2D.
                       C ADDR
                                0479H
                                                1354#
LSC OUT 2C
                       C ADDR
                                048DH
                                                1350 1383#
LSC_OUT_2D
                                                277# 1305 1308 1334 1337 1369 1372 1398 1401 1876
LSC_OUT_COUNTER
                       D ADDR
                                0075H
LSC_OUT_LSB
                       B ADDR
                                002EH 0 A
                                                340# 344 1287 1314 1343 1350 1378 1407 1934 1952
LSC_OUT_MSB
                       B ADDR
                                002EH. 1 A
                                                336# 340 1284 1313 1342 1377 1406 1929
LSC_OUT_NEXT
                       C ADDR
                                060AH
                                                1876 1891#
                                                274# 277 1422 1894 1904
LSC OUTPUT HIGH
                       D ADDR
                                0076H
LSC OUTPUT LOW
                       D ADDR
                                                273# 274 1421 1893 1903
                                0077H
                                       Α
LSC RECEIVE.
                       C ADDR
                                O5DDH
                                       Α
                                                1806 1826#
LSC SERVICE
                       C ADDR
                                05BAH
                                                356 1795#
                                                1885# 1906
LSC XMIT END
                       C ADDR
                                0607H
                                       Α
                                                1276# 1281
LSC_XMIT_IN_PROGRESS
                       C ADDR
                                0442H
                                       Α
                       C ADDR
                                OSEEH
                                                1817 1874#
                                       Α
LSC_XMIT
                                0112H
                                                395# 421 428 436
                       C ADDR
MAX_LENGTH
                                                213# 461 1091 1132 1191 1231 1264
                        NUMB
                                0078H
                                                67#
                                00F5H
MYSLOT .
                        NUMB
                   . C ADDR
                                032DH
                                                710 757 822 868#
NEW_BUF1_IN_END
NEW_BUF2_IN_END.
                      C ADDR
                                0432H
                                                1116 1157 1216 1256#
NEW_BUFFER1_IN C ADDR
NEW_BUFFER1_OUT. C ADDR
NEW_BUFFER2_TM
                                0296H
                                                624# 770 1862
                                032FH
                                                425 875# 1514
                                                1036# 1170 1696 1781
                                озвон
NEW_BUFFER2_IN . . . . C ADDR
                                                432 1269#
NEW_BUFFER2_OUT. . . . C ADDR
                                043FH
NEXT_LOCATION. . . . . D ADDR
                                00CFH
                                                245# 552
NDACK_COUNTER. . . . . . D ADDR
                                00D5H
                                                242# 245 1559
                                                1546 1554#
NOACK_ERROR. . . . . . . C ADDR
                                04F6H
                                                147# 1556
NUMB
                                OODEH
                                                882 898 928 964 994 1030#
NOTHING_FOR_GSC. . . . . C ADDR
                                03AFH
NOTHING_FOR_LSC. . . . .
                       C ADDR
                                04A9H
                                                1277 1293 1322 1357 1386 1429#
OUT_BYTE_COUNT . . . . D ADDR
                                007EH
                                                253# 257
                                00D2H
                                                80#
NUMB
                                                1745 1753#
C ADDR
                                0592H
                                                223# 226 1756
D ADDR
                                00F9H
NUMB
                                OOEFH
                                                156# 1754
NUMB
                                нодоо
                                                81#
                                0080H
                                                10#
PO . . . . . . . . . . .
                         NUMB
                                0090H
                                                11# 501 506
                         NUMB
P1 . . . . . . . . . . . . .
P2 . . . . . . . . . . . .
                         NUMB
                                HOAOO
                                       Α
                                                12#
P3 . . . . . . . . . . . . .
                         NUMB
                                OOBOH
                                                13#
NUMB
                                оосон
                                                48# 503 508
                                                20#
                         NUMB
                                0087H
                                                141#
                         NUMB
                                OOFAH
NUMB
                                OOFCH
                                                139#
PGSRE. . . . . . . . . . . . .
                         NUMB
                                00F9H
                                                142#
                                                143#
                         NUMB
                                OOFBH
PGSRV . . . . .
                                OOFDH
                                                138#
PGSTE. . . . . . . . . . . . .
                         NUMB
NUMB
                                OOFBH
                                       Α
                                                140#
PRBS . . . . . . . . . . . .
                         NUMB
                                00E4H
                                                61#
                                       Α
                                                102#
NUMB
                                OOBCH
                                                14# 1440 1522 1541 1680 1693 1705 1717 1787 1800 1808 1819 1916
OODOH
                         NUMB
                                                                                                                       270720-53
```

N

36

				•	0/19/88	PAGE	38	
NAME	TYPE	VALU	E	ATTRIBUTES AND REFERENCES				
РТО	NUMB	00В9Н	Ą	105#				
PT1 .	NUMB	ООВВН	A	103#				
PXO	NUMB NUMB	OOBBH	A	106# 104#				
PX1	NUMB	00BAH 009AH	A	124#				
	C ADDR	0588H	A	1744#				
	D ADDR	00F3H	Ä	226# 229 1747				
RCABT	NUMB	OOEEH	A	157# 1745				
RD	NUMB	00B7H	A	109#				
RDN .	NUMB	OOEBH	Α	160#				
REC_ERROR_COUNT_END	C ADDR	05AAH	Α	1751 1760 1769 1776# 1923			-	
REN	NUMB	009CH	Α	122#				
RFIFO	NUMB	00F4H	Α	66# 458				
RFNE	NUMB	OOEAH	Α	161#				
RI .	NUMB	0098H	A	126# 1803 1828				
RSO	NUMB	OODSH	A	79#				
RS1	NUMB	00D4H	A	78#				
RSTAT RXD.	NUMB	00B0H	A	63# 116#				
RXD	NUMB	HEADO	A	41# 916 946 982 1012 1589 1610 1631 1649	-			
SARH1	NUMB	OOB3H	A	45#				
SARLO	NUMB	00B3H	A	40# 915 945 9B1 1011 15BB 1609 1630 164B				
SARL1.	NUMB	00B2H	Ä	44# 45B				
SBUF	NUMB	0099H	Ä	30# 1838 1899				
SCON	NUMB	0098H	A	29# 492				
	C ADDR	0445H	A	1271 1280#				
	C ADDR	0335H	Α	877 885#				
SLOTTM	NUMB	OOB4H	Α	46#				
SMO	NUMB	009FH	Α	119#				
SM1	NUMB	009EH	Α	120#				
SM2	NUMB	009DH	Α	121#				
SP	NUMB	0081H	A	17# 381				
STACK_OFFSET	NUMB	0080H	Α	202# 381				
	C ADDR	O3A6H	Ą	923 953 989 1019#				
	C ADDR	049EH	A	1317 1346 1381 1410#				
	C ADDR	0554H	A	1602 1623 1644 1662#				
	C ADDR	0000H	A	351# 112#				
T0	NUMB NUMB	00B4H 00B5H	A	111#				
твв	NUMB	009BH	Ä	123#				
TCDCNT	NUMB	007BH	Ä	56# 449 1520 166B				
	D ADDR	OODBH	Ä	239# 242 1566				
	C ADDR	04FEH	Ä	1556 1564#				
TCDT	NUMB	OODCH	Ä	149#				
TCON	NUMB	0088H	Ä	21#				
TDN.	NUMB	OODBH	A	150#				
TEN	NUMB	00D9H	A	152# 877 886 1021 1670 1672				
TFO	NUMB	OOBDH	A	86#				
TF1	NUMB	008FH	Α	84#				
TFIFO	NUMB	0085H	Α	35# 453				
TFNF	NUMB	OODAH	A	151#				•
THO	NUMB	оовсн	A	25#				
TH1	NUMB	ооврн	A	26# 487				
TI	NUMB	0099H	A	125# 1425 1887				
TLO	NUMB	HABOO	A	23#				270720-54

MCS-51 MACRO ASSEMBLER	APPNOT1		·	10/19/88	PAGE	39	
NAME	TYPE	VALUE	ATTRIBUTES AND REFERENCES				
TL1. TMOD TR0. TR1. TRANSMISSION_IN_PROGRESS TSTAT. TXD. UR_COUNTER UR_ERROR UR WR MR	NUMB NUMB NUMB C ADDR NUMB NUMB C ADDR NUMB NUMB D ADDR NUMB NUMB	OOBBH A OOBSH A OOBCH A OOBCH A OOBBH A OOBBH A OOBBH A OOBFH A OODBH A OODDH A OODDH A OOBAH A	24# 22# 489 490 87# 85# 495 881# 886 58# 115# 219# 223 1549 1544# 148# 1546 110# 1803 1815#				
REGISTER BANK(S) USED: 0							
ASSEMBLY COMPLETE, NO ER	RORS FOUND		•				070700 5



# APPENDIX B TAKING CONTROL OF THE BACKOFF ALGORITHM

There is a method that allows the user to take control of the backoff process. This method will only work when normal or alternate backoff modes are selected. It will not work in DCR mode. This method works by loading TCDCNT with 80H. Then on the first collision, TCDCNT will overflow, aborting the transmission and causing a transmission error to occur. It is in the error routine where the user takes control. Some of the modifications that have been tested are:

- Extending the number of retransmissions—this was accomplished by counting the number of attempted transmissions in a user implemented counter. When the number of collisions grew too big, the transmissions were aborted and an error flag set.
- 2) Extending the number of time slots available—to implement this, it was required that the time slots be simulated using one of the timers. Then by reading the PRBS multiple times and ANDing each read of the PRBS with a masking register, the number of time slots could be extended to randomly fall within any range selected by the user. Once the slot time was determined, the resulting value was multiplied by the selected time slot with the appropriate value loaded into the timer registers and the timer started. When the timer expired, the transmission was re-attempted. For very large delays, multiple timer overflows were required and a loop counter used. This also allowed time slots larger than 255 bit times to be used.

Other modifications the user may wish to implement would be to use some kind of token passing scheme when collisions occur or instead of randomly assigning slot times, assign pre-determined time slots to each station.

If the user decides to implement some kind of scheme such as these there are several factors the user must be aware of. These are:

- 1) When TCDCNT overflows, it will still contain either 0 or 1 and these many time slots must expire before the GSC will begin transmissions again. Even if the transmitter is disabled and re-enabled the GSC still goes through the standard backoff algorithm. This means the user should program the slot time to 01 to minimize the amount of time until the GSC hardware will allow another transmission to begin.
- 2) Due to the amount of software required to implement any of these suggestions, most will not work at the same speed the internal hardware is capable of. For this reason, running at maximum baud rates with minimum IFS will probably not work.
- 3) There is no real time indication to the user that the GSC thinks it is in a backoff algorithm, if the GSC is currently receiving data, or when a collision is detected. These, and possibly other factors not apparent at the time this application note was written, must be considered whenever the user tries to modify the hardware based backoff algorithm with software.



### APPENDIX C REFERENCES

- 1. ISO (1979) Data Communication—High-Level Data Link Control Procedures—Frame Structure, ISO 3309.
- ANSI/IEEE (1985) Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications, ANSI/IEEE Std 802.3.



IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. IE 32, NO. 4, NOVEMBER 1985

# Using the 8051 Microcontroller with Resonant Transducers

TOM WILLIAMSON

Abstract—Having to interface an analog transducer to a digital control system through an analog-to-digital converter represents an expensive bottleneck in the development of many systems. Some transducer companies are addressing this problem by developing proprietary families of resonant transducers.

Resonant transducers are oscillators whose frequency depends in some known way on the physical property being measured. The electrical output from these devices is a train of rectangular pulses whose repetition rate encodes the value of the measurand. Changes in the measurand cause the frequency to shift. The microcontroller detects the frequency shift, runs a validity check on it, and converts it in software to the measurand value.

This paper discusses software interfacing techniques between resonant transducers and the 8051. Techniques for measuring frequency and period are discussed and compared for resolution and interrogation time. The 8051 is capable of performing these tasks in extremely short CPU time. Requirements for obtaining n-bit resolution in the measurement are discussed. It is determined that it is always faster to evaluate the measurand to a given level of resolution by measuring the period rather than the frequency, even if the measurand is proportional to the frequency rather than to the period. Numerical and software examples are presented to illustrate the concepts.

### I. RESONANT TRANSDUCERS

MOST sensing transducers are not directly compatible with digital controllers, because they generate analog signals. A few transducer companies are developing proprietary families of sensors which generate signals that are more directly compatible with digital systems. These are not analog sensors with built-in A-D conversion, but oscillators whose frequency depends in some known way on the physical property being measured.

The technology is applicable to virtually any type of measurand: pressure, gas density, position, temperature, force, etc. The sensor and microcontroller can operate from the same supply voltage, so the sensor can in most cases connect directly to a port pin on the microcontroller.

The nominal reference frequency of the output signal from these devices is in the range of 20 Hz-500 kHz, depending on the design. A change in the measurand away from the reference condition causes the frequency to shift by an amount that is related to the change in the measurand value. Transducers are available that have a full-scale frequency shift of 2-1. The microcontroller detects the change in frequency or period and converts it in software to the measurand value.

### II. Connecting the Digital Transducer to the 8051

Normally the transducer output can be connected directly to one of the 8051 port pins. An exception would occur when the

Manuscript received October 25, 1984.
The author is with Intel Corporation, Chandler, AZ 85224.

transducer signal does not restrict itself to the voltage range of -0.5 to +5.5 V.

The 8051 is not sensitive to the rise and fall times of its input signals. It detects transitions by sampling its port pins at fixed intervals (once per machine cycle), and responds to a change in the sequence of samples. If the slew rate of the transducer signal is extremely slow, noise superimposed on the signal could cause the sequence of samples to show false transitions. There could on that account be situations in which the transducer signal should be buffered through a Schmitt Trigger to square it up.

#### III. TIMER/COUNTER STRUCTURE IN THE 8051

The 8051 has two 16-bit timer/counters: Timer 0 and Timer 1. Both can be configured in software to operate either as timers or as event counters.

In the "timer" function, the register is automatically incremented every machine cycle. Since a machine cycle in the 8051 consists of 12 clock periods, the timer is being incremented at a constant rate of 1/12 the clock frequency.

In the "counter" function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin (70 or 71). The way this function works is the external input pin is sampled once each machine cycle (once every 12 clock periods), and when the samples show a high in one cycle and a low in the next, the count is incremented.

Note too that since it takes two machine cycles (24 clock periods) to recognize a 1-to-0 transition, the maximum count rate is 1/24 the clock frequency. If the clock frequency is 12 MHz, the maximum count rate is 500 kHz. There are no requirements on the duty cycle of the signal being counted.

The 8052, an enhanced version of the 8051, has three 16-bit timer/counters, two of which are identical to those in the 8051. The third timer/counter can operate either as a 16-bit timer/counter with automatic reload to a preset 16-bit value on rollover, or as a 16-bit timer/counter with a "capture" mode. In the capture mode a 1-to-0 transition at the T2EX pin causes the current value in the counting register to the "captured" into RAM. The third timer makes the 8052 particularly easy to interface with resonant transducers.

### IV. WHETHER TO MEASURE FREQUENCY OR PERIOD

Measuring the frequency requires counting transducer pulses for a fixed sample time. Measuring the period requires measuring elapsed time for a fixed number of transducer pulses. For a given level of accuracy in the determination of the value of the measurand, it is usually faster to measure the period, rather than the frequency, even if the measurand is

© 1985 IEEE



WILLIAMSON: USING THE 8051 MICROCONTROLLER

proportional to frequency rather than period. However, both types of measurements will be discussed here.

Two timer/counters can be used, one to mark time and the other to count transducer pulses. If the frequency being counted does not exceed 50 kHz or so, one may equally well connect the transducer signal to an external interrupt pin, and count transducer pulses in software. That frees one timer, with very little cost in CPU time.

### V. How to Measure Transducer Frequency

Measuring the frequency means counting transducer pulses for some desired sample time. The count that is directly obtained is  $T \times F$ , where T is the sample time and F is the frequency. The full scale range is  $T \times (F \max - F \min)$ . For n-bit resolution

$$1 LSB = \frac{T \times (F \max - F \min)}{2^n}.$$

Therefore, the sample time required for n-bit resolution is

$$T = \frac{2^n}{F \max - F \min} .$$

For example, 8-bit resolution in the measurement of a frequency that varies between 5 and 10 kHz would require, according to this formula, a sample time of 51.2 ms. The maximum acceptable frequency count would be  $51.2 \text{ ms} \times 10$  kHz = 512 counts. The minimum would be 256 counts. Subtracting  $256 \text{ from each frequency count would allow the frequency to be reported on a scale of 0 to <math>FF \text{ in hex digits}$ .

If Fmin and Fmax are closer together it takes more time to resolve them. 8-bit resolution in the measurement of a frequency that varies between 7 and 9 kHz would require a sample time of 128 ms. The maximum and minimum acceptable counts would be 1152 and 896. Subtracting 896 from each frequency count would allow the frequency to be reported on a scale of 0 to FF in hex digits.

To implement the measurement, one timer is used to establish the sample time. In this function it autoincrements every machine cycle. A machine cycle consists of 12 periods of the clock oscillator. The sample time can be converted to machine cycles by multiplying it by (Fxtal)/12, where Fxtal is the 8051 clock frequency. The timer needs to be preset so that it rolls over at the end of each sample time. Then it generates an interrupt, and the interrupt routine reads and clears the transducer pulse counter, and then reloads the timer with the correct preset value.

The preset or reload value is the two's complement negative of the sample time in machine cycles. For example, with a 12-MHz clock frequency, the reload value required to establish a 51.2 ms sample time is

$$-\frac{(51.2 \text{ ms}) \times (12000 \text{ kHz})}{12} = -51200 = 3800 \text{ H}.$$

In many cases the required sample time exceeds the capacity of a 16-bit timer. For example, establishing a 128 ms sample time with a 12-MHz clock frequency requires a 3-byte timer with a reload of FEOCOOH. The 8051 timer, being only 2-

bytes wide, can be augmented in software in the timer interrupt routine to three bytes. The 8051 has a DJNZ instruction (decrement and jump if not zero) which makes it easier to code the third timer byte to count down instead of up. If the third timer byte counts down, its reload value is the two's complement of what it would be for an up-counter. For example, if the two's complement of the sample time is FEOCOOH, then the reload value for the third timer byte would be 02, instead of FE. The timer interrupt routine might then be

DJNZ THIRD_TIMER_BYTE,OUT

MOV TL0,#0

MOV TH0,#0CH

MOV THIRD_TIMER_BYTE,#02

(Now read and clear the

transducer pulse counter.)

OUT: RETI

Interrupt latency will have no effect on the measurement if the latency is the same for every sample time.

The trouble with measuring the frequency is it is not only slow, but a waste of the resolving power of the 8051's timers. A timer with microsecond resolution is being used to mark off 100-ms time periods. The technique is nevertheless useful if the timer is already serving other purposes (servicing a display, perhaps), so that the sample time is coming relatively free of charge. But in most cases it is faster and equally accurate to measure the frequency by deriving it from a measurement of the period.

### VI. How to Measure the Period

Measuring the period of the transducer signal means measuring the total elapsed time over N-transducer pulses. The quantity that is directly measured is  $N \times T$ , where T is the period of the transducer signal in machine cycles. The relationship between T in machine cycles and the transducer frequency F in arbitrary frequency units is

$$T = \frac{F \text{xtal}}{F} \times (1/12)$$

where Fxtal is the 8051 clock frequency, in the same unit as F. The full scale range then is  $N \times (T \max - T \min)$ . For n-bit resolution

$$1 LSB = \frac{N \times (T \max - T \min)}{2^n}$$

Therefore, the number of periods over which the elapsed time should be measured is

$$N = \frac{2^n}{T \max - T \min} .$$

However, N must also be an integer. It is logical to evaluate the above formula (do not forget that Tmax and Tmin have to be in machine cycles) and select for N the next higher integer. This selection gives a period measurement that has somewhat more than n-bit resolution, which may or may not be acceptable, depending on the overall requirements of the

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. IE-32, NO. 4, NOVEMBER 1985

system. It can be scaled back to *n*-bit resolution, if necessary, by the following computation:

reported value = 
$$\frac{NT - NT \min}{NT \max - NT \min}$$

where NT is the elapsed time measured over N periods.

The computation can be done in math if a suitable divide routine is available in the software. For 8-bit resolution it is entirely reasonable to find the reported value in a look-up table, which would take up somewhat more than one page in ROM. In fact, the look-up table would contain NTmax - NTmin entries:

For example, suppose we want 8-bit resolution in the measurement of the period of a signal whose frequency varies from 5 to 10 kHz. If the clock frequency is 12 MHz, then Tmax is (12 000 kHz)/(12 × 5 kHz) = 200 machine cycles, and Tmin is 100 machine cycles. The timer needs to be on then for N = 2.56 periods, according to the formula. Using N = 3 periods will give maximum and minimum NT values of 600 and 300 machine cycles. This is somewhat more than 8-bit resolution. It can be scaled to 8 bits with a 300-byte look-up table, if desired.

To implement the measurement, one timer is used to measure the elapsed time NT. Enabling its interrupt is optional. The timer interrupt could be used to indicate a short or open in the transducer circuit.

Then the transducer is connected to one of the external interrupt pins (INTO or INT1), and this interrupt is configured to the transition-activated mode. In the transition-activated mode every 1-to-0 transition in the transducer output will generate an interrupt. The interrupt routine counts transducer pulses, and when it gets to the predetermined N, it reads and clears the timer. For example

DJNZ PULSES,OUT
MOV PULSES,N_PERIODS
(Read and clear timer.)

OUT: RETI

If other interrupts are also to be enabled, the one connected to the transducer should be set to Priority 1, and the others to Priority 0. This is to control the interrupt response time. The response time will not affect the measurement if it is the same for every measurement. Variations in the response time will, however, affect the measurement. Setting the pulse-counter interrupt to Priority 1 and all others to Priority 0 will minimize variations in the response time. The response time will then be limited to range from 3 to 8 machine cycles.

### VII. PULSEWIDTH MEASUREMENTS

The 8051 timers have an operating mode which is particularly suited to pulsewidth measurements, and may be useful here if the transducer has a fixed duty cycle, or if the transducer output is pulsewidth modulated instead of frequency modulated by the measurand.

In this mode the timer is turned on by the on-chip circuitry in response to an input high at the external interrupt pin, and off by an input low. The external interrupt itself is enabled, so the same 1-to-0 transition from the transducer that turns off the

timer also generates an interrupt. The interrupt routine would then read and reset the timer.

The advantage of this method is that the transducer signal has direct access to the timer gate, with the result that variations in the interrupt response time cease to be a factor. The timer can be read and cleared any time before the next high in the transducer output.

### VIII. DERIVING FREQUENCY FROM A PERIOD MEASUREMENT

We now consider the problem of measuring the transducer frequency to *n*-bit resolution by deriving it from a direct measurement of the period. The advantage of this technique is speed. It is always faster to measure period than frequency. But it is important to end up with a frequency value that has the same resolution and accuracy as a directly measured frequency. Two questions need to be addressed.

- 1) To achieve *n*-bit resolution in the calculated frequency, how much resolution is required in the period?
- 2) Having measured the period to the required resolution, what is the most efficient way to calculate the frequency?

These questions will be addressed one at a time.

### IX. RESOLUTION REQUIREMENTS

In general, n-bit resolution in the frequency derivation requires somewhat more than n-bit resolution in the period measurement. How much more? It will be demonstrated presently that if the transducer frequency varies over a 2-to-1 range, the frequency can be calculated with n-bit resolution from period measurements that have (n + 1)-bit resolution.

The more practical form of the question is over how many periods (N) must the transducer signal be sampled to obtain the required resolution in  $\dot{F}$ ? And so, we commence a calculation of N.

The basic calculation of frequency from  $N \times T$  (which we shall call NT) is straightforward:

$$F = N/(NT)$$
.

The relationship between an increment dF in the calculated frequency due to an increment d(NT) in the measured period is, therefore,

$$dF = -\frac{N}{(NT)^2} d(NT)$$
$$= -\frac{F^2}{N} d(NT).$$

This equation says the value of an LSB in the calculated frequency is  $(F^2)/N \times$  the value of an LSB in NT. Then the maximum value that an LSB in the calculated frequency can have is  $(F\max)^2/N \times$  the value of an LSB in NT. For the calculated frequency to have n-bit resolution over the entire range of frequencies, the value of its LSB must never exceed  $(F\max - F\min)/2^n$ . Therefore, the measurement requires

$$\frac{(F\max)^2}{N} \times (1 \text{ LSB in } NT) \leq \frac{F\max - F\min}{2^n}.$$



WILLIAMSON USING THE 8051 MICROCONTROLLER

The required resolution in NT is, therefore,

1 LSB in 
$$NT \le \frac{N \times (F \max - F \min)}{2^n \times (F \max)^2}$$
.

Now, to say that NT is measured with m-bit resolution means

1 LSB in 
$$NT = \frac{N \times (1/F \min - 1/F \max)}{2^m}$$
.

Substituting this value for 1 LSB into the required resolution and solving for  $2^m$  yields

$$2^m \ge \frac{F \max}{F \min} \times 2^n$$
.

Then the requirement on m is

$$m \ge n + \frac{\ln (F \max/F \min)}{\ln (2)}$$
.

It can be stated with some certainty, then, that if the transducer frequency varies over a range of 2-to-1, the frequency can be calculated with 8-bit resolution from a period measurement that has 9-bit resolution. If the frequency variation is less than 2-to-1, another full bit of resolution in the period measurement is not needed.

To obtain m-bit resolution in NT, N must satisfy

$$N \ge \frac{2^m}{T_{\text{max}} - T_{\text{min}}} \ .$$

Substituting for  $2^m$ , and using  $T \max = 1/F \min$  and  $T \min = 1/F \max$ , gives the result that

$$N \ge \frac{(F\max)^2}{F\max - F\min} \times 2^n.$$

It should be noted that the units of frequency here are periods/machine cycle, since the 8051 measures time by counting machine cycles. The conversion factor between Hz and periods/machine cycle is 12/(clock frequency). So the requirement on N can also be written

$$N \ge \frac{F_{\text{max}}}{F_{\text{max}} - F_{\text{min}}} \times \frac{F_{\text{max}}}{F_{\text{xtal}}} \times 12 \times 2^n$$

where Fxtal is the 8051 clock frequency in the same units as Fmax and Fmin. This is the number of transducer pulses over which the transducer signal must be sampled to achieve the required solution in F.

For example, suppose that 8-bit resolution is required in F, where Fmax = 10 kHz and Fmin = 5 kHz, and that Fxtal = 12 MHz. Then the above calculation shows that N=6 periods gives sufficient resolution in the period measurement to satisfy the resolution requirement in F. Six periods will take 0.6-1.2 ms of sampling time, on that frequency range. Recall that the sample time for a direct frequency measurement of the same signal and to the same resolution was earlier calculated to be 51.2 ms.

#### X. COMPUTING THE FREQUENCY FROM THE PERIOD

The period measurement leaves one with a 16-bit integer, which is  $N \times T$  (or NT) in machine cycles. The conversion to frequency is straightforward:

$$F = N/(NT)$$
 periods/machine cycle.

The quantity of interest is probably not F, but a normalized measure of the amount by which F exceeds its minimum acceptable value. This quantity represents, through the transducer's transfer function, the "reported value" of the measurand, and this quantity is an n-bit integer whose value ranges from 0 (all bits = 0) to full scale (all bits = 1). This normalized frequency is

$$f = \frac{F - F \min}{F \max - F \min}$$

$$= \frac{F \min}{F \max - F \min} \times (F / F \min - 1)$$

Using F = N/(NT) and  $F \min = N/(NT \max)$  allows the normalized frequency to be written

$$f = \frac{F \min}{F \max - F \min} \times \frac{NT \max - NT}{NT}$$
.

To get a handle on what kinds of numbers are involved here, consider the situation where 8-bit resolution is required in f, and in which Fxtal = 12 MHz, Fmax = 10 kHz, and Fmin = 5 kHz. We have previously determined that for this set of conditions, N = 6 periods gives sufficient resolution in the period measurement to satisfy the resolution requirement in F (and in f). With a 12 MHz clock frequency, Tmax in machine cycles is (12 000 kHz)/(12 × 5 kHz) = 200 machine cycles, so NTmax is  $6 \times 200 = 1200$  machine cycles. The calculation for f then becomes

$$f = \frac{1200 - NT}{NT} \ .$$

The minimum acceptable value that NT can have is  $(N \times T \min + 1)$ , where  $T \min = (12\ 000\ \text{kHz})/(12 \times 10\ \text{kHz}) = 100$  machine cycles. Then  $N \times T \min = 6 \times 100 = 600$  machine cycles. The allowable values for NT are then 601-1200 machine cycles, a total of 599 different values.

The fastest way to "calculate" f would be with a 599-byte look-up table. This method has the added advantage that nonlinearities in the transfer function between frequency and measurand can be built into the table. Look-up tables are facilitated in the 8051 by the MOVC A, @A + PC, and MOVC A, @A + PPTR instructions. DPTR is a 16-bit "data pointer" register in the 8051. Its two bytes can be individually addressed as DPL (low byte) and DPH (high byte).

In the example under discussion, it will be necessary to load DPTR with the address of the first byte of the look-up table, less 601, plus the 2-byte value of NT. The software that accesses the table might then take the following form:

TABLE EQU (address of first table entry)



IFEF TRANSACTIONS ON INDUSTRIAL FLECTRONICS, VOL. 1E-32, NO. 4, NOVEMBER 1985

```
DIVIDE ROUTINE
It; - divide coutine alculates
                     numeration
        quotient .
                    denuminator
in which numerator and denominator are integers and
            denominator Guntient is of the
        quotient - 0 q1 q2 q3
                                     314
where qu is the coefficient of 2**'-n). The procedure is
   numerator = 2 x numerator
   uh:lan
             N+1 do
                         denominator then qn = 0 else qn = 1
        if qn = 0 then numerator = 2 ; numerator else numerator = 2 ; numerator = denominator
         increment n
   end_while
```

Fig 1. A divide algorithm.

MOV A.#LOW(TABLE - 601) ADD A,NTLO MOV DPL,AMOV A,#HIGH(TABLE-601) ADDC  $A,NT_HI$ MOV DPH.A CLR A A,@A + DPTR.MOVC

At this point the accumulator contains the 8-bit value of f.

It is perfectly reasonable to decide that a 599-byte look-up table is unwieldy. Its advantages are speed and built-in error correction. But a reasonably fast divide algorithm can be written to this specific purpose, making use of *a priori* knowledge about the sizes of the numbers that are involved in the computation. It helps to know that in this example the numerator is never going to be larger than 599 and the denominator is always greater than the numerator.

A complete discussion of divide routines is beyond the scope of this paper, but a suitable divide algorithm for this specific application is shown in Fig. 1. Reference [1] calls this the Restoring division algorithm. It is particularly well suited to the 8051, because "<" comparisons are greatly facilitated by the 8051's CJNE (compare and jump if not equal) instruction. CJNE  $A_{,B}$ ,rel, executes a relative jump if A does not equal  $B_{,B}$ . More importantly to this application, the instruction sets the carry flag if  $A_{,B}$ .

### XI. ACCURACY AND RESOLUTION

The accuracy with which the 8051 will measure the frequency or period of the transducer signal depends on two things: the accuracy of the clock oscillator and variations in the interrupt response time.

Since the clock signal is normally generated by a crystal oscillator, the oscillator accuracy normally far exceeds the quantizing error inherent in the finite (n-bit) resolution.

As was previously mentioned, interrupt response time does not introduce an error into the measurement itself, but variations in the interrupt response time can. Interrupt response time in the 8051 can vary from 3 to 8 machine cycles, depending on what instruction is in progress at the time the interrupt is generated. This would represent an error of  $\pm 5$  counts in the measured value of NT during a period measurement. An error of  $\pm 5$  counts in NT does not necessarily translate to  $\pm 5$  LSB's in the final result, but it might still represent an error that exceeds the resolution.

In a direct frequency measurement variations in the interrupt response time would represent an error of  $\pm 5~\mu s$  in the sample time.

If these kinds of errors are unacceptable there are ways to deal with them. In period measurements, if the duty cycle of the transducer is constant, the pulsewidth measurement technique, previously described, can be used. Its advantage is that it gates the timer off when the interrupt is generated, rather than when the interrupt is responded to.

In other cases one can simply increase the sample time above the minimum required to obtain the desired resolution. For example, if the measurement requires 8-bit resolution, one can design the software for an 11-bit resolution and truncate the result to 8 bits.

#### REFERENCES

 Davio et al., Digital Systems with Algorithm Implementation. New York, Wiley, 1983.

# **ARTICLE REPRINT**

### ANALOG/DIGITAL PROCESSING WITH MICROCONTROLLERS

John Katausky, Ira Horden, Lionel Smith Application Engineers Intel Corp. 5000 W. Williams Field Road Chandler, AZ 85224

Microcontrollers are rapidly becoming the backbone of silicon computing systems. From a technical standpoint, the most significant attribute, aside from the inclusion of RAM and ROM, that segregates a microcontroller from a microprocessor is I/O manipulation. In general, I/O manipulation is an intimate part of a microcontroller's architecture. The instruction set and architecture of a microcontroller allows the CPU to directly control the I/O facilities on the device. This is in direct contrast to a microprocessor where the I/O is essentially a "sea" of addresses and it is up to the hardware designer to place some type of I/O hardware in this I/O "sea". It should be obvious that simply adding ROM and RAM to a microprocessor WILL NOT create a microcontroller.

This intimate contact with I/O gives the microcontroller a distinct advantage over the microprocessor in applications that are I/O intensive. Microcontrollers can test, set, complement, or clear I/O port pins much faster than a microprocessor and they can also make decisions, based on the state of other hardware features, such as timer/counters with equal speed. This integration of I/O, in both hardware and software makes the microcontroller "ideal" for many types of intelligent instrumentation.

4K ROM/EPROM - 8K ROM ON 8052
128 BYTES OF RAM - 256 ON THE 8052
2-16 BIT TIMER/COUNTERS - 3 ON THE 8052
FULL DUPLEX UART
5 VECTORED INTERRUPTS - 6 ON THE 8052
4 REGISTER BANKS
BIT MANIPULATION (BOOLEAN PROCESSOR)
32 DIRECTLY ADDRESSABLE I/O PINS
MULTIPLY AND DIVIDE INSTRUCTIONS
SUPPORTS 64K OR RAM AND ROM-128K TOTAL

TABLE 1. A BREIF LISTING OF THE MCS-51'S FEATURE SET.

Intel's MCS-51 series of microcontrollers contain many features that can be integrated directly into many types of instruments. TABLE 1 is a brief listing of these features. To illustrate the power of the 8051 this paper will elaborate on two techniques for performing analog to digital (A to D) conversion. Both of these examples assume that some additional hardware is attached to the I/O pins of the 8051.

### S/A CONVERSION TECHNIQUES

Successive approximation analog to digital conversion involves a "binary search" of an unknown voltage relative to a "fixed" known reference. The reference is selectively divided by multiples of two until the desired accuracy is reached. Figure 1 is a flowchart of a successive approximation converter. This technique usually requires a digital to analog converter to divide the reference voltage and a voltage comparator to compare the unknown voltage to the "divided" reference. Digital to analog converters and voltage comparators are readily available and relatively inexpensive. A block diagram of an 8051 based A to D converter is shown in Figure 2.

Many industrial A to D converters require 12 bits of accuracy. A 12 bit converter provides good "dynamic range" and is sapable of resolving 1 part in 4096. If the applied input voltage ranges from 0 to 10 Volts, a 12 bit converter can resolve 2.4 millivolts within this range. The theoretical accuracy of a 12 bit converter is .024% +/- 1/2 least significant bit.

The power of the 8051 in this type of application is best revealed by examining the software required to implement the successive approximation algorithm. The routine for the 8051 is shown in Table 2.

The execution times given assume a  $12\,$  Mhz crystal. Compare this to the following routine which is a 4 Mhz Z-80




FIGURE 1. SUCCESSIVE APPROXIMATION CONVERSION ALGORITHM




FIGURE 2. BLOCK DIAGRAM OR SUCCESSIVE APPROXIMATION A TO D CONVENTER

TABLE 2. SUCCESSIVE APPROXIMATION ROUTINE FOR THE 8051.

	L.		90	46 U
L12:	CONVER	SION COMPLE	ete.	
	CLR	P1.0	2	1
	JNB	P2.4,L12	3	2
Lll:	SETB	P1.0	2	1
	CLR	P1.1	3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2	1
	JNB	P2.4,L11	3	2
L10:		P1.1	2	ī
	CLR	P1.2	2	î
_,.	JNB	P2.4,L10	3	- 2
L9:	SETB	P1.2	2	ī
	CLR	P1.3	2	í
	JNB	P2.4,L9	2	2
L8:	SETB	P1.4 P1.3	2	i
	CLR	P2.4,L8 P1.4	3	1
ւ7։	SETB JNB	P1.4	2	1 2
	CLR	P1.5	2	1
	JNB	P2.4,L7	3	2
L6:	SETB	P1.5	2	1
	CLR	P1.6	2	1
	JNB	P2.4,L6	3	2
L5:	SETB	P1.6	2	ī
	CLR	P1.7 P1.6	2	1
	JNB	52 4 55	3	2
L4:	SETB	P1.7	2	î
	CLR	P2.0	2	ī
۵.	JNB	P2.4,L4	ร	2
ւ3։	SETB	P2.0	2	î
	CLR	P2.1	2	í
u 4 .	JNB	P2.4,L3	3	2
L2:	SETB	P2.1	2	i
	CLR	P2.4,L2	2	1
Ll:	SETB JNB	P2.2 P2.4,L2	2	2
	CLR	P2.3 P2.2	2	1 1
	JNB	P2.4,L1	3	2
	SETB	P2.3	2	1
	;			
		CONVERSIO	N	
	ANL ;	P2, FUF OR	3	2
	MOV ANL	P1,#0 P2.#0F0H	3 3	2 2
	;	PORT PINS		
	;			
	INSTRU	CTION	BYTES	TIME

NOTE: TIMING IS TYPICAL WORST CASE = 52 US BEST CASE = 40 US



executing the same algorithm with the D to A hardware attached to an I/O port is shown in Table 3 (assume that all bits on PORT3 are grounded, except the comparator input).

TABLE 3. SUCCESSIVE APPROXIMATION ROUTINE FOR THE 2-80.

	INSTRUC	TION	BYTES	TIME
	; ;CLEAR	PORT PINS		
	LD	A,0	2	1.75
	OUT	(PORT1),A	2 2	2.75
	OUT	(PORT2),A	2	2.75
	;			
	; START	CONVERSION		
	;			
	LD	A,08H	2 2	1.75
	OUT	(PORT2),A	2	2.75
	IN	A, (PORT3)	2	2.75
	OR	A	1	1.00
	IN	A, (PORT2)	2 3	2.75
	JР	Z,Ll	3	2.50
	AND	0F 7H	2	1.75
Ll:	OR	04H	2	1.75
	OUT	(PORT2),A	2	2.75
	IN	A, (PORT3)	2 .	2.75
	OR	A	1	1.00
	IN	A, (PORT2)	2 3	2.75
	JР	Z,L2	3	2.50
	AND	<b>OFBH</b>	2	1.75
L2:	OR	02H	2	1.75

REPEAT BETWEEN L1 AND L2 10 MORE TIMES AND SET/RESET THE APPROPRIATE I/O BITS

TOTAL

179 180 US

AGAIN TIMING IS TYPICAL
WORST CAST = 190.25 US
BEST CASE = 169.25 US

One may argue that by "memory mapping" the Z-80's I/O ports the execution time could be enhanced because the user could take advantage of the Z-80's SET and RESET memory BIT instructions. In reality, a few bytes of memory are saved, but very little

time!. This is because the Z-80's memory oriented BIT instructions are VERY slow, requiring between 3 and 5 microseconds with a 4 Mhz clock!

This is not to say that the Z-80 isn't a credible 8-bit processor. The weakness is that decisions (i.e. JUMPS) cannot be made directly on the state of a given I/O pin. JUMP instructions, on most processors, are made on the state of the flags - after some type of logical or arithmetic operation! This means that information must be moved to an internal CPU register before a decision can be made. This "moving" of information back and forth between internal registers and I/O makes the microprocessor quite inefficient, relative to the microcontroller when I/O manipulation is involved. Note that with the 8051 algorithm never "moves" data from one location to another - it directly sets, tests, and clears bits. This characteristic gives the 8051 its distinct execution advantage.

Another strength of the 8051 in this type of application, relates to the fact that I/O port pins can be set, cleared, complemented, and tested with the same speed that a microprocessor can act on it's internal registers. Note that the 8051 takes only 1 microsecond to fetch an opcode and set or clear a port pin. A microprocessor must first fetch and decode the opcode, then place the appropriate I/O or memory address on the bus, then perform the necessary operation. All of this "communication" over the microprocessor bus significantly slows down the microprocessor.

### DUAL SLOPE INTEGRATING CONVERTER

Integrating A to D converters operate by an indirect method of converting a voltage to a time period, then measuring the time period with a counter. Integrating techniques are quite slow, relative to successive approximation, but they are capable of providing very accurate measurements -5 1/2 or more decimal digits - if proper analog techniques are employed. They also have the added advantage of allowing the integration period to be a multiple of 60 Hz (16.67 ms) which can eliminate inaccuracies caused by the ever present "power line". Virtually all digital voltmeters use some type of integrating technique. Figure 3 is a block diagram of a typical integrating

A to D converter.




FIGURE 3. INTEGRATING A TO D CONVERTER

INPUT

COMPARATOR

COMPARATOR

2ERO-C20SS

OUTPUT

C AUTO ZERO

FIGURE 4A. AUTO ZERO PHASE

Figures 4A, 4B, and 4C show the three typical phases involved in the dual slope technique. Figure 4A illustrates the auto-zero phase. this phase the integrating "loop" this phase the integrating "loop" is closed and the offset of the analog integrator is accumlated in C auto rero. In Figure 4B, the input switch is closed and the integrator integrates the input voltage for a fixed time period Tl. In figure 4C, the reference switch is closed and the integrator integrates the reference voltage until the comparator senses a zero crossing condition. The time it takes for this phase to occur is directly proportional to the amplitute of the input voltage. Additional circuitry can be added to determine the polarity of the input voltage, then switch in a reference of polarity, oppsite but the basic technique remains the same.

The 8051 is an ideal controller for an intelligent integrating A to D system. The 16 bit timer/counters can provide better than 4 1/2 decimal digits of accuracy, the serial port can be used to transmit the analog reading to a printer or another processor, the CPU can be interrupted by the 60 Hz line so conversions can start at percise intervals, and software can be used to calculate and save average, peak, or RMS readings.

Another "nice" benefit of this type of converter is that very few I/O port pins are required to control the A to D hardware, so opto-isolators can be used to completely isolate the 8051




FIGURE 48. INPUT INTEGRATION PHASE




FIGURE 4C. REFERENCE INTEGRATION PHASE

"digital system" from the analog hardware. Opto-isolators provide an additional "bonus" in that they may provide logical level shifting if needed by the analog circuitry. Figure 5 shows how an 8051 might be connected to the analog sub-system. In practice, the analog switches can be almost anything ranging from CMOS to VFETs. The code needed to generate the "basic" integrating A to D function is shown in Table 4.

Timer interrupts could be used so that the CPU could be doing other things while the conversion was in process. Note that very little CPU time is needed to perform the actual A to D function.

#### CONCLUSION

This paper illustrated possible methods of using the 8051 in A to D instrumentation types of applications. The power of the 8051's microcontroller architecture relates to the fact that logical "decisions" can be made directly on the state of the resident I/O hardware. This fact alone gives the 8051 a distinct advantage in "bit intensive" applications. Software




FIGURE 5. TYPICAL 8051 CONTROLLED ANALOG SUB-SYSTEM

and hardware support tools include incircuit emulators, an assembler, and a high level language, PLM-51. Presently, the 8051 is available in 3 technology "flavors"- HMOS II, HMOS-EPROM, and CHMOS, so depending on your individual application, you can have it your way.

### TABLE 4. SOFTWARE FOR INTEGRATING A TO D CONVERTER

```
START PROGRAM
CLR
       TR 0
                        ;TURN TIMER OFF
MOV
       THO, #HIGH TAZ
                        ;LOAD AUTO ZERO
MOV
       TLO, #LOW TAZ
                        ; TIME
       P1,#0F0H
ANL
                        ; MAKE A/D INACTIVE
                        ; AUTO ZERO PHASE
SETB
       P1.2
       TR0
                        TURN TIMER ON
SETB
                        :LOOP TIL OVERFLOW
       TF0,$
JNB
CLR
                        ; TURN TIMER OFF
       TR0
                        RESET TOV FLAG
CLR
       TF 0
VOM
       THO, #HIGH INTT ; LOAD INTEGRATION
MOV
       TLO, #LOW INTT ; TIME
ĊLR
                        ; END AUTO ZERO
SETB
       P1.1
                        START INTEGRATION
                        START TIMER
SETB
       TRO
                        ;WAIT FOR OVERFLOW
JNB
       TF0.$
CLR
       P1.1
                       : END INTEGRATION
  NOW, INTEGRATE THE REFERENCE
SETB P1.0
;AT THIS POINT TIMER O HAS A VALUE OF
TWO, THE TIMER IS EQUAL TO ZERO, WHEN IT OVERFLOWS AND IT WAS INCREMENTED
; TWICE DURING THE LAST TWO INSTRUCTIONS
NOW, WAIT FOR ZERO CROSS
JNB
      P1.3,$
; TURN THE TIMER OFF
CLR
      TR 0
; NOW, TIMER 0 ~ Vin + 3 COUNTS
```

# ASIC Family Application Note & Article Reprint

3





# APPLICATION NOTE

**AP-413** 

July 1988

## Using Intel's ASIC Core Cell to Expand the Capabilities of an 80C51-Based System

MATT TOWNSEND

CPO TECHNICAL MARKETING MANAGER



### INTRODUCTION

Intel's new ASIC family of microcontroller core cells extends the capability of the MCS®-51 product, and allows the ASIC designer more flexibility than the popular microcontroller product. This note will discuss many of the new design possibilities inherent to the 80C51 cell-based controller. This family of cells is available with a variety of RAM and ROM configurations.

Cell Name	ROM	RAM
UC5100	No ROM	128 Bytes RAM
UC5104	4K ROM	128 Bytes RAM
UC5108	8K ROM	128 Bytes RAM
UC5116	16K ROM	128 Bytes RAM
UC5200	No ROM	256 Bytes RAM
UC5204	4K ROM	256 Bytes RAM
UC5208	8K ROM	256 Bytes RAM
UC5216	16K ROM	256 Bytes RAM

Other documentation will address Intel's ASIC design environment (see reference section).

The 80C51-based ASIC cell is part of a family of cellbased functions based on popular Intel standard products. Members of the 82Cxx microprocessor support peripheral family (SP8254, SP8237, SP8259, SP8284, SP82284, SP8288 and SP82288) are also available as library elements. The standard product ASIC cores are supported by a library of over 150 logic cells, representing a broad range of SSI, MSI, and I/O functions. Another class of cell library elements is designated Special Functions. These cells are predefined complex functions such as RAM, Serial I/O, A/D Converter, and a Voltage Comparator. The Special Function and general logic element cells can also be used without a standard product core in the ASIC design. Any of the available 80C51-based cores can be integrated with logic complexities up to 5000 gates.

### 80C51-BASED ASIC CORE

Although the 80C51-based core is functionally identical to the standard 80C51BH microcontroller, its use as a cell in the ASIC library allows more flexibility in system design and partitioning.

Figure 1 depicts the difference between the standard pinout of the MCS-51 family and the ASIC core. In order to understand the enhancements (in an applications sense) made to the core it is useful to compare its connections to the pinout of the standard product.

The MCS-51 family embodies a very powerful architecture. While it was intended as a "single chip solution"

its addressing modes, clean bus interface, on-chip peripherals, and code efficient instruction set operations make it well suited to processor-like applications as well. For processor applications, a designer forgoes many of the "single chip" features in favor of the high performance CPU functions of this architecture.

In order to fit the MCS-51 family microcontrollers into an economical forty lead DIP or forty-four lead PLCC package, Intel designed the standard product with many of the device's functions sharing pins. The microcontroller designer must compare necessary functions against the economics and performance required for a given design. If external memory or memory mapped I/O is required, then the use of the port 0 function is not available. If the memory address is beyond the 256 byte boundary defined by the AD0-7 Bus then all or part of the port 2 function is not available. Likewise, using peripheral functions like the counter input pins, serial I/O, and interrupts eliminates port 3 functions. While the MCS-51 family is one of the most popular microcontrollers ever introduced, this shared functionality hinders its use in many applications. For example, a "fully loaded" MCS-51-based design would generally leave only one 8-bit port (Port 1) for the application's I/O requirements.

The standard cell version of the 80C51 provides the designer with 116 signals for connection to application specific logic. These signals represent the full function set of the MCS-51 architecture and virtually eliminate any design trade-offs required to implement an application. Notice from Figure 1 that all of the I/O ports are separated from the other functions. In the design example, the I/O are separated into their respective inputs and outputs, leaving 32 inputs and 32 outputs for port connections into the application's logic. The most immediate impact of demultiplexing the I/O of the device is that much of the logic required to complete an application is eliminated. For example, when separating the address from the data on the AD-bus, an octal latch is required. For an 80C51-based core application, the designer uses the A0-7 bus directly, thus saving approximately 100 gates. The fact that the 80C51-based core has so many connections available does not mean an application will be forced into higher pin count packages. A 80C51-based ASIC can implement many system functions more economically than a discrete implementation. The design example illustrates a system with over 280 interconnects that can be integrated into one ASIC device. This application note will illustrate the less obvious ways in which the core can be used.

The illustrations shown in this note are independent of the workstation platform used to implement the design.

Intel provides the complete test vectors necessary to test the 80C51-based ASIC core, which have been derived from the standard product 80C51 test vector set.




Figure 1. Comparing 80C51 Pin Assignments to Core Connections

### RECONSTRUCTION OF STANDARD PRODUCT I/O

When designing the 80C51-based ASIC core, Intel removed the pin multiplexers and I/O functions of the 80C51, and restructured them as companion cells. Companion cells allow the ASIC designer to reconfig-

ure the ASIC cell to function exactly like the standard product. Alternatively, the designer can choose to reconstruct a subset of the standard product I/O or select no reconstruction at all. Consult the references for more information about the use and function of Intel's companion cells.



### **MULTIPLE SOURCES OF RESET**

Key to the 80C51's core-isolation test method is the ability to put the core into a condition that can verify the processor without the user's logic affecting the test. ERST is vital to controlling the ability to put the core based ASIC into test mode. It must be brought directly from the core to a package pin. Interface is via the PRESET companion cell. Because a dedicated reset pin may be restrictive in many applications, a second reset connection, RESET, has been included.

Including this second reset connection allows the designer to simplify the overall ASIC design. Many applications require two sources of reset, usually a power-on-clear with a watchdog timer. Previously, the designer was faced with "ORing" an RC time constant circuit with the timer logic, resulting in an implementation which was not straightforward or cost effective. Figure 2 shows an 80C51-based ASIC implementation.

A system reset, in many designs, employs an active low logic level. Since the 80C51's reset requires an active high level, there is usually an inverter in the path to the microcontroller. It was mentioned earlier in this section that ERST must be brought directly from the core to a package pin. This is not entirely true; the inclusion of the inverter is allowed.

### I/O EXPANSION WITH THE 80C51-BASED CORE

For the standard MCS-51 product, the need for I/O expansion is often due to the need for external memory and/or port expansion. The designer's use of the on-chip peripherals (eg. Serial I/O or Interrupts) often leaves only Port 1 intact.




Figure 2. Multiple Sources of Reset for 80C51-Based ASIC Core








Figure 3. Simple MCS®-51 I/O Expansion with 8255

Figure 3 depicts one case where the 80C51 can gain an expanded set of I/O ports. In addition to requiring additional package pins, this implementation would require more power supply capacity and passive components (bypass capacitors) than would be necessary if the I/O expansion were to be included on-chip with the microcontroller. Not only is PC board size decreased, but the overall system reliability increases with the ASIC solution. In addition, the 8255 port expander, being a highly flexible device, requires software to configure the device to the application.

The simplest way to add I/O ports with the core is by way of a direct connection from the core's IP or OP signals through I/O functions selected from the cell library and connected to package pins. See Figure 4. In

this example, decoding is very simple and the component count is minimal.




Figure 4. Direct Port Connections to ASIC Package Pins

### intel

This technique represents the most silicon and program code efficient way to implement I/O with the core. Program code is composed of MOV operations rather than the MOVX needed for any Memory mapped I/O implementations. Logical operations to the port (ANL, ORL, XRL) can still be used. It is not necessary to update or maintain indirect pointers. Since quasi-bidirectional cells are not used, it is not necessary to set a "1" to the port in order to set these cells. Eliminating MOVX and port setup operations could result in significant codespace savings.

The drawback to the direct approach is that program code written for the 80C51 using memory mapped I/O is not directly transportable to the core design. In most cases, however, implementing I/O expansion that allows code transportability is a simple task with a 80C51-based ASIC.

Most support peripherals are designed to be configurable for many different operating conditions. This is certainly true for a device like the 8255 as well; the port signals can be programmed as inputs, outputs, or bidirectional. In most applications the peripheral's setup is never changed after initialization. Port pins are set to either input, output or I/O. The peripheral's configuration is most often "set up" with data fields sent to a configuration or command register. This register is located at one of the peripheral's selectable addresses. For a cell-based implementation where code transportability is required, recreating an 8255-like function is straightforward. Since all setup information is written to one register and setup is not required because the port signal directions are fixed, that one register can

become a "bit bucket". Figure 5 shows an example with one 8-bit input port, and one 8-bit output port, both memory-mapped. Note that while the 8255 contains three 8-bit ports, an ASIC can be implemented with the exact amount of functionality desired.

Implementing the full function set of the 8255 would result in an increased gate count (550 gates) included on the 80C51-based ASIC. While 550 gates can easily be included on the same silicon chip, implementing the "exact functionality" version using elements from the cell library would consume only 100 gates.

### **ON-CHIP CLOCK GENERATION**

In many designs, the built-in crystal oscillator of the 80C51 is not utilized because the clock signal must be used for other system functions. However, the clock to the 80C51 still must be generated and driven into the X1/X2 pins. A clock generator is required somewhere in the system and is also used to clock many of the system functions surrounding the microcontroller.

For 80C51-based ASIC designs, all clocking functions, including the clock generator, can be brought on-chip. The advantages to doing so include enhanced reliability and a less costly, more noise free design. Clock generation is accomplished by the companion cell POSC (or POSC2 for frequencies between 16 MHz and 38 MHz) which can be used to drive the TICLK input connection to the core. The POSC output can be sent to user defined logic configured to generate other necessary




Figure 5. I/O Mapped Like Figure 3's 8255



clocks in a system. Where the POSC cell fan out is high and might cause concerns about clock edge skew, a cell like BUF2 can be used. For systems where it is required that the signal be brought off-chip (formerly off-board), the on-chip generated clocks can be sent to output cells and on to package pins. Figure 6 depicts generation flexibility and clock source for a 80C51-based ASIC design.

Figure 6 illustrates a design which requires a high frequency clock to operate on a section of user-defined logic. For this, cell POSC2 is selected for the ASIC design and is set to 24 MHz. In order to meet clock specifications for the core, this 24 MHz master clock is divided down in order to provide the required 12 MHz. As discussed in the 80C51-based ASIC data sheet, the ATE must be able to drive the core's clock directly. For test modes, the ATE-generated clock is driven to the core's TICLK connection.

Note that signal P2 is shown being used for the application's clocks. It is sent to other logic in the ASIC and to a package pin as well.

### **SHARING THE TEST BUS**

In order for Automatic Test Equipment (ATE) to exercise the 80C51-based ASIC, the bus EADB must be brought directly to package pins. A specially designed I/O cell, PADB, must be directly connected to the EADB bus to ensure testability of the core as well as the user's logic.

Requiring the EADB bus to appear as package pins does not impose any design restrictions on 80C51-based ASICs designed to access external memory or peripherals. If your design does not call for the EADB to access external memory peripherals, the EADB may be multiplexed with user I/O. Contact your Intel Technology Center for the best implementation for your application.

Intel supplies all test programs required to completely test the ASIC core cell. Designers are required to supply test vectors that exercise their unique logic only.




Figure 6. Integrating System Timing onto 80C51-Based ASIC



### OBSERVING THE CONTENTS OF THE PROGRAM COUNTER

The 80C51-based ASIC core connections A0-A15 always display the contents of the program counter (except in the case of MOVX instructions.) This feature allows another level of real time control by monitoring instruction events within the core. By attaching comparator circuitry to the program counter contents, signals can be generated to depict events within the program. Figure 7 shows such a circuit.

The discussions in this note are not intended to be an exhaustive summary of the range of design possibilities available to the ASIC designer. Rather, it is hoped that it encourages the thought process toward even more innovative uses.

The following is an example of an actual system problem and how it was resolved using a 80C51-based ASIC. The example utilizes many of the techniques discussed above.

### **DESIGN EXAMPLE**

Figure 8 shows a typical MCS-51-based design, which includes a port expander, timer/counter chip, a high speed event counter and a low-cost EPROM containing stable code. In this application, the 8031 controls a system based on numerous timed events. Many high speed clocks are involved, making for a potentially noisy environment, and a watchdog timer has been included to provide for soft recoveries if the microprocessor program flow is upset. The watchdog circuitry is shown as a high level block.

The design must take an accurate sample of events designated at the EVENT input. The 16-bit count is read and processed under a timed interrupt designated by and generated from one of the 8254 Timers. The counter chain must be clocked at 24 MHz in order for unique and accurate event samples to occur.

Another 8254 counter is programmed for single-shot mode to provide for a strobe window for some circuitry external to the PCB assembly. An 8-bit parallel data




Figure 7. Signal which Designates when Program Execution is in Upper 8K ROM

input is required. The system must control peripherals external to this main assembly, resulting in a requirement for address decoder selection.

Note that adequate bypass capacitors are required due to the clock speeds and the high number of pin connections. (There are 272 pins, not including the WDT and Oscillator Blocks.) A multilayer PCB is also required to compensate for the amount of wires needed to connect all the components.

Figure 9 depicts the 80C51-based ASIC solution for the design in Figure 8. Note that all of the circuitry in Figure 8 is included on a single ASIC chip. Rather than use memory-mapped I/O, the design has been converted to use the core's direct ports. Note that the 8255 function has been removed and instead the UC5116 port connections are used. Some minor software changes are required, and signals required to access off-chip program memory have been provided. This figure does not show all test pin requirements; however, no additional package pins will be required. For this example, the designer could begin production runs with an EPROM. Once the application code stabilized, it could be developed and submitted to Intel for incorporation into the core. In this example, most of the high speed signals are contained within the ASIC, making the watchdog timer unnecessary. If needed, the overall cost of including it on the ASIC (= 500 gates) makes the functions relatively inexpensive to keep.

Overall system pin requirements have decreased as well. This 80C51-based ASIC can be produced using a 68-pin PLCC which may reduce the bypass capacitor requirements as well as the need for a multilayer PCB.

Figure 8. Typical MCS-51 Design, Which Includes a Port Expander, Timer/Counter Chip, a High-Speed Event Counter, and a Low-Cost EPROM



### Comparing the two solutions:

	Discrete	80C51-ASIC
Component Count	~ 25	1
Minimum PCB Layers	3	1
System Reliability	Medium	High
Power Supply Current	~3A	~ 30 mA

### REFERENCE DOCUMENTATION

Number	Description
231816 —	Introduction to Cell-Based Design
83002 —	Cell-Based Design—Daisy Environment
830000	Cell-Based Design-Mentor Environment
210918 —	Embedded Controller Handbook
270535 —	Embedded Control Applications




Figure 9. 80C51-Based ASIC Solutions



### A Fast-Turnaround, Easily Testable ASIC Chip for Serial Bus Control

Don Ellis and Shailesh Trivedi

Intel Corp

Chandler, AZ

#### ABSTRACT

This paper describes the standard cell ASIC design methodology for a serial bus controller  $\,$ chip. This is a prototype CMOS chip which was designed in 19 weeks for an automotive application. The chip includes testability circuits which help attain 98% fault coverage.

#### INTRODUCTION

Fast-turnaround chip design has become important in the application-specific integrated circuit (ASIC) marketplace, where low production volumes preclude long design cycles. To address this market, the ASIC design methodology relies upon automatic layout software to generate fast chip layouts, at the expense of larger die sizes and somewhat lower performance. Pre-designed standard circuit cells eliminate the need for extensive circuit simulation, further shortening the design cycle. These design techniques can produce fast prototype chips for system demonstration and debug, or production parts for low-volume applications.

Intel's Automotive Operation in Chandler, Arizona recently employed standard cell ASIC technology to produce a prototype serial bus controller chip for an automotive customer. In this paper we will describe the design methodology used to meet the 19-week design schedule for this chip, along with the testability strategy which was implemented in order to achieve a 98% fault grade.

### CHIP OVERVIEW AND CONSTRUCTION

The serial bus controller is a standard cell CMOS chip that interfaces a microprocessor to a serial communication bus in an automobile. The chip performs both transmit and receive functions. The transmit function consists of a first-in, first-out (FIFO) data buffer feeding a parallel-in, serial-out (PISO) shift register, and

the receive function consists of a serial-in, parallel-out (SIPO) shift register driving one port of a dual-port random access memory (DPRAM). The block diagram is shown in Figure 1.

The transmit function requires a decidedly non-standard 64 x 18 bit FIFO buffer. This is constructed with a  $64 \times 18$  bit RAM and two address counters, as shown in Figure 2. The standard cell library did not contain a 64 x 18 bit RAM cell, so we had to construct it using an existing  $64 \times 8$  RAM cell. We modified this cell, adding two more bits to create a  $64 \times 10$  RAM cell, then connected it in parallel with the original 64 x 8 RAM, thus extending the word length to 18 bits. Before the 64 x 10 RAM cell could be added to the standard cell library, we had to fully characterize it using circuit simulation, like every other cell in the library. Two additional RC delay cells were also created to generate RAM read and write timings in the absence of microprocessor control signals.

The receive function requires a 1K x 8 bit dual-port RAM, but the standard cell library contained only single-port RAM cells. Fortunately, no cell modifications were necessary in this case. We used the existing  $1K \times 8$  RAM cell, multiplexing its data and address buses to simulate dual-port operation, as shown in Figure 3. RAM read and write timings are once again generated using the RC delay cells mentioned above.

The final chip was manufactured in both single-layer metal (SLM) and double-layer metal (DLM) versions on a 1.5 micron CMOS process, resulting in a 355 x 294 mil chip with 68 I/O pins. It consists of 3 RAM arrays (9.3K bits total) and about 3,000 logic gates of control logic, for a total of 76,735 transistors. Of the 8,715 transistors contributed by the control logic, 11% belong to testability circuits which were added to increase the testability of the chip (i.e., shorten test program development time and tester run time). The testability strategy will be discussed later.




FIGURE 1. SERIAL BUS CONTROLLER BLOCK DIAGRAM





FIGURE 2. FIFO (FIRST-IN, FIRST-OUT) BUFFER





### FIGURE 3. DUAL PORT RAM

#### STANDARD CELL DESIGN METHODOLOGY

The 19 week design schedule for this chip dictated the use of design automation tools. Since the chip included 3 large RAM arrays, gate arrays were impractical, so standard cells were used with automatic placement and routing software. The automatically generated layout was transferred into Intel's full custom design system for some final edits, and the usual design rule checking and verification procedures were followed prior to mask making and processing.

prior to mask making and processing.

A standard cell design usually proceeds through the following steps:

- 1. Translation of the logic into standard cells.
- 2. Schematic capture into a computer database.
- 3. Extraction of a cell interconnection "netlist".
- 4. Logic and timing simulation.
- 5. Automatic layout generation.6. Parasitic extraction and re-simulation.

The entire design procedure is outlined in Figure 4, and each step is described briefly below.

### TRANSLATION INTO STANDARD CELLS

Our first task was to translate our customer's board-level schematics into a logic design consisting of subcircuits from the standard cell library. Since the customer's schematics referenced IC packages only, this involved the detailed design of the FIFO and DPRAM blocks (described above). A major part of the task was

the design of the extra standard cells mentioned above, with their characterization and inclusion in the cell library.

### SCHEMATIC CAPTURE, NETLIST EXTRACTION, SIMULATION

We performed schematic capture on a Daisy Personal Logician (PC-AT based) workstation, where each of the standard cells was available as a basic circuit element. We "compiled" each schematic separately to verify its integrity, then linked them together into a complete design database. Finally, we generated a "netlist", or device interconnection list, from this database. This netlist served as input to Intel's logic simulator on our VAX, which we used to verify design correctness. The logic simulator flagged several timing and glitch problems which were corrected before proceeding to layout.

#### AUTOMATIC LAYOUT GENERATION

We performed layout generation using the CAL-MP program from Silvar-Lisco. Working from the netlist, the program placed the three RAM arrays according to our instructions, then arranged the remaining standard cells in rows according to its own optimization algorithm. At this point prior to signal routing, we instructed the program to further iterate its optimization steps, as we manually modified several cell placements from the graphics terminal. Once all cell placements were determined, the program performed signal and power routing automatically.




FIGURE 4. STANDARD CELL DESIGN FLOW

The CAL-MP program accepted layout constraints in a variety of forms. In addition to the netlist information, we defined pad placements and the number of standard cell rows, and constrained a few critical signals (such as clocks) to two vertical metal buses traversing the right and left sides of the chip. Furthermore, several unconstrained signals were assigned numerical "strengths" greater than the default of 1.0, which weighted their consideration in the optimization algorithm, tending to shorten them. We ultimately generated more than 20 layouts with widely varying signal strengths, until we were satisfied that very little further improvement was possible.

### PARASITIC EXTRACTION .

After a layout is generated, it must be proven to work in the presence of parasitic resistances and capacitances contributed by the signal interconnects. These parasitics are extracted from the layout and added to the netlist for a post-layout simulation cycle. In principle, each iterated layout should be re-simulated, but after about 10 layout generations we could easily

predict simulation performance from the raw parasitic values.

Because the first version of this chip was fabricated in single-layer metal with a great deal of polysilicon interconnection, parasitic series resistances were just as important in limiting performance as are parasitic capacitances. Unfortunately, series resistors are difficult to systematically insert into a netlist, so we had to simulate the resulting RC delays using Intel's circuit simulator. For the double-layer metal version, we could safely ignore series resistances since the metal sheet resistance is three orders of magnitude smaller than that of polysilicon.

### DESIGN FOR TESTABILITY

Our test goal for this part was a 98% fault grade, and since this was a fast-turnaround project with little time for test program development, we included a variety of testability circuits on the chip. An added benefit to this approach was that the testability circuits simplified our debugging procedures. This strategy ultimately paid off, because we were able to quickly isolate and correct a RAM timing problem on the first silicon.

Since this chip has a relatively small node count, we adopted an "ad hoc" rather than "structured" testability strategy. This means that we added test circuits on a case by case basis to improve the controllability and observability of the overall chip, rather than implementing a scan path, a built-in self test, or some other more elaborate scheme. Ad hoc testability design is appropriate for small chips having relatively low transistor/pin ratios. This chip has 8,715 transistors (excluding those in the RAMs) versus 68 pins, for a transistor/pin ratio of 128. In contrast, Intel's 80386 microprocessor has 275,000 transistors versus 132 pins for a ratio of 2,083, clearly requiring structured testability techniques.

Two pins are allocated for test purposes, which are used to select among four modes: a normal operating mode, and three test modes. This test mode strategy is shown in Figure 5. The test modes are used to partition the chip into three isolated subcircuits to be tested independently. In each mode, signals with poor visibility internal to the active subcircuit are brought out to the pads, and the non-active subcircuits are turned off by disabling their clock inputs. The test program can then exercise the active circuit, with the goal of toggling each internal node for

maximum fault coverage.

Eleven of the 28 chip inputs provide test inputs in the three test modes, and 16 of the 23 chip outputs serve double duty as test outputs. Although input pins can be connected to several internal test points in parallel (usually multiplexer inputs), only one signal at a time can drive an output pin. These outputs are multiplexed using three stages of 2:1 multiplexers (one for each mode), and the outputs are collected into a 16 bit "test bus" which circumnavigates the chip.




FIGURE 5. TEST MODE STRATEGY

### RAM TESTABILITY

RAM testability is a special case, because a RAM is inherently fully testable provided its data and address buses are accessible, along with the necessary control signals. The difficulty here is that the RAMs are embedded in functional blocks which, especially in the FIFO, tends to disguise the inherent RAM accessibility.

Inside the DPRAM, the 1K x 8 RAM is read directly by the microprocessor using the external data and address buses, so observability is no problem. Writes, however, occur from the SIPO during serial reception. It would be particularly painful to test a 1K RAM using serial writes, so a modification was necessary to improve RAM controllability. In test mode, the address multiplexer is held to the address bus by overriding the select line, and a set of eight extra multiplexers were added to the data demultiplexer to allow bidirectional data flow into and out of the RAM. Thus, the SIPO circuit is completely bypassed in test mode.

is completely bypassed in test mode.

The FIFO RAM is addressed by one of two counters in the operating mode, which presents a problem unless we are willing to accept sequential test addressing, or at least a very complex address setup procedure. The solution was to override the address bus with a multiplexer fed by input pin signals. The data bus presented the same problem as the DPRAM, but in reverse: data

is written by the microprocessor using the external buses, but reads are serialized in the PISO. We decided that serial output was acceptable in FIFO test mode, however, because the FIFO has only 64 locations to test (versus 1024 in the DPRAM), and the words are 18 bits long, which would require 18 extra multiplexers. Thus, for the FIFO data, we left well enough alone.

### CONCLUSION

This serial bus controller chip was designed using ASIC techniques in a very short time, resulting in a quick prototype chip which our automotive customer could use to evaluate his system design in a timely manner. The inclusion of testability circuits further shortened the engineering debug time as well as the manufacturing test time. This project demonstrates that standard cell design is an attractive fast-turnaround methodology, and that a good testability strategy provides additional benefits which outweigh the extra design effort.

### ACKNOWLEDGEMENT

The authors would like to thank Graham Tubbs, for guiding us through the maze of ASIC design tools, Dinesh Maheshwari and Keith Steele, who helped prepare our final layout for processing, and Mukund Patel and Magdiel Galan who helped us test and debug the final chip.



July 1986

# UPI-452 Accelerates iAPX 286 Bus Performance

CHRISTOPHER SCOTT
TECHNICAL MARKETING ENGINEER
INTEL CORPORATION



# INTRODUCTION

The UPI-452 targets the leading problem in peripheral to host interfacing, the interface of a slow peripheral with a fast Host or "bus utilization". The solution is data buffering to reduce the delay and overhead of transferring data between the Host microprocessor and I/O subsystem. The Intel CMOS UPI-452 solves this problem by combining a sophisticated programmable FIFO buffer and a slave interface with an MSC-51 based microcontroller.

The UPI-452 is Intel's newest Universal Peripheral Interface family member. The UPI-452 FIFO buffer enables Host—peripheral communications to be through streams or bursts of data rather than by individual bytes. In addition the FIFO provides a means of embedding commands within a stream or block of data. This enables the system designer to manage data and commands to further off-load the Host.

The UPI-452 interfaces to the iAPX 286 microprocessor as a standard Intel slave peripheral device. READ, WRITE, CS and address lines from the Host are used to access all of the Host addressable UPI-452 Special Function Registers (SFR).

The UPI-452 combines an MSC-51 microcontroller, with 256 bytes of on-chip RAM and 8K bytes of EPROM/ROM, twice that of the 80C51, a two channel DMA controller and a sophisticated 128 byte, two channel, bidirectional FIFO in a single device. The UPI-452 retains all of the 80C51 architecture, and is fully compatible with the MSC-51 instruction set.

This application note is a description of an iAPX 286 to UPI-452 slave interface. Included is a discussion of the respective timings and design considerations. This application note is meant as a supplement to the UPI-452 Advance Data Sheet. The user should consult the data sheet for additional details on the various UPI-452 functions and features.

# UPI-452 IAPX 286 SYSTEM CONFIGURATION

The interface described in this application note is shown in Figure 1, iAPX 286 UPI-452 System Block Diagram. The iAPX 286 system is configured in a local bus architecture design. DMA between the Host and the UPI-452 is supported by the 82258 Advanced DMA Controller. The Host microprocessor accesses all UPI-452 externally addressable registers through address decoding (see Table 3, UPI-452 External Address Decoding). The timings and interface descriptions below are given in equation form with examples of specific calculations. The goal of this application note is a set of interface analysis equations. These equations are the tools a system designer can use to fully utilize the features of the UPI-452 to achieve maximum system performance.

# HOST-UPI-452 FIFO SLAVE INTERFACE

The UPI-452 FIFO acts as a buffer between the external Host 80286 and the internal CPU. The FIFO allows the Host - peripheral interface to achieve maximum decoupling of the interface. Each of the two FIFO channels is fully user programmable. The FIFO buffer ensures that the respective CPU, Host or internal CPU, receives data in the same order as transmitted. Three slave bus interface handshake methods are supported by the UPI-452; DMA, Interrupt and Polled.


The interface between the Host 80286 and the UPI-452 is accomplished with a minimum of signals. The 8 bit data bus plus READ, WRITE, CS, and A0-2 provide access to all of the externally addressable UPI-452 registers including the two FIFO channels. Interrupt and DMA handshaking pins are tied directly to the interrupt controller and DMA controller respectively.

DMA transfers between the Host and UPI-452 are controlled by the Host processors DMA controller. In the example shown in Figure 1, the Host DMA controller is the 82258 Advanced DMA Controller. An internal DMA transfer to or from the FIFO, as well as between other internal elements, is controlled by the UPI-452 internal DMA processor. The internal DMA processor can also transfer data between Input and Output FIFO channels directly. The description that follows details the UPI-452 interface from both the Host processor's and the UPI-452's internal CPU perspective.

One of the unique features of the UPI-452 FIFO is its ability to distinguish between commands and data embedded in the same data block. Both interrupts and status flags are provided to support this operation in either direction of data transfer. These flags and interrupts are triggered by the FIFO logic independent of, and transparent to either the Host or internal CPUs. Commands embedded in the data block, or stream, are called Data Stream Commands.

Programmable FIFO channel Thresholds are another unique feature of the UPI-452. The Thresholds provide for interrupting the Host only when the Threshold number of bytes can be read or written to the FIFO buffer. This further decouples the Host UPI-452 interface by relieving the Host of polling the buffer to determine the number of bytes that can be read or written. It also reduces the chances of overrun and underrun errors which must be processed.

The UPI-452 also provides a means of bypassing the FIFO, in both directions, for an immediate interrupt of either the Host or internal CPU. These commands are called Immediate Commands. A complete description of the internal FIFO logic operation is given in the FIFO Data Structure section.





# **UPI-452 INITIALIZATION**

The UPI-452 at power-on reset automatically performs a minimum initialization of itself. The UPI-452 notifies the Host that it is in the process of initialization by setting a Host Status SFR bit. The user UPI-452 program must release the UPI-452 from initialization for the FIFO to be accessible by the Host. This is the minimum Host to UPI-452 initialization sequence. All further initialization and configuration of the UPI-452, including the FIFO, is done by the internal CPU under user program control. No interaction or programming is required by the Host 80286 for UPI-452 initialization

At power-on reset the UPI-452 automatically enters FIFO DMA Freeze Mode by resetting the Slave Control (SLCON) SFR FIFO DMA Freeze/Normal Mode bit to FIFO DMA Freeze Mode (FRZ = "0"). This forces the Slave Status (SSTAT) and Host Status (HSTAT) SFR FIFO DMA Freeze/Normal Mode bits to FIFO DMA Freeze Mode In Progress. FIFO DMA Freeze Mode allows the FIFO interface to be configured, by the internal CPU, while inhibiting Host access to the FIFO.

The MODE SFR is forced to zero at reset. This disables, (tri-states) the DRQIN/INTRQIN, DRQOUT/INTRQOUT and INTRQ output pins. INTRQ is inhibited from going active to reflect the fact that a Host Status SFR bit, FIFO DMA Freeze Mode, is active. If the MODE SFR INTRQ configure bit is enabled (='1'), before the Slave Control and Host Status SFR FIFO DMA Freeze/Normal Mode bit is set to Normal Mode, INTRQ will go active immediately.

The first action by the Host following reset is to read the UPI-452 Host Status SFR Freeze/Normal Mode bit to determine the status of the interface. This may be done in response to a UPI-452 INTRQ interrupt, or by polling the Host Status SFR. Reading the Host Status SFR resets the INTRQ line low.

Any of the five FIFO interface SFRs, as well as a variety of additional features, may be programmed by the internal CPU following reset. At power-on reset, the five FIFO Special Function Registers are set to their default values as listed in Table 1. All reserved location bits are set to one, all other bits are set to zero in these three SFRs. The FIFO SFRs listed in Table 1 can be programmed only while the UPI-452 is in FIFO DMA Freeze Mode. The balance of the UPI-452 SFRs default values and descriptions are listed in the UPI-452 Advance Data Sheet in the Intel Microsystems Component Handbook Volume II and Microcontroller Handbook.

The above sequence is the minimum UPI-452 internal initialization required. The last initialization instruction must always set the UPI-452 to Normal Mode. This causes the UPI-452 to exit Freeze Mode and enables

Host read/write access of the FIFO. The internal CPU sets the Slave Control (SLCON) SFR FIFO DMA Freeze/Normal Mode (FRZ) bit high (= 1) to activate Normal Mode. Ths causes the Slave Status (SSTAT) and Host Status (HSTAT) SFR FIFO DMA Freeze Mode bits to be set to Normal Mode. Table 2, UPI-452 Initialization Event Sequence Example, shows a summary of the initialization events described above.

Table 1. FIFO Special Function Register Default Values

SFR Name	Label	Reset Value
Channel Boundary Pointer	CBP	40H/64D
Output Channel Read Pointer	ORPR	40H/64D
Output Channel Write Pointer	OWPR	40H/64D
Input Channel Read Pointer	IRPR	00H/0D
Input Channel Write Pointer	IWPR	00H/0D
Input Threshold	ITH	00H/0D
Output Threshold	OTH	01H/1D

Table 2. UPI-452 Initialization Event Sequence Example

Event Sequence Example							
Event Description	SFR/bit						
Pówer-on Reset							
UPI-452 forces FIFO DMA Freeze Mode (Host access to FIFO inhibited)	SLCON FRZ = 0						
UPI-452 forces Slave Status and Host Status SFR to FIFO DMA Freeze Mode In Progress	SSTAT SST5 = 0 HSTAT HST1 = 1						
UPI-452 forces all SFRs, including FIFO SFRs, to default values.	,						
* UPI-452 user program enables INTRQ, INTRQ goes active, high	MODE MD4 = 1						
* Host READ's UPI-452 Host Status (HSTAT) SFR to determine interrupt source, INTRQ goes low							
* UPI-452 user program initializes any other SFRs; FIFO, Interrupts, Timers/Counters, etc.							
User program sets Slave Control SFR to Normal Mode (Host access to FIFO enabled)	SLCON FRZ = 1						
UPI-452 forces Slave and Host Status SFRs bits to Normal Operation	SSTAT SST5 = 1 HSTAT HST1 = 0						
* Host polls Host Status SFR to determine when it can access the FIFO							
Host waits for UPI-452 Request for Service interrupt to access FIFO							

^{*} user option



# FIFO DATA STRUCTURES

# Overview

The UPI-452 provides three means of communication between the Host microprocessor and the UPI-452 in either direction;

Data
Data Stream Commands
Immediate Commands

Data and Data Stream Commands (DSC) are transferred between the Host and UPI-452 through the UPI-452 FIFO buffer. The third, Immediate Commands, provides a means of bypassing the FIFO entirely. These three data types are in addition to direct access by either Host or Internal CPU of dedicated Status and Control Special Function Registers (SFR).

The FIFO appears to both the Host 80286 and the internal CPU as 8 bits wide. Internally the FIFO is logically nine bits wide. The ninth bit indicates whether the byte is a data or a Data Stream Command (DSC) byte; 0 = data, 1 = DSC. The ninth bit is set by the FIFO logic in response to the address specified when writing to the FIFO by either Host or internal CPU. The FIFO uses the ninth bit to condition the UPI-452 interrupts and status flags as a byte is made available for a Host or internal CPU read from the FIFO. Figures 2 and 3 show the structure of each FIFO channel and the logical ninth bit.

It is important to note that both data and DSCs are actually entered into the FIFO buffer (see Figures 2 and 3). External addressing of the FIFO determines the state of the internal FIFO logic ninth bit. Table 3 shows the UPI-452 External Address Decoding used by the Host and the corresponding action. The internal CPU interface to the FIFO is essentially identical to the external Host interface. Dedicated internal Special Function Registers provide the interface between the FIFO, internal CPU and the internal two channel DMA processor. FIFO read and write operations by the Host and internal CPU are interleaved by the UPI-452 so they appear to be occurring simultaneously.

The ninth bit provides a means of supporting two data types within the FIFO buffer. This feature enables the Host and UPI-452 to transfer both commands and data while maintaining the decoupled interface a FIFO buffer provides. The logical ninth bit provides both a means of embedding commands within a block of data and a means for the internal CPU, or external Host, to discriminate between data and commands. Data or DSCs may be written in any order desired. Data Stream

Commands can be used to structure or dispatch the data by defining the start and end of data blocks or packets, or how the data following a DSC is to be processed.

A Data Stream Command (DSC) acts as an internal service routine vector. The DSC generates an interrupt to a service routine which reads the DSC. The DSC byte acts as an address vector to a user defined service routine. The address can be any program or data memory location with no restriction on the number of DSCs or address boundaries.

A Data Stream Command (DSC) can also be used to clear data from the FIFO or "FLUSH" the FIFO. This is done by appending a DSC to the end of a block of data entered in the FIFO which is less than the programmed threshold number of bytes. The DSC will cause an interrupt, if enabled, to the respective receiving CPU. This ensures that a less than Threshold number of bytes in the FIFO will be read. Two conditions force a Request for Service interrupt, if enabled, to the Host. The first is due to a Threshold number of bytes having been written to the FIFO Output channel; the second is if a DSC is written to the Output FIFO channel. If less than the Threshold number of bytes are written to the Output FIFO channel, the Host Status SFR flag will not be set, and a Request for Service interrupt will not be generated, if enabled. By appending a DSC to end of the data block, the FIFO Request for Service flag and/or interrupt will be generated.

An example of a FIFO Flush application is a mass storage subsystem. The UPI-452 provides the system interface to a subsystem which supports tape and disk storage. The FIFO size is dynamically changed to provide the maximum buffer size for the direction of transfer. Large data blocks are the norm in this application. The FIFO Flush provides a means of purging the FIFO of the last bytes of a transfer. This guarantees that the block, no matter what its size, will be transmitted out of the FIFO.

Immediate Commands allow more direct communication between the Host processor and the UPI-452 by bypassing the FIFO in either direction. The Immediate Command IN and OUT SFRs are two more unique address locations externally and internally addressable. Both DSCs and Immediate Commands have internal interrupts and interrupts are enabled or disabled by setting corresponding bits in the Slave Control (SLCON), Interrupt Enable (IEC), Interrupt Priority (IPC) and Interrupt Enable and Priority (IEP) SFRs. A detailed description of each of these may be found in the UPI-452 Advance Information Data Sheet.






Figure 2. Input FIFO Channel Functional Diagram






Figure 3. Output FIFO Channel Functional Diagram

Table 5. of 1-452 External Address Decoding								
DACK	CS	A2	<b>A</b> 1	A0	READ	WRITE		
1	1	Х	Х	Х	No Operation	No Operation		
1	0	0	0	0	Data or DMA from Output FIFO Channel	Data or DMA to Input FIFO Channel		
1	0	Ö	0	1	Data Stream Command from Output FIFO Channel	Data Stream Command to Input FIFO Channel		
1	0	0	1	0	Host Status SFR Read	Reserved		
1	0	0	1	1	Host Control SFR Read	Host Control SFR Write		
1	0	1	0	Ō	Immediate Command SFR Read	Immediate Command SFR Write		
1	0	1	1	Х	Reserved	Reserved		
0	×	Х	Х	Х	DMA Data from Output FIFO Channel	DMA Data to Input FIFO Channel		

Table 3. UPI-452 External Address Decoding

Below is a detailed description of each FIFO channel's operation, including the FIFO logic response to the ninth bit, as a byte moves through the channel. The description covers each of the three data types for each channel. The details below provide a picture of the various FIFO features and operation. By understanding the FIFO structure and operation the user can optimize the interface to meet the requirements of an individual design.

### **OUTPUT CHANNEL**

This section covers the data path from the internal CPU to the HOST. Data Stream Command or Immediate Command processing during Host DMA Operations is covered in the DMA section.

# **UPI-452 Internal Write to the FIFO**

The internal CPU writes data and Data Stream Commands into the FIFO through the FIFO OUT (FOUT) and Command OUT (COUT) SFRs. When a Threshold number of bytes has been written, the Host Status SFR Output FIFO Request for Service bit is set and an interrupt, if enabled, is generated to the Host. Either the INTRQ or DRQOUT/INTRQOUT output pins can be used for this interrupt as determined by the MODE and Host Control (HCON) SFR setting. The Host responds to the Request for Service interrupt by reading the Host Status (HSTAT) SFR to determine the source of the interrupt. The Host then reads the Threshold number of bytes from the FIFO. The internal CPU may continue to write to the FIFO during the Host read of the FIFO Output channel.



Data Stream Commands may be written to the Output FIFO channel at any time during a write of data bytes. The write instruction need only specify the Command Out (COUT) SFR in the direct register instruction used. Immediate Commands may also be written at any time to the Immediate Command OUT (IMOUT) SFR. The Host reads Immediate Commands from the Immediate Command OUT (IMOUT).

The internal CPU can determine the number of bytes to write to the FIFO Output channel in one of three ways. The first, and most efficient, is by utilizing the internal DMA processor which will automatically manage the writing of data to avoid Underrun or Overrun Errors. The second is for the internal CPU to read the Output FIFO channels Read and Write Pointers and compare their values to determine the available space. The third method for determining the available FIFO space is to always write the programmed channel size number of bytes to the Output FIFO. This method would use the Overrun Error flag and interrupt to halt FIFO writing whenever the available space was less than the channel size. The interrupt service routine could read the channel pointers to determine or monitor the available channel space. The time required for the internal CPU to write data to the Output FIFO channel is a function of the individual instruction cycle time and the number of bytes to be written.

# Host Read from the FIFO

The Host reads data or Data Stream Commands (DSC) from the FIFO in response to the Host Status (HSTAT) SFR flags and interrupts, if enabled. All Host read operations access the same UPI-452 internal I/O Buffer Latch. At the end of the previous Host FIFO read cycle a byte is loaded from the FIFO into the I/O Buffer Latch and Host Status (HSTAT) SFR bit 5 is set or cleared (1 = DSC, 0 = data) to reflect the state of the byte's FIFO ninth bit. If the FIFO ninth bit is set (= 1) indicating a DSC, an interrupt is generated to the external Host via INTRQ pin or INTRQIN/INTRQOUT pins as determined by Host Control (HCON) SFR bit 1. The Host then reads the Host Status (HSTAT) SFR to determine the source of the interrupt.

The most efficient Host read operation of the FIFO Output channel is through the use of Host DMA. The UPI-452 fully supports external DMA handshaking. The MODE and Host Control SFRs control the configuration of UPI-452 Host DMA handshake outputs. If Host DMA is used the Threshold Request for Service interrupt asserts the UPI-452 DMA Request (DRQOUT) output. The Host DMA processor acknowledges with DACK which acts as a chip select of the FIFO channels. The DMA transfer would stop when either the threshold byte count had been read, as programmed in the Host DMA processor, or when the DRQOUT output is brought inactive by the UPI-452.

### INPUT CHANNEL

This section covers the data path from the HOST to the internal CPU or internal DMA processor. The details of Data Stream Command or Immediate Command processing during internal DMA operations are covered in the DMA section below.

# **Host Write to the FIFO**

The Host writes data and Data Stream Commands into the FIFO through the FIFO IN (FIN) and Command IN (CIN) SFRs. When a Threshold number of bytes has been read out of the Input FIFO channel by the internal CPU, the Host Status SFR Input FIFO Request for Service bit is set and an interrupt, if enabled, is generated to the Host. The Input FIFO Threshold interrupt tells the Host that it may write the next block of data into the FIFO. Either the INTRQ or DRQIN/ INTRQIN output pins can be used for this interrupt as determined by the MODE and Host Control (HCON) SFR settings. The Host may continue to write to the FIFO Input channel during the internal CPU read of the FIFO. Data Stream Commands may be written to the FIFO Input channel at any time during a write of data bytes. Immediate Commands may also be written at any time to the Immediate Command IN (IMIN) SFR.



The Host also has three methods for determining the available FIFO space. Two are essentially identical to that of the internal CPU. They involve reading the FIFO Input channel pointers and using the Host Status SFR Underrun and Overrun Error flags and Request for Service interrupts these would generate, if enabled in combination. The third involves using the UPI-452 Host DMA controller handshake signals and the programmed Input FIFO Threshold. The Host would receive a Request for Service interrupt when an Input FIFO channel has a Theshold number of bytes able to be written by the Host. The Host service routine would then write the Threshold number of bytes to the FIFO.

If a Host DMA is used to write to the FIFO Input channel, the Threshold Request for Service interrupt could assert the UPI-452 DRQIN output. The Host DMA processor would assert DACK and the FIFO write would be completed by Host the DMA processor. The DMA transfer would stop when either the Threshold byte count had been written or the DRQIN output was removed by the UPI-452. Additional details on Host and internal DMA operation is given below.

### Internal Read of the FIFO

At the end of an internal CPU read cycle a byte is loaded from the FIFO buffer into the FIFO IN/Command IN SFR and Slave Status (SSTAT) SFR bit 1 is set or cleared (1 = data, 0 = DSC) to reflect the state of the FIFO ninth bit. If the byte is a DSC, the FIFO ninth bit is set (= 1) and an interrupt is generated, if enabled, to the Internal CPU. The internal CPU then reads the Slave Status (SSTAT) SFR to determine the source of the interrupt.

Immediate Commands are written by the Host and read by the internal CPU through the Immediate Command IN (IMIN) SFR. Once written, an Immediate Command sets the Slave Status (SSTAT) SFR flag bit and generates an interrupt, if enabled, to the internal CPU. In response to the interrupt the internal CPU

reads the Slave Status (SSTAT) SFR to determine the source of the interrupt and service the Immediate Command.

### FIFO INPUT/OUTPUT CHANNEL SIZE

### Host

The Host does not have direct control of the FIFO Input or Output channel sizes or configuration. The Host can, however, issue Data Stream Commands or Immediate Commands to the UPI-452 instructing the UPI-452 to reconfigure the FIFO interface by invoking FIFO DMA Freeze Mode. The Data Stream Command or Immediate Command would be a vector to a service routine which performs the specific reconfiguration.

# **UPI-452 Internal**

The default power-on reset FIFO channel sizes are listed in the "Initialization" section and can be set only by the internal CPU during FIFO DMA Freeze Mode. The FIFO channel size is selected to achieve the optimum application performance. The entire 128 byte FIFO can be allocated to either the Input or Output channel. In this case the other channel consists of a single SFR; FIFO IN/Command IN or FIFO OUT/Command OUT SFR. Figure 4 shows a FIFO division with a portion devoted to each channel. Figure 5 shows a FIFO configuration with all 128 bytes assigned to the Output channel.

The FIFO channel Threshold feature allows the user to match the FIFO channel size and the performance of the internal and Host data transfer rates. The programmed Threshold provides an elasticity to the data transfer operation. An example is if the Host FIFO




Figure 4. Full Duplex FIFO Operation




Figure 5. Entire FIFO Assigned to Output Channel

data transfer rate is twice as fast as the internal FIFO DMA data transfer rate. In this example the FIFO Input channel size is programmed to be 64 bytes and the Input channel Threshold is programmed to be 20 bytes. The Host writes the first 64 bytes to the Input FIFO. When the internal DMA processor has read 20 bytes the Threshold interrupt, or DMA request (DRQIN), is generated to signal the Host to begin writing more data to the Input FIFO channel. The internal DMA processor continues to read data from the Input channel as the Host, or Host DMA processor, writes to the FIFO. The Host can write 40 bytes to the FIFO Input channels in the time it takes for the internal DMA processor to read 20 more bytes from it. This will keep both the Host and internal DMA operating at their maximum rates without forcing one to wait for the other.

Two methods of managing the FIFO size are possible; fixed and variable channel size. A fixed channel size is one where the channel is configured at initialization and remains unchanged throughout program execution. In a variable FIFO channel size, the configuration is changed dynamically to meet the data transmission requirements as needed. An example of a variable channel size application is the mass storage subsystem described earlier. To meet the demands of a large data block transfer the FIFO size could be fully allocated to the Input or Output channel as needed. The Thresholds are also reprogrammed to match the respective data transfer rates.

An example of a fixed channel size application might be one which uses the UPI-452 to directly control a series of stepper motors. The UPI-452 manages the motor operation and status as required. This would include pulse train, acceleration, deceleration and feedback. The Host transmits motor commands to the UPI-452 in blocks of 6-10 bytes. Each block of motor command data is preceded by a command to the UPI-452 which selects a specific motor. The UPI-452 transmits blocks of data to the Host which provides motor and overall system status. The data and embedded commands structure, indicating the specific motor, is the same. In

this example the default 64 bytes per channel might be adequate for both channels.

# INTERRUPT RESPONSE TIMING

Interrupts enable the Host UPI-452 FIFO buffer interface and the internal CPU FIFO buffer interface to operate with a minimum of overhead on the respective CPU. Each CPU is "interrupted" to service the FIFO on an as needed basis only. In configuring the FIFO buffer Thresholds and choosing the appropriate internal DMA Mode the user must take into account the interrupt response time for both CPUs. These response times will affect the DMA transfer rates for each channel. By choosing FIFO channel Thresholds which reflect both the respective DMA transfer rate and the interrupt response time the user will achieve the maximum data throughput and system bus decoupling. This in turn will mean the overall available system bus bandwidth will increase.

The following section describes the FIFO interrupt interface to the Host and internal CPU. It also describes an analysis of sample interrupt response times for the Host and UPI-452 internal CPU. These equations and the example times shown are then used in the DMA section to further analyze an optimum Host UPI-452 interface.

### **HOST**

Interrupts to the Host processor are supported by the three UPI-452 output pins; INTRQ, DRQIN/INTRQIN and DRQOUT/INTRQOUT. INTRQ is a general purpose Request For Service interrupt output. DRQIN/INTRQIN and DRQOUT/INRQOUT pins are multiplexed to provide two special "Request for Service" FIFO interrupt request lines when DMA is disabled. A FIFO Input or Output channel Request for Service interrupt is generated based upon the value programmed in the respective channel's Threshold SFRs; Input Threshold (ITHR), and Output Threshold



(OTHR) SFRs. Additional interrupts are provided for FIFO Underrun and Overrun Errors, Data Stream Commands, and Immediate Commands. Table 4 lists the eight UPI-452 interrupt sources as they appear in the HSTAT SFR to the Host processor.

Table 4. UPI-452 to Host Interrupt Sources

HSTAT SFR Bit	Interrupt Source
HST7	Output FIFO Underrun Error
HST6	Immediate Command Out SFR Status
HST5	Data Stream Command/Data at Output FIFO Status
HST4	Output FIFO Request for Service Status
HST3	Input FIFO Overrun Error Condition
HST2	Immediate Comamnd In SFR Status
HST1	FIFO DMA Freeze/Normal Mode Status
HST0	Input FIFO Request for Service

The interrupt response time required by the Host processor is application and system specific. In general, a typical sequence of Host interrupt response events and the approximate times associated with each are listed in Equation 1.

The example assumes the hardware configuration shown in Figure 1, iAPX 286/UPI-452 Block Diagram, with an 8259A Programmable Interrupt Controller. The timing analysis in Equation 1 also assumes the following; no other interrupt is either in process or pending, nor is the 286 in a LOCK condition. The current instruction completion time is 8 clock cycles (800 ns @ 10 MHz), or 4 bus cycles. The interrupt service routine first executes a PUSHA instruction, PUSH All General Registers, to save all iAPX 286 internal registers. This requires 19 clocks (or 2.0  $\mu$ s @ 10 MHz), or 10 bus cycles (rounded to complete bus cycle). The next service routine instruction reads the UPI-452 Host Status SFR to determine the interrupt source.

It is important to note that any UPI-452 INTRQ interrupt service routine should ALWAYS mask for the Freeze Mode bit first. This will insure that Freeze Mode always has the highest priority. This will also save the time required to mask for bits which are forced inactive during Freeze Mode, before checking the Freeze Mode bit. Access to the FIFO channels by the Host is inhibited during Freeze Mode. Freeze Mode is covered in more detail below.

To initiate the interrupt the UPI-452 activates the INTRQ output. The interrupt acknowledge sequence requires two bus cycles, 400 ns (10 MHz iAPX 286), for the two INTA pulse sequence.

**Equation 1. Host Interrupt Response Time** 

Action	Time	Bus Cycles*
Current instruction execution		•
completion	800 ns	4
INTA sequence	400 ns	2
Interrupt service routine (time		
to host first READ of UPI-452)	2000 ns	10
Total Interrupt Response Time	2.3 μs	16

#### NOTE:

10 MHz iAPX 286 bus cycle, 200 ns each

# **UPI-452 Internal**

The internal CPU FIFO interrupt interface is essentially identical to that of the Host to the FIFO. Three internal interrupt sources support the FIFO operation; FIFO-Slave bus Interface Buffer, DMA Channel 0 and DMA Channel 1 Requests. These interrupts provide a maximum decoupling of the FIFO buffer and the internal CPU. The four different internal DMA Modes available add flexibility to the interface.

The FIFO-Slave Bus Interface interrupt response is also similar to the Host response to an INTRQ Request for Service interrupt. The internal CPU responds to the interrupt by reading the Slave Status (SSTAT) SFR to determine the source of the interrupt. This allows the user to prioritize the Slave Status flag response to meet the users application needs.

The internal interrupt response time is dependent on the current instruction execution, whether the interrupt is enabled, and the interrupt priority. In general, to finish execution of the current instruction, respond to the interrupt request, push the Program Counter (PC) and vector to the first instruction of the interrupt service routine requires from 38 to 86 oscillator periods (2.38 to 5.38 µs @ 16 MHz). If the interrupt is due to an Immediate Command or DSC, additional time is required to read the Immediate Command or DSC SFR and vector to the appropriate service routine. This means two service routines back to back. One service routine to read the Slave Status (SSTAT) SFR to determine the source of the Request for Service interrupt, and second the service routine pointed to by the Immediate Command or DSC byte read from the respective



### DMA

DMA is the fastest and most efficient way for the Host or internal CPU to communicate with the FIFO buffer. The UPI-452 provides support for both of these DMA paths. The two DMA paths and operations are fully independent of each other and can function simultaneously. While the Host DMA processor is performing a DMA transfer to or from the FIFO, the UPI-452 internal DMA processor can be doing the same.

Below are descriptions of both the Host and internal DMA operations. Both DMA paths can operate asynchronously and at different transfer rates. In order to make the most of this simultaneous asynchronous operation it is necessary to calculate the two transfer rates and accurately match their operations. Matching the different transfer rates is done by a combination of accurately programmed FIFO channel size and channel Thresholds. This provides the maximum Host and internal CPU to FIFO buffer interface decoupling. Below is a description of each of the two DMA operations and sample calculations for determining transfer rates. The next section of this application note, "Interface Latency", details the considerations involved in analyzing effective transfer rates when the overhead associated with each transfer is considered.

# HOST FIFO DMA

DMA transfers between the Host and UPI-452 FIFO buffer are controlled by the Host CPU's DMA controller, and is independent of the UPI-452's internal two channel DMA processor. The UPI-452's internal DMA processor supports data transfers between the UPI-452 internal RAM, external RAM (via the Local Expansion Bus) and the various Special Function Registers including the FIFO Input and Output channel SFRs.

The maximum DMA transfer rate is achieved by the minimum DMA transfer cycle time to accomplish a source to destination move. The minimum Host UPI-452 FIFO DMA cycle time possible is determined by the READ and WRITE pulse widths, UPI-452 command recovery times in relation to the DMA transfer timing and DMA controller transfer mode used. Table 5 shows the relationship between the iAPX-286, iAPX-186 and UPI-452 for various DMA as well as non-DMA byte by byte transfer modes versus processor frequencies.

Host processor speed vs wait states required with UPI-452 running at 16 MHz:

Table 5. Host UPI-452
Data Transfer Performance

Processor & Speed	Wait States: Back to Back READ/ WRITE's	DMA: Single Cycle	Two Cycle
iAPX-186* 8 MHz	0	N/A*	0
10 MHz	0	N/A*	0
12.5 MHz	1	N/A*	0
iAPX-286** 6 MHz	0	0	0
8 MHz	1	1	0
10 MHz	2	2	0

#### NOTES:

- iAPX 186 On-chip DMA processor is two cycle operation only.
- ** iAPX 286 assumes 82258 ADMA (or other DMA) running 286 bus cycles at 286 clock rate.

In this application note system example, shown in Figure 1, DMA operation is assumed to be two bus cycle I/O to memory or memory to I/O. Two cycle DMA consists of a fetch bus cycle from the source and a store bus cycle to the destination. The data is stored in the DMA controller's registers before being sent to the destination. Single cycle DMA transfers involve a simultaneous fetch from the source and store to the destination. As the most common method of I/O-memory DMA operation, two cycle DMA transfers are the focus of this application note analysis. Equation 2 illustrates a calculation of the overall transfer rate between the FIFO buffer and external Host for a maximum FIFO size transfer. The equation does not account for the latency of initiating the DMA transfer.

# Equation 2. Host FIFO DMA Transfer Rate—Input or Output Channel

- 2 Cycle DMA Transfer-I/O (UPI-452) to System Memory
- = FIFO channel size* (DMA READ/WRITE FIFO time + DMA WRITE/READ Memory Time)
- = 128 bytes* (200 ns + 200 ns)
- = 51.2 μs
- 256 bus cycles*

# NOTES:

*10 MHz iAPX 286, 200 ns bus cycles.

The UPI-452 design is optimized for high speed DMA transfers between the Host and the FIFO buffer. The



UPI-452 internal FIFO buffer control logic provides the necessary synchronization of the external Host event and the internal CPU machine cycle during UPI-452 RD/WR accesses. This internal synchronization is addressed by the TCC AC specification of the UPI-452 shown in Figure 6. TCC is the time from the leading or trailing edge of a UPI-452 RD/WR to the same edge of the next UPI-452 RD/WR. The TCC time is effectively another way of measuring the system bus cycle time with reference to UPI-452 accesses.

In the iAPX-286 10 MHz system depicted in this application note the bus cycle time is 200 ns. Alternate cycle accesses of the UPI-452 during two cycle DMA operation yields a TCC time of 400 ns which is more than the TCC minimum time of 375 ns. Back to back Host UPI-452 READ/WRITE accesses may require wait states as shown in Table 5. The difference between 10 MHz iAPX-186 and 10 MHz iAPX 286 required wait states is due to the number of clock cycles in the respective bus cycle timings. The four clocks in a 10 MHz iAPX 186 bus cycle means a minimum TCC time of 400 ns versus 200 ns for a 10 MHz iAPX 286 with two clock cycle zero wait state bus cycle.


DMA handshaking between the Host DMA controller and the UPI-452 is supported by three pins on the UPI-452; DRQIN/INTRQIN, DRQOUT/INTRQOUT and DACK. The DRQIN/INTRQIN and DRQOUT/INTRQOUT outputs are two multiplexed DMA or interrupt request pins. The function of these pins is controlled by MODE SFR bit 6 (MD6). DRQIN and DRQOUT provide a direct interface to the Host system DMA controller (see Figure 1). In response to a DRQIN or DRQOUT request, the Host DMA controller initiates control of the system bus using HLD/HLDA. The FIFO Input or Output channel transfer is accomplished with a minimum of Host overhead and system bus bandwidth.

The third handshake signal pin is  $\overline{DACK}$  which is used as a chip select during  $\overline{DMA}$  data transfers. The UPI-452 Host  $\overline{READ}$  and  $\overline{WRITE}$  input signals select the respective Input and Output FIFO channel during DMA transfers. The  $\overline{CS}$  and address lines provide DMA acknowledge for processors with onboard DMA controllers which do not generate a  $\overline{DACK}$  signal.

The iAPX 286 Block I/O Instructions provide an alternative to two cycle DMA data transfers with approximately the same data rate. The String Input and Output instructions (INS & OUTS) when combined with the Repeat (REP) prefix, modifies INS and OUTS to provide a means of transferring blocks of data between I/O and Memory. The data transfer rate using REP INS/OUTS instructions is calculated in the same way as two cycle DMA transfer times. Each READ or WRITE would be 200 ns in a 10 MHz iAPX 286 system. The maximum transfer rate possible is 2.5 MBytes/second. The Block I/O FIFO data transfer calculation is the same as that shown in Equation 2 for two cycle DMA data transfers including TCC timing effects:

# **FIFO Data Structure and Host DMA**

During a Host DMA write to the FIFO, if a DSC is to be written, the DMA transfer is stopped, the DSC is written and the DMA restarted. During a Host DMA read from the FIFO, if a DSC is loaded into the I/O Buffer Latch the DMA request, DRQOUT, will be deactivated (see Figure 2 above). The Host Status (HSTAT) SFR Data Stream Command bit is set and the INTRQ interrupt output goes active, if enabled. The Host responds to the interrupt as described above.



Symbol	Description	Var. Osc.	@16 MHz
TCC	Command Cycle Time	6 * Tclcl	375 ns min
TRV	Command Recovery Time	75	75 ns min

Figure 6. UPI-452 Command Cycle Timing



Once INTRQ is deactivated and the DSC has been read by the Host, the DMA request, DRQOUT, is reasserted by the UPI-452. The DMA request then remains active until the transfer is complete or another DSC is loaded into the I/O Buffer Latch.

An Immediate Command written by the internal CPU during a Host DMA FIFO transfer also causes the Host Status flag and INTRQ to go active if enabled. In this case the Immediate Command would not terminate the DMA transfer unless terminated by the Host. The INTRQ line remains active until the Host reads the Host Status (HSTAT) SFR to determine the source of the interrupt.

The net effect of a Data Stream Command (DSC) on DMA data transfer rates is to add an additional factor to the data transfer rate equation. This added factor is shown in Equation 3. An Immediate Command has the same effect on the data transfer rate if the Immediate Command interrupt is recognized by the Host during a DMA transfer. If the DMA transfer is completed before the Immediate Command interrupt is recognized, the effect on the DMA transfer rate depends on whether the block being transmitted is larger than the FIFO channel size. If the block is larger than the programmed FIFO channel size the transfer rate depends on whether the Immediate Command flag or interrupt is recognized between partial block transfers.

The FIFO configuration shown in Equation 3 is arbitrary since there is no way of predicting the size relative to when a DSC would be loaded into the I/O Buffer Latch. The Host DMA rate shown is for a UPI-452

(Memory Mapped or I/O) to 286 System Memory transfer as described earlier. The equations do not account for the latency of initiating the DMA transfer.

# Equation 3. Minimum host FIFO DMA Transfer Rate Including Data Stream Command(s)

Minimum Host/FIFO DMA Transfer Rate w/ DSC

- = FIFO size* Host DMA 2 cycle time transfer rate + iAPX 286 interrupt response time (Eq. #1)
- =  $(32 \text{ bytes*} (200 \text{ ns} + 200 \text{ ns})) + 2.3 \mu \text{s}$ 
  - 15.1 μs
- = 75.5 bus cycles (@10 MHz iAPX286, 200 ns bus cycle)

# **UPI-452 INTERNAL DMA PROCESSOR**

The two identical internal DMA channels allow high speed data transfers from one UPI-452 writable memory space to another. The following UPI-452 memory spaces can be used with internal DMA channels:

Internal Data Memory (RAM) External Data Memory (RAM) Special Function Registers (SFR)

The FIFO can be accessed during internal DMA operations by specifying the FIFO IN (FIN) SFR as the DMA Source Address (SAR) or the FIFO OUT (FOUT) SFR as the Destination Address (DAR). Table 6 lists the four types of internal DMA transfers and their respective timings.

Table 6. UPI-452 Internal DMA Controller Cycle Timings

Source	Destination	Machine Cycles**	@12 MHz	@16 MHz
Internal Data	Internal Data			
Mem. or SFR	Mem. or SFR	1	1 μs	750 ns
Internal Data	External Data		·	
Mem. or SFR	Mem.	1	1 μs	750 ns
External Data	Internal Data	`		
Mem.	Mem. or SFR	1	1 μs	750 ns
*External Data	External Data			
Memory	Memory	2	2 μs	1.5 μs

#### NOTES:

^{*}External Data Memory DMA transfer applies to UPI-452 Local Bus only.

^{**}MSC-51 Machine cycle = 12 clock cycles (TCLCL).



### FIFO Data Structure and Internal DMA

The effect of Data Stream Commands and Immediate Commands on the internal DMA transfers is essentially the same as the effect on Host FIFO DMA transfers. Recognition also depends upon the programmed DMA Mode, the interrupts enabled, and their priorities. The net internal effect is the same for each possible internal case. The time required to respond to the Immediate or Data Stream Command is a function of the instruction time required. This must be calculated by the user based on the instruction cycle time given in the MSC-51 Instruction Set description in the Intel Microcontroller Handbook.

It is important to note that the internal DMA processor modes and the internal FIFO logic work together to automatically manage internal DMA transfers as data moves into and out of the FIFO. The two most appropriate internal DMA processor modes for the FIFO are FIFO Demand Mode and FIFO Alternate Cycle Mode. In FIFO Demand Mode, once the correct Slave Control and DMA Mode bits are set, the internal Input FIFO channel DMA transfer occurs whenever the Slave Control Input FIFO Request for Service flag is set. The DMA transfer continues until the flag is cleared or when the Input FIFO Read Pointer SFR (IRPR) equals zero. If data continues to be entered by the Host, the internal DMA continues until an internal interrupt of higher priority, if enabled, interrupts the DMA transfer, the internal DMA byte count reaches zero or until the Input FIFO Read Pointer equals zero. A complete description of interrupts and DMA Modes can be found in the UPI-452 Data Sheet.

### **DMA Modes**

The internal DMA processor has four modes of operation. Each DMA channel is software programmable to operate in either Block Mode or Demand Mode. Demand Mode may be further programmed to operate in Burst or Alternate Cycle Mode. Burst Mode causes the internal processor to halt its execution and dedicate its resources exclusively to the DMA transfer. Alternate Cycle Mode causes DMA cycles and instruction cycles to occur alternately. A detailed description of each DMA Mode can be found in the UPI-452 Data Sheet.

# **INTERFACE LATENCY**

The interface latency is the time required to accommodate all of the overhead associated with an individual data transfer. Data transfer rates between the Host system and UPI-452 FIFO, with a block size less than or equal to the programmed FIFO channel size, are calculated using the Host system DMA rate. (see Host DMA description above). In this case, the entire block could be transferred in one operation. The total latency is the time required to accomplish the block DMA transfer, the interrupt response or poll of the Host Status SFR response time, and the time required to initate the Host DMA processor.

A DMA transfer between the Host and UPI-452 FIFO with a block size greater than the programmed FIFO channel size introduces additional overhead. This additional overhead is from three sources; first, is the time to actually perform the DMA transfer. Second, the overhead of initializing the DMA processor, third, the handshaking between each FIFO block required to transfer the entire data block. This could be time to wait for the FIFO to be emptied and/or the interrupt response time to restart the DMA transfer of the next portion of the block. A fourth component may also be the time required to respond to Underrun and Overrun FIFO Errors.

Table 7 shows six typical FIFO Input/Output channel sizes and the Host DMA transfers times for each. The timings shown reflect a 10 MHz system bus two cycle I/O to Memory DMA transfer rate of 2.5 MBytes/second as shown in Equation 1. The times given would be the same for iAPX 286 I/O block move instructions REP INS and REP OUTS as described earlier.

Table 7. Host DMA FIFO Data Transfer Times

FIFO Size:	32	43	64	85	96	128	bytes
Full or Empty	1/4	1/3	1/2	2/3	3/4	Full ó	r Empty
Time	12.8	17.2	25.6	34.0	38.4	51.2	μs

Table 8 shows six typical FIFO Input/Output channel sizes and the internal DMA processor data transfers times for each. The timings shown are for a UPI-452 single cycle Burst Mode transfer at 16 MHz or 750 ns per machine cycle in or out of the FIFO channels. The



machine cycle time is that of the MSC-51 CPU; 6 states, 2 XTAL2 clock cycles each or 12 clock cycles per machine cycle. Details on the MSC-51 machine cycle timings and operation may be found in the Intel Microcontroller Handbook.

Table 8. UPI-452 Internal DMA FIFO Data Transfer Times

FIFO Size:	32	43	64	85	96	128	bytes
Full or Empty	1/4	1/3	1/2	2/3	3/4	Full or	Empty
Time	24.0	32.3	48.0	64.6	72.0	96.0	μs

A larger than programmed FIFO channel size data block internal DMA transfer requires internal arbitration. The UPI-452 provides a variety of features which support arbitration between the two internal DMA channels and the FIFO. An example is the internal DMA processor FIFO Demand Mode described above. FIFO Demand Mode DMA transfers occur continuously until the Slave Status Request for Service Flag is deactivated. Demand Mode is especially useful for continuous data transfers requiring immediate attention. FIFO Alternate Cycle Mode provides for interleaving DMA transfers and instruction cycles to achieve a maximum of software flexibility. Both internal DMA channels can be used simultaneously to provide continuous transfer for both Input and Output FIFO channels.

Byte by byte transfers between the FIFO and internal CPU timing is a function of the specific instruction cycle time. Of the 111 MCS-51 instructions, 64 require 12 clock cycles, 45 require 24 clock cycles and 2 require 48 clock cycles. Most instructions involving SFRs are 24 clock cycles except accumulator (for example, MOV direct, A) or logical operations (ANL direct, A). Typical instruction and their timings are shown in Table 9.

Oscillator Period: @ 12 MHz = 83.3 ns@ 16 MHz = 62.5 ns

**Table 9. Typical Instruction Cycle Timings** 

Instruction	Oscillator Periods	@12 MHz	@16 MHz
MOV direct†, A	12	1 μs	750 ns
MOV direct, direct	24	2 μs	1.5 μs

#### NOTE:

† Direct = 8-bit internal data locations address. This could be an Internal Data RAM location (0-255) or a SFR [i.e., I/ O port, control register, etc.]

Byte by byte FIFO data transfers introduce an additional overhead factor not found in internal DMA operations. This factor is the FIFO block size to be transferred; the number of empty locations in the Output channel, or the number of bytes in the Input FIFO

channel. As described above in the FIFO Data Structure section, the block size would have to be determined by reading the channel read and write pointer and calculating the space available. Another alternative uses the FIFO Overrun and Underrun Error flags to manage the transfers by accepting error flags. In either case the instructions needed have a significant impact on the internal FIFO data transfer rate latency equation.

A typical effective internal FIFO channel transfer rate using internal DMA is shown in Equation 4. Equation 5 shows the latency using byte by byte transfers with an arbitrary factor added for internal CPU block size calculation. These two equations contrast the effective transfer rates when using internal DMA versus individual instructions to transfer 128 bytes. The effective transfer rate is approximately four times as fast using DMA versus using individual instructions (96 μs with DMA versus 492 μs non-DMA).

# Equation 4. Effective Internal FIFO Transfer Time Using Internal DMA

Effective Internal FIFO Transfer Rate with DMA

- FIFO channel size * Internal DMA Burst Mode Single Cycle DMA Time
- = 128 Bytes * 750 ns
- = 96  $\mu$ s

# Equation 5. Effective FIFO Transfer Time Using Individual Instructions

Effective Internal FIFO Transfer Rate without DMA

- = FIFO channel size * Instruction Cycle Time + Block size calculation Time
- 128 Bytes * (24 oscillator periods @ 16 MHz) +
   20 instructions (24 oscillator period each
   @ 16 MHz)
- = 128 * 1.5  $\mu$ s + 300  $\mu$ s
- = 492  $\mu$ s

# FIFO DMA FREEZE MODE INTERFACE

FIFO DMA Freeze Mode provides a means of locking the Host out of the FIFO Input and Output channels. FIFO DMA Freeze Mode can be invoked for a variety of reasons, for example, to reconfigure the UPI-452 Local Expansion Bus, or change the baud rate on the serial channel. The primary reason the FIFO DMA Freeze Mode is provided is to ensure that the Host does not read from or write to the FIFO while the FIFO interface is being altered. ONLY the internal CPU has the capability of altering the FIFO Special Function Registers, and these SFRs can ONLY be altered during FIFO DMA Freeze Mode. FIFO DMA Freeze Mode inhibits Host access of the FIFO while the internal CPU reconfigures the FIFO.



FIFO DMA Freeze Mode should not be arbitrarily invoked while the UPI-452 is in normal operation. Because the external CPU runs asynchronously to the internal CPU, invoking freeze mode without first properly resolving the FIFO Host interface may have serious consequences. Freeze Mode may be invoked only by the internal CPU.

The internal CPU invokes Freeze Mode by setting bit 3 of the Slave Control SFR (SC3). This automatically forces the Slave and Host Status SFR FIFO DMA Freeze Mode to In Progress (SSTAT SST5 = 0, HSTAT SFR HST1 = 1). INTRQ goes active, if enabled by MODE SFR bit 4, whenever FIFO DMA Freeze Mode is invoked to notify the Host. The Host reads the Host Status SFR to determine the source of the interrupt. INTRQ and the Slave and Host Status FIFO DMA Freeze Mode bits are reset by the Host READ of the Host Status SFR.

During FIFO DMA Freeze Mode the Host has access to the Host Status and Control SFRs. All other Host FIFO interface access is inhibited. Table 10 lists the FIFO DMA Freeze Mode status of all slave bus interface Special Function Registers. The internal DMA processor is disabled during FIFO DMA Freeze Mode and the internal CPU has write access to all of the FIFO control SFRs (Table 11).

If FIFO DMA Freeze Mode is invoked without stopping the host, only the last two bytes of data written into or read from the FIFO will be valid. The timing diagram for disabling the FIFO module to the external Host interface is illustrated in Figure 7. Due to this synchronization sequence, the UPI-452 might not go into FIFO DMA Freeze Mode immediately after the Slave Control SFR FIFO 7 DMA Freeze Mode bit (SC3) is set = 0. A special bit in the Slave Status SFR (SST5) is provided to indicate the status of the FIFO DMA Freeze Mode. The FIFO DMA Freeze Mode

operations described in this section are only valid after SST5 is cleared.

Either the Host or internal CPU can request FIFO DMA Freeze Mode. The first step is to issue an Immediate Command indicating that FIFO DMA Freeze Mode will be invoked. Upon receiving the Immediate Command, the external CPU should complete servicing all pending interrupts and DMA requests, then send an Immediate Command back to the internal CPU acknowledging the FIFO DMA Freeze Mode request. After issuing the first Immediate Command, the internal CPU should not perform any action on the FIFO until FIFO DMA Freeze Mode is invoked. The handshaking is the same in reverse if the HOST CPU initiates FIFO DMA Freeze Mode.

After the slave bus interface is frozen, the internal CPU can perform the operations listed below on the FIFO Special Function Registers. These operations are allowed only during FIFO DMA Freeze Mode. Table 11 summarizes the characteristics of all the FIFO Special Function Registers during Normal and FIFO DMA Freeze Modes.

For FIFO Reconfiguration

- 1. Changing the Channel Boundary Pointer SFR.
- 2. Changing the Input and Output Threshold SFR.

To Enhance the testability

- 3. Writing to the read and write pointers of the Input and Output FIFO's.
- 4. Writing to and reading the Host Control SFRs.
- 5. Controlling some bits of Host and Slave Status SFRs.
- Reading the Immediate Command Out SFR and Writing to the Immediate Command in SFR.




Figure 7. Disabling FIFO to Host Slave Interface Timing Diagram



The sequence of events for invoking FIFO DMA Freeze Mode are listed in Figure 8.

- Immediate Command to request FIFO DMA Freeze Mode (interrupt)
- 2. Host/internal CPU interrupt response/service
- 3. Host/internal CPU clear/service all pending interrupts and FIFO data
- 4. Internal CPU sets Slave Control (SLCON) FIFO DMA

Freeze Mode bit = 0, FIFO DMA Freeze Mode, Host Status SFR FIFO DMA Freeze Mode Status bit = 1, INTRQ active (high)

- 5. Host READ Host Status SFR
- 6. Internal CPU reconfigures FIFO SFRs
- 7. Internal CPU resets Slave Control (SLCON) FIFO DMA

Freeze Mode bit = 1, Normal Mode, Host Status FIFO DMA Freeze Mode Status bit = 0.

8. Internal CPU issues Immediate Command to Host indicating that FIFO DMA Freeze Mode is complete

0

Host polls Host Status SFR FIFO DMA Freeze Mode bit to determine end of reconfiguration

Figure 8. Sequence of Events to Invoke FIFO DMA Freeze Mode

#### **EXAMPLE CONFIGURATION**

An example of the time required to reconfigure the FIFO 180 degrees, for example from 128 bytes Input to 128 bytes Output, is shown in Figure 9. The example approximates the time based on several assumptions;

- 1. The FIFO Input channel is full-128 bytes of data
- 2. Output FIFO channel is empty-1 byte
- 3. No Data Stream Commands in the FIFO.

- 4. The Immediate Command interrupt is responded to immediately—highest priority—by Host and internal CPII
- 5. Respective interrupt response times
  - a. Host (Equation 3 above) = approximately 1.6  $\mu$ s
  - Internal CPU is 86 oscillator periods or approximately 5.38 μs worst case.

Event Immediate Command from Host to UPI-452 to request FIFO DMA Freeze Mode (iAPX286 WRITE)	<b>Time</b> 0.30 μs
Internal CPU interrupt response/ service	5.38 μs
Internal CPU clears FIFO-128 bytes DMA	96.00 μs
Internal CPU sets Slave Control Freeze Mode bit	0.75 μs
Immediate Command to Host- Freeze Mode in progress Host Immediate Command interrupt response	2.3 μs
Internal CPU reconfigures FIFO SFRs Channel Boundary Pointer SFR Input Threshold SFR Output Threshold SFR	0.75 μs 0.75 μs 0.75 μs
Internal CPU resets Slave Control (SLCON) Freeze Mode bit = 1, Normal Mode, and automatically resets Host Status FIFO DMA Freeze Mode bit	2.3 μs
Internal CPU writes Immediate Command Out	0.75 μs
Host Immediate Command interrupt service	2.3 μs
Total Minimum Time to Reconfigure FIFO	112.33 μs

Figure 9. Sequence of Events to Invoke FIFO DMA Freeze Mode and Timings



Table 10. Slave Bus Interface Status During FIFO DMA Freezer Mode

Interface Pins;							Operation In	Status In
DACK	CS	A2	A1	A0	READ	WRITE	Normal Mode	Freeze Mode
1	0	0	1	0	0	1	Read Host Status SFR	Operational
1	0	0	1	1	0	1	Read Host Control SFR	Operational
1	0	0	1	1	1	0	Write Host Control SFR	Disabled
1	0	0	0	0	0	1	Data or DMA data from Output Channel	Disabled
1	0	. 0	0	0	1	0	Data or DMA data to Input Channel	Disabled
1	0	0	.0	1	0	1	Data Stream Command from Output Channel	Disabled
1	0	0	.0	1	1	0	Data Stream Command to Input Channel	Disabled
1	0	1	0	. 0	0	1	Read Immediate Command Out from Output Channel	Disabled
1	0	1	0	0	1	0	Write Immediate Command In to Input Channel	Disabled
0	Х	Х	Х	Х	0	1 .	DMA Data from Output Channel	Disabled
0	Х	Х	Х	Х	1	0	DMA Data to Input Channel	Disabled

NOTE: X = don't care

Table 11. FIFO SFR's Characteristics During FIFO DMA Freeze Mode

Label	Name	Normal Operation (SST5 = 1)	Freeze Mode Operation (SST5 = 0)
HCON	Host Control	Not Accessible	Read & Write
HSTAT	Host Status	Read Only	Read & Write
SLCON	Slave Control	Read & Write	Read & Write
SSTAT	Slave Status	Read Only	Read & Write
IEP	Interrupt Enable		
	& Priority	Read & Write	Read & Write
MODE	Mode Register	Read & Write	Read & Write
IWPR	Input FIFO Write Pointer	Read Only	Read & Write
IRPR	Input FIFO Read Pointer	Read Only	Read & Write
OWPR	Output FIFO Write Pointer	Read Only	Read & Write
ORPR	Output FIFO Read Pointer	Read Only	Read & Write
CBP	Channel Boundary Pointer	Read Only	Read & Write
IMIN	Immediate Command In	Read Only	Read & Write
IMONT	Immediate Command Out	Read & Write	Read & Write
FIN	FIFO IN	Read Only	Read Only
CIN	COMMAND IN	Read Only	Read Only
FOUT	FIFO OUT	Read & Write	Read & Write
COUT	COMMAND OUT	Read & Write	Read & Write
ITHR	Input FIFO Threshold	Read Only	Read & Write
OTHR	Other FIFO Threshold	Read Only	Read & Write

September 1986

# Flexibility in Frame Size with the 8044

PARVIZ KHODADADI APPLICATIONS ENGINEER



# 1.0 INTRODUCTION

The 8044 is a serial communication microcontroller known as the RUPI (Remote Universal Peripheral Interface). It merges the popular 8051 8-bit microcontroller with an intelligent, high performance HDLC/SDLC serial communication controller called the Serial Interface Unit (SIU). The chip provides all features of the microcontroller and supports the Synchronous Data Link Control (SDLC) communications protocol.

There are two methods of operation relating to frame size:

- 1) Normal operation (limited frame size)
- 2) Expanded operation (unlimited frame size)

In Normal operation the internal 192 byte RAM is used as the receive and transmit buffer. In this operation, the chip supports data rates up to 2.4 Mbps externally clocked and 375 Kbps self-clocked. For frame sizes greater than 192 bytes, Expanded operation is required. In Expanded operation the external RAM, in conjunction with the internal RAM, is used as the transmit and receive buffer. In this operation, the chip supports data rates up to 500 Kbps externally clocked and 375 Kbps self-clocked. In both cases, the SIU handles many of the data link functions in hardware, and the chip can be configured in either Auto or Flexible mode.

The discussion that follows describes the operation of the chip and the behavior of the serial interface unit. Both Normal and Expanded operations will be further explained with extra emphasis on Expanded operation and its supporting software. Two examples of SDLC communication systems will also be covered, where the chip is used in Expanded operation. The discussion assumes that the reader is familiar with the 8044 data sheet and the SDLC communications protocol.

# 1.1 Normal Operation

In Normal operation the on-chip CPU and the SIU operate in parallel. The SIU handles the serial communication task while the CPU processes the contents of the on-chip transmit and receiver buffer, services interrupt routines, or performs the local real time processing tasks.

The 192 bytes of on-chip RAM serves as the interface buffer between the CPU and the SIU, used by both as a receive and transmit buffer. Some of the internal RAM space is used as general purpose registers (e.g. R0-R7). The remaining bytes may be divided into at least two sections: one section for the transmit buffer and the other section for the receive buffer. In some applications, the 192 byte internal RAM size imposes a limitation on the size of the information field of each frame and, consequently, achieves less than optimal information throughput.

Figure 1 illustrates the flow of data when internal RAM is used as the receive and transmit buffer. The on-chip CPU allocates a receive buffer in the internal RAM and enables the SIU. A receiving SDLC frame is processed by the SIU and the information bytes of the frame, if any, are stored in the internal RAM. Then, the SIU informs the CPU of the received bytes (Serial Channel interrupt). For transmission, the CPU loads the transmitting bytes into the internal RAM and enables the SIU. The SIU transmits the information bytes in SDLC format.




Figure 1. Transmission/Reception Data Flow Using Internal RAM






Figure 2. Transmission/Reception Data Flow Using External RAM

# 1.2 Expanded Operation

In Expanded operation the on-chip CPU monitors the state of the SIU, and moves data from/to external buffer to/from the internal RAM and registers while reception/transmission is taking place. If the CPU must service an interrupt during transmission or reception of a frame or transmit from internal RAM, the chip can shift to Normal operation.

There is a special function register called SIUST, the contents of which dictate the operation of the SIU. Also, at data rates lower than 2.4 Mbps, one section of the SIU, in fixed intervals during transmission and reception, is in the "standby" mode and performs no function. The above two characteristics make it possible to program the CPU to move data to/from external RAM and to force the SIU to repeat or skip some desired hardware tasks while transmission or reception is taking place. With these modifications, external RAM can be utilized as a transmit and receive buffer instead of the internal RAM.

Figure 2 graphically shows the flow of data when external RAM is used. For reception, the receiving bytes are loaded into the Receive Control Byte (RCB) register. Then, the data in RCB is moved to external RAM and the SIU is forced to load the next byte into the RCB register - The chip believes it is receiving a control byte continuously. For transmission, Information bytes (I-bytes) are loaded into a location in the internal RAM and the chip is forced to transmit the contents of this location repeatedly.

Discussion of expanded operation is continued in sections 4 and 5. First, however, sections 2 and 3 describe

features of the 8044 which are necessary to further explain expanded operation.

### 2.0 THE SERIAL INTERFACE UNIT

# 2.1 Hardware Description

The Serial Interface Unit (SIU) of the RUPI, shown in Figure 3, is divided functionally into a Bit Processor (BIP) and a Byte Processor (BYP), each sharing some common timing and control logic. The bit processor is the interface between the SIU bus and the serial port pins. It performs all functions necessary to transmit/receive a byte of data to/from the serial data line (shifting, NRZI coding, zero insertion/deletion, etc.). The byte processor manipulates bytes of data to perform message formatting, transmitting, and receiving functions. For example, moving bytes from/to the special function registers to/from the bit processor.

The byte processor is controlled by a Finite-State Machine (FSM). For every receiving/transmitting byte, the byte processor executes one state. It then jumps to the next state or repeats the same state. These states will be explained in section 3. The status of the FSM is kept in an 8-bit register called SIUST (SIU State Counter). This register is used to manipulate the behavior of the byte processor.

As the name implies, the bit processor processes data one bit at a time. The speed of the bit processor is a function of the serial channel data rate. When one byte of data is processed by the bit processor, a byte bounda-



ry is reached. Each time a byte boundary is detected in the serial data stream, a burst of clock cycles (16 CPU states) is generated for the byte processor to execute one state of the state machine. When all the procedures in the state are executed, a wait signal is asserted to terminate the burst, and the byte processor waits for the next byte boundary (standby mode). The lower the data rate, the longer the byte processor will stay in the standby mode.

# 2.2 Reception of Frames

Incoming data is NRZI decoded by the on-chip decoder. It is then passed through the zero insertion/deletion (ZID) circuitry. The ZID not only performs zero insertion/deletion, but also detects flags and Go Aheads (GA) in the data stream. The data bits are then loaded into the shift register (SR) which performs serial to parallel conversion. When 8 bits of data are collected in the shift register, the bit processor triggers the byte processor to process the byte, and it proceeds to load the next

block of data into the shift register. The serial data is also shifted, through SR, to a 16-bit register called "FCS GEN/CHK" for CRC checking. The byte processor takes the received address and control bytes from the SR shift register and moves them to the appropriate registers. If the contents of the shift register is expected to be an information byte, the byte processor moves them through a 3-byte FIFO to the internal RAM at a starting location addressed by the contents of the Receive Buffer Start (RBS) register.

# 2.3 Transmission of Frames

In the transmit mode, the byte processor relinquishes a byte to the bit processor by moving it to a register called RB (RAM buffer). The bit processor converts the data to serial form through the shift register, performs zero bit insertion, NRZI encoding, and sends the data to the serial port for transmission. Finally, the contents of the FCS GEN/CHK and the closing flag are routed to the serial port for transmission.




Figure 3. SIU Block Diagram



# 3.0 TRANSMIT AND RECEIVE STATES

The simplified receive and transmit state diagrams are shown in Figures 4 and 5, respectively. The numbers on the left of each state represent the contents of the SIUST register when the byte processor is in the standby mode, and the instructions on the right of each state represent the "state procedures" of that state. When the byte processor executes these procedures the least three significant bits of the SIUST register are being incremented while the other bits remain unchanged. The byte processor will jump from one state to another without going into the standby mode when a conditional jump procedure executed by the byte processor is true.

# 3.1 Receive State Sequence

When an opening flag (7EH) is detected by the bit processor, the byte processor is triggered to execute the procedures of the FLAG state. In the FLAG state, the byte processor loads the contents of the RBS register into the Special RAM (SRAR) register. SRAR is the pointer to the internal RAM. The byte processor decrements the contents of the Receive Buffer Length (RBL) register and loads them into the DMA Count (DCNT) register. The FCS GEN/CHK circuit is turned on to monitor the serial data stream for Frame Check Sequence functions as per SDLC specifications.

Assuming there is an address field in the frame, contents of the SIUST register will then be changed to 08H, causing the byte processor to jump to the ADDRESS state and wait (standby) for the next byte boundary. As soon as the bit processor moves the address byte into the SR shift register, a byte boundary is achieved and the byte processor is triggered to execute the procedures in the ADDRESS state.

In the ADDRESS state the received station address is compared to the contents of the STAD register. If there is no match, or the address is not the broadcast address (FFH), reception will be aborted (SIUST = 01H). Otherwise, the byte processor jumps to the CONTROL state (SIUST = 10H) and goes into standby mode.

The byte processor jumps to the CONTROL state if there exists a control field in the receiving frame. In this state the control byte is moved to the RCB register by the byte processor. Note that the only action taken in this state is that a received byte, processed by the bit processor, is moved to RCB. There is no other hardware task performed, and DCNT and SRAR are not affected in this state.

The next two states, PUSH-1 and PUSH-2, will be executed if Frame check sequence (NFCS = 0) option is selected. In these two states the first and second bytes

of the information field are pushed into the 3-byte FIFO (FIFO0, FIFO1, FIFO2) and the Receive Field Length register (RFL) is set to zero. The 3-byte FIFO is used as a pipeline to move received bytes into the internal RAM. The FIFO prevents transfer of CRC bytes and the closing flag to the receive buffer (i.e., when the ending flag is received, the contents of FIFO are FLAG, FCS1, and FCS0.) The three byte FIFO is collapsed to one byte in No FCS mode.

In the DMA-LOOP state the byte processor pushes a byte from SR to FIFO0, moves the contents of FIFO2 to the internal RAM addressed by the contents of SRAR, increments the SRAR and RFL registers, and decrements the DCNT register. If more information bytes are expected, the byte processor repeats this state on the next byte boundaries until DMA Buffer End occurs. The DMA Buffer End occurs if SRAR reaches OBFH (192 decimal), DCNT reaches zero, or the RBP bit of the STS register is set.

The BOV-LOOP state, the last state, is executed if there is a buffer overrun. Buffer overrun occurs when the number of information bytes received is larger than the length of the receive buffer (RFL > RBL). This state is executed until the closing flag is received.

At the end of reception, if the FCS option is used, the closing flag and the FCS bytes will remain in the 3-byte FIFO. The contents of the RCB register are used to update the NSNR (Receive/Send Count) register. The SIU updates the STS register and sets the serial interrupt.

# 3.2 Transmit State Sequence

Setting the RTS bit puts the SIU in the transmit mode. When the CTS pin goes active, the byte processor goes into START-XMIT state. In this state the opening flag is moved into the RAM Buffer (RB) register. The byte processor jumps to the next state and goes into the standby mode.

If the Pre-Frame Sync (PFS) option is selected, the PFS1 and PFS2 states will be executed to transmit the two Pre-Frame Sync bytes (00H or 55H). In these two states the contents of the Pre-Frame Sync generator are sent to the serial port while the Zero Insertion Circuit (ZID) is turned off. ZID is turned back on automatically on the next byte boundary.

If the PFS option is not chosen, the byte processor jumps to the FLAG state. In this state, the byte processor moves the contents of TBS into the SRAR register, decrements TBL and moves the contents into the DCNT register. The byte processor turns off the ZID and turns on FCS GEN/CHK. The contents of FCS GEN/CHK are not transmitted unless the NFCS bit is






Figure 4. Receive State Diagram

set. If a frame with the address field is chosen, it moves the contents of the STAD register into the RB register for transmission. At the same time, the opening flag is being transmitted by the bit processor.

In the ADDRESS (SIUST = A0H) and CONTROL (SIUST = A8H) states, TCB and the first information byte are loaded into the RB register for transmission, respectively. Note that in the CONTROL state, none of the registers (e.g. DCNT, SRAR) are incremented, and ZID and FCS GEN/CHK are not turned on or off.

The procedures in the DMA-LOOP state are similar to the procedures of the DMA-LOOP in the receive state diagram. The SRAR register pointer to the internal RAM is incremented, and the DCNT register is decremented. The contents of DCNT reach zero when all the information bytes from the transmit buffer are transmitted. A byte from RAM is moved to the RB register for transmission. This state is executed on the following

byte boundaries until all the information bytes are transmitted.

The FCS1 and the FCS2 states are executed to transmit the Frame Check Sequence bytes generated by the FCS generator, and the END-FLAG state is executed to transmit the closing flag.

The XMIT-ACTION and the ABORT-ACTION states are executed by the byte processor to synchronize the SIU with the CPU clock. The XMIT-ACTION or the ABORT-ACTION state is repeated until the byte processor status is updated. At the end, the STS and the TMOD registers are updated.

The two ABORT-SEQUENCE states (SIUST = E0H and SIUST = E8H) are executed only if transmission is aborted by the CPU (RTS or TBF bit of the STS register'is cleared) or by the serial data link (CTS signal goes inactive or shut-off occurs in loop mode.)




Figure 5. Transmit State Diagram



# 4.0 TRANSMISSION/RECEPTION OF LONG FRAMES (EXPANDED OPERATION)

In this application note, a frame whose information field is more than 192 bytes (size of on-chip RAM) is referred to as a long frame. The 8044 can access up to 64000 bytes of external RAM. Therefore, a long frame can have up to 64000 information bytes.

# 4.1 Description

During transmission or reception of a frame, while the bit processor is processing a byte, the byte processor, after 16 CPU states, is in the standby mode, and the internal registers and the internal bus are not used. The period between each byte boundary, when the byte processor is in the standby mode, can be used to move data from external RAM to one of the byte processor registers for transmission and vice versa for reception. The contents of the SIUST register, which dictate the state of the byte processor, can be monitored to recognize the beginning of each SDLC field and the consecutive byte boundaries.

By writing into the SIUST register, the byte processor can be forced to repeat or skip a specific state. As an example, the SIU can be forced to repeatedly put the received bytes into the RCB register. This is accomplished by writing E7H into the SIUST register when the byte processor goes into the standby mode. The byte processor, therefore, executes the CONTROL state at the next byte boundary.

For transmission, the byte processor is put in the transmit mode. When transmission of a frame is initiated, the user program calls a subroutine in which the state of the byte processor is monitored by checking the contents of the SIUST register. When the byte processor reaches a desired state and goes into standby, the CPU loads the first byte of the internal RAM buffer with data and moves the byte processor to the CONTROL state. The routine is repeated for every byte. At the end, the program returns from the subroutine, and the SIU finishes its task (see application examples).

For reception, a software routine is executed to move data to external RAM and to force the SIU to repeat the CONTROL state. The CONTROL state is repeated because, as shown in the receive state diagram, the only action taken by the byte processor, in the CONTROL state, is to move the contents of SR to the RCB register. None of the registers (e.g. SRAR and DCNT) are incremented. A similar comment justifies the use of the CONTROL state for transmission. In the transmit CONTROL state, contents of a location in the on-chip RAM addressed by TBS is moved to RB for transmission.

# 4.2 SIU Registers

To write into the SIUST register, the data must be complemented. For example, if you intend to write 18H into the SIUST register, you should write E7H to the register. The data read from SIUST is, however, true data (i.e. 18H).

Read and write accesses to the SIUST, STAD, DCNT, RCB, RBL, RFL, TCB, TBL, TBS, and the 3-byte FIFO registers are done on even and odd phases, respectively. Therefore, there is no bus contention when the CPU is monitoring the registers (e.g. SIUST), and SIU is simultaneously writing into them.

There is no need to change or reset the contents of any SIU register while transmitting or receiving long frames, unless the byte processor is forced to repeat a state in which the contents of these registers are modified. Note that the SRAR register can not be accessed by the CPU; therefore, avoid repeating the DMALOOP states. If SRAR increments to 192, the SIU will be interrupted and communication will be aborted.

# 4.3 Other Possibilities

The internal RAM, in conjunction with an external buffer (RAM or FIFOs), can be used as a transmit and receive buffer. In other words, Expanded and Normal operation can be used together. For example, if a frame with 300 Information bytes is received and only 255 of them are moved to an external buffer, the remaining bytes (45 bytes) will be loaded into the internal RAM by the SIU (assuming RBL is set to 45 or more). The contents of RFL indicate the number of bytes stored in the internal RAM. For transmission, the contents of the external buffer can be transmitted followed by the contents of the internal buffer.

If the internal RAM is not used, contents of the RBL register can be 0 and contents of the TBL register must be set to 1. The contents of the TBS register can be any location in the internal RAM.

The transmission and reception procedures for long frames with no FCS are similar to those with FCS. The exception is the contents of the SIUST register should be compared with different values since the two FCS states of the transmit and receive flow charts are skipped by the byte processor.

If a frame format with no control byte is chosen, a location in the RAM addressed by TBS should be used for transmission as with control byte format. The FIFO can be used for reception. The STAD register can be used for transmission if no zero insertion is required.



If the RUPI is used in Auto mode (see Section 5), it will still respond to RR, RNR, REJ, and Unnumbered Poll (UP) SDLC commands with RR or RNR automatically, without using any transmit routine. For example, if the on-chip CPU is busy performing some real time operations, the SIU can transmit an information frame from the internal buffer or transmit a supervisory frame without the help of CPU (Normal operation).

Maximum data rate using this feature is limited primarily by the number of instructions needed to be executed during the standby mode.

Transmission or reception of a frame can be timed out so that the CPU will not hang up in the transmit or receive procedures if a frame is aborted. Or, if the data rate allows enough time (standby time is long enough), the CPU can monitor the SIUST register for idle mode (SIUST = 01H).

It is also possible to transmit multiple opening or closing flags by forcing the byte processor to repeat the END-FLAG state.

# 4.4 Maximum Data Rate in Expanded Operation

Assuming there is no zero-insertion/deletion, the bit processor requires eight serial clock periods to process one block of data. The byte processor, running on the CPU clock, processes one byte of data in 16 CPU states (one state of the state diagrams). Each CPU state is two oscillator periods. At an oscillator frequency of 12 MHz, the CPU clock is 6 MHz, and 16 CPU states is 2.7  $\mu$ s. At a 3 Mbit rate with no zero-insertion/deletion, there is exactly enough time to execute one state per byte (16 states at 6 MHz = 8 bits at 3M baud). In other words, the standby time is zero.

Figure 6 demonstrates portions of the timing relationship between the byte processor and the bit processor. In each state, the actions taken by the processors, plus the contents of the SIUST register, are shown. When the byte processor is running, the contents of SIUST are unknown. However, when it is in the standby mode, its contents are determinable.

The maximum data rate for transmitting and receiving long frames depends on the number of instructions needed to be executed during standby, and is propor-




Figure 6. Portions of the BIP/BYP Timing Relationship



tional to the oscillator frequency. The time the byte processor is in the standby mode, waiting for the bit processor to deliver a processed byte, is at least equal to eight serial clock periods minus 16 CPU states. If an inserted zero is in the block of data, the bit processor will process the byte in nine serial clock periods.

The equation for theoretical maximum data rate is given as:

(2TCLCL)  $\times$  (16 states) + (# of instruction cycles)  $\times$  (12TCLCL) = (8TDCY) Equation (1)

Where: TCLCL is the oscillator period.

TDCY is the serial clock period.

At an oscillator frequency of 12 MHz and baud rate of 375 Kbps, about 18 instruction cycles can be executed when the byte processor is in the standby mode. At a 9600 baud rate, there is time to execute about 830 instruction cycles—plenty of time to service a long interrupt routine or perform bit-manipulation or arithmetic operations on the data while transmission or reception is taking place.

# 5.0 MODES OF OPERATION

The 8044 has two modes: Flexible mode and Auto mode. In Auto mode, the chip responds to many SDLC commands and keeps track of frame sequence numbering automatically without on-chip CPU intervention. In Flexible mode, communication tasks are under control of the on-chip CPU.

# 5.1 Flexible Mode

For transmission, the CPU allocates space for transmit buffer by storing values for the starting location and size of the transmit buffer in the TBS and the TBL registers. It loads the buffer with data, sets the TBF and the RTS bits in the STS register, and proceeds to perform other tasks. The SIU activates the RTS line. When the CTS signal goes active, the SIU transmits the frame. At the end of transmission, the SIU clears the RTS bit and interrupts the CPU (SI set).

For reception, the CPU allocates space for receive buffer by loading the beginning address and length of the receive buffer into the RBS and RBL registers, sets the RBE bit, and proceeds to perform other tasks. The SIU, upon detection of an opening flag, checks the next received byte. If it matches the station address, it will load the received control byte into RCB, and received information bytes into the receive buffer. At the end of reception, if the Frame Check Sequence (FCS) is correct, the SIU clears RBE and interrupts the CPU.

### 5.2 Auto Mode

In the Auto mode, the 8044 can only be a secondary station operating in the SDLC "Normal Response Mode". The 8044 in Auto mode does not transmit messages unless it is polled by the primary.

For transmission of an information frame, the CPU allocates space for the transmit buffer, loads the buffer with data, and sets the TBF bit. The SIU will transmit the frame when it receives a valid poll-frame. A frame whose poll bit of the control byte is set, is a poll-frame. The poll bit causes the RTS bit to be set. If TBF were not set, the SIU would respond with Receive Not Ready (RNR) SDLC command if RBP = 1, or with Receive Ready (RR) SDLC command if RBP = 0. After transmission RTS is cleared, and the CPU is not interrupted.

For reception, the procedure is the same as that of Flexible mode. In addition, the SIU sets the RTS bit if the received frame is a poll-frame (causing an automatic response) and increments the NS and NR counts accordingly.

# 6.0 APPLICATION EXAMPLES

Two application examples are given to provide additional details about the procedures used to transmit and receive long frames. In the first application example, procedures to construct receive and transmit software routines for the point-to-point frame format are described. The point-to-point frame has the information field and the FCS field enclosed between two flags (see Figure 7). In the second example software code is generated for reception and transmission of the standard SDLC frame. The SDLC frame has the pattern: flag, address, control, information, FCS, flag.

The first example focuses on the construction of transmit and receive code which allow the chip to transmit and receive long frames. The second example shows how to make more use of the 8044 features, such as the on-chip phase locked loop for clock recovery and automatic responses in the Auto mode to demonstrate the capability of the 8044 to achieve high throughput when Expanded operation is used.

# 6.1 Point-to-Point Application Example

A point-to-point communication system was developed to receive and transmit long frames. The system consists of one primary and one secondary station. Although multiple secondary stations can be used in this






Figure 7. Point-to-Point and Standard SDLC Frame Formats

system, one secondary is chosen to simplify the primary station's software and focus on the long frame software code. Both the primary and the secondary stations are in Flexible mode and the external clock option is used for the serial channel. The maximum data rate is 500 Kbps. The FCS bytes are generated and checked automatically by both stations.

#### 6.1.1 POLLING SEQUENCE

The polling sequence, shown in Figure 8, takes place continuously between the primary and the secondary stations. The primary transmits a frame with one information byte to the secondary. The information byte is used by the secondary as an address byte. The secondary checks the received byte, and if the address matches, the secondary responds with a long frame. In this example, the information field of the frame is chosen to be 255 bytes long. Since there is only one secondary station, the address always matches. Upon successful reception of the long frame, the primary transmits another frame to the secondary station.

#### 6.1.2 HARDWARE

The schematic of the secondary station is given in Figure 9. The circuit of the primary station is identical to the secondary station with the exception of pin 11




Figure 8. Secondary Responses to Primary Station Commands

(DATA) being connected to pin 14 (T0). In the primary station, the 8044 is interrupted when activity is detected on the communication line by the on-chip timer (in counter mode). This is explained more later. The serial clock to both stations is supplied by a pulse generator. The output of the pulse generator (not shown in the diagram) is connected to pin 15 of the 8044s. Since the two stations are located near each other (less than 4 feet), line drivers are not used.

The central processor of each station is the 8044. The data link program is stored in a 2Kx8 EPROM (2732A), and a 2Kx8 static RAM (AM9128) is used as the external transmit and receive buffer. The RTS pin is connected to the CTS pin. For simplicity, the stations are assumed to be in the SDLC Normal Respond Mode after Hardware reset.

#### 6.1.3 PRIMARY STATION SOFTWARE

The assembly code for the primary station software is listed in Appendix A. The primary software consists of the main routine, the SIU interrupt routine, and the receive interrupt routine. The receive interrupt routine is executed when a long frame is being received.

In the flow charts that follow, all actions taken by the SIU appear in squares, and actions taken by the on-chip CPU appear in spheres.




Figure 9. Secondary Station Hardware



#### Main Routine

First, the chip is initialized (see Figure 10). It is put in Flexible mode, externally clocked, and "Flag-Information Field-FCS-Flag" frame format. Pre-Frame Sync option (PFS = 1) and automatic Frame Check Sequence generation/detection (NFCS = 0) are selected. The on-chip transmit buffer starts at location 20H and the transmit buffer length is set to 1. This one byte buffer contains the address of the secondary station. There is no on-chip receive buffer since the long frame being received is moved to the external buffer. The RTS, TBF, and RBE bits are set simultaneously. Setting the RTS and TBF bits causes the SIU to transmit the contents of the transmit buffer.




Figure 10. Primary Station Flow Charts

### SIU Interrupt Routine

After transmission of the frame, the SIU interrupts the on-chip CPU (SI is set). In the SIU interrupt service routine, counter 0 is initialized and turned on (see Figure 11). The user program returns to perform other

tasks. After reception of the long frame, the SIU interrupt routine is executed again. This time, RTS, TBF, and RBE are set for another round of information exchange between the two stations.

SIU never interrupts while reception or transmission is taking place. The SIU registers are updated and the SI is set (serial interrupt) after the closing flag has been received or transmitted. An SIU interrupt never occurs if the receive interrupt routine or the transmit subroutine is being executed.

Setting the RBE bit of the STS register puts the RUPI in the receive mode. However, the jump to the receive interrupt routine occurs only when a frame appears on the serial port. Incoming frames can be detected using the Pre-Frame Sync. option and one of the CPU timers in counter mode. The counter external pin (T0) is connected to the data line (pin 11 is tied to pin 14). Setting the PFS (Pre-Frame Sync.) bit will guarantee 16 transitions before the opening flag of a flame.




Figure 11. Primary Station Flow Charts



The counter registers are initialized such that the counter interrupt occurs before the opening flag of a frame. When the PFS transitions appear on the data line, the counter overflows and interrupts the CPU. The CPU program jumps to the timer interrupt service routine and executes the receive routine. In the receive routine, the received frame is processed, and the information bytes are moved to the external RAM. Note that the maximum count rate of the 8051 counter is  $\frac{1}{24}$  of the oscillator frequency. At 12 MHz, the data rate is limited to 500 Kbps.

Another method to detect a frame on the data line and cause an interrupt is to use an external "Flag-Detect" circuit to interrupt the CPU. The "Flag Detect" circuit can be an 8-bit shift register plus some TTL chips. If this option is used, the RUPI must operate in externally clocked mode because the clock is needed to shift the incoming data into the shift register. With this option, the maximum data rate is not limited by the maximum count rate of the 8051 counter.

#### **Receive Interrupt Routine**

In Normal operation, the byte processor executes the procedures of the FLAG state, jumps to the CONTROL state without going into the standby mode, and executes 10–2 procedure of the state (see Figure 4). It then jumps to the PUSH-1 state and goes into the standby mode. At the following byte boundaries, the byte processor executes the PUSH-1, PUSH-2, and DMA-LOOP states, respectively. The receive interrupt routine as shown in the flow chart of Figure 12 and described below forces the byte processor to repeatedly execute the CONTROL state before the PUSH-1 state is executed. The following is the step by step procedure to receive long frames:


Turn off the CPU counter and save all the important registers. Jump to the receive interrupt routine, execution of the instructions to save registers, and initialization of the receive buffer pointer take place while the Pre-Frame Sync bytes and the opening flag are being received. This is about three data byte periods (48 CPU cycles at 500 Kbps).

- 2) Monitor the SIUST register for standby in the PUSH-1 state (SIUST = 18H). When the SIUST contents are 18H, the byte processor is waiting for the first information byte. The bit processor has already recognized the flag and is processing the first information byte.
- 3) In the standby mode, move the byte processor into the CONTROL state by writing "EFH" (complement of 10H) into the SIUST register. When the next byte boundary occurs, the bit processor has processed and moved a byte of data into the SR register. The byte processor moves the contents of SR into the RCB register, jumps to the PUSH-1 state (SIUST = 18H), and waits.
- 4) Monitor the SIUST register for standby in the PUSH-1 state. When the contents of SIUST becomes 18H, the contents of RCB are the first information byte of the information field.
- While the byte processor is in the standby mode, move the contents of RCB to an external RAM or an I/O port.
- 6) Check for the end of the information field. The end can be detected by knowing the number of bytes transmitted, or by having a unique character at the end of information field. The length of the information field can be loaded into the first byte(s) received. The receive routine can load this byte into the loop counter.
- 7) If the byte received is not the last information byte, move the byte processor back to standby in the CONTROL state and repeat steps 4 through 6. Otherwise, return from the interrupt routine.

Upon returning from the receive interrupt routine, the byte processor automatically executes the PUSH-1, PUSH-2, and DMA-LOOP before it stops. This causes the remaining information bytes (if any) to be stored in the internal RAM at the starting location specified by the contents of RBS register. At the end of the cycle, the closing flag and the CRC bytes are left in the FIFO. The RFL register will be incremented by the number of bytes stored in the internal RAM. Then, the STS and NSNR registers are updated, and an appropriate response is generated by the SIU.

The software to perform the above task is given in Table 1. In this example, the number of instruction cycles executed during standby is 12 cycles.








Figure 12. Primary Station Flow Charts

#### **6.1.4 SECONDARY STATION SOFTWARE**

The assembly code for the secondary station software is given in Appendix A. The secondary station contains the transmit subroutine which is called for transmission of long frames.

#### **Main Routine**

As shown in the secondary station flow chart (Figure 13), the external transmit buffer (external RAM) is loaded with the information data (FFH, FEH, FDH, ...) at starting location 200H. The internal transmit buffer (on chip RAM) starts at location 20H (TBS = 20H), and the transmit buffer length (TBL) is set to 1. The on-chip CPU, in the transmit subroutine, moves the information bytes from the external RAM to this one byte buffer for transmission. The receive buffer starts at location 10H and the receiver buffer length is 1. This buffer is used to buffer the frame transmitted by the primary. The received byte is used as an address byte.

The Secondary is configured like the Primary station. It is put in Flexible mode, externally clocked, Point-to-point frame format. The PFS bit is set to transmit two bytes before the first flag of a frame. The RBE bit is set to put the chip in receive mode. Upon reception of a valid frame, the SIU loads the received information byte into the on-chip receive buffer and interrupts the CPU.

#### **SIU Interrupt Routine**

In the serial interrupt routine, the RBE bit is checked (see Figure 14). Since RBE is clear, a frame has been received. The received Information byte is compared with the contents of the Station Address (STAD) register.






Figure 13. Secondary Station Flow Charts

If they match, the secondary will call the transmit subroutine to transmit the long frame. Upon returning from the transmit subroutine, the RBE bit is set, and program returns from the SIU interrupt. After transmission of the closing flag, SIU interrupt occurs again. In the interrupt routine, the RBE is checked. Since the RBE is set, the program returns from the SIU interrupt routine and waits until another long frame is received.

If the secondary were in Auto mode, the chip must be ready to execute the transmit routine upon reception of a poll-frame; otherwise, the chip automatically transmits the contents of the internal transmit buffer if the TBF bit is set, or transmits a supervisory command (RR or RNR) if TBF is clear.

#### **Transmit Subroutine**

In Normal operation the byte processor executes the START-TRANSMIT state and jumps to the PFS1 state. While the bit processor is transmitting some unwanted bits, the byte processor executes the PFS1 state and jumps to the standby mode in the PFS2 state.




Figure 14. Secondary Station Flow Charts

While the bit processor is transmitting the first Pre-Frame Sync byte, the byte processor executes the PFS2 state and jumps to the standby mode in the FLAG state. The FLAG state is executed when the bit processor begins to transmit the second Pre-Frame Sync byte. When the flag is being transmitted, the byte processor executes the 98-1, 98-2, 98-3, and 98-4 procedures of the FLAG state, and jumps to execute the A8-1 procedure of the CONTROL state. When the opening flag is transmitted, the contents of RB are the first information byte. (See transmit State diagram.)

In the transmit subroutine (see Figure 15), the byte processor is forced to repeat the CONTROL state before the DMA-LOOP state. In the CONTROL state, the contents of a RAM location addressed by the TBS register are moved to the RB register. The following is the step by step procedure to transmit long frames:

- Put the chip in transmit mode by setting the RTS and TBF bits.
- Move an information byte from external RAM to a location in the internal RAM addressed by the contents of TBS.






Figure 15. Secondary Station Flow Charts

- 3) Monitor the SIUST register for the standby mode in the DMA-LOOP state (SIUST = B0H). When SIUST is B0H, the opening flag has been transmitted, and the first information byte is being transmitted by the bit processor.
- 4) If there are more information bytes, move the byte processor back to the CONTROL state, and repeat steps 2 through 4. Otherwise, continue.
- 5) Move byte processor to the Standby mode in the CONTROL state (SIUST = A8H) and return from the subroutine.

The byte processor automatically executes the remaining states to send the FCS bytes and the closing flag. After the completion of transmission, SIU updates the STS and NSNR registers and interrupts the CPU.

If the contents of the TBL register were more than 1, the SIU transmits (TBL)-1 additional bytes from the internal RAM at starting address (TBS)+1 because it executes the DMA-LOOP state (TBL)-1 additional times. The byte processor should not be programmed to skip the DMA-LOOP state, because the transmission of FCS bytes is enabled in this state.

The maximum baud rate that can be used with these codes is calculated by adding the number of instruction cycles executed, during the standby mode, between each byte boundaries (see Table 2).

Using Equation 1, the maximum data rate, based on the transmit software, is 509 Kbps; However, the maximum count rate of the counter limits the data rate to 500 Kbps.

Table 2. Codes for Long Frame Transmission				
Transmit Codes			Cycles	
,	•	•		
	•	•		
	•	• • • • • • • • • • • • • • • • • • •		
TRAN:	VOM	DPTR, #200H		
	VOM	R5, #OFFH		
	SETB	TBF		
	SETB	RTS	•	
LOOP:	MOVX	A,@DPTR		
	MOV	@Rl,A		
	MOV	. A, #OBOH		
WAIT1:	CJNE	A, SIUST, WAIT1	.2	
	INC	DPTR	.2	
	XVOM	A,@DPTR	.2	
	MOV	@R1,A		
	DJNZ	R5.NEXTI		
	MOV	SIUST, #57H		
	RET	,		
NEXTI:	MOV	SIUST, #57H	.2	
	MOV	A, #OBOH		
	JMP	WAITI		
END	V-111		• •	
-			13 Cycles	



#### 6.2 Multidrop Application

Performance of long frame in addition to the features of the 8044 are described using a simple multidrop communication system in which three RUPIs, one as a master and the other two as secondary stations, transmit and receive long frames alternately (see Figure 16). All stations perform automatic zero bit insertion/deletion, NRZI decoding/encoding, Frame Check Sequence (FCS) generation/detection, and on-chip clock recovery at a data rate of 375 Kbps.

The primary and the secondary station's software code is given in Appendix B. These programs, for simplicity, assume only reception of information and supervisory frames. It is also assumed that the frames are received and transmitted in order. All stations use very similar transmit and receive routines. This code is written for standard SDLC frames (see Figure 7).

#### 6.2.1 POLLING SEQUENCE

The primary station, in Flexible mode, transmits a long frame (for this example, 255 I-bytes), polls one of the

secondary stations, and acknowledges a previously received frame simultaneously (see Figure 17). Both secondary stations, in Auto mode, detect the transmitted frame and check its address byte. One of the secondary stations receives the frame, stores the Information bytes in an external RAM buffer, and transmits the same data back to the primary. After reception of the frame, the primary polls and transmits a long frame to the other secondary station which will respond with the same long frame.

#### **6.2.2 HARDWARE**

The schematic of the secondary station hardware is shown in Figure 18. The primary station's hardware is similar to the secondary station's hardware. The exception is in secondary stations only, where the RTS signal is inverted and tied to the interrupt 0 input pin (INT0). In the primary station, RTS is tied to CTS. At each station, software codes are stored in external EPROM (2732A). Static RAM (2Kx8) is used as external transmit/receive buffer. There is no hardware handshaking done between the stations. The serial clock is extracted from the data line using the on-chip phase locked loop.




Figure 16. SDLC Multidrop Application Example




Figure 17. Polling Sequence Between the Primary and Secondary Stations




Figure 18. Secondary Station Hardware



#### **6.2.3 PRIMARY SOFTWARE**

#### Main Routine

During initialization (see Figure 19), the 8044 is set to Flexible mode, internally clocked at 375 Kbps, and configured to handle standard SDLC frames. The onchip receive and transmit buffer starting addresses and lengths are selected. The external transmit buffer is chosen from physical location 200H to location 2FFH (255 bytes). The external transmit buffer (external RAM) is loaded with data (FFH, FEH, FDH, FCH, ... 00H). Timer 0 is put in counter mode and set to priority 1. The counter register (TL0) is loaded such that interrupt occurs after 8 transitions on the data line. The Pre-Frame Sync option (setting bit 2 of the SMD register) is selected to guarantee at least 16 transitions before the opening flag of a frame.




Figure 19. Primary Station Flow Charts

The station address register (STAD) is loaded with address of one of the secondary stations. The RTS, TBF, and RBE bits of the STS register are simultaneously set and a call to the transmit routine follows. The transmit routine transmits the contents of the external transmit buffer. At the end of transmission, RTS and TBF are cleared by the SIU, and SIU interrupt occurs. In Flexible mode, SIU interrupt occurs after every transmission or reception of a frame.

#### **SIU Interrupt Routine**

In the SIU interrupt service routine (see Figure 20), SI is cleared and the RBE bit is checked. If RBE is set, a long frame has been transmitted. The first time through the SIU interrupt service routine, the RBE test indicates a long frame has been transmitted to one of the secondary stations. Therefore, the Counter is initialized




Figure 20. Primary Station Flow Charts



and turned on. The program returns from the interrupt routine before a frame appears on the communication channel.

When a frame appears on the communication line, counter interrupt occurs and the receive routine is executed to move the incoming bytes into the external RAM. After reception of the frame and return from the receive routine, SIU interrupt occurs again.

In the SIU interrupt routine, RBE is checked. Since the RBE bit is clear, a frame has been received. Therefore, the appropriate NS and NR counters are incremented and loaded into the TCB register (two pairs of internal RAM bytes keep track of NS and NR counts for the two secondary stations). Transmission of a frame to the next secondary station is enabled by setting the RTS and the TBF bits. The chip is also put in receive mode (RBE set), and a call to transmit routine is made. After transmission, SIU interrupt occurs again, and the process continues.

#### 6.2.4 SECONDARY SOFTWARE

#### Main Routine

Both secondary stations have identical software (Appendix B). The only differences are the station addresses. Contents of the STAD register are 55H for one station and 44H for the other.




Figure 21. Secondary Station Flow Charts

During initialization, the chip is set to Auto mode, standard SDLC frame, and internally clocked at 375 Kbps (see Figure 21). Internal buffer registers: RBS, RBL, TBS, and TBL are initialized. The RBE bit is set and the counter 0 is turned on.

The secondary is configured to transmit an Information frame every time it is polled. The RTS pin is inverted and tied to INT1 pin. External interrupt 1 is enabled and set to interrupt on low to high transition of the RTS signal. This will cause an interrupt (EX1 set) after a frame is transmitted. In the interrupt routine the CTS pin is cleared to prevent any automatic response from the secondary. If the CTS pin were not disabled, the secondary station would respond with a supervisory frame (RNR) since the TBF is set to zero by the SIU due to the acknowledge. In the SIU interrupt routine, the CTS pin is cleared after the TBF bit is set. If this option is not used, the primary should acknowledge the previously received frame and poll for the next frame in two separate transmissions.

#### SIU Interrupt Routine

When a frame is received, counter 0 interrupt occurs and the receive routine is executed (see Figure 22). If the incoming frame is addressed to the station, the information bytes are stored in external RAM; Otherwise, the program returns from the receive routine to perform other tasks. At the end of the frame, SIU interrupt occurs. In Auto mode, SIU interrupt occurs whenever an Information frame or a supervisory frame is received. Transmission will not cause an interrupt. In the SIU interrupt service routine, the AM bit of the STS is checked.

If AM bit is set, the interrupt is due to a frame whose address did not match with the address of the station. In this case, NFCS, AM, and the BOV bits are cleared, the RBE bit is set, the counter 0 is initialized and turned on, and program returns from the interrupt routine.

If AM bit is not set, a valid frame has been received and stored in the external RAM. TBF bit is set, CTS pin is activated, counter 0 is disabled and a call to transmit routine is made which transmits the contents of external transmit buffer. This frame also acknowledges the reception of the previously received frame (NS and NR are automatically incremented). Upon return from the transmit routine RBE is set and counter 0 is turned on, thereby putting the chip in the receive mode for another round of data exchange with the primary.

Note that, if the second station is in receive mode, and the counter is enabled and turned on, the CPU will be interrupted each time a frame is on the communication channel. If the frame is not addressed to the secondary station, the chip enters the receive routine, executes only a few lines of code (address comparison) and returns to perform other tasks. This interrupt will not occupy the CPU for more than two data byte periods (43 microseconds at 375 Kbps). At the end of the frame, the BOV bit is set by the SIU, and the SIU interrupt occurs. In the SIU interrupt service routine,






Figure 22. Secondary Station Flow Charts

the RBE bit is set and the counter is turned on which put the chip back in the receive mode.

#### **6.2.5 RECEIVE INTERRUPT ROUTINE**

Assembly code for the receive interrupt routine can be found in both primary and secondary software (Appendix B). The receive interrupt routine of the primary station is very similar to that of the primary station in example 1. In the following two sections the receive and transmit routine of the secondary stations are discussed.

In the receive interrupt service routine (see Figure 23), counter 0 is turned off, important registers are saved, receive buffer starting address and receive buffer length of the external RAM are set (do not confuse the external RAM settings with that of the internal RAM buffer.)


After reception of an opening flag, the byte processor jumps to the ADDRESS state and waits until the bit processor processes and moves the receiving address byte to SR. Then, the byte processor is triggered to execute the state. In the secondary stations, the CPU monitors the SIUST register for the ADDRESS state (SIUST = 08H). When the ADDRESS state is reached, the byte processor is moved to the next state (CONTROL state), and the ADDRESS state is skipped. Therefore, when the address byte is moved to SR, the byte processor executes the CONTROL state rather than the ADDRESS state and then jumps to the PUSH-1 state. The execution of the CONTROL state causes the contents of SR (the received address byte) to be loaded into the RCB register.

The CPU checks the contents of RCB with the contents of the STAD (Station Address) register. If they match, the receive routine continues to store the received Information bytes in the external RAM buffer; Otherwise, the byte processor is moved to the very last state (BOV-LOOP), and the program returns from the routine to perform other tasks. The byte processor executes the BOV-LOOP state in each byte boundary until the closing flag of the frame is reached. It then sets the BOV bit and interrupts the CPU (serial interrupt SI set). In the serial interrupt routine the counter 0 is turned back on, and the station is reset back to the receive mode (RBE set).

In Normal operation, in the ADDRESS state, the received address byte is automatically compared with the station address. If they match, the byte processor executes the remaining states; otherwise, the byte processor goes into the idle mode (SIUST = 01H) and waits for the opening flag of the next frame. In the expanded operation, this state is skipped to avoid idle mode. If the byte processor went into the idle mode, clocks which run the byte processor would be turned off, and the byte processor can not be moved to any other states by the CPU. When the byte processor is in idle mode, counter 0 can not be turned on immediately because counter interrupt occurs on the same frame, and program returns to the receive routine and stays there.

If the address byte matches the station address, the byte processor is moved to the CONTROL state again. This time, after execution of the CONTROL state the contents of RCB are the received control byte.

CPU investigates the type of received frame by checking the received control byte. If the receiving frame is not an information frame (i.e. Supervisory frame), execution of receive routine will be terminated to free the





CPU. In Auto mode, the SIU checks the control byte and responds automatically in response to the supervisory frame.

After the control byte is received, it is saved in the stack. The byte processor is moved to the CONTROL state so that the next incoming byte will also be loaded into the RCB register. The byte processor remains in CONTROL state until a byte is processed by the bit processor and moved to SR. The byte processor is then triggered to move the contents of SR to the RCB register. The CPU monitors SIUST and waits until the first Information byte is loaded into the RCB register.

When byte processor reaches the PUSH-1 state (SIUST = 18H), RCB contains the first Information byte. The byte is moved to external RAM (receive buffer), and the byte processor is moved back to the CONTROL state. The process continues until all of the Information bytes are received. When all the Information bytes are received, the program returns from the routine. The byte processor automatically goes through the remaining states, updates the STS register, and interrupts the CPU as it would in Normal operation.

#### **6.2.6 TRANSMIT SUBROUTINE**

The transmit subroutine codes can be found in the primary and the secondary software (Appendix B). The transmit subroutines of the Primary and secondary stations are identical. A call to transmit routine is made when the RTS and TBF bits of the STS register are set. In Auto mode, RTS is set automatically upon reception of a poll-frame (poll bit of the control byte is set).

In the transmit routine (see Figure 15), the starting address and the transmit buffer length of the external buffer are set. Then the CPU monitors the SIUST register for CONTROL state (SIUST = A8H). In the CONTROL state the bit processor transmits the control byte, while the byte processor goes into the standby mode after it has moved the contents of a location in the internal RAM addressed by the contents of Transmit Buffer Start (TBS) register to the RB register.

While the control byte is being transmitted and the byte processor is in standby, the CPU moves an Information byte from external RAM to the internal RAM location addressed by TBS. The byte processor is then moved to CONTROL state. This will cause the byte processor, in the next byte boundary, to move the contents of the same location in the internal RAM to the RB register (see transmit state diagram.)

When this byte is being transmitted, the byte processor jumps to the DMA-LOOP state (SIUST = B0H) and waits. When the DMA-LOOP state is reached (CPU monitors SIUST for B0H), the CPU loads the next Information byte into the same location in the internal RAM and moves the byte processor to the CONTROL state before it gets to execute the DMA-LOOP state. Note that the same location in the internal RAM is used to transmit the subsequent Information bytes.

When all the Information bytes from the external RAM are transmitted, the byte processor is free to go through the remaining states so that it will transmit the FCS bytes and the closing flag.

#### 7.0 CONCLUSIONS

The RUPI, with addition of only a few bytes of code, can accept and transmit large frames with some compromise in the maximum data rate. It can be used in Auto or Flexible mode, with external or internal clocking, automatic CRC checking, and zero bit insertion/deletion. In addition, almost all of the internal RAM is available to be used as general purpose registers, or in conjunction with the external RAM as transmit and receive buffers.

All in all, this feature opens up new areas of applications for this device. Besides transmitting/receiving long frames, it may now be possible to perform arithmetic operations or bit manipulation (e.g. data scrambling) while transmission or reception is taking place, resulting in high throughput. Transmission of continuous flags and transmission with no zero insertion are also possible.

In addition to unlimited frame size, an on-chip controller, automatic SDLC responses, full support of SDLC protocol, 192 bytes of internal RAM, and the highest data rate in self clocked mode compared to other chips make this product very attractive.



## APPENDIX A LISTING OF SOFTWARE MODULES FOR APPLICATION EXAMPLE 1

```
$DEBUG NOMOD51
$INCLUDE (REG44.PDF)
    ASSEMBLY CODE FOR PRIMARY STATION (POINT TO POINT) FLEXIBLE MODE; FCS OPTION
                                              ; LOCATIONS 00 THRU 26H ARE USED ; BY INTERRUPT SERVICE ROUTINES.
            SJMP
                     INIT
            ORG
                     OBH
                                              ; VECTOR ADDRESS FOR TIMERO INT.
            JMP
                    REC
                     23H
                                              ; VECTOR ADDRESS FOR STILL INT.
            SJMP
                    SIINT
                   ****** INITIALIZATION *************
            ORG
                    SMD,#00000110B ; EXT CLOCK; PFS=NB=1
TBS,#20H ; INT TRANSMIT BUFFER START
TBL,#01H ; INT TRANSMIT BUFFER LENGTH
20H,#55H ; STATION ADDRESS
TMOD,#00000111B ; COUNTER FUNCTION; MODE 3
INIT:
           MOV
           MOV
           MOV
            MOV
           MOV
           MOV
                    IE,#10010010B
                                            ; EA=1; SI=1; ETO=1
; TRANSMIT A FRAME
                    STS, #11100000B
           MOV
DOT:
                                             ; WAIT FOR AN INTERRUPT
; SIU TRANSMITS THE PFS BYTES, THE OPENNING FLAG, THE CONTENTS ; OF LOCATION 20H, THE CALCULATED FCS-BYTES, AND THE CLOSING ; FLAG. AT THE END OF TRANSMISSION, SIU INTERRUPT OCCURS.
;******* SERIAL CHANNEL INTERRUPT ROUTINE ***********
SIINT: CLR
                                              ; TRANSMITTED A FRAME ?
; YES, INITIALIZE COUNTER REGISTER
; EXT RAM RECEIVE BUFFER START
; EXT RAM RECEIVE BUFFER LENGTH
; TURN ON COUNTER 0
                     RBE, RECVED
TLO, #0F8H
DPTR, #200H
R5, #0FFH
           JNB
           MOV
           MOV
           MOV
           SETB
                      TRO
RETI ; RETURN ; WHEN A FRAME APPEARS ON THE SERIAL CHANNEL, COUNTER (RECEIVE)
                                                                                                                               292019-28
; INTERRUPT OCCURS. AFTER SERVICING THE INTERRUPT ROUTINE, SIU ; INTERRUPT OCCURS.
RECVED: MOV
                   STS, #11100000B
                                               ; TRANSMIT A FRAME
           RETT
                                               ; RETURN
;************ RECEIVE INTERRUPT ROUTINE *************
REC:
           CLR
                    TRO
                                             ; DISABLE THE COUNTER O INTERRUPT
           MOV
                    A, #18H
A, SIUST, WAIT1
                                             ; PUSH-1 STATE
           CJNE
NEXTI:
           MOV
                    SIUST, #OEFH
                                             ; MOVE BYP TO CONTROL STATE
                    A, #18H
A, SIUST, WAIT2
A, RCB
           MOV
                                              ; PUSH-1 STATE
           CJNE
WAIT2:
           MOV
                                             ; MOVE RECEIVED BYTE INTO ACC.
                                             ; MOVE DATA TO EXT. RAM
; INCREMENT POINTER TO EXT RAM
; LAST BYTE RECEIVED?
           MOVX
                    @DPTR,A
           INC
                    DPTR
           DJNZ
                    R5, NEXTI
           RETT
                                              ; YES, RETURN
END
                                                                                                                              292019-29
```



```
$DEBUG NOMOD51
$INCLUDE (REG44.PDF)
    ASSEMBLY CODE FOR SECONDARY STATION (POINT TO POINT)
    FLEXIBLE MODE: FCS OPTION
                  оон
         SJMP INIT
ORG 23H
                                      ; VECTOR ADDRESS FOR SIU INT.
         SJMP SIINT
;************ LOAD TRANSMIT BUFFER WITH DATA *********
         ORG
                 26H
DPTR, #200H
INIT:
         MOV
                                      ; EXT RAM XMIT BUFFER START
                 R3, #OFFH
A, R3
@DPTR, A
         MOV
                                      ; EXT RAM XMIT BUFFER LENGHT
LDRAM: MOV
         MOVX
                                      ; LOAD EXT BUFFER WITH FFH, FEH, ...; INCREMENT POINTER
                 DPTR
         DJNZ R3,LDRAM
SMD, #00000110B ; EXT CLOCK; PFS=NB=1
         MOV
                 R1,#10H
TBS,R1
         MOV
                                      ; INT RAM XMIT BUFFER START
; INT RAM XMIT BUFFER LENGTH
; INT RAM RECEIVE BUFFER START
; INT RAM RECEIVE BUFFER LENGTH
         VOM
                 TBL, #01H
RBS, #20H
RBL, #01H
         MOV
         MOV
         MOV
                MOV
         MOV
         MOV
         MOV
         MOV
DOT:
         SJMP
; SIU INTERRUPT OCCURS AT THE END OF A RECEIVED FRAME OR
292019-30
SIINT: CLR
                  ST
          JB
                  RBE, RETRN
                                       ; RECEIVED A FRAME?
          MOV A,STAD
CJNE A,20H,NMACH
ACALL TRAN
                                       ; STATION ADDRESS MATCHED?
; YES, CALL TRANSMIT SUBROUTINE
; TRANSMIT SUBROUTINE IS CALLED TO TRANSMIT A LONG FRAME. ; AFTER TRANSMISSION, SI IS SET. SIU INTERRRUPT IS SERVICED ; AFTER THE CURRENT ROUTINE (SIINT) IS COMPLETED.
NMACH: SETB RBE
                                       ; RBE=1, RECEIVE A FRAME ; RETURN
RETRN: RETI
;*********** TRANSMIT SUBROUTINE ****************
TRAN: MOV
                 DPTR,#200H
R5,#0FFH
TBF
                                       ; EXT RAM RECEIVE BUFFER START
                                       ; EXT RAM RECEIVE BUFFER LENGTH
; SET TRANSMIT BUFFER FULL
         MOV
          SETB
                                         SET TRANSMIT BUFFER FULL
ENABLE XMISSION OF AN I-FRAME
HOVE THE 1ST I-BYTE INTO ACC.
THEN, MOVE TO INT. RAM @ (TBS)
DMA-LOOP STATE
WAIT FOR XMISSION OF AN I-FRAME
INCREMENT POINTER TO EXT. RAM
ALL BYTES XMITTED?
WES BYCEM BUEL ACCE BYOND.
          SETB
                 RTS
LOOP:
         MOVY
                 A, @DPTR
@R1, A
         MOV
                 A, #0BOH
A, SIUST, WAITI
         MOV
WAIT1: CJNE
          INC
                  DPTR
         DJNZ
                 R5, NEXTI
                                          YES, EXCEPT THE LAST BYTE.
MOVE DATA INTO INT. RAM @ (TBS)
MOVE BYP TO CONTROL STATE
         MOVX
                 A, ODPTR
         MOV
                  @Rl.A
                  SIUST, #57H
                                          THE SIU TRANSMITS THE FCS-BYTES
                                          AND THE CLOSING FLAG.
                                          RETURN
                                       ; MOVE BYP TO CONTROL STATE (A8H).
; TRANSMIT THE NEXT BYTE
NEXTI: MOV
                 SIUST, #57H
         JMP
                 LOOP
                                                                                                                  292019-31
```



## APPENDIX B LISTING OF SOFTWARE MODULES FOR APPLICATION EXAMPLE 2

```
$DEBUG NOMOD51
$INCLUDE (REG44.PDF)
; ASSEMBLY CODE FOR PRIMARY STATION (MULTIPOINT) ; FLEXIBLE MODE; FCS OPTION
           ORG
                    ООН
                                            ; LOCATIONS 00 THRU 26H ARE USED
           SJMP
                                            ; BY INTERRUPT SERVICE ROUTINES.
; VECTOR ADDRESS FOR TIMERO INT.
                    INIT
           ORG
           JMP
                    REC
           ORG
                    23H
                                            ; VECTOR ADDRESS FOR SIU INT.
           SJMP SIINT
ORG
                  DPTR, #200H
R3, #0FFH
INIT:
         MOV
                                           ; EXT RAM XMIT BUFFER START
; EXT RAM XMIT BUFFER LENGHT
          MOV
LDRAM: MOV
         MOVX
                  @DPTR, A
                                            ; LOAD BUFFER WITH FFH, FEH, ... 00
          INC
                  DPTR
                                            ; INCREMENT POINTER
                 DJNZ
;*******
                                                                                                                        292019-32
           MOV
                                            ; PUT ZEROS INTO INT. RAM
; FROM BFH TO 40H.
; MOVE 0 INTO RAM ADDRESSD BY RO
                    RO, #OBFH
LOOP:
           MOV
                    A, #00H
           MOV
                    QRO,A
           DEC
                    RO
                    RO, #40H, LOOP
           CJNE
           MOV
                    30H, #00H
                                            ; NS COUNTER FOR STAD=55
           MOV
                    31H, #00H
32H, #0FFH
33H, #0FFH
                                            ; NR COUNTER FOR STAD=55
; NS COUNTER FOR STAD=44
           MOV
           MOV
                                            ; NR COUNTER FOR STAD=44
                    33H, #01H ; NR COUNTER FOR STAND=44
34H, #01H ; PONITER TO SECONDARY STATIONS
SMD,#11010100B ; INT. CLKED @ 375K; NRZI=1; PFS=1
RBL,#00H ; INT. RAM RECEIVE BUFFER START=10H
R1,#20H ; INT. RAM KMIT BUFFER START=20H
           MOV
           MOV
           MOV
           MOV
           MOV
           MOV
                    TBS,R1
                   TBS,R1
TBL,#01H ; INT. RAM XMIT BUFFER LENG
NSNR,#00H ; NS=NR=0
TMOD,#0000111B
TCON,#00H
IE,#10010010B
IE,#10010010B
TCB,#00010000B
TCB,#00010000B
STAD,#85H ; ADDRESS BYTE=55H
STS,#11100000B
           MOV
                                            ; INT. RAM XMIT BUFFER LENGTH=1
           MOV
           MOV
           MOV
           MOV
           MOV
           MOV
           MOV
                                          ; RBE=TBF=RTS=1
           MOV
; TRANSMIT A LONG FRAME WITH POLL BIT SET, WAIT FOR A
; RESPONSE.
           ACALL TRAN
                                            ; CALL TRANSMIT ROUTINE ; WAIT FOR AN INTERRUPT
DOT:
                                                                                                                            292019-33
```



```
SIINT:
           CLR
                                            ; CLEAR SI
                                            ; RECEIVED A FRAME ?
; YES, LOAD ACC WITH REC CNTRL BYTE
; IS IT AN I-FRAME ?
            JВ
                    RBE, RETURN
           MOV
                    A,RCB
ACC.O,GETI
           JВ
           MOV
                    A, #01H
                                            ; YES
                   A,34H,SKIP
A,30H
           CJNE
           MOV
                                            ; MOVE NS INTO ACC. ; INCREMENT NS
           INC
           ANL
                    A.#00000111B
                                            ; MASK OUT THE LEAST 3 SIG. BITS
; SAVE NS
           MOV
                   30H,A
           MOV
                    A,31H
                                              MOVE NR INTO ACC.
           INC
                                              INCREMENT NR
MASK OUT THE LEAST 3 SIG. BITS
           ANL
                    A, #00000111B
           MOV
                   31H,A
                                              SAVE NR
           RL
                                            ; SHIFT 4 BITS TO LEFT
           RT.
           RL
           RL
           ORL
                   A,30H
                                            ; MOVE NS COUNT TO ACC.
                                           ; SHIFT 1 BIT TO LEFT; SET THE POLL BIT; MOVE CONTROL BYTE INTO TCB REG.
           RL
           ORL
                    A,#00010000B
           MOV
                   TCB, A
                                            ; TCB: NR2, NR1, NR0, 1, NS2, NS1, NS0, 0
           MOV
           MOV
                   34H,#00H
GETI
           JMP
                                                                                                                          292019-34
SKIP:
                    A,32H
           MOV
                                            ; MOVE NS INTO ACC.
                                              INCREMENT NS MASK OUT THE LEAST 3 SIG. BITS
            INC
           ANL
                    A,#00000111B
           MOV
                                              SAVE NS
           MOV
                    A,33H
                                             MOVE NR INTO ACC.
INCREMENT NR
           INC
           ANL
                    A,#00000111B
                                              MASK OUT THE LEAST 3 SIG. BITS
           MOV
                    A,HEE
                                              SAVE NR
           RL
                                            ; SHIFT 4 BITS TO LEFT
           RT.
           RL
           RL
           ORT.
                   A.33H
                                            ; MOVE NS COUNT TO ACC.
           RL
                                            ; SHIFT 1 BIT TO LEFT
; SET THE POLL BIT
           ORL
                    A,#00010000B
                                            ; MOVE CONTROL BYTE INTO TCB
; TCB: NR2,NR1,NR0,1,NS2,NS1,NS0,0
           MOV
                    TCB, A
           MOV STAD,#44H
MOV 34H,#01H
MOV STS,#11100000B
ACALL TRAN
GETT:
                                          ; ENABLE TRANSMISSION
                                            ; CALL TRANSMIT ROUTINE
           RETI
           CLR
RETURN:
                                              DISABLE ALL INTERRUPTS
                                           ; INTERRUPT AFTER 8 COUNTS
; TURN ON COUNTER 0
           MOV
                   TLO, #OFBH
           SETB
                   TRO
           SETR
                   EA
           RETI
                                                                                                                          292019-35
;****** RECEIVE INTERRUPT ROUTINE *************
                                            ; TURN OFF COUNTER 0
; EXT. RAM RECEIVE BUFFER START
; EXT. RAM RECEIVE BUFFER LENGTH
REC:
            CLR
            MOV
                    DPTR, #400H
                    R5,#0FFH
A,#18H
A,SIUST,WAIT1
            MOV
            MOV
                                            ; PUSH-1 STATE
                                            ; WAIT FOR THE CONTROL BYTE
; SAVE RECEIVE CONTROL BYTE
; PUSH "BYP" INTO CONTROL STATE(10H).
WAIT1:
            CJNE
                    RCB
            PUSH
                    SIUST, #OEFH
           MOV
                    A,#18H
            MOV
                                            ; PUSH-1 STATE
                    A, SIUST, WAIT2
WAIT2:
                                            ; WAIT FOR AN I-BYTE
; MOVE RECEIVED I-BYTE INTO ACC.
           CJNE
            MOV
                    A,RCB
                                            ; MOVE DATA TO EXT. RAM
; INCREMENT PTR TO EXTERNAL RAM
; IS IT THE LAST I-BYTE?
            MOVX
                    @DPTR, A
            INC
                    DPTR
           DJNZ
                    R5, NEXTI
           POP
                    RCB
                                            ; YES, RESTORE THE CONTENTS OF RCB ; RETURN
           RETT
;***************** TRANSMIT SUBROUTINE ***************
                                         ; EXT. RAM TRANSMIT BUFFER START ; EXT. RAM TRANSMIT BUFFER LENGTH ; CONTROL STATE
TRAN:
          MOV
                   DPTR, #200H
                  R5,#0FFH
A,#0A8H
A,SIUST,WAIT
A,@DPTR
@R1,A
          MOV
          MOV
                                         ; CONTROL STATE;
; WAIT FOR CTRL BYTE XMISSION
; MOVE DATA FROM EXT. RAM TO ACC.
; MOVE DATA INTO INT. RAM @ (TBS)
; INCREMENT POINTER
; IS IT THE LAST I-BYTE ?
; MO. XMIT THE LAST I-BYTE
WAIT:
          CJNE
          MOVX
          MOV
          TNC
                   DPTR
          DJNZ
                  R5.NXTI
          MOV
                  SIUST, #57H
                                         ; RETURN.
; KEEP "BYP" IN CONTROL STATE(A8H).
          RET
NXTI:
          MOV
                  SIUST.#57H
                                           DMA-LOOP STATE
TRANSMIT THE NEXT BYTE
          MOV
                  A, #OBOH
WAIT
          JMP
END
                                                                                                                            292019-36
```



```
$DEBUG NOMOD51
$INCLUDE (REG44.PDF)
; ASSEMBLY CODE FOR SECONDARY STATIONS (MULTIPOINT)
 ; AUTO MODE; FCS OPTION
           ORG
                    оон
           SJMP
                   INIT
           ORG
                    OBH
                                        ': VECTOR ADDRESS FOR TIMERO INT.
           JMP
                   REC
                                         ; VECTOR ADDRESS FOR EXT. INT. 1
           ORG
                    13H
           JMP
                   XINTl
                                         : VECTOR ADDRESS FOR STU INTERRUPT
           ORG
                   23H
SMD, #11010100B ; INT. CLKED @ 375K; NRZI=1; PFS=1
INIT:
           MOV
           MOV
                   STAD, #55H ; STATION ADDRESS; STAD=44H FOR THE ; OTHER STATION
                                          ; INT. RAM RECEIVE BUFFER START
           MOV
                   RBS, #10H
                   RBL,#20H ; INT. RAM RECEIVE BUFFER START RBL,#20H
           MOV
           MOV
                   TBS,R1
TBL,#01H
                                       ; INT. RAM XMIT BUFFER START
; INT. RAM XMIT BUFFER LENGTH
           MOV
           VOM
                   TSD, #OH ; INT. RAM ANT BOFFAR LEAG.
NSNR,#OH
TCON,#00000100B; EXT. INT.: EDGE TRIGGERED
IE,#00010110B; SI=1; ET0=1; EX0=1
IP,#00000011B; TIMER 0: PRIORITY 1
TMOD,#0000011B; COUNTER FUNCTION: MODE 3
STS.#01000010B; RECEIVE I-FRAME.
           MOV
           MOV
           MOV
           MOV
                                        ; SET COUNTER TO OVERFLOW
           MOV
                   TLO, #OF8H
                                        ; AFTER 8 COUNTS
; TURN ON COUNTER
           SETB
                  TRO
SETB EA ; ENABLE ALL INTERRUPTS
DOT: SJMP DOT ; WAIT FOR AN INTERRUPT.
; CPU IS INTERRUPTED AT THE END OF RECEPTION (SI SET), AND AT*
DOT:
                                                                                                                      292019-37
; THE END OF LONG-FRAME TRANSMISSION (EXO SET).
     **************EXTERNAL INTERRUPT ****************
XINT1: SETB P1.7
                                          ; DISABLE CTS PIN
                                          ; RETURN.
;******** SERIAL INTERRUPT ROUTINE *************
SIINT: CLR
                   AM,HOP ; ADDRESS MATCHED?
EA ; DISABLE ALL INTERRUPTS
STS,#01000010B ; RBE=1; NB=1
           JB
           CLR
           MOV
           MOV
                   TLO, #OF8H
           SETB
                   TRO
                                         ; TURN ON COUNTER O
; ENABLE ALL INTERRUPTS
           SETB
                  EA
           RETI
                                         ; RETURN.
HOP:
           JВ
                   TBF,GETI
                                        ; A FRAME TRANSMITTED?
                                         ; A FRAME TRANSHITTED?
; EMABLE TRANSHISSION OF I-FRAME
; EMABLE CTS PIN
; CALL TRANSMIT ROUTINE
; A FRAME RECEIVED?
; DISABLE ALL INTERRUPTS
; PUT RUPI IN RECEIVE MODE
           SETB TBF
                   P1.7
           CLR
           ACALL TRAN
                   RBE, RETURN
GETT:
           .TR
           CLR
                   EΑ
           SETB
                   RBE
           MOV
                   TLO, #OF8H
           SETB
                   TRO
                                         ; TURN ON COUNTER 0
                   EA
                                           ENABLE ALL INTERRUPTS
           SETB
                                         ;
RETURN: RETI
                                                                                                                     292019-38
MOV
                   DPTR, #200H
                                         ; EXT. RAM TRANSMIT BUFFER START ; EXT. RAM TRANSMIT BUFFER LENGTH
TRAN:
                   R5, #0FFH
A, #0A8H
           MOV
                                          ; CONTROL STATE
                                         ; CONTROL STATE
; WAIT FOR CONTROL BYTE TRANSMISSION
; MOVE DATA FROM EXT. RAM TO ACC.
; MOVE DATA INTO INT. RAM AT @TBS
; INCREMENT POINTER
; IS IT THE LAST I-BYTE ?
; XMIT THE LAST I-BYTE
           CJNE
WAIT:
                   A, SIUST, WAIT
           MOVX
                   A, @DPTR
                   eri, A
           MOV
           INC
                   DPTR
           DJNZ
                   R5,NXTI
           MOV
                   SIUST, #57H
                                         ; RETURN.
; KEEP "BYP" IN CONTROL STATE
; DMA-LOOP STATE
; TRANSMIT THE NEXT BYTE
           RET
NXTI:
           MOV
                   SIUST.#57H
           MOV
                   A, #OBOH
           JMP
                   WATT
                                                                                                                        292019-39
```



#### **FLEXIBILITY IN FRAME SIZE WITH THE 8044**

```
;***********RECEIVE INTERRUPT ROUTINE***********
                                                        ; TURN OFF COUNTER 0
; EXT. RAM RECEIVE BUFFER START
; EXT. RAM RECEIVE BUFFER LENGTH
; ADDRESS STATE
; WAIT FOR ADDRESS BYTE
; MOVE "BYP" INTO CONTROL STATE
; SKIP THE ADDRESS STATE
; DISH-1 STATE
REC:
               CLR
                          TRO
                          DPTR, #200H
R5, #0FFH
A, #08H
A, SIUST, HOLD
               MOV
               MOV
HOLD:
               CJNE
               MOV
                          SIUST, #OEFH
               MOV
                          A, #18H
                                                           PUSH-1 STATE
              CJNE
                          A, SIUST, WAIT1
A, RCB
A, STAD, WAIT2
                                                           MAIT FOR THE ADDRESS BYTE
MOVE THE RECEIVED ADDRESS BYTE TO ACC.
ADDRESS MATCHED?
WATT1:
               CJNE
                          WAIT3
RCB,#00010000B
SIUST,#0CFH
              SJMP
MOV
WAIT2:
                                                           MOVE INFO. CONTROL BYTE TO RCB
MOVE "BYP" INTO BOV-LOOP STATE
               MOV
               RETI
                                                           RETURN
                         SIUST, #0EFH
A, #18H
A, SIUST, WAIT4
A, RCB
ACC.0, RTRN
RCB
WAIT3:
               MOV
                                                           MOVE "BYP" INTO CONTROL STATE
              MOV
CJNE
                                                           PUSH-1 STATE
WAIT4:
                                                           WAIT FOR THE CONTROL BYTE
MOVE RECEIVE CONTROL BYTE INTO ACC.
IF NOT AN I-FRAME RETURN
               MOV
               JB
PUSH
                                                           PUSH "BYP" INTO CONTROL STATE(10H).
PUSH-1 STATE
NEXTI:
              MOV
                          SIUST, #OEFH
                          A,#18H
               MOV
WAIT5:
              CJNE
                          A,SIUST,WAIT5
A,RCB
                                                           WAIT FOR AN I-BYTE
MOVE RECEIVED I-BYTE INTO ACC.
MOVE DATA TO EXT. RAM
               MOV
              MOVX
                          @DPTR,A
              INC
                                                          INCREMENT PTR TO EXTERNAL RAM
IS IT THE LAST I-BYTE?
YES. RESTORE THE CONTENTS OF RCB
                          DPTR
              DJNZ
                          R5, NEXTI
              POP
RTRN:
              RETI
                                                        ; RETURN
                                                                                                                                                                  292019-40
```





### APPLICATION NOTE

**AP-186** 

November 1988

# Using the 80186/188/C186/C188



#### 1.0 INTRODUCTION

The 80186 microprocessor family holds the position of industry standard among high integration microprocessors. VLSI technology incorporates the most commonly used peripheral functions with a 16-bit CPU on the same silicon die to assure compatibility and high reliability (see Figure 1). The 80186 reputation for flexibility and uncomplicated programming make it the first choice microprocessor for such data control applications as local area network equipment, PC add-on cards, terminals, disk storage subsystems, avionics, and medical instrumentation.

There are two purposes to this Application Note. The first is to explain the operation of the integrated 80186 peripheral set with a degree of detail not possible

in the data sheet. The second is to describe, through examples, the use of the 80186 with other digital logic such as memory.

The 80186 family actually consists of 4 devices: the original 80186 and 80188, and the new 80C186 and 80C188 microprocessors manufactured on Intel's CHMOS III process. The 80188 and 80C188 are 16-bit microprocessors but have 8-bit external data buses. The 80C186 and 80C188 offer the advantage of increased speed (up to 16 MHz) and important new features including a Refresh Control Unit, Power-Save Logic, and ONCETM Mode (see Figure 2). For simplicity, this Ap Note uses the name 80186 to refer collectively to all the members of the 80186 family. Differences between individual processors are pointed out as necessary.




Figure 1. 80186 Block Diagram






Figure 2. 80C186 Block Diagram

### 2.0 OVERVIEW OF THE 80186 FAMILY

#### 2.1 The CPU

The 80186 CPU shares a common base architecture with the 8086, 8088, 80286, and 80386 processors. It is completely object code compatible with the 8086/88. This architecture features four 16-bit general purpose registers (AX, BX, CX, DX) which may be used as operands in most arithmetic operations in either 8- or 16-bit units. It also features four 16-bit pointer registers (SI, DI, BP, SP) which may be used both in arithmetic operations and in accessing memory based variables. Four 16-bit segment registers (CS, DS, SS, ES) allow simple memory partitioning to aid construction of modular programs. Finally, it has a 16-bit instruction pointer and a 16-bit status register.

Physical memory addresses are generated by the 80186 identically to the 8086. The 16-bit segment value is shifted left 4 bits and then added to an offset value which is derived from combinations of the pointer

registers, the instruction pointer, and immediate values (see Figure 3). Any carry of this addition is ignored. The result is a 20-bit physical address.

The 80186 has a 16-bit ALU which performs 8 or 16-bit arithmetic and logical operations. It provides for data movement among registers, memory and I/O space. In addition, the CPU allows for high speed data transfer from one area of memory to another using string move instructions, and to or from an I/O port and memory using block I/O instructions. Finally, the CPU provides many conditional branch and control instructions.

In the 80186, as in the 8086, instruction fetching and instruction execution are performed by separate units: the bus interface unit and the execution unit, respectively. The 80186 also has a 6-byte prefetch queue as does the 8086. The 80188 has a 4-byte prefetch queue as does the 8088. As a program is excecuting, opcodes are fetched from memory by the bus interface unit and placed in this queue. Whenever the execution unit requires another opcode byte, it takes the byte out of the queue. Effective processor throughput is increased by






Figure 3. Physical Address Generation in the 80186

adding this queue, since the bus interface unit may continue to fetch instructions while the execution unit executes a long instruction. Then, when the CPU completes this instruction, it does not have to wait for another instruction to be fetched from memory.

#### 2.2 80186 CPU Enhancements

Although the 80186 is completely object code compatible with the 8086, most of the 8086 instructions require fewer clock cycles to execute on the 80186 than on the 8086 because of hardware enhancements in the bus interface unit and the execution unit. In addition, the 80186 has many new instructions which simplify assembly language programming, enhance the performance of high level language implementations, and reduce code size. The added instructions are described in Appendix H of this Ap Note.

#### 2.3 DMA Unit

The 80186 includes a DMA unit which provides two flexible DMA channels. This DMA unit will perform transfers to or from any combination of I/O space and memory space in either byte or word units. Every DMA cycle requires two to four bus cycles, one or two to fetch the data and one or two to deposit the data. This allows word data to be located on odd boundaries, or byte data to be moved from odd locations to even locations.

Each DMA channel maintains independent 20-bit source and destination pointers. Each of these pointers may independently address either I/O or memory space. After each DMA cycle, the pointers may be optionally incremented, decremented, or maintained constant. Each DMA channel also maintains a transfer

count which can terminate a series of DMA transfers after a pre-programmed number of transfers.

#### 2.4 Timers

The timer unit contains 3 independent 16-bit timer/counters. Two of them can count external events, provide waveforms based on either the CPU clock or an external clock, or interrupt the CPU after a specified count. The third timer/counter counts only CPU clocks. After a programmable interval, it can interrupt the CPU, provide a clock pulse to either or both of the other timer/counters, or send a DMA request pulse to the integrated DMA controller.

#### 2.5 Interrupt Controller

The integrated interrupt controller arbitrates interrupt requests between all internal and external sources. It can be directly cascaded as the master to an external 8259A or 82C59A interrupt controller. In addition, it can be configured as a slave controller.

#### 2.6 Clock Generator

The on-board crystal oscillator can be used with a parallel resonant, fundamental mode crystal at 2X the desired CPU clock speed (i.e., 16 MHz for an 8 MHz 80186), or with an external oscillator also at 2X the CPU clock. The output of the oscillator is internally divided by two to provide the 50% duty cycle CPU clock from which all 80186 system timing is derived. The CPU clock is externally available, and all timing parameters are referenced to it.

### 2.7 Chip Select and Ready Generation Unit

The 80186 includes integrated chip select logic which can be used to enable memory or peripheral devices. Six output lines are used for memory addressing and seven output lines are used for peripheral addressing.

The memory chip select lines are split into 3 groups for separately addressing the major memory areas in a typical 80186 system: upper memory for reset ROM, lower memory for interrupt vectors, and mid-range memory for program memory. The size of each of these regions is user programmable. The starting location and ending location of lower memory and upper memory are fixed at 00000H and FFFFFH respectively; the starting location of the mid-range memory is user programmable.

Each of the seven peripheral select lines address one of seven contiguous 128 byte blocks above a programmable base address. This base address can be located in



either memory or I/O space so that peripheral devices may be I/O or memory mapped.

Each of the programmed chip select areas has associated with it a set of programmable ready bits. These bits allow a programmable number of wait states (0 to 3) to be automatically inserted whenever an access is made to the area of memory associated with the chip select area. In addition, a bit determines whether the external ready signals (ARDY and SRDY) will be used, or whether they will be ignored (i.e., the bus cycle will terminate even though a ready has not been returned on the external pins). There are 5 total sets of ready bits which allow independent ready generation for each of upper memory, lower memory, mid-range memory, peripheral devices 0-3 and peripheral devices 4-6.

#### 2.8 Integrated Peripheral Accessing

The integrated peripheral and chip select circuitry is controlled by sets of 16-bit registers accessed using standard input, output, or memory access instructions. These peripheral control registers are all located within a 256 byte block which can be placed in either memory or I/O space. Because they are accessed exactly as if they were external devices, no new instruction types are required to access and control the integrated peripherals.

#### 3.0 USING THE 80186 FAMILY

#### 3.1 Bus Interfacing to the 80186

#### 3.1.1 OVERVIEW

The 80186 bus structure is very similar to that of the 8086. It includes a multiplexed address/data bus, along with various control and status lines (see Table 1). Each bus cycle requires a minimum of 4 CPU clock cycles along with any number of wait states required to accommodate access limitations of external memory or peripheral devices. The bus cycles initiated by the 80186 CPU are identical to the bus cycles intitiated by the 80186 integrated DMA unit.

Each clock cycle of the 80186 bus cycle is called a "T" state, and are numbered sequentially T₁, T₂, T₃, T_W and T₄. Additional idle T states (T_i) can occur between T₄ and T₁ when the processor requires no bus activity (instruction fetches, memory writes, I/O reads, etc.). The ready signals control the number of wait states (t_W) inserted in each bus cycle. The maximum number of wait states is unbounded.

The beginning of a T state is signaled by a high to low transition of the CPU clock. Each T state is divided into two phases, phase 1 (or the low phase) and phase 2 (or the high phase) (see Figure 4).




Figure 4. T-state in the 80186

Different types of bus activity occur for all of the T-states (see Figure 5). Address generation information occurs during T₁, data generation during T₂, T₃, T_W and T₄. The beginning of a bus cycle is signaled by the status lines of the processor going from a passive state (all high) to an active state in the middle of the T-state immediately before T₁ (either a T₄ or a T_i). Information concerning an impending bus cycle appears during the T-state immediately before the first T-state of the cycle itself. Two different types of T₄ and T_i can be generated: one where the T state is immediately followed by a bus cycle, and one where the T state is immediately followed by an idle T state.

During the first type of  $T_4$  or  $T_i$ , status information concerning the impending bus cycle is generated for the bus cycle immediately to follow. This information will be available no later than  $t_{CHSV}$  after the low-to-high transition of the 80186 clock in the middle of the T state. During the second type of  $T_4$  or  $T_i$ , the status outputs remain inactive because no bus cycle will follow. The decision on which type  $T_4$  or  $T_i$  state to present is made at the beginning of the T-state preceding the  $T_4$  or  $T_i$  state (see Figure 6). This determination has an effect on bus latency (see Section 3.3.2).






Figure 5. Example Bus Cycle of the 80186

Table 1. 80186 Bus Signals

Function	Signal Name
address/data address/status co-processor control local bus arbitration local bus control	AD0-AD15 A16/S3-A19-S6, BHE/S7 TEST HOLD, HLDA ALE, RD, WR, DT/R, DEN
multi-master bus ready (wait) interface status information	LOCK SRDY, ARDY S0-S2





Figure 6. Active-Inactive Status Transitions in the 80186



#### 3.1.2 PHYSICAL ADDRESS GENERATION

Physical addresses are generated by the 80186 during  $T_1$  of a bus cycle. Since the address and data lines are multiplexed on the same set of pins, addresses must be latched during  $T_1$  if they are required to remain stable for the duration of the bus cycle. To facilitate latching of the physical address, the 80186 generates an active high ALE (Address Latch Enable) signal which can be directly connected to a transparent latch's strobe input.

Figure 7 illustrates the physical address generation parameters of the 80186. Addresses are guaranteed valid no greater than  $t_{CLAV}$  after the beginning of  $T_1$ , and remain valid at least  $t_{CLAX}$  after the end of  $T_1$ . The ALE signal is driven high in the middle of the T state (either  $T_4$  or  $T_1$ ) immediately preceding  $T_1$  and is driven low in the middle of  $T_1$ , no sooner than  $t_{AVLL}$  after addresses become valid. This parameter  $(t_{AVLL})$  is required to satisfy the address latch set-up times of address valid until strobe inactive. Addresses remain stable on the address/data bus at least  $t_{LLAX}$  after ALE goes inactive to satisfy address latch hold times.



- 3. t_{CHLL}: Clock high to ALE low
- 4.  $t_{\mbox{\scriptsize CLAX}};$  Clock low to address invalid (address hold from clock low)
- $5.5 t_{LLAX}$ : ALE low to address invalid (address hold from ALE)
- 6. t_{AVLL}: Address valid to ALE low (address setup to ALE)

Figure 7. Address Generation Timing of the 80186

Because ALE goes high before addresses become valid, the delay through the address latches will be the propagation delay through the latch rather than the delay from the latch strobe, which is typically longer than the propagation delay. Note that the 80186 drives ALE high one full clock phase earlier than the 8086 or the 82C88 bus controller, and keeps it high throughout the 8086 or 82C88 ALE high time (i.e., the 80186 ALE pulse is wider).

A typical circuit for latching physical addresses is shown in Figure 8. This circuit uses 3 transparent octal non-inverting latches to demultiplex all 20 address bits provided by the 80186/80188. Typically, the upper 4 address bits only select among various memory components or subsystems, so when the integrated chip selects (see Section 8) are used, these upper bits need not be latched. The worst case address generation time from the beginning of  $T_1$  (including address latch propagation time for the circuit is:

Many memory or peripheral devices may not require addresses to remain stable throughout a data transfer. If a system is constructed wholly with these types of devices, addresses need not be latched. In addition, two of the peripheral chip select outputs of the 80186 may be configured to provide latched A1 and A2 outputs for peripheral register selects in a system which does not demultiplex the address/data bus.




Figure β. Demultiplexing the Address Bus of the 80186 Using Transparent Latches



One more signal is generated by the 80186 to address memory:  $\overline{BHE}$  (Bus High Enable). This signal, along with A0, is used to enable byte devices connected to either or both halves (bytes) of the 16-bit data bus. Because A0 is used only to enable devices onto the lower half of the data bus, memory chip address inputs are usually driven by address bits A1-A19, not A0-A19. This provides 512K unique word addresses, or 1M unique byte addresses.  $\overline{BHE}$  is not present on the 8-bit 80188. All data transfers occur on the 8-bits of the data bus.

#### 3.1.3 80186/80C186 DATA BUS OPERATION

Throughout  $T_2$ ,  $T_3$ ,  $T_W$  and  $T_4$  of a bus cycle the multiplexed address/data bus becomes a 16-bit data bus. Data transfers on this bus may be either bytes or words. All memory is byte addressable (see Figure 9).

All bytes with even addresses (A0 = 0) reside on the lower 8 bits of the data bus, while all bytes with odd addresses (A0 = 1) reside on the upper 8 bits of the data bus. Whenever an access is made to only the even byte, A0 is driven low,  $\overline{BHE}$  is driven high, and the data transfer occurs on D0-D7 of the data bus. Whenever an access is made to only the odd byte,  $\overline{BHE}$  is driven low, A0 is driven high, and the data transfer occurs on D8-D15 of the data bus. Finally, if a word access is performed to an even address, both A0 and  $\overline{BHE}$  are driven low and the data transfer occurs on D0-D15 of the data bus.

Word accesses are made to the addressed byte and to the next higher numbered byte. If a word access is performed to an odd address, two byte accesses must be performed, the first to access the odd byte at the first word address on D8-D15, the second to access the even byte at the next sequential word address on D0-D7. For example, in Figure 9, byte 0 and byte 1 can be individually accessed in two separate bus cycles to byte addresses 0 and 1 at word address 0. They may also be accessed together in a single bus cycle to word address 0. However, if a word access is made to address 1, two bus cycles will be required, the first to access byte 1 at word address 0 (note byte 0 will not be accessed), and the second to access byte 2 at word address 2 (note byte 3 will not be accessed). This is why all word data should be located at even addresses to maximize processor performance.

When byte reads are made, the data returned on the unused half of the data bus is ignored. When byte writes are made, the data driven on the unused half of the data bus is indeterminate.

#### 3.1.4 80188/80C188 DATA BUS OPERATION

Because the 80188 and 80C188 externally have only 8-bit data buses, the above discussion about upper and lower bytes of the data bus does not apply. No performance improvement will occur if word data is placed on even boundaries in memory space. All word accesses require two bus cycles, the first to access to lower byte of the word; the second to access the upper byte of the word.

Any 80188/80C188 access to the integrated peripherals is performed 16 bits at a time, whether byte or word addressing is used. If a byte operation is used, the external bus only indicates a single byte transfer even though the word access takes place.

#### 3.1.5 GENERAL DATA BUS OPERATION

Because of the bus drive capabilities of the 80186, additional buffering may not be required in many small systems. If data buffers are not used in the system, care should be taken not to allow bus contention between the 80186 and the devices directly connected to the 80186 data bus. Since the 80186 floats the address/data bus before activating any command lines, the only requirement on a directly connected device is that it float its output drivers after a read before the 80186 begins to drive address information for the next bus cycle. The parameter of interest here is the minimum time from RD inactive until addresses active for the next bus cycle (trhav). If the memory or peripheral device cannot disable its output drivers in this time, data buffers will be required to prevent both the 80186 and the device from driving these lines concurrently. This parameter is unaffected by the addition of wait states. Data buffers solve this problem because their output float times are typically much faster than the 80186 required minimum.






Figure 9. Physical Memory Byte/Word Addressing in the 80186

If data buffers are required, the 80186 provides  $\overline{DEN}$ (Data ENable) and  $DT/\overline{R}$  (Data Transmit/Receive) signals to simplify buffer interfacing. The DEN and  $DT/\overline{R}$  signals are activated during all bus cycles. The DEN signal is driven low whenever the processor is either ready to receive data (during a read) or when the processor is ready to send data (during a write). In other words, DEN is low during any active bus cycle when address information is not being generated on the address/data pins. In most systems, the  $\overline{DEN}$  signal should **not** be directly connected to the  $\overline{OE}$  input of buffers, since unbuffered devices (or other buffers) may be directly connected to the processor's address/data pins. If DEN were directly connected to several buffers, contention would occur during read cycles, as many devices attempt to drive the processor bus. Rather, it should be a factor (along with the chip selects for buffered devices) in generating the output enable.

The  $DT/\overline{R}$  signal determines the direction of data through the bi-directional buffers. It is high whenever

data is being written from the processor, and is low whenever data is being read into the processor. Unlike the  $\overline{DEN}$  signal, it may be directly connected to bus buffers, since this signal does not usually enable the output drivers of the buffer. An example data bus subsystem supporting both buffered and unbuffered devices is shown in Figure 10. Note that the A side of the buffer is connected to the 80186, the B side to the external device. The  $\overline{DT/R}$  signal can directly drive the T (transmit) signal of a typical buffer since it has the correct polarity.

#### 3.1.6 CONTROL SIGNALS

The 80186 directly provides the control signals  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{LOCK}$  and  $\overline{TEST}$ . In addition, the 80186 provides the status signals S0–S2 and S6 from which all other required bus control signals can be generated.

#### 3.1.6.1 RD and WR

The  $\overline{RD}$  and  $\overline{WR}$  signals strobe data to or from memory or I/O space. The  $\overline{RD}$  signal is driven low at the beginning of  $T_2$ , and is driven high at the beginning of  $T_4$  during all memory and I/O reads (see Figure 11).  $\overline{RD}$  will not become active until the 80186 has ceased driving address information on the address/data bus. Data is sampled into the processor at the beginning of  $T_4$ .  $\overline{RD}$  will not go inactive until the processor's data hold time has been satisfied.




Figure 10. Example 80186 Buffered/Unbuffered Data Bus



Note that the 80186 does not provide separate I/O and memory  $\overline{RD}$  signals. If separate I/O read and memory read signals are required, they can be synthesized using the  $\overline{S2}$  signal (which is low for all I/O operations and high for all memory operations) and the  $\overline{RD}$  signal (see Figure 12). It should be noted that if this approach is used, the  $\overline{S2}$  signal will require latching, since the  $\overline{S2}$  signal (like  $\overline{S0}$  and  $\overline{S1}$ ) goes to an inactive state well before the beginning of  $T_4$  (where  $\overline{RD}$  goes inactive). If  $\overline{S2}$  was directly used for this purpose, the type of read command (I/O or memory) could change just before  $T_4$  as  $\overline{S2}$  goes to the inactive state (high). The status signals may be latched using ALE the same as the address signals (often using the spare bits in the address latches).

Often the lack of a separate I/O and memory RD signal is not important in an 80186 system. Each 80186 chip select signal will respond to accesses exclusively in memory or I/O space. Thus, when a chip select is used, the external device is enabled only during accesses to the proper address in the proper space.

The  $\overline{WR}$  signal is also driven low at the beginning of  $T_2$ and driven high at the beginning of T₄ (see Figure 13). In similar fashion to the  $\overline{RD}$  signal, the  $\overline{WR}$  signal is active for all memory and I/O writes. Again, separate memory and I/O control lines may be generated using the latched  $\overline{S2}$  signal along with  $\overline{WR}$ . More important, however, is the role of the active-going edge of  $\overline{WR}$ . At the time WR makes its high-to-low transition, valid write data is not present on the data bus. This has consequences when using WR to enable such devices as DRAMs since those devices require the data to be stable on the falling edge. In DRAM applications, the problem is solved by the DRAM controller (an Intel 8207, for example). For other applications which require valid data before the WR transition, place crosscoupled NAND gates between the CPU and the device on the WR line (see Figure 14). The added gates delay the active-going edge of  $\overline{WR}$  to the device by one clock phase, at which time valid data is driven on the bus by the 80186.




Figure 11. Read Cycle Timing of the 80186




Figure 12. Generating I/O and Memory Read Signals from the 80186



#### 3.1.6.2 Queue Status Signals

If the  $\overline{\text{RD}}$  line is externally grounded during reset and remains grounded during processor operation, the 80186 will enter Queue Status Mode. When in this mode, the  $\overline{\text{WR}}$  and ALE signals become queue status outputs, reflecting the status of the internal prefetch queue during each clock cycle. These signals are provided to allow a processor extension (such as the Intel 8087 floating point processor) to track execution of instructions within the 80186. The interpretation of QSO (ALE) and QSI ( $\overline{\text{WR}}$ ) is given in Table 2. These signals change on the high-to-low clock transition, one clock phase earlier than on the 8086. Note that since execution unit operation is independent of bus interface unit operation, queue status lines may change in any T state.

Table 2. 80186 Queue Status

QS1	QS0	Interpretation
0	0	no operation
0	1	first byte of instruction taken
		from queue
[ 1	0	queue was reinitialized
1	1	subsequent byte of instruction
		taken from queue

Since the ALE,  $\overline{RD}$ , and  $\overline{WR}$  signals are not directly available from the 80186 when it is configured in queue status mode, these signals must be derived from the status lines  $\overline{SO} - \overline{S2}$  using an external 82C88 bus controller (see Figure 15). To prevent the 80186 from accidentally entering queue status mode during reset, the  $\overline{RD}$  line is internally provided with a weak pullup device.




Figure 13. Write Cycle Timing of the 80186




Figure 14. Synthesizing Delayed Write from the 80186



#### 3.1.6.3 Status Lines

The 80186 provides 3 status outputs which indicate the type of bus cycle currently being executed. These signals go from an inactive state (all high) to one of seven possible active states during the T state immediately preceding  $T_1$  of a bus cycle (see Figure 6). The possible status line encodings are given in Table 3. The status lines are driven to their inactive state in the  $T_3$  or  $T_W$  state immediately preceding  $T_4$  of the current bus cycle.

Table 3. 80186 Status Line Interpretation

S2	S1	S0	Operation
0	0	0	interrupt acknowledge
0	0	1	read I/O
0	1	0	write I/O
0	1	1	halt
1	0	0	instruction fetch
1	0	1	read memory
1	1	0	write memory
1	1	1	passive

The status lines may be directly connected to an 82C88 bus controller, which provides local bus control signals or multi-bus control signals (see Figure 15). Use of the 82C88 bus controller does not preclude the use of the 80186 generated  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$  and ALE signals, however. The 80186 directly generated signals can provide local bus control signals, while an 82C88 can provide multi-bus control signals.




Figure 15. 80186/82C88 Bus Controller Interconnection

Two additional status signals are provided by 80186 family members. S6 provides information concerning the unit generating the bus cycle. It is time multiplexed with A19, and is available during T2, T3, T4 and Tw. In the 8086 family, all central processors (e.g., the 8086 and 8087) drive this line low, while all I/O processors (e.g., 8089) drive this line high during their respective bus cycles. Following this scheme, the 80186 drives this line low whenever the bus cycle is generated by the 80186 CPU, but drives it high when the bus cycle is generated by the integrated 80186 DMA unit. This allows external devices to distinguish between bus cycles fetching data for the CPU from those transfering data for the DMA unit.

S7 and BHE are logically equivalent signals provided by the 80186 and the 80C186 (see Section 3.1.2). S7 is always high on the 80188 and 80C188 (except during 80C188 DRAM refresh cycles) which signifies the presence of an 8-bit data bus.

Three other status signals are available on the 8086 but not on the 80186. They are S3, S4, and S5. Taken together, S3 and S4 indicate the segment register from which the current physical address has been derived. S5 indicates the state of the interrupt flip-flop. On the 80186, these signals will always be low.

#### 3.1.6.4 TEST and LOCK

Finally, the <u>80186</u> provides a <u>TEST</u> input and a <u>LOCK</u> output. The <u>TEST</u> input is used in conjunction with the processor WAIT instruction. It is typically driven by a coprocessor to indicate whether it is busy.

The LOCK output is driven low whenever the data cycles of a LOCKED instruction are executed. A LOCKED instruction is generated whenever the LOCK prefix occurs immediately before an instruction. The LOCK prefix is active for the single instruction immediately following the LOCK prefix. The LOCK signal indicates to a bus arbiter (e.g., the 8289) that a series of locked data transfers is occurring. The bus arbiter should under no circumstances release the bus while locked transfers are occurring. The 80186 will not recognize a bus HOLD, nor will it allow DMA cycles to be run by the integrated DMA controller during locked data transfers. LOCKED transfers are typically used in multiprocessor systems to access memory based semaphore variables which control access to shared system resources.

On the 80186, the  $\overline{LOCK}$  signal will go active during  $T_1$  of the first DATA cycle of the locked transfer. It is driven inactive during  $T_4$  of the last DATA cycle of the locked transfers (assuming no wait states). On the 8086, the  $\overline{LOCK}$  signal is activated immediately after the LOCK prefix is executed. The LOCK prefix may be executed well before the processor is prepared to perform the locked data transfer. This has the unfortunate consequence of activating the  $\overline{LOCK}$  signal before the first LOCKED data cycle is performed. Since  $\overline{LOCK}$  is active before the 8086 requires the bus for the data transfer, opcode pre-fetching can be LOCKED. LOCKED prefetching will not occur with the 80186.

The LOCK output is also driven low during interrupt acknowledge cycles when the integrated interrupt controller operates in Cascade or Slave Modes (see Sections 6.5.2 and 6.5.3). In these modes, the operation of the LOCK pin may be altered when an interrupt occurs



during execution of a software-LOCKED instruction. See Section 6.5.4 for a description of additional hardware necessary to block DMA and HOLD requests under such circumstances.

#### 3.1.7 HALT TIMING

A HALT bus cycle signifies that the 80186 CPU has executed a HLT instruction. It differs from a normal bus cycle in two ways.

The first way a HALT bus cycle differs from a normal bus cycle is that neither  $\overline{RD}$  nor  $\overline{WR}$  will be driven active. Address and data information will not be driven by the processor, and no data will be returned. The second way a HALT bus cycle differs from a normal bus cycle is that the  $\overline{SO}-\overline{S2}$  status lines go to their inactive state (all high) during  $T_2$  of the bus cycle, well before they go to their inactive state during a normal bus cycle.

Like a normal bus cycle, however, ALE is driven active. Since no valid address information is present, the information strobed into the address latches should be ignored. This ALE pulse can be used, however, to latch the HALT status from the  $\overline{S0}-\overline{S2}$  status lines.

The processor being halted does not interfere with the operation of any of the 80186 integrated peripheral units. This means that if a DMA transfer is pending while the processor is halted, the bus cycles associated with the transfer will run. In fact, DMA latency time will improve while the processor is halted because the DMA unit will not be contending with the processor for access to the 80186 (see section 4.4.1).

#### 3.1.8 82C88 AND 8289 INTERFACING

The 82C88 and 8289 are the bus controller and multimaster bus arbitration devices used with the 8086. Because the 80186 bus is similar to the 8086 bus, they can be used with the 80186. Figure 16 shows an 80186 interconnection to these two devices.

The 82C88 bus controller generates control signals  $(\overline{RD}, \overline{WR}, ALE, DT/\overline{R}, \overline{DEN}, etc.)$  for an 8086 maximum mode system. It derives its information by decoding status lines  $\overline{S0}-\overline{S2}$  of the processor. Because the 80186 and the 8086 drive the same status information on these lines, the 80186 can be directly connected to the 82C88 just as in an 8086 system. Using the 82C88 with the 80186 does not prevent using the 80186 control signals. Many systems require both local bus control signals and system bus control signals. In this type of system, the 80186 lines could be used as the local signals, with the 82C88 lines used as the system signals. Note that in an 80186 system, the 82C88 generated ALE pulse occurs later than that of the 80186 itself. In many multimaster bus systems, the 82C88 ALE pulse




Figure 16. 80186/8288/8289 Interconnection

should be used to strobe the addresses into the system bus address latches to insure that the address hold times are met.

The 8289 bus arbiter arbitrates the use of a multi-master system bus among various devices, each of which can become the bus master. This component also decodes status lines  $\overline{S0}$  –  $\overline{S2}$  directly to determine when the system bus is required. When the system bus is required, the 8289 forces the processor to wait until it has acquired control of the bus, then it allows the processor to drive address, data and control information onto the system bus. The system determines when it requires system bus resources by an address decode. Whenever the address being driven coincides with the address of an on-board resource, the system bus is not required and thus will not be requested. The circuit shown in Figure 17 factors the 80186 chip select lines to determine when the system bus should be requested, or when the 80186 request can be satisfied using a local resource.

#### 3.1.9 READY INTERFACING

The 80186 provides two ready lines, a synchronous ready (SRDY) line and an asynchronous ready (ARDY) line. These lines signal the bus controller to insert wait states (T_W) into a CPU bus cycle, allowing slower devices to respond to bus activity. Wait states will only be inserted when both ARDY and SRDY are low, i.e., only one of the lines need be active to terminate a bus cycle. Figure 17 depicts the logical ORing of the ARDY and SRDY functions. Any number of wait states may be inserted into a bus cycle. The 80186 will ignore the RDY inputs during any accesses to the integrated peripheral registers and to any area where the chip select ready bits indicate that the external ready should be ignored.






Figure 17. 80186 Ready Circuitry

The timing required by the two RDY lines is different. Inputs to the ARDY pin will be internally synchronized to the CPU clock before being presented to the rest of the bus control logic as shown in Figure 17. The first flip-flop is used to "resolve" the asynchronous transition of the ARDY line. It will achieve a definite high or low level before its output is latched into the second flip-flop. When latched high, it passes along the level present on the ARDY line; when latched low, it forces not ready to be passed along to the rest of the circuit. (See Appendix B for synchronizer information.)

Figure 18 depicts activity for Normally-Ready and Normally-Not-Ready configurations of external logic. Remember that for ARDY to force wait states, SRDY must be low as well.

In a Normally-Not-Ready implementation the setup and hold times of both the resolution flip-flop and the ready latch must be satisfied. The ARDY pin must go active at least Taryhch (also denoted Tarych) before the rising edge of T2, T3 or Tw, and stay active until Tclarx after the falling edge of T3 or Tw to stop generation of wait states and terminate the bus cycle. If ARDY goes active before the rising edge of T2 and stays active after the falling edge of T3 there will be no wait state inserted.

In a Normally-Ready implementation the setup and hold times of either the resolution flip-flop or the ready latch must be met. Wait states will be generated if ARDY goes inactive TARYHCH (also denoted




Figure 18. ARDY Transitions



Tarych) before the rising edge of T₂ and stays inactive a minimum of Tarychl after the edge, or if ARDY goes inactive at least Tarylcl before the falling edge of T₃ and stays inactive a minimum of Tclarx after the edge. The 80186 ready circuitry performs this way to allow a slow device the maximum amount of time to respond with a not ready after it has been selected.

The synchronous ready (SRDY) line requires that all transitions on this line during T₂, T₃, or T_W satisfy setup and hold times (t_{SRYCL} and t_{CLSRY} respectively). If these requirements are not met, the CPU will not function properly. Valid transitions on this line and subsequent wait state insertion is shown in Figure 19. The bus controller looks at SRDY at the beginning of each T₃ and T_W. If the line is sampled active at the beginning of either of these two cycles, that cycle will be immediately followed by T₄. If the line is sampled inactive at the beginning of either T state, that cycle will be followed by a T_W. Any asynchronous transition on the SRDY line not occurring at the beginning of T₃ or T_W, i.e., when the processor is not sampling the input, will not cause CPU malfunction.

#### 3.1.10 BUS PERFORMANCE ISSUES

Bus cycles occur sequentially, but do not necessarily come immediately one after another, that is the bus may remain idle for several T states (T_i) between each bus access initiated by the 80186. The reader should recall that a separate unit, the bus interface unit, fetches opcodes from memory, while the execution unit actually executes the pre-fetched instructions. The number of clock cycles required to execute an 80186 instruction vary from 2 clock cycles for a register to register move to 67 clock cycles for an integer divide.

If a program contains many long instructions, program execution will be CPU limited, that is, the instruction queue will be constantly filled. Thus, the execution unit does not need to wait for an instruction to be fetched. If a program contains mainly short instructions (for example, data move instructions), the execution will be bus limited. Here, the execution unit will have to wait often for an instruction to be fetched before it continues. Programs illustrating this effect and performance degradation of each with the addition of wait states are given in appendix G.

Although the amount of bus utilization will vary considerably from one program to another, a typical instruction mix on the 80186 will require greater bus utilization than the 8086. The 80186 executes most instructions in fewer clock cycles, thus requiring instructions from the queue at a faster rate. This also means that the effect of wait states is more pronounced in an 80186 system than in an 8086 system. In all but a few cases, however, the performance degradation incurred by adding a wait state is less than might be expected because instruction fetching and execution are performed by separate units.

#### 3.2 Example Memory Systems

#### **3.2.1 2764 INTERFACE**

With the above knowledge of the 80186 bus, various memory interfaces may be generated. One of the simplest is the example EPROM interface shown in Figure 20.




Figure 19. Valid SRDY Transitions






Figure 20. Example 2764/80186 Interface

The addresses are latched using the circuit shown earlier. Note that the A0 line of each EPROM is connected to the A1 address line from the 80186, not the A0 line. Remember, A0 only signals a data transfer on the lower 8 bits of the 16-bit data bus. The EPROM outputs are connected directly to the address/data inputs of the 80186, and the 80186  $\overline{\text{RD}}$  signal is used as the  $\overline{\text{OE}}$  for the EPROMs.

The chip enable of the EPROM is driven directly by the chip select output of the 80186 (see section 8). In this configuration, the access time calculation for the EPROMs are:

time from address: (3 + N) *  $t_{CLCL}$  -  $t_{CLAV}$  -  $t_{PD}$  (latch) -  $t_{DVCL}$ 

time from chip select: (3 + N) *  $t_{CLCL} - t_{CLCSV} - t_{DVCL}$  time from  $\overline{RD}$   $\overline{(OE)}$ : (2 + N)  $t_{CLCL} - t_{CLRL} - t_{DVCL}$ 

where:

t_{CLAV} = time from clock low in T₁ until addresses are valid

t_{CLCL} = clock period of processor

t_{PD} = time from input valid of latch until output valid of latch

 $t_{DVCL} = 186$  data valid input setup time until clock low time in  $T_4$ 

t_{CLCSV} = time from clock low in T₁ until chip selects are valid

 $t_{CLRL} =$ time from clock low in  $T_2$  until  $\overline{RD}$  goes low

N = number of wait states inserted

The only significant parameter not included above is  $t_{RHAV}$ , the time from  $\overline{RD}$  inactive (high) until the 80186 begins driving address information. The output float time of the EPROM must be within this spec. If slower EPROMs are used, a discrete buffer **must** be inserted between the EPROM data lines and the address/data bus, since these devices may continue to drive data information on the multiplexed address/data bus when the 80186 begins to drive address information for the next bus cycle.

#### 3.2.2 8203 DRAM INTERFACE

An example 8203/DRAM interface is shown in Figure 21. The 8203 provides all required DRAM control signals, address multiplexing, and refresh generation. In this circuit, the 8203 is configured to interface to 64K DRAMs.

All 8203 cycles are generated off control signals (RD and  $\overline{WR}$ ) provided by the 80186. These signals will not go active until  $T_2$  of the bus cycle. In addition, since the 8203 clock (generated by the internal crystal oscillator of the 8203) is asynchronous to the 80186 clock, all memory requests by the 80186 must be synchronized to the 8203 before the cycle will be run. To minimize this synchronization time, the 8203 should be used with the highest speed crystal that will maintain DRAM compatability. If a 25 MHz crystal is used (the maximum allowed by the 8203) two wait states will be required by the example circuit when using 150 ns DRAMs with an 8 MHz 80186, and three wait states if 200 ns DRAMs are used (see Figure 22).

The entire DRAM array controlled by the 8203 can be selected by one or a group of the 80186 provided chip selects. These chip selects can also insert the wait states required by the interface.




Figure 21. Example 8203/DRAM/80186 Interface

Since the 8203 is operating asynchronously to the 80186, the RDY output of the 8203 must be synchronized to the 80186. The 80186 ARDY line provides the necessary ready synchronization. The 8203 ready outputs operate in a normally not ready mode, that is, they are only driven active when an 8203 cycle is being executed, and a refresh cycle is not being run. The 8203 SACK is presented to the 80186 only when the DRAM is being accessed. Notice that the SACK output of the 8203 is used, rather than XACK. Since the 80186 will insert at least one full CPU clock cycle between the time RDY is sampled active and the time data must be present on the data bus, the XACK signal would insert unnecessary additional wait states, since it does not indicate ready until valid data is available from the memory.

#### 3.2.3 8207 DRAM INTERFACE

The 8207 advanced dual-port DRAM controller provides a high performance DRAM memory interface specifically for 80186 microcomputer systems. This controller provides all address multiplexing and

DRAM refresh circuitry. In addition, it synchronizes and arbitrates memory requests from two different ports (e.g., an 80186 and a Multibus), allowing the two ports to share memory. Finally, the 8207 provides a simple interface to the 8206 error detection and correction chip.

The simplest 8207 (and also the highest performance) interface is shown in Figure 23. This shows the 80186 connected to an 8207 using the 8207 slow cycle, synchronous status interface. In this mode, the 8207 decodes the cycle to be run directly from the status lines of the 80186. In addition, since the 8207 CLOCKIN is driven by the CLKOUT of the 80186, any performance degradation caused by required memory request synchronization between the 80186 and the 8207 is not present. Finally, the entire memory array driven by the 8207 may be selected using one or a group of the 80186 memory chip selects, as in the 8203 interface above.

The  $8207 \overline{AACK}$  signal generates a synchronous ready signal to the 80186 in the above interface. Since dynamic memory periodically requires refreshing, 80186 ac-




Figure 22. Example 8203 Access Time Calculation




Figure 23. 80186/8207/DRAM Interface

cess cycles may occur simultaneously with an 8207 generated refresh cycle. When this occurs, the 8207 will hold the AACK line high until the processor initiated access is run (note, the sense of this line is reversed with respect to the 80186 SRDY input). This signal should be factored with the DRAM (8207) select input and used to drive the SRDY line of the 80186. Remember that either SRDY and ARDY needs to be active for a bus cycle to be terminated. If asynchronous devices (e.g., a Multibus interface) are connected to the ARDY line with the 8207 connected to the SRDY line,

care must be taken in design of the ready circuit such that only one of the RDY lines is driven active at a time to prevent premature termination of the bus cycle.

### 3.3 HOLD/HLDA Interface

The 80186 employs a HOLD/HLDA bus exchange protocol. This protocol allows other asynchronous bus masters (i.e., ones which drive address, data, and control information on the bus) to gain control of the bus.

#### 3.3.1 HOLD RESPONSE

In the HOLD/HLDA protocol, a device requiring bus control (e.g., an external DMA device) raises the HOLD line. In response to this HOLD request, the 80186 will raise its HLDA line after it has finished its current bus activity. When the external device is finished with the bus, it drops its bus HOLD request. The 80186 responds by dropping its HLDA line and resuming bus operation.

When the 80186 recognizes a bus hold by driving HLDA high, it will float many of its signals (see Figure 24). AD0-AD15 and  $\overline{DEN}$  are floated within



 $t_{CLAZ}$  after the same clock edge that HLDA is driven active. A16-A19,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{BHE}$ ,  $DT/\overline{R}$ , and  $\overline{SO}-\overline{S2}$  are floated within  $t_{CHCZ}$  after the clock edge immediately before the clock edge on which HLDA comes active.




Figure 24. Signal Float/HLDA Timing of the 80186

Only the above mentioned signals are floated during bus HOLD. Of the signals not floated by the 80186, some have to do with peripheral functionality (e.g., TMR OUT). Many others either directly or indirectly control bus devices. These signals are ALE and all the chip select lines (UCS, LCS, MCSO-3, and PCSO-6).

#### 3.3.2 HOLD/HLDA TIMING AND BUS LATENCY

The time required between HOLD going active and the 80186 driving HLDA active is known as bus latency. Many factors affect bus latency, including synchronization delays, bus cycle times, locked transfer times and interrupt acknowledge cycles.

The HOLD request line is internally synchronized by the 80186, and may therefore be an asynchronous input. To guarantee recognition on a particular clock edge, it must satisfy setup and hold times to the falling edge of the CPU clock. A full CPU clock cycle is required for synchronization (see Appendix B). If the bus is idle, HLDA will follow HOLD by two CPU clock cycles plus a small amount of setup and propagation delay time. The first clock cycle synchronizes the input;




Figure 25. 80186 Idle Bus Hold/HLDA Timing

the second signals the internal circuitry to initiate a bus hold (see Figure 25).

Many factors influence the number of clock cycles between a HOLD request and a HLDA. These make bus latency longer than the best case shown above. Perhaps the most important factor is that the 80186 will not relinquish the local bus until the bus is idle. The bus can become idle only at the end of a bus cycle. The 80186 will normally insert no T_i states between T₄ and T₁ of the next bus cycle if it requires any bus activity (e.g., instruction fetches or I/O reads). However, the 80186 may not have an immediate need for the bus after a bus cycle, and will insert T_i states independent of the HOLD input (see Section 3.1.1).

When the HOLD request is active, the 80186 will be forced to proceed from T₄ to T_i in order that the bus may be relinquished. HOLD must go active 3 T-states before the end of a bus cycle to force the 80186 to insert idle T-states after T₄ (one to synchronize the request, and one to signal the 80186 that T₄ of the bus cycle will be followed by idle T-states, see section 3.1.1). After the bus cycle has ended, the bus hold will be immediately acknowledged. If, however, the 80186 has already determined that an idle T-state will follow T₄ of the current bus cycle, HOLD need go active only 2 T-states before the end of a bus cycle to force the 80186 to relinquish the bus. This is because the external HOLD request is not required to force the generation of idle T-states. Figure 26 graphically portrays the scenarios depicted above.






Figure 26. HOLD/HLDA Timing in the 80186

An external HOLD has higher priority than both the 80186 CPU or integrated DMA unit. However, an external HOLD will not separate the two cycles needed to perform a word access when the word accessed is located at an odd location (see Section 3.1.3). In addition, an external HOLD will not separate the two-to-four bus cycles required for the integrated DMA unit to perform a transfer. Each of these factors will add to the bus latency of the 80186.

Another factor influencing bus latency time is locked transfers. Whenever a locked transfer is occurring, the 80186 will not recognize external HOLDs (nor will it recognize internal DMA bus requests). Locked transfers are programmed by preceding an instruction with the LOCK prefix. String instructions may be locked. Since string transfers may require thousands of bus cycles, bus latency time will suffer if they are locked.

The final factor affecting bus latency time is interrupt acknowledge cycles. When an external interrupt controller is used, or if the integrated interrupt controller is used in Slave mode (see Section 4.4.1) the 80186 will run two interrupt acknowledge cycles back to back.



These cycles are automatically "locked" and will never be separated by bus HOLD. See Section 6.5 on interrupt acknowledge timing for more information concerning interrupt acknowledge timing.

#### 3.3.3 COMING OUT OF HOLD

When the HOLD input goes inactive, the processor lowers its HLDA line in a single clock as shown in Figure 27. If there is pending bus activity, only two  $T_i$  states will be inserted after HLDA goes inactive and status information will go active during the last idle state concerning the bus cycle about to be run (see Sec-

tion 3.1.1). If there are no bus cycles to be run by the CPU, it will continue to float all lines until the last  $T_i$  before it begins its first bus cycle after the HOLD.

A special mechanism exists on the 80C186/80C188 to provide for DRAM refreshing while the bus is in HOLD. If the refresh control unit issues a request to the integrated bus controller while HOLD is in effect, the processor lowers HLDA. It is the responsibility of the external bus master to release the bus by deasserting HOLD so that the refresh cycle can take place (see Figure 28). The external master can then reassume control of the bus subject to the usual requirements placed on the HOLD input.




Figure 27. 80186 Coming out of Hold




Figure 28. Release of 80C186/80C188 HOLD to Run Refresh Cycle



# 3.4 Differences between the 8086 Bus and the 80186 Bus

The 80186 bus was defined to be upward compatible with the 8086 bus. As a result, the 8086 bus interface components (the 82C88 bus controller and the 8289 bus arbiter) may be used with the 80186. There are a few significant differences between the two processors which should be considered.

### **CPU Duty Cycle and Clock Generator**

The 80186 employs an integrated clock generator which provides a 50% duty cycle CPU clock. This is different from the 8086, which utilizes an external clock generator to provide 33% ( $\frac{1}{3}$  high,  $\frac{2}{3}$  low) CPU clock. The following points relate to 80186 clock generation:

- 1) The 80186 uses a crystal or external frequency input twice the desired processor clock frequency.
- No oscillator output is available from the 80186 internal oscillator.
- The 80186 does not provide a clock output at reduced frequency from the 80186. However, a timer output may be easily programmed for this purpose.
- 4) Interfacing the 80186 to devices needing a 33% duty cycle clock (for example, the 8087) is possible, but requires careful timing analysis.
- 5) Care should be exercised not to exceed the drive capability of the 80186 CLKOUT pin.

#### **Local Bus Controller and Control Signals**

The 80186 simultaneously provides both local bus controller outputs and status outputs for use with the 82C88 bus controller. This is different from the 8086 where the local bus controller outputs are sacrificed if

status outputs are desired. These differences will manifest themselves in 8086 systems and 80186 systems as follows:

- 1) Because the 80186 can simultaneously provide local bus control signals and status outputs, many systems supporting both a system bus (e.g., a MULTIBUS®) and a local bus will not require two separate external bus controllers, that is, the 80186 bus control signals may be used to control the local bus while the 80186 status signals are concurrently connected to the 82C88 bus controller to drive the control signals of the system bus.
- 2) The ALE signal of the 80186 goes active a clock phase earlier on the 80186 then on the 8086 or 82C88. This minimizes address propagation time through the address latches, since typically the delay time through these latches from inputs valid is less than the propagation delay from the strobe input active.
- 3) The 80186 RD input must be tied low to provide queue status outputs from the 80186 (see Figure 29). When so strapped into "queue status mode," the ALE and WR outputs provide queue status information. Notice that queue status information is available one clock phase earlier from the 80186 than from the 8086 (see Figure 30).




Figure 29. Generating Queue Status Information from the 80186




Figure 30, 80186 and 8086 Queue Status Generation



#### HOLD/HLDA vs. RQ/GT

As discussed earlier, the 80186 uses a HOLD/HLDA protocol for exchanging bus mastership (like the 8086 in min mode) rather than the RQ/GT protocol used by the 8086 in max mode. This allows compatibility with Intel's bus master peripheral devices (for example the 82586 Ethernet controller or 82730 high performance CRT controller/text coprocessor).

#### Status Information

The 80186 does not provide S3-S5 status information. On the 8086, S3 and S4 provide information regarding the segment register generating the physical address of the current bus cycle. S5 provides information concerning the state of the interrupt enable flip-flop. These status lines are always low on the 80186.

Status signal S6 indicates whether the current bus cycle is initiated by either the CPU or a DMA device. Subsequently, it is always low on the 8086. On the 80186, it is low whenever the current bus cycle is initiated by the 80186 CPU, and is high when the current bus cycle is initiated by the integrated DMA unit.

#### Miscellaneous

The 80186 does not provide early and late write signals, as does the 82C88 bus controller. The  $\overline{WR}$  signal generated by the 80186 corresponds to the early write signal of the 82C88. This means that data is not stable on the address/data bus when this signal is driven active.

The 80186 also does not provide both I/O and memory read and write command signals. If these signals are desired, an external 82C88 bus controller may be used, or the  $\overline{S2}$  signal may be used to synthesize both commands (see Section 3.1.6.1).

### 4.0 DMA UNIT INTERFACING

The 80186 includes a DMA unit consisting of two independent DMA channels. These channels operate independently of the CPU, and drive all integrated bus interface components (bus controller, chip selects, etc.) exactly as the CPU (see Figure 31). This means that bus cycles initiated by the DMA unit are the same as bus cycles initiated by the CPU (except that S6 = 1 during all DMA initiated cycles). Interfacing the DMA unit itself is very simple, since except for the addition of the DMA request connection, it is exactly the same as interfacing to the CPU.




Figure 31. 80186 CPU/DMA Channel Internal Model



#### 4.1 DMA Features

Each of the two DMA channels provides the following features:

- Independent 20-bit source and destination pointers which access the I/O or memory location from which data will be fetched or to which data will be deposited
- Programmable auto-increment, auto-decrement or neither of the source and destination pointers after each DMA transfer
- Programmable termination of DMA activity after a certain number of DMA transfers
- Programmable CPU interruption at DMA termination
- Byte or word DMA transfers to or from even or odd memory or I/O addresses
- Programmable generation of DMA requests by:
  - 1) the source of the data
  - 2) the destination of the data
  - 3) timer 2 (see Section 5)
  - 4) the DMA unit itself (continuous DMA requests)

## 4.2 DMA Unit Programming

Each of the two DMA channels contains a number of registers to control channel operation. These registers are included in the 80186 integrated peripheral control block (see Appendix A). These registers include the source and destination pointer registers, the transfer count register and the control register. The layout of the bits in these registers is given in Figures 32 and 33.

The 20-bit source and destination pointers access the complete 1 Mbyte address space of the 80186 and all 20

bits are affected by the auto-increment or auto-decrement unit of the DMA. The address space is seen as a flat, linear array without segments. Even though the usual I/O addressability of the 80186 is 64 Kbytes, it is possible to perform I/O accesses over a 1 Mbyte address range. Therefore, it is important to program the upper four bits of the pointer registers to 0 if routine I/O addresses are desired.

After every DMA transfer the 16-bit DMA transfer count register it is decremented by 1, whether a byte transfer or a word transfer has occurred. If the TC bit in the DMA control register is set, the DMA ST/STOP bit (see below) will be cleared when this register goes to 0, causing all DMA activity to cease. A transfer count of zero allows 65536 (2¹⁶) transfers.

Upon reset, the contents of the DMA pointer registers and transfer count registers are indeterminate; initialization of all the bits should be practiced.

The DMA control register (see Figure 33) contains bits which control various channel characteristics, including for each of the data source and destination whether the pointer points to memory or I/O space, or whether the pointer will be incremented, decremented or left alone after each DMA transfer. It also contains a bit which selects byte or word transfers. Two synchronization bits determine the source of the DMA requests (see Section 4.7). The TC bit determines whether DMA activity will cease after a programmed number of DMA transfers, and the INT bit enables interrupts to the processor when this has occurred (note that an interrupt will not be generated to the CPU when the transfer count register reaches zero unless both the INT bit and the TC bit are set).






Figure 32. 80186 DMA Register Layout




Figure 33. DMA Control Register

The control register also contains a start/stop (ST/ STOP) bit which enables DMA transfers. Whenever this bit is set, the channel is armed, that is, a DMA transfer will occur whenever a DMA request is made to the channel. A companion bit, the CHG/NOCHG bit, allows the DMA control register to be changed without modifying the state of the start/stop bit. The ST/STOP bit will only be modified if the CHG/NOCHG bit is also set during the write to the DMA control register. The CHG/NOCHG bit is write only. It will always be read back as a 0. Because DMA transfers could occur immediately after the ST/STOP bit is set, it should only be set after all other DMA controller registers have been programmed. This bit is automatically cleared when the transfer count register reaches zero and the TC bit in the DMA control register is set, or when the transfer count register reaches zero and unsynchronized DMA transfers are programmed.

All DMA unit programming registers are directly accessible by the CPU. This means the CPU can, for example, modify the DMA source pointer register after 137 DMA transfers have occurred, and have the new pointer value used for the 138th DMA transfer. If more than one register in the DMA channel is being modified at any time that a DMA request may be generated and the DMA channel is enabled (the ST/STOP bit in the control register is set), the register programming values should be placed in memory locations and moved into the DMA registers using a locked string move instruction. This will prevent a DMA transfer from occurring after only some of the register values have changed. The above also holds true if a read/modify/write type of operation is being performed (e.g., ANDing off bits in a pointer register in a single AND instruction to a pointer register mapped into memory space).



#### 4.3 DMA Transfers

Every 80186 DMA transfer consists of two independent bus cycles, a fetch cycle and a deposit cycle (see Figure 34). During the fetch cycle, the byte or word data is accessed according to the source pointer register. The data is read into an internal temporary register which is not accessible by the CPU. During the deposit cycle, the data is written to memory or I/O space at the address in the destination pointer register. These two bus cycles cannot be separated by a bus HOLD, a refresh cycle, or any other condition except RESET. DMA bus cycles are identical to bus cycles initiated by the CPU except that the S6 status line is driven to a logic one state.


## 4.4 DMA Requests

Each DMA channel has a single DMA request line by which an external device may request a DMA transfer. The synchronization bits in the DMA control register determine whether this line is interpreted to be connected to the source or destination of the DMA data. All transfer requests on this line are synchronized internally to the CPU clock before being presented to internal DMA logic. In addition to external requests, DMA requests may be generated whenever the internal Timer 2 times out, or continuously by programming the synchronization bits in the DMA control register for unsynchronized DMA transfers.

#### 4.4.1 DMA REQUEST TIMING AND LATENCY

Before any DMA request can be generated, the 80186 internal bus must be granted to the DMA unit. A certain amount of time is required for the CPU to grant this internal bus to the DMA unit. The time between a DMA request being issued and the DMA transfer being run is known as DMA latency. Many of the issues concerning DMA latency are the same as those concerning bus latency (see Section 3.3.2). The only important difference is that external HOLD and refresh always have bus priority over an internal DMA transfer. Thus, the latency time of an internal DMA cycle will suffer during an external bus HOLD.

Each DMA channel has a programmed priority relative to the other DMA channel. Both channels may be programmed to be the same priority, or one may be programmed to be of higher priority than the other channel. If both channels are active, DMA latency will suffer on the lower priority channel. If both channels are active and both channels are of the same programmed priority, DMA transfer cycles will alternate between the two channels (i.e., the first channel will perform a fetch and deposit, followed by a fetch and deposit by the second channel, etc.).



#### NOTES:

- 1. Source address
- 2. Source data
- 3. Destination address
- Destination data
- 5. If a source or destination address overlaps an active chip select region, the chip select will go active.
- 6. Wait states are inserted by programming the chip select/ready logic for an active address region, or by the external ready pins.

Figure 34. Example DMA Transfer Cycle on the 80186



The minimum timing required to generate a DMA cycle is shown in Figure 35. Note that the minimum time from DRQ becoming active until the beginning of the first DMA cycle is 4 CPU clock cycles. This time is independent of the number of wait states inserted in the bus cycle. The maximum DMA latency is a function of other processor activity.

Also notice that if DRQ is sampled active at 1 in Figure 35, the DMA cycle will be executed, even if the DMA request goes inactive before the beginning of the first DMA cycle. This does not mean that the DMA request is latched into the processor. Quite the contrary, DRQ must be active at a certain time before the end of a bus

cycle for the request to be recognized by the processor. If DRQ goes inactive before that window, then no DMA cycles will be run

## 4.5 DMA Acknowledge

The 80186 generates no explicit DMA acknowledge (DACK) signal. Instead, the 80186 performs a read or write directly to the DMA requesting device. If required, a DMA acknowledge signal can be generated by a decode of an address, or by merely using one of the PCS lines (see Figure 36). Note ALE must be used to factor DACK because addresses are not guaranteed stable when chip selects go active.




Figure 35. DMA Request Timing on the 80186 (showing minimum response time to request)




Figure 36. DMA Acknowledge Synthesis from the 80186



# 4.6 Internally Generated DMA Requests

DMA transfer requests may originate from two of the integrated peripherals in the 80186. The source may be either the DMA control unit or Timer 2.

The DMA channel can be programmed so that whenever Timer 2 reaches its maximum count, a DMA request will be generated. This feature is selected by setting the TDRQ bit in the DMA channel control register. A DMA request generated in this manner will be latched in the DMA controller, so that once the timer request has been generated, it cannot be cleared except by running the DMA cycle or by clearing the TDRQ bits in both DMA control registers. Before any DMA requests are generated in this mode, Timer 2 must be initialized and enabled.

A timer requested DMA cycle being run by either DMA channel will reset the timer request. Thus, if both channels are using it to request a DMA cycle, only one DMA channel will execute a transfer for every timeout of Timer 2. Another implication of having a single bit timer DMA request latch in the DMA controller is that if another Timer 2 timeout occurs before a DMA channel has a chance to run a DMA transfer, the first request will be lost.

The DMA channel can also be programmed to provide its own DMA requests. In this mode, DMA transfer cycles will be run continuously at the maximum bus bandwidth until the preprogrammed number of DMA transfers have occurred. This mode is selected by programming the synchronization bits in the DMA control register for unsynchronized transfers. Note that in this mode, the DMA controller will monopolize the CPU bus, i.e., the CPU will not be able to perform opcode fetching, memory operations, etc., while the DMA transfers are occurring. Also notice that the DMA will only perform the number of transfers indicated in the maximum count register regardless of the state of the TC bit in the DMA control register.

### 4.7 Externally Synchronized DMA Transfers

There are two types of externally synchronized DMA transfers. These are source and destination synchronized transfers. These modes are selected by programming the synchronization (SYN) bits in the DMA channel control register. The only difference between the two is the time at which the DMA request pin is sampled to determine if another DMA transfer is immediately required after the currently executing DMA transfer. On source synchronized transfers, this is done such that two transfers may occur one immediately after the other, while on destination synchronized transfers a

certain amount of idle time is automatically inserted between two DMA transfers to allow time for the DMA requesting device to drive its DMA request inactive

# 4.7.1 SOURCE SYNCHRONIZED DMA TRANSFERS

In a source synchronized DMA transfer, the data source requests the DMA cycle. An example is a floppy disk read from the disk to main memory. In this type of transfer, the device requesting the transfer is read during the fetch cycle of the DMA transfer. Since it takes 4 CPU clock cycles from the time DMA request is sampled to the time the DMA transfer is actually begun, and a bus cycle takes a minimum of 4 clock cycles, the earliest time the DMA request pin will be sampled for another DMA transfer will be at T1 of the deposit cycle of the DMA transfer (assuming no wait states.) This allows 3 or more CPU clock cycles between the time the DMA requesting device receives an acknowledge to its DMA request (around the beginning of T2 of the DMA fetch cycle), and the time it must drive this request inactive (assuming no wait states) to insure that another DMA transfer is not performed if it is not desired (see Figure 37).

# 4.7.2 DESTINATION SYNCHRONIZED DMA TRANSFERS

In destination synchronized DMA transfers, the data destination requests the DMA transfer. An example of this would be a floppy disk write from main memory to the disk. In this type of transfer, the device requesting the transfer is written during the deposit cycle of the DMA transfer. This causes a problem, since the DMA requesting device will not receive notification of the DMA cycle being run until 3 clock cycles before the end of the DMA transfer (if no wait states are being inserted into the deposit cycle of the DMA transfer) and it takes 4 clock cycles to determine if another DMA cycle should run immediately following the current transfer. To get around this problem, the DMA unit relinquishes the bus after each destination synchronized DMA transfer for at least 2 CPU clock cycles to allow the requesting device time to drop its DMA request if it does not immediately desire another DMA transfer. When the bus is relinquished by the DMA unit, the CPU may resume bus operation. Typically, a CPU initiated bus cycle is inserted between each destination synchronized DMA transfer. If no CPU bus activity is required, however, the DMA unit inserts only 2 CPU clock cycles between the deposit cycle of one DMA transfer and the fetch cycle of the next DMA transfer. This means that the requesting device must drop its request line at least two clock cycles before the end of the deposit cycle regardless of the number of wait states inserted. Figure 37 shows the DMA request going away too late to prevent the immediate generation of another DMA transfer. Any wait states inserted






Figure 37. Source & Destination Synchronized DMA Request Timing

in the deposit cycle of the transfer lengthen the amount of time from the beginning of the deposit cycle to the time DRQ is sampled for another DMA transfer. Thus, if the amount of time a device requires to drop its request after receiving an acknowledge from the 80186 is longer than the 0 wait state 80186 maximum (about 1 clock), wait states can be inserted into the DMA cycle to lengthen the amount of time the device has to drop its request after receiving the DMA acknowledge.

#### 4.8 DMA Halt and NMI

Whenever a Non-Maskable Interrupt is received by the 80186, all DMA activity will be suspended at the end of the current DMA transfer. This is performed by the NMI automatically setting the DMA Halt (DHLT) bit in the interrupt controller status register (see Section 6.3.7). The timing of NMI required to prevent a DMA cycle from occurring is shown in Figure 38. After the NMI has been serviced, the DHLT bit can be cleared by the programmer to resume DMA activity (i.e., it is not automatically cleared when entering the NMI service routine). The DHLT bit is automatically cleared when the IRET instruction is executed. In either case, DMA activity resumes exactly as it left off, i.e., none of the DMA control registers are modified. This DHLT bit may also be set by the programmer to prevent

DMA activity during critical sections of code. The DHLT bit does not function when the integrated interrupt controller is configured for Slave Mode.

## 4.9 Example DMA Interfaces

#### 4.9.1 8272 FLOPPY DISK INTERFACE

An example DMA interface to the 8272 Floppy Disk Controller is shown in Figure 39. This shows how a typical DMA device can be interfaced to the 80186. An example floppy disk software driver for this interface is given in Appendix C.

The data lines of the 8272 are connected, through buffers, to the 80186 AD0-AD7 lines. The buffers are required because the 8272 will not float its output drivers quickly enough to prevent contention with the 80186 upon the next bus cycle (see Section 3.1.5).

DMA acknowledge for the 8272 is driven by an address decode within the region assigned to PCS2. If PCS2 is assigned to be active between I/O locations 0500H and 057FH, then an access to I/O location 0500H will enable only the chip select, while an access to I/O location 0501H will enable both the chip select and the DMA acknowledge. Remember, ALE must be factored






Figure 38. NMI and DMA Interaction




Figure 39. Example 8272/80186 DMA Interface



into the DACK generation logic because addresses are not guaranteed stable when the chip selects become active.

Notice that the TC line of the 8272 is driven by a very similar circuit as the one generating DACK (except for the reversed sense of the output!). This line is used to terminate an 8272 command before the command has completed execution. Thus, the TC input to the 8272 is software driven in this case. Another method of driving the TC input would be to connect the DACK signal to one of the 80186 timers, and program the timer to output a pulse to the 8272 after a certain number of DMA cycles have been run (see next section for 80186 timer information).

The above discussion assumed that a single  $80186 \overline{PCS}$  line is free to generate all 8272 select signals. If more than one chip select is free, however, different 80186 generated  $\overline{PCS}$  lines could be used for each function. For example,  $\overline{PCS2}$  could be used to select the 8272 and  $\overline{PCS3}$  could be used to drive the DACK line of the 8272.

DMA requests are delayed by two clock periods in going from the 8272 to the 80186. This is required by the 8272  $t_{RQR}$  (time from DMA request to DMA  $\overline{RD}$  going active) spec. This requires many 80186 CPU clock cycles, well beyond the 5 minimum provided by the 80186 (4 clock cycles to the beginning of the DMA bus cycle, 5 to the beginning of  $T_2$  of the DMA bus cycle where  $\overline{RD}$  will go active). The two flip-flops add two complete CPU clock cycles to this response time.

DMA request will go away after DACK is presented to the 8272. During a DMA write cycle (i.e., a destination synchronized transfer), this does not occur soon enough to prevent the immediate generation of another DMA transfer if no wait states are inserted in the deposit cycle to the 8272. Therefore, at least 1 wait state is required by this interface, regardless of the data access parameters of the 8272.

# 4.9.2 8274 SERIAL COMMUNICATION INTERFACE

An example 8274 synchronous/asynchronous serial chip/80186 DMA interface is shown in Figure 40. The 8274 interface is simpler than the 8272 interface, since it does not require a DMA acknowledge signal, and the 8274 does not require the length of time between a DMA request and the DMA read or write cycle that the 8272 does. An example serial driver using the 8274 in DMA mode with the 80186 is given in Appendix C.




Figure 40. Example 8274/80186 DMA Interface

The data lines of the 8274 are connected through buffers to the 80186 AD0-AD7 lines. Again, these are required not because of bus drive problems, but because the 8274 does not float its drivers before the 80186 begins driving address information on its address/data bus. If both the 8274 and the 8272 are included in the same 80186 system, they could share the same data bus buffer (as could any other peripheral devices in the system).

The 8274 does not require a DMA acknowledge signal. The first read or write of the 8274 data register after the 8274 generates the DMA request signal clears the DMA request. The time between the control signal (RD or WR) going active and the 8274 dropping its DMA request during a DMA write requires at least one wait state be inserted into the DMA write cycle.

#### 5.0 TIMER UNIT INTERFACING

The 80186 includes a timer unit which consists of three independent 16-bit timers. These timers operate independently of the CPU. Two have input and output pins allowing counting of external events and generation of arbitrary waveforms. The third can be used as a timer, as a prescaler for the other two timers, or as a DMA request source.



## 5.1 Timer Operation

The internal timer unit on the 80186 can be modeled by a single counter element, time multiplexed to three register banks, each of which contains different control and count values. These register banks are, in turn, dual ported between the counter element and the 80186 CPU (see Figure 41). Figure 42 shows the timer element sequencing, and the subsequent constraints on input and output signals. There is no connection between the sequencing of the counter element through the timer register banks and the Bus Interface Unit's sequencing through T-states. Timer operation and bus interface operation are completely asynchronous.

### 5.2 Timer Unit Programming

Each timer is controlled by a block of registers (see Figure 43). Each of these registers can be read or written whether or not the timer is operating. All processor accesses to these registers are synchronized to all counter element accesses to these registers, meaning that one will never read a count register in which only half of the bits have been modified. Because of this synchronization, one wait state is automatically inserted into any access to the timer registers. Unlike the DMA unit, locking accesses to timer registers will not prevent the timer's counter elements from accessing the timer registers.

Each timer has a 16-bit count register which is incremented for each timer event. A timer event can be a low-to-high transition on a TIMERIN pin (for Timers 0 and 1), a pulse generated every fourth CPU clock, or a time out of Timer 2 (for Timers 0 and 1). Because the count register is 16 bits wide, up to 65536 (2¹⁶) timer events can be counted. Upon RESET, the contents of the count registers are indeterminate and they should be initialized to zero before any timer operation.

Each timer includes a maximum count register. Whenever the timer count register is equal to the maximum count register, the count register resets to zero, so the maximum count value can never be stored in the count register. This maximum count value may be written while the timer is operating. A maximum count value of 0 implies a maximum count of 65536, a maximum count value of 1 implies a maximum count of 1, etc. Only equivalence between the count value and the maximum count register value is checked. This means that the count value will not be cleared if the value in the count register is greater than the value in the maximum count register. This situation only occurs by programmer intervention, either by setting the value in the count register greater than the value in the maximum count register, or by setting the value in the maximum count register to be less than the value in the count register. If the timer is programmed in this way, it will count to the maximum possible count (FFFFH), increment to 0, then count up to the value in the maximum count register. The TC bit in the timer control register will not be set when the counter overflows to 0, nor will an interrupt be generated from the timer unit.




Figure 41. 80186 Timer Model






Figure 42. 80186 Counter Element Multiplexing and Timer Input Synchronization




Figure 43. 80186 Timer Register Layout

# intel

Timers 0 and 1 each contain an additional maximum count register. When both maximum count registers are used, the timer will first count up to the value in maximum count register A, reset to zero, count up to the value in maximum count register B, and reset to zero again. The ALTernate bit in the timer control register determines whether one or both maximum count registers are used. If this bit is low, only maximum count register A is used; maximum count register B is ignored. If it is high, both registers are used. The RIU (register in use) bit in the timer control register indicates which maximum count register is currently being used. This bit is 0 when maximum count register A is being used, 1 when maximum count register B is being used. The RIU bit is read only. It will always be read 0 in single maximum count register mode (since only maximum count register A will be used).

Each timer can generate an interrupt whenever the timer count value reaches a maximum count value. Interrupts result whenever the timer count matches maximum count A (for Timer 2 or Timers 0 and 1 in single max count mode) and whenever the timer count matches maximum count B (for Timers 0 and 1 in dual max count mode). In addition, the MC (maximum count) bit in the timer control register is set whenever the timer count reaches a maximum count value. This bit is never automatically cleared, i.e., programmer intervention is required. If a timer generates a second interrupt request before the first interrupt request has been serviced, the first interrupt request to the CPU will be lost.

Each timer has an ENable bit in the timer control register. The timer will count timer events only when this bit is set. Any write to the timer control register will modify the ENable bit only if the INHibit bit is also set. The INHibit bit in the timer control register allows selective updating of the timer ENable bit. The value of the INHibit bit is not stored in a write to the timer control register; it will always be read as a logic zero.

Each timer has a CONTinuous bit in the timer control register. If this bit is cleared, the timer ENable bit will be automatically cleared at the end of each timing cycle. If a single maximum count register is used, the end of a timing cycle occurs when the count value resets to zero after reaching the value in maximum count register A. If dual maximum count registers are used, the end of a timing cycle occurs when the count value resets to zero after reaching the value in maximum count register B. If the CONTinuous bit is set, the ENable bit will never be automatically reset. Thus, after each timing cycle, another timing cycle will automatically begin. For example, in single maximum count register mode, the timer will count up to the value in maximum count register A, reset to zero, ad infinitum. In dual maximum count register mode, the timer will count up the value in maximum count register A, reset to zero,

count up the value in maximum count register B, reset to zero, count up to the value in maximum count register A, reset to zero, et cetera.

#### 5.3 Timer Events

Each timer counts events. All timers can use a transition of the CPU clock as an event. Because of the counter element multiplexing, the timer count value will be incremented every fourth CPU clock. For Timer 2, this is the only timer event which can be used. For Timers 0 and 1, this event is selected by clearing the EXTernal and Prescaler bits in the timer control register.

Timers 0 and 1 can use Timer 2 reaching its maximum count as a timer event. This is selected by clearing the EXTernal bit and setting the Prescaler bit in the timer control register. When this is done, the timer will increment whenever Timer 2 resets to zero having reached its own maximum count. Note that Timer 2 must be initialized and running in order to increment the value in the other timer/counter.

Timers 0 and 1 can also be programmed to count low-to-high transitions on the external input pin. Each transition on the external pin is synchronized to the 80186 clock before it is presented to the timer circuitry, (see Appendix B for information on 80186 synchronizers). The timer counts transitions on the input pin: the input value must go low, then go high to cause the timer increment. Transitions on this line are latched. Because of the counter element multiplexing, the maximum rate at which the timer can count is 1/4 of the CPU clock rate.

### 5.4 Timer Input Pin Operation

Timers 0 and 1 each have individual timer input pins. All low-to-high transitions on these input pins are synchronized, latched, and presented to the counter element when the particular timer is being serviced by the counter element.

Signals on this input can affect timer operation in three different ways. The manner in which the pin signals are used is determined by the EXTernal and RTG (retrigger) bits in the timer control register. If the EXTernal bit is set, transitions on the input pin will cause the timer count value to increment if the timer is enabled (the ENable bit in the timer control register is set). Thus, the timer counts external events. If the EXTernal bit is cleared, all timer increments are caused by either the CPU clock or by Timer 2 timing out. In this mode, the RTG bit determines whether the input pin will enable timer operation, or whether it will retrigger timer operation.



When the EXTernal bit is low and the RTG bit is also low, the timer will count internal timer events only when the timer input pin is high and the ENable bit in the timer control register is set. Note that in this mode, the pin is level sensitive, not edge sensitive. A low-to-high transition on the timer input pin is not required to enable timer operation. If the input is tied high, the timer will be continually enabled. The timer enable input signal is completely independent of the ENable bit in the timer control register: both must be high for the timer to count. Example uses for the timer in this mode would be a real time clock or a baud rate generator.

When the EXTernal bit is low and the RTG bit is high. every low-to-high transition on the timer input pin causes the timer count register to reset to zero. This mode of operation can be used to generate a retriggerable digital one-shot. After the timer is enabled (i.e., the ENable bit in the timer control register is set), timer operation (counting) will begin only after the first lowto-high transition of the timer input pin has been detected. If another low-to-high transition occurs on the input pin before the end of the timer cycle, the timer will reset to zero and begin the timer cycle again. A timer cycle is defined as the time the timer is counting from 0 to the maximum count (either max count A or max count B). This means that in the dual max count mode, the RIU bit is not set if the timer is reset by the low-to-high transition on the input pin. Should a timer reset occur when RIU is set (indicating max count B), the timer will again begin to count up to max count B before resetting the RIU bit. Thus, when the ALTernate bit is set, a timer reset will retrigger (or extend) the duration of the current max count in use (which means that either the low or high level of the timer output will be extended). If the CONTinuous bit in the timer control register is cleared, the timer ENable bit will automatically be cleared whenever a timer cycle has been completed (max count is reached). If the CONTinuous bit in the timer control register is set, the timer will reset to zero and begin another timer cycle whenever the current cycle has completed.

## 5.5 Timer Output Pin Operation

Timers 0 and 1 each have a timer output pin which can perform two functions at programmer option. The first is a single pulse indicating the end of a timing cycle. The second is a level indicating the maximum count register currently being used. The timer outputs operate as outlined below whether internal or external clocking of the timer is used. If external clocking is used, however, the user should remember that the time between an external transition on the timer input pin and the time this transition is reflected in the timer out pin will vary depending on when the input transition occurs relative to the timer being serviced by the counter element.

When the timer is in single maximum count register mode, the timer output pin will go low for a single CPU clock one clock after the timer is serviced by the counter element where maximum count is reached (see Figure 44). This mode is useful when using the timer as a baud rate generator.

When the timer is programmed in dual maximum count register mode, the timer output pin indicates which maximum count register is being used. It is low if maximum count register B is being used and high if maximum count register A is being used. If the timer is programmed in continuous mode (the CONTinuous bit in the timer control register is set), this pin could generate a waveform of almost any duty cycle. For example, if maximum count register A contained 10 and maximum count register B contained 20, a 33% duty cycle waveform would be generated.




Figure 44. 80186 Timer Out Signal



## 5.6 Sample 80186 Timer Applications

The 80186 timers can be substituted in almost any application for a discrete timer circuit. Such applications include baud rate generation, digital one-shots, pulse width modulation, event counters and pulse width measurement.

#### 5.6.1 80186 TIMER REAL TIME CLOCK

The sample program in appendix D shows the 80186 timer being used with the 80186 CPU to form a real time clock. In this implementation, Timer 2 is programmed to provide an interrupt to the CPU every millisecond. The CPU then increments memory based clock variables.

#### 5.6.2 80186 TIMER BAUD RATE GENERATOR

The 80186 timers can also be used as baud rate generators for serial communication controllers (e.g., the 8274). Figure 46 shows this simple connection, and the code to program the timer as a baud rate generator is included in Appendix D.

#### 5.6.3 80186 TIMER EVENT COUNTER

The 80186 timer can be used to count events. Figure 47 shows a hypothetical set up in which the 80186 timer will count the interruptions in a light source. The number of interruptions can be read directly from the count register of the timer, since the timer counts up, i.e., each interruption in the light source will cause the timer count value to increase. The code to set up the 80186 timer in this mode is included in Appendix D.




Figure 45. 80186 Real Time Clock




Figure 46. 80186 Baud Rate Generator




Figure 47. 80186 Event Counter



# 6.0 80186 INTERRUPT CONTROLLER INTERFACING

The tasks performed by the 80186 integrated interrupt controller include synchronization of interrupt requests, prioritization of interrupt requests, and request type vectoring in response to a CPU interrupt acknowledge. It can be a master to two external 8259A interrupt controllers or can be a slave to an external master interrupt controller.

## **6.1 Interrupt Controller Model**

The integrated interrupt controller block diagram is shown in Figure 48. It contains registers and a control element. Four inputs are provided for external interfacing to the interrupt controller. Their functions change according to the mode of the interrupt controller. Like the other 80186 integrated peripheral registers, the interrupt controller registers are available for CPU reading or writing at any time.

## 6.2 Interrupt Controller Operation

The interrupt controller operates in two major modes, Master Mode and Slave Mode. In Master Mode the integrated controller acts as the master interrupt controller for the system, while in Slave Mode the controller operates as a slave to an external master interrupt controller. Some of the interrupt controller registers and interrupt controller pins change definition between these two modes. The difference is when in Master Mode, the interrupt controller presents its interrupt input directly to the 80186 CPU, while in Slave Mode the interrupt controller presents an interrupt output to an external controller (which then presents its interrupt input to the 80186 CPU). Placing the interrupt controller in Slave Mode is done by setting the SLAVE/MASTER bit in the peripheral control block pointer (see Appendix A).

## 6.3 Interrupt Controller Unit Programming

The interrupt controller has a number of registers which control its operation (see Figure 49). Some of these change their function between the two major modes of the interrupt controller. The differences are indicated in the following section. If not indicated, the function and implementation of the registers is the same in the two modes of operation. The interaction among the various interrupt controller registers is shown in the flowcharts in Figures 57 and 58.

#### **6.3.1 CONTROL REGISTERS**

Each source of interrupt to the 80186 has a control register in the internal controller. These registers




Figure 48. 80186 Interrupt Controller Block Diagram




Figure 49. 80186 Interrupt Controller Registers

contain three bits which select one of eight interrupt priority levels for the device (0 is highest priority, 7 is lowest priority), and a mask bit to enable the interrupt (see Figure 50). When the mask bit is zero, the interrupt is enabled, when it is one, the interrupt is masked.

There are seven control registers in the 80186 integrated interrupt controller. In Master Mode, four of these serve the external interrupt inputs, one each for the two DMA channels, and one for the collective timer interrupts. In Slave Mode, the external interrupt inputs are not used, so each timer has its own individual control register.

#### **6.3.2 REQUEST REGISTER**

The interrupt controller includes an interrupt request register (see Figure 51). This register contains seven active bits, one for every interrupt source with an interrupt control register. Whenever an interrupt request is made, the bit in the interrupt request register is set regardless of whether the interrupt is enabled. These interrupt request bits are automatically cleared when the

interrupt is acknowledged. The D1 and D0 bits of the request register can also be set (requesting a DMA interrupt), or cleared (removing a DMA interrupt request) by programming.

# 6.3.3 MASK REGISTER AND PRIORITY MASK REGISTER

The interrupt controller mask register (see Figure 51) contains a mask bit for each interrupt source associated with an interrupt control register. The bit for an interrupt source in the mask register is the same bit as provided in the interrupt control register; modifying a mask bit in the control register will also modify it in the mask register, and vice versa.

The interrupt priority mask register (see Figure 52) contains three bits which indicate the lowest priority an interrupt may have that will cause an interrupt request to actually be serviced. Interrupts received which have a lower priority will be masked. Upon reset this register is set to the lowest priority of 7 to enable interrupts of any priority. This register may be read or written.






Figure 50. Interrupt Controller Control Register




Figure 51. 80186 Interrupt Controller In-Service, Interrupt Request and Mask Register Format




Figure 52. 80186 Interrupt Controller Priority Mask Register Format

### 6.3.4 IN-SERVICE REGISTER

The interrupt controller contains an in-service register (see Figure 51). A bit in the in-service register is associated with each interrupt control register so that when an interrupt request by the device associated with the control register is acknowledged by the processor (either by the processor running the interrupt acknowledge or by the processor reading the interrupt poll register) the bit is set. The bit is reset when the CPU issues an End Of Interrupt to the interrupt controller. This register may be both read and written, i.e., the CPU may set in-service bits without an interrupt ever occurring, or may reset them without using the EOI function of the interrupt controller.

#### 6.3.5 POLL AND POLL STATUS REGISTERS

The interrupt controller contains both a poll register and a poll status register (see Figure 53). These re-

gisters contain the same information. They have a single bit to indicate an interrupt is pending. This bit is set if an interrupt of sufficient priority has been received. It is automatically cleared when the interrupt is acknowledged. If an interrupt is pending, the remaining bits contain information about the highest priority pending interrupt. These registers are read-only.




Figure 53. 80186 Poll & Poll Status Register Format

Reading the poll register will acknowledge the pending interrupt to the interrupt controller just as if the processor had acknowledged the interrupt through interrupt acknowledge cycles. The processor will not actually run any interrupt acknowledge cycles, and will not vector through a location in the interrupt vector table. The contents of the interrupt request, in-service, poll, and poll status registers will change appropriately. Reading the poll status register will merely transmit the status of the polling bits without modifying any of the other interrupt controller registers.



The poll and poll status registers are not supported in Slave Mode. The state of the bits in these registers in Slave Mode is not defined.

#### 6.3.6 END OF INTERRUPT REGISTER

The interrupt controller contains an End Of Interrupt register (see Figure 54). The programmer issues an End Of Interrupt (EOI) to the controller by writing to this register. After receiving the EOI, the interrupt controller automatically resets the in-service bit for the interrupt. The value of the word written to this register determines whether the EOI is specific or non-specific. A non-specific EOI is specified by setting the non-specific bit in the word written to the EOI register. In a nonspecific EOI, the in-service bit of the highest priority interrupt set is automatically cleared, while a specific EOI allows the in-service bit cleared to be explicitly specified. If the highest priority interrupt is reset, the poll and poll status registers change to reflect the next lowest priority interrupt to be serviced. If a less than highest priority interrupt in-service bit is reset, the priority poll and poll status registers will not be modified (because the highest priority interrupt to be serviced has not changed). Only the specific EOI is supported in Slave Mode. This register is write only.

#### **6.3.7 INTERRUPT STATUS REGISTER**

The interrupt controller also contains an interrupt status register (see Figure 55). This register contains

four programmable bits. Three bits show which timer is causing an interrupt. This is required because in master mode, the timers share a single interrupt control register. A bit in this register is set to indicate which timer has generated an interrupt. The bit associated with a timer is automatically cleared after the interrupt request for the timer is acknowledged. More than one of these bits may be set at a time. The fourth bit is the DMA halt bit (not implemented in Slave Mode). When set, this bit prevents any DMA activity. It is automatically set whenever a NMI is received by the interrupt controller. It can also be set by the programmer. This bit is automatically cleared whenever the IRET instruction is executed. All implemented bits in the interrupt status register are read/write. Do not perform the write operation when interrupts from the timer/counters are possible; a conflict with internal use of the register may lead to incorrect timer interrupt processing.

#### **6.3.8 INTERRUPT VECTOR REGISTER**

In Slave Mode only, the interrupt controller contains an interrupt vector register (see Figure 56). This register specifies the 5 most significant bits of the interrupt type vector placed on the CPU bus in response to an interrupt acknowledgement (the lower 3 significant bits of the interrupt type are determined by the priority level of the device causing the interrupt in Slave Mode).




Figure 54. 80186 End of Interrupt Register Format




Figure 55. 80186 Interrupt Status Register Format




Figure 56. 80186 Interrupt Vector Register Format (Slave Mode only)



## 6.4 Interrupt Sources

The 80186 interrupt controller receives and arbitrates among many different interrupt request sources, both internal and external. Internal interrupts are processed by the interrupt controller in either Master Mode or Slave Mode. External interrupts are processed by the integrated interrupt controller only in Master Mode. Each interrupt source may be programmed to be a different priority level. An interrupt request generation flow chart is shown in Figure 57. This flowchart is followed independently by each interrupt source.

#### 6.4.1 INTERNAL INTERRUPT SOURCES

The internal interrupt sources are the three timers and the two DMA channels. An interrupt from each of these interrupt sources is latched in the interrupt controller. The state of the pending interrupt can be obtained by reading the interrupt request register. Also, latched DMA interrupts can be reset by the processor by writing to the interrupt request register. Note that all timers share a common bit in the interrupt request register in master mode. The interrupt controller status register may be read to determine which timer is actually causing the interrupt request. Each timer has a unique interrupt vector (see Section 6.5.1). Thus polling is not required to determine which timer has caused the interrupt in the interrupt service routine. Also, because the timers share a common interrupt control register, they are placed at a common priority level relative to other interrupt sources. Among themselves they have a fixed priority, with timer 0 as the highest priority timer and timer 2 as the lower priority timer.

#### **6.4.2 EXTERNAL INTERRUPT SOURCES**

The 80186 interrupt controller will accept external interrupt requests only when it is programmed in Master Mode. In this mode, the external pins associated




Figure 57. 80186 Interrupt Request Sequencing






Figure 58. 80186 Interrupt Acknowledge Sequencing

with the interrupt controller may serve either as direct interrupt inputs, or as cascaded interrupt inputs from other interrupt controllers as a programmed option. These options are selected by programming the C and SFNM bits in the INTO and INT1 control registers (see Figure 50).

When programmed as direct interrupt inputs, the four interrupt inputs are each controlled by an individual interrupt control register. As stated earlier, these registers contain 3 bits which select the priority level for the interrupt and a single bit which enables the interrupt source to the processor. In addition, each of these control registers contains a bit which selects edge or level triggered mode for the interrupt input. When edge triggered mode is selected, a low-to-high transition must occur on the interrupt input before an interrupt is generated, while in level triggered mode, only a high level needs to be maintained to generate an interrupt. In edge triggered mode, the input must remain low at least 1

clock cycle before the input is rearmed. In both modes, the interrupt level must remain high until the interrupt is acknowledged, i.e., the interrupt request is not latched in the interrupt controller. The status of the interrupt input can be shown by reading the interrupt request register. Each of the external pins has a bit in this register which indicates an interrupt request on the particular pin. Note that since interrupt requests on these inputs are not latched by the interrupt controller, if the external input goes inactive, the interrupt requests (and also the bit in the interrupt request register) will also go inactive (low).

If the C (Cascade) bit of the INT0 or INT1 control registers is set, the interrupt input is cascaded to an external interrupt controller. In this mode, whenever the interrupt presented to the INT0 or INT1 line is acknowledged, the integrated interrupt controller will not provide the interrupt type for the interrupt. Instead, two INTA bus cycles will be run, with the INT2



and INT3 lines providing the interrupt acknowledge pulses for the INT0 and the INT1 interrupt requests respectively. INT0/INT2 and INT1/INT3 may be individually programmed into Cascade Mode. This allows 128 individually vectored interrupt sources if two banks of 8 external interrupt controllers each are used.

#### 6.4.3 SLAVE MODE INTERRUPT SOURCES

When the interrupt controller is configured in Slave Mode, it accepts interrupt requests only from the integrated peripherals. Any external interrupt requests go through an external interrupt controller. This external interrupt controller requests interrupt service directly from the 80186 CPU through the INTO line. In this mode, the function of this line is not affected by the integrated interrupt controller. In addition, in Slave Mode the integrated interrupt controller must request interrupt service through this external interrupt controller. This interrupt request is made on the INT3 line (see Section 6.6.4 on external interrupt connections).

## 6.5 Interrupt Response

The 80186 can respond to an interrupt in two different ways. The first will occur if the internal controller is providing the interrupt vector information with the controller in Master Mode. The second will occur if the CPU reads interrupt type information from an external interrupt controller or if the interrupt controller is in Slave Mode. In both of these instances the interrupt vector information driven by the 80186 integrated interrupt controller is not available outside the 80186 microprocessor.

In each interrupt mode, when the integrated interrupt controller receives an interrupt response, the interrupt controller will automatically set the in-service bit and reset the interrupt request bit. In addition, unless the interrupt control register for the interrupt is set in Special Fully Nested Mode, the interrupt controller will prevent any interrupts from occurring from the same interrupt line until the in-service bit for that line has been cleared.

#### 6.5.1 INTERNAL VECTORING, MASTER MODE

In Master Mode, the interrupt types associated with all the interrupt sources are fixed and unalterable. These interrupt types are given in Table 5. In response to an internal CPU interrupt acknowledge the interrupt controller will generate the vector address rather than the interrupt type. On the 80186 (like the 8086) the interrupt vector address is the interrupt type multiplied by 4.

In Master Mode, no external interrupt controller need know when the integrated controller is providing an interrupt vector, nor when the interrupt acknowledge is taking place. As a result, no interrupt acknowledge bus cycles will be generated. The first external indication that an interrupt has been acknowledged will be the processor reading the interrupt vector from the interrupt vector table in memory.

**Table 4. 80186 Interrupt Vector Types** 

Interrupt Name	Vector Type	Relative Priority
Timer 0	8	0(a)
Timer 1	18	0(b)
Timer 2	19	0(c)
DMA 0	10	1
DMA 1	11	2
INT 0	12	3
INT 1	13	4
INT 2	14	5
INT 3	15	6

Because two interrupt acknowledge cycles are not run, interrupt response to an internally vectored interrupt is 42 clock cycles. This is faster than the interrupt response when external vectoring is required, or if the interrupt controller is run in Slave Mode.

If two interrupts of the same programmed priority occur, the default priority scheme (as shown in Table 4) is used.

#### 6.5.2 INTERNAL VECTORING, SLAVE MODE

In Slave Mode, the interrupt types associated with the various interrupt sources are alterable. The upper 5 most significant bits are taken from the interrupt vector register, and the lower 3 significant bits are taken from the priority level of the device causing the interrupt. Because the interrupt type, rather than the interrupt vector address, is given by the interrupt controller in this mode the interrupt vector address must be calculated by the CPU before servicing the interrupt.

In Slave Mode, the integrated interrupt controller will present the interrupt type to the CPU in response to the two interrupt acknowledge bus cycles run by the processor. During the first interrupt acknowledge cycle, the external master interrupt controller determines which slave interrupt controller will place its interrupt vector on the microprocessor bus. During the second interrupt acknowledge cycle, the processor reads the interrupt vector from its bus. Thus, these two interrupt acknowl-



edge cycles must be run, since the integrated controller will present the interrupt type information only when the external interrupt controller signals the integrated controller that it has the highest pending interrupt request (see Figure 59). The 80186 samples the \$\overline{SLAVE}\$ \$\overline{SELECT}\$ line (INT1) during the falling edge of the clock at the beginning of T3 of the second interrupt acknowledge cycle. This input must be stable before and after this edge.

These two interrupt acknowledge cycles will be run back to back, and will be LOCKED with the  $\overline{LOCK}$  output active. The two interrupt acknowledge cycles will always be separated by two idle T states, and wait states will be inserted into the interrupt acknowledge cycle if a ready is not returned by the processor bus interface. The two idle T states are inserted to allow compatibility with an external 8259A interrupt controller.

Because the interrupt acknowledge cycles must be run in Slave Mode and the integrated controller presents an interrupt type rather than a vector address, the interrupt response time is the same as for an externally vectored interrupt, namely 55 CPU clocks.

#### **6.5.3 EXTERNAL VECTORING**

External interrupt vectoring occurs whenever the 80186 interrupt controller is placed in Cascade Mode, Special Fully Nested Mode, or Slave Mode (and the integrated controller is not enabled by the external master interrupt controller). In this mode, the 80186 generates two interrupt acknowledge cycles, reading the interrupt type off the lower 8 bits of the address/data bus on the second interrupt acknowledge cycle (see Figure 59). This interrupt response is exactly the same as the 8086, so that the 8259A interrupt controller can be used exactly as it would in an 8086 system. Notice that the two interrupt acknowledge cycles are LOCKED, and that two idle T-states are always inserted between the two interrupt acknowledge bus cycles, and that wait states will be inserted in the interrupt acknowledge cycle if a ready is not returned to the processor. Also




Figure 59. 80186 Slave Mode Interrupt Acknowledge Timing



notice that the 80186 provides two interrupt acknowledge signals, one for interrupts signaled by the INT0 line, and one for interrupts signaled, by the INT1 line (on the INT2/INTA0 and INT3/INTA1 lines, respectively). These two interrupt acknowledge signals are mutually exclusive. Interrupt acknowledge status will be driven on the status lines ( $\overline{S0}-\overline{S2}$ ) when either INT2/INTA0 or INT3/INTA1 signal an interrupt acknowledge.

# 6.5.4 EFFECT OF LOCK PREFIX ON INTERRUPT ACKNOWLEDGE CYCLES

When the interrupt controller is operating in either the cascade or slave modes and an interrupt occurs during an instruction that has been LOCKED by software, the LOCK signal timing shown in Figures 59 and 60 may be altered. Some peripheral devices used with the 80186

require contiguous INTA cycles to allow correct interrupt controller response. In such cases, the external circuitry in Figure 61 should be used to ensure that DMA or HOLD requests are blocked from stealing the bus during INTA cycles.

# 6.6 Interrupt Controller External Connections

The four interrupt signals can be configured into 3 major options. These are direct interrupt inputs (with the integrated controller providing the interrupt vector), cascaded (with an external interrupt controller providing the interrupt vector), or Slave Mode. In all these modes, any interrupt presented to the external lines must remain set until the interrupt is acknowledged.




Figure 60. 80186 Cascaded Interrupt Acknowledge Timing




Figure 61. Circuit Blocking DMA or HOLD Request Between INTA Cycles



#### 6.6.1 DIRECT INPUT MODE

When the Cascade Mode bits are cleared, the interrupt input pins are configured as direct interrupt pins (see Figure 62). Whenever an interrupt is received on the input line, the integrated controller will do nothing unless the interrupt is enabled, and it is the highest priority pending interrupt. At this time, the interrupt controller will present the interrupt to the CPU and wait for an interrupt acknowledge. When the acknowledge occurs, it will present the interrupt vector address to the CPU. In this mode, the CPU will not run any external interrupt acknowledge (INTA) cycles.




Figure 62. 80186 Non-Cascaded Interrupt Connection

#### 6.6.2 CASCADE MODE

When the Cascade Mode bit is set and the SFNM bit is cleared, the interrupt input lines are configured in Cascade Mode. In this mode, the interrupt input line is paired with an interrupt acknowledge line. The INT2/INTA0 and INT3/INTA1 lines are dual purpose; they can function as direct input lines, or they can function as interrupt acknowledge outputs. INT2/INTA0 provides the interrupt acknowledge for an INT0 input, and INT3/INTA1 provides the interrupt acknowledge for an INT1 input. Figure 63 shows this connection.

When programmed in this mode, in response to an interrupt request on the INTO line, the 80186 will provide two interrupt acknowledge pulses. These pulses will be provided on the INT2/INTAO line, and will also be reflected by interrupt acknowledge status being generated on the  $\overline{SO}-\overline{S2}$  status lines. The interrupt type will be read on the second pulse. The 80186 externally vectored interrupt response is covered in more detail in Section 6.5.

INTO/INT2/INTAO and INT1/INT3/INTAI may be individually programmed into interrupt request/ac-knowledge pairs, or programmed as direct inputs. This means that INTO/INT2/INTAO may be programmed as an interrupt/acknowledge pair, while INT1 and INT3/INTA1 each provide separate internally vectored interrupt inputs.




Figure 63. 80186 Cascade and Special Fully Nested Mode Interface

When an interrupt is received on a cascaded interrupt pin, the priority mask bits and the in-service bits in the particular interrupt control register will be set. This will prevent the controller from generating an 80186 CPU interrupt request from a lower priority interrupt. Also, since the in-service bit is set, any subsequent interrupt requests on the particular interrupt input line will not cause the integrated interrupt controller to generate an interrupt request to the 80186 CPU. This means that if the external interrupt controller receives a higher priority interrupt request on one of its interrupt request lines and presents it to the 80186, it will not subsequently be presented to the 80186 CPU by the integrated interrupt controller until the in-service bit for the interrupt line has been cleared.

### 6.6.3 SPECIAL FULLY NESTED MODE

When both the Cascade Mode bit and the SFNM bit are set, the interrupt input lines are configured in Special Fully Nested Mode. The external interface in this mode is exactly as in Cascade Mode. The only difference is in the conditions allowing an interrupt from the external interrupt controller to the integrated interrupt controller to interrupt the 80186 CPU.

When an interrupt is received from a Special Fully Nested Mode interrupt line, it will interrupt the 80186 CPU if it is the highest priority interrupt pending regardless of the state of the in-service bit for the interrupt source in the interrupt controller. When an interrupt is acknowledged from a special fully nested mode interrupt line, the priority mask bits and the in-service bits in the particular interrupt control register will be



set into the interrupt controller's in-service and priority mask registers. This will prevent the interrupt controller from generating an 80186 CPU interrupt request from a lower priority interrupt. Unlike Cascade Mode, however, the interrupt controller will not prevent additional interrupt requests generated by the same external interrupt controller from interrupting the 80186 CPU. This means that if the external (cascaded) interrupt controller receives a higher priority interrupt request on one of its interrupt request lines and presents it to the integrated controller's interrupt request line, it may cause an interrupt to be generated to the 80186 CPU, regardless of the state of the in-service bit for the interrupt line.

If the SFNM bit is set and the Cascade Mode bit is not set, the controller will provide internal interrupt vectoring. It will also ignore the state of the in-service bit in determining whether to present an interrupt request to the CPU. In other words, it will use the SFNM conditions of interrupt generation with an internally vectored interrupt response, i.e., if the interrupt pending is the highest priority type pending, it will cause a CPU interrupt regardless of the state of the in-service bit for the interrupt. This operation is only applicable to INTO and INT1, which have SFNM bits in their control registers.

#### 6.6.4 SLAVE MODE

When the SLAVE/MASTER bit in the peripheral relocation register is set, the interrupt controller is in Slave




Figure 64. 80186 Slave Mode Interface

Mode. In this mode, all four interrupt controller input lines are used to perform the necessary handshaking with the external master interrupt controller. Figure 64 shows the hardware configuration of the 80186 interrupt lines with an external controller in Slave Mode.

Because the integrated interrupt controller is a slave controller, it must be able to generate an interrupt input for an external interrupt controller. It also must be signaled when it has the highest priority pending interrupt to know when to place its interrupt vector on the bus. These two signals are provided by the INT3/Slave Interrupt Output and INT1/Slave Select lines, respectively. The external master interrupt controller must be able to interrupt the 80186 CPU, and needs to know when the interrupt request is acknowledged. The INTO and INT2/INTAO lines provide these two functions.

# 6.7 Example 8259A or 82C59A Cascade Mode Interface

Figure 65 shows the 80186 and 8259A (or 82C59A) in Cascade Mode. The code to initialize the 80186 interrupt controller is given in Appendix E. Notice that an interrupt ready signal must be returned to the 80186 to prevent the generation of wait states in response to the interrupt acknowledge cycles. In this configuration the INTO and INT2 lines are used as direct interrupt input lines. Thus, this configuration provides 10 external interrupt lines: 2 provided by the 80186 interrupt controller itself, and 8 from the external 8259A. Also, the 8259A is configured as a master interrupt controller. It will only receive interrupt acknowledge pulses in response to an interrupt it has generated. It may be cascaded again to up to 8 additional 8259As (each of which would be configured in Slave Mode).

### 6.8 Interrupt Latency

Interrupt latency time is the time from when the 80186 receives the interrupt to the time it begins to respond to the interrupt. This is different from interrupt response time, which is the time from when the processor actually begins processing the interrupt to when it actually executes the first instruction of the interrupt service routine. The factors affecting interrupt latency are the intstruction being executed and the state of the interrupt enable flip-flop. The interrupt enable flip-flop must be explicitly set by issuing the STI instruction. Since interrupt vectoring automatically clears the flip-flop, it is necessary to set the flip-flop within the interrupt service routine if nested interrupts are desired.




Figure 65. 80186/8259A Interrupt Cascading

When interrupts are enabled in the CPU, the interrupt latency is a function of the instructions being executed. Only repeated instructions will be interrupted before being completed, and those only between their respective iterations. This means that the interrupt latency time could be as long as 69 CPU clocks, which is the time it takes the processor to execute an integer divide instruction (with a segment override prefix, see below), the longest single instruction on the 80186.

Other factors can affect interrupt latency. An interrupt will not be accepted between the execution of a prefix (such as segment override prefixes and lock prefixes) and the instruction. In addition, an interrupt will not be accepted between an instruction which modifies any of the segment registers and the instruction immediately following the instruction. This is required to allow the stack to be changed. If the interrupt were accepted, the return address from the interrupt would be placed on a stack which was not valid (the Stack Segment register would have been modified but the Stack Pointer register would not have been). An interrupt will not be accepted between the execution of the WAIT instruction and the instruction immediately following it if the TEST input is active. If the WAIT sees the TEST input inactive, however, the interrupt will be accepted, and the WAIT will be re-executed after the interrupt return. Finally, the 80C186 and 80C188 will not accept interrupts during refresh bus cycles.

#### 7.0 CLOCK GENERATOR

The 80186 clock generator provides the main clock signal for all 80186 integrated components, and all CPU synchronous devices in the 80186 system. This clock generator includes a crystal oscillator, divide by two counter, reset circuitry, and ready generation logic. A block diagram of the clock generator is shown in Figure 66.

### 7.1 Crystal Oscillator

All 80186 family microprocessors use a parallel resonant Pierce oscillator. For all NMOS 80186/80188 applications and lower frequency 80C186/80C188 applications, a fundamental mode crystal is appropriate. At higher frequencies, the diminishing thickness of fundamental mode crystals makes a third overtone crystal the appropriate choice. The addition of external capacitors at X1 and X2 is always required, and a third overtone crystal also requires an RC tank circuit to select the third overtone frequency over the fundamental frequency (see Figure 67).

The recommendations given in the 80186 family product data sheets for the values of the external components should be taken only as guidelines since there are situations where the oscillator operation can be modified somewhat. One example would be the case where the circuit layout introduces significant stray capacitance to the X1 and X2 pins. Another example is at low frequencies (CLKOUT less than 6 MHz) where slightly



larger capacitors are desirable. Finally, it is also possible to use ceramic resonators in place of crystals for low cost when precise frequencies are not required.

For assistance in selecting the external oscillator components for unusual circumstances, the best resource is the crystal manufacturer. The foremost circuit consideration is that the oscillator **start** correctly over the entire voltage and temperature ranges expected in operation.




Figure 66. 80186 Clock Generator Block Diagram




Figure 67. 80186 Family Crystal Connections




Figure 68. 80186 Clock Generator Reset



## 7.2 Using an External Oscillator

An external oscillator may be used with the 80186. The external frequency input (EFI) signal is connected directly to the X1 input of the oscillator. X2 should be left not connected. This oscillator input drives an internal divide-by-two counter to generate the CPU clock signal, so the external frequency input can be of practically any duty cycle, so long as the minimum high and low times for the signal (as stated in the data sheet) are met

#### 7.3 Clock Generator

The output of the crystal oscillator (or the external frequency input) drives a divide by two circuit which generates a 50% duty cycle clock for the 80186 system. All 80186 timing is referenced to this signal, which is available on the CLKOUT pin of the 80186. This signal will change state on the high-to-low transition of the EFI signal.

### 7.4 Ready Generation

The clock generator also includes the circuitry required for ready generation. Interfacing to the SRDY and ARDY inputs this provides is covered in Section 3.1.6.

#### 7.5 Reset

The 80186 clock generator also provides a synchronized reset signal for the system. This signal is generated from the reset input (RES) to the 80186. The clock generator synchronizes this signal to the clockout signal

The reset input also resets the divide-by-two counter. A one clock cycle internal clear pulse is generated when the  $\overline{RES}$  input signal goes active. This clear pulse goes active beginning on the first low-to-high transition of the X1 input after  $\overline{RES}$  goes active, and goes inactive on the next low-to-high transition of the X1 input. In

order to insure that the clear pulse is generated on the next oscillator cycle, the RES input signal must satisfy a setup time to the high-to-low oscillator input signal (see Figure 68). During this clear, CLKOUT will be high. On the next high-to-low transition of X1, CLKOUT will go low, and will change state on every subsequent high-to-low X1 transition.

The reset signal presented to the rest of the 80186, and also the signal present on the RESET output pin of the 80186 is synchronized by the high-to-low transition of the clockout signal of the 80186. This signal remains active as long as the  $\overline{RES}$  input also remains active. After the  $\overline{RES}$  input goes inactive, the 80186 will begin to fetch its first instruction (at memory location FFFF0H) after 6 1/2 CPU clock cycles (i.e.,  $T_1$  of the first instruction fetch will occur 6 1/2 clock cycles later). To ensure that the RESET ouput will go inactive on the next CPU clock cycle, the inactive going edge of the  $\overline{RES}$  input must satisfy certain hold and setup times to the low-to-high edge of the CLKOUT signal of the 80186 (see Figure 68).

#### 8.0 CHIP SELECTS

The 80186 includes a chip select unit which provides hardware chip select signals for memory and I/O accesses generated by the 80186 CPU and DMA units. This unit is programmable such that it can fulfill the chip select requirements (in terms of memory device or bank size and speed) of most small and medium sized 80186 systems.

The chip selects are driven only for internally generated bus cycles. Any cycles generated by an external unit (e.g., an external DMA controller) will not cause the chip selects to go active. Thus, any external bus masters must be responsible for their own chip select generation. Also, during a bus HOLD, the 80186 does not float the chip select lines. Therefore, logic must be included to enable the devices which the external bus master wishes to access (see Figure 69).




Figure 69. 80186/External Chip Select/Device Chip Select Generation



## 8.1 Memory Chip Selects

The 80186 provides six discrete memory chip select lines. These signals are named UCS, LCS, and MCS0-3 for Upper Memory Chip Select, Lower Memory Chip Select and Midrange Memory Chip Select 0-3. They are meant (but not limited) to be connected to the three major areas of the 80186 system memory (see Figure 70).




Figure 70. 80186 Memory Areas & Chip Selects

The upper limit of  $\overline{UCS}$  and the lower limit of  $\overline{LCS}$  are fixed at FFFFFH and 00000H in memory space, re-

spectively. The other limit is set by the memory size programmed into the control register for the chip select line. Mid-range memory allows both the base address and the block size of the memory area to be programmed. The only limitation is that the base address must be programmed to be an integer multiple of the total block size. For example, if the block size was 128K bytes (4 32K byte chunks) the base address could be 0 or 20000H, but not 10000H.

The memory chip selects are controlled by 4 registers in the peripheral control block (see Figure 71). These include 1 each for  $\overline{UCS}$  and  $\overline{LCS}$ , the values of which determine the size of the memory blocks addressed by these two lines. The other two registers are used to control the size and base address of the mid-range memory block.

On reset, only  $\overline{\text{UCS}}$  is active. It is programmed to be active for the top 1K memory block, to insert 3 wait states to all memory fetches, and to factor external ready for every memory fetch (see Section 8.3 for more information on internal ready generation). None of the other chip select lines will be active until all necessary registers for a signal have been accessed (not necessarily written, a read to an uninitialized register will enable the chip select function controlled by that register).

## 8.2 Peripheral Chip Selects

The 80186 provides seven discrete chip select lines which are meant to be connected to peripheral components in an 80186 system. Each of these lines is active for one of seven continuous 128 byte areas in memory or I/O space above a programmed base address.




Figure 71. 80186 Chip Select Control Registers



The peripheral chip selects are controlled bt two registers in the internal peripheral control block (see Figure 71). These registers set the base address of the peripherals and map the peripherals into memory or I/O space. Both of these registers must be accessed before any of the peripheral chip selects will become active.

A bit in the MPCS register allows PCS5 and PCS6 to become latched A1 and A2 outputs. When this option is selected, PCS5 and PCS6 reflect the state of A1 and A2 throughout a bus cycle. These allow external peripheral register selection in a system in which the addresses are not latched. Upon reset, these lines are driven high.

## 8.3 Ready Generation

The 80186 includes a ready generation unit. This unit generates an internal ready signal for all accesses to memory or I/O areas to which the chip select circuitry of the 80186 responds.

For each ready generation area, 0-3 wait states may be inserted by the internal unit. Table 5 shows how the ready control bits should be programmed to provide this. In addition, the ready generation circuit may be programmed to ignore or include the state of the external ready pins. When using both internal and external ready generation, both elements must be fulfilled before a busy cycle will end. The external ready condition is always required upon RESET for accesses involving the top 1K of memory. Therefore, at least one of the ready pins must be connected to functional ready circuitry or be tied HIGH until  $\overline{UCS}$  is reprogrammed early in the initialization sequence.

Table 5. 80186 Wait State Programming

R2	R1	R0	Number of Wait States
0	0	0	0 + external ready
0	0	1	1 + external ready
0	1	0 '	2 + external ready
0	1	1	3 + external ready
1	0	0	0 (no external ready required)
1	0	1	1 (no external ready required)
1	1	0	2 (no external ready required)
1	1	1	3 (no external ready required)

## 8.4 Examples of Chip Select Usage

Many examples using the chip select lines are given in the bus interface section of this note (Section 3.2). The key point to remember when using the chip select function is that they are only activated during bus cycles generated by the 80186. When another master has the bus, it must generate its own chip selects. In addition, whenever the bus is given by the 80186 to an external master (through HOLD/HLDA) the 80186 does not float the chip select lines.

## 8.5 Overlapping Chip Select Areas

Generally, the chip selects of the 80186 should not be programmed such that any two areas overlap. In addition, none of the programmed chip select areas should overlap any locations of the integrated 256-byte control register block. The consequences of doing this are:

Whenever two chip select lines are programmed to respond to the same area, both will be activated during any access to that area. When this is done, the ready bits for both areas **must** be programmed to the same value. If this is not done, the processor response to an access in this area is indeterminate. This rule also applies to overlapping chip selects with the integrated control block.

If any of the chip select areas overlap the integrated 256-byte control block, the timing on the chip select line is altered. An access to the control block will temporarily activate the corresponding chip select pin, but it will go inactive prematurely.

## 8.6 MCS Functionality and the 80C186

The 80C186 MCS0, MCS1 and MCS3 pins change function when the part is configured for Enhanced Mode (see Section 9.0 for an explanation of Enhanced Mode). The 80C188 MCS pins function the same in both modes. These pins are configured to support an asynchronous numerics floating point coprocessor (see Table 6). Thus, the 80C186 does not provide the complete range of middle chip selects normally available. However, the functionality of the MCS2 pin and the programming features of the MPCS and MMCS registers are still available.

Table 6. MCS Pin Definitions

Pin #	Compatible Mode	Enhanced Mode
35	MCS3	NPS,
		Numerics Processor Select
36	MCS2	MCS2
37	MCS1	ERROR,
38	MCS0	Numerics Processor Error PEREQ,
		Processor Extension Request

In Enhanced Mode, it is still possible to program the starting address, block size and ready requirements of the middle chip selects. This allows the user to take advantage of the wait-state generation logic on the 80C186 even though the majority of external chip selects are not active. It is also possible to use MCS2 which is active for one fourth the block size (see Figure 72).






Figure 72. MCS2 Functionality During Enhanced Mode

## 9.0 80C186 PRODUCT ENHANCEMENTS

The 80C186 and 80C188 are for the most part identical to their NMOS counterparts, and may be used interchangeably. However, aside from the fact that the 80C186 and 80C188 are designed with Intel's CHMOS III technology and provide greater operating frequencies and less power consumption, they also provide two new operating units not found on the 80186 or 80188: the Refresh Control Unit and the Power-Save Unit. To ensure that the new features of the 80C186 are not accidentally programmed in older designs, the 80C186 has two operating modes: Compatible Mode and Enhanced Mode. Compatible Mode implies that the register, programming and pin definition of the 80C186 is identical to that of the 80186. Enhanced Mode implies that the 80C186 provides a super-set of functionality to that of the 80186.

The different modes are selected during RESET. The timing diagram in Figure 73 shows how the 80C186 samples the TEST input pin just before and just after RES is removed to determine if the device will enter Enhanced Mode. Tying the RESET output pin back to

the TEST input pin ensures that the 80C186 or 80C188 enters enhanced mode. If the TEST input is used for external synchronization of code, then RESET can be OR'ed with the other input provided it is always active (low) just after RESET.

When the 80C186 (not the 80C188) is in Enhanced Mode, some of the MCS chip select lines change functionality to support an asynchronous numerics floating-point coprocessor. Refer to Section 8.6 for more detail.

## 9.1 Refresh Control Unit

To simplify the design of a dynamic memory controller, the 80C186 incorporates integrated address and clock counters which, along with the BIU, facilitate dynamic memory refreshing. A block diagram of the Refresh Control Unit (RCU) and its relationship to the BIU is shown in Figure 74. To the memory interface, a refresh request looks exactly like a memory read bus cycle. This is because a refresh bus cycle is a memory read operation. Because the RCU is integrated into the 80C186, functions such as chip selects and wait-state control can be used effectively.




Figure 73. Enhanced Mode Enable Pin Timing




Figure 74. Refresh Control Unit Block Diagram

The 9-bit counter is controlled by the BIU and is used whenever a refresh bus cycle is executed. Thus, any dynamic memory whose refresh address requirement does not exceed nine bits can be directly supported by the 80C186. The 9-bit address counter along with a 6-bit base register define a full 20-bit refresh address. The 9-bit counter generates a signal to initiate a refresh bus cycle. When the counter decrements to 1 (it is decremented every clock cycle), a refresh request is presented to the BIU. When the bus is free, the BIU will run the refresh (memory read) bus cycle. Refresh requests have a higher priority than any other bus request (i.e., CPU, DMA, HOLD).

## 9.1.1 REFRESH CONTROL UNIT PROGRAMMING

There are several registers in the Peripheral Control Block that control the RCU. These registers are only

accessible when the 80C186 or 80C188 are operating in Enhanced mode. Otherwise, a read or write to these registers is ignored.

The three control registers are MDRAM, CDRAM, and EDRAM (see Figure 75). These registers define the operating characteristics of the RCU. The MDRAM register programs the base address (upper 7 bits) of the refresh address (see Figure 76). This allows the refresh address to be mapped into any 4 kilobyte boundary within the 1 megabyte 80C186 address space. The MDRAM register is not altered whenever the refresh address bits (A1 through A9 in Figure 76) roll over. In other words, the refresh address does not act like a linear counter found in a typical DMA controller.

OFF	SET																
	15															0	
E4H	Ε	0	0	0	0	0	0	T8	<b>T</b> 7	T6	T5	T4	ТЗ	T2	T1	T0	EDRAM Register(1)
E2H	0	0	0	0	0	0	0	C8	C7	C6	C5	C4	СЗ	C2	C1	C0	CDRAM Register(2)
EOH	М6	M5	M4	МЗ	M2	М1	МО	Ò	0	0	0	0	0	0	0	0	MDRAM Register ⁽³⁾

#### NOTES:

- 1. Bits 0-8: T0-T8, Refresh request down counter clock count. These bits are read only and represent the current value of the counter. Any write operation to these bits are ignored.
- Bit 15: E, enables the operation of the refresh control unit.
- 2. Bits 0-8: C0-C8, define the number of CLKOUT cycles between each refresh request.
- 3. Bits 9–15: M0–M6, are used to define address bits A13–A19 (respectively) of the 20-bit memory address. These bits are set to zero on RESET.

Figure 75. Refresh Control Unit Registers



Address Bit	19	18	17	16	15	14	13	12	11	10	9	8	7	6	<b>5</b> ,	4	3	2	1	0
Physical Refresh M6 M5 M4 M3 M2 M1 M0 0 0 0 C _{A8} C _{A7} C _{A6} C _{A5} C _{A4} C _{A3} C _{A2} C _{A1} C _{A0} 1																				
Bits 1-9: C _{A0} -C _{A6} Bits 10-12: Always																				

Figure 76. Physical Address Generation

The CDRAM register defines the time interval between refresh requests by initializing the value loaded into the 9-bit down counter. Thus, the higher the value, the longer the amount of time between requests. The downcounter is decremented every falling edge of CLKOUT, regardless of the activity of the CPU or BIU. When the counter decrements to 1, a request is generated and the counter is again loaded with the value in the CDRAM register. The amount of time between refresh requests can be calculated using the equation shown in Figure 77. The minimum value that can be programmed into the CDRAM register is 18 (12H) regardless of the operating frequency. This is due to the minimum number of clocks required between each successive request to ensure the BIU has enough time to execute the refresh bus cycle. The BIU is not capable of queueing requests; if another request is generated before the current request is executed, the current request is lost. This applies only to the request itself, not the address associated to the request. The refresh address is only changed after the BIU has run the bus cycle. Thus it is possible to miss refresh requests, but not refresh addresses.

The EDRAM register has two functions, depending on whether it is being written or read. During writes to the EDRAM register, only the Enable bit is active. Setting the Enable bit enables the RCU while clearing the Enable bit disables the RCU. Whenever the RCU is enabled, the contents of the CDRAM register are loaded into the 9-bit down counter and refresh requests will be generated when the counter reaches 1. Disabling the RCU stops and clears the counter. A read of the

EDRAM register will return the current value of the Enable bit as well as the current value of the 9-bit down counter (zero if the RCU is not enabled). Writing to EDRAM register when the RCU is running does not modify the count value in the 9-bit counter.

#### 9.1.2 REFRESH CONTROL UNIT OPERATION

Figure 78 illustrates the two major functions of the refresh control unit that are responsible for initiating and controlling the refresh bus cycles.

The down counter is loaded on the falling edge of CLKOUT, when either the Enable bit is set or the counter decrements to 1. Once loaded, the down counter will decrement every falling edge of CLKOUT (as long as the Enable bit remains set).

When the counter decrements to 1, two things happen. First, a request is generated to the BIU to run a refresh bus cycle. The request remains active until the bus cycle is run. Second, the down counter is reloaded with the value contained in the CDRAM register. At this time, the down counter will again begin counting down every clock cycle. It does not wait until the request has been serviced. This is done to ensure that each refresh request occurs at the correct interval. Otherwise, the time between refresh requests would also be a function of bus activity, which is unpredictable. When the BIU services the refresh request, it will clear the request and increment the refresh address.




Figure 77. Equation to Calculate Refresh Interval






Figure 78. Flowchart of RCU Operation

#### 9.1.3 REFRESH ADDRESS CONSIDERATIONS

The physical address that is generated during a refresh bus cycle is shown in Figure 76, and applies to both the 80C186 and 80C188. The refresh address bits CAO through CA8 are generated using a linear-feedback shift counter which does not increment the addresses linearly from 0 through 1FFH (although they do follow a predictable algorithm). Further, note that for the 80C188, address bit A0 does not toggle during refresh operation, which means that it cannot be used as part of the refresh address applied to the dynamic memory device. Typically, A0 is used as part of memory decoding in 80C188 applications, unlike the 80C186 which uses A0 along with BHE to select an upper or lower bank. Therefore, when designing with the 80C188, it is important not to include A0 as part of the row address that is used for refreshing. Appendix K illustrates memory address multiplexing techniques that can be applied to the 80C186 and 80C188.

## 9.1.4 REFRESH OPERATION AND BUS HOLD

When another bus master has control of the bus, the HLDA signal is kept active as long as the HOLD input remains active. If a refresh request is generated while HOLD is active, the 80C186 will remove (drive inactive) the HLDA signal to indicate to the current bus master that the 80C186 wishes to regain control of the bus (see Figure 79). Only when the HOLD input is removed will the BIU begin the refresh bus cycle.


Therefore, it is the responsibility of the system designer to ensure that the 80C186 can regain the bus if a refresh request is signalled. The sequence of HLDA going inactive while HOLD is active can be used to signal a pending refresh request. HOLD need only go inactive for one clock period to allow the refresh bus cycle to be run. If HOLD is again asserted, the 80C186 will give up the bus after the refresh bus cycle has been run (provided there is not another refresh request generated during that time).

## 9.2 Power-Save Unit

The Power-Save Unit is intended to benefit applications by lower power consumption while maintaining regular operation of the CPU. The 80C186 Power-Save mechanism lowers current needs by reducing the operating frequency.

The Power-Save Unit is an internal clock divider as shown in Figure 80. Because the Power-Save Unit will change the internal operating frequency, all other units within the 80C186 will be affected by the clock change. This includes the CPU, Timers, Refresh, DMA, and BIU. Thus, by using the Power-Save feature, the net effect is similar to changing the input clock frequency.





#### NOTES:

- 1. System generates HOLD request.
- 2. HLDA is returned and 80C186 floats the bus/control lines.
- 3. Refresh request is generated by the 80C186.
- 4. 80C186 lowers (removes) HLDA to signal that it wants the bus back.
- 5. 80C186 waits until HOLD is lowered (removed) for at least 1 clock cycle (minimum HOLD setup and hold time) to execute the refresh bus cycle. If HOLD is never lowered, the 80C186 will not take over the bus.
- 6. 80C186 runs the refresh bus cycle.
- 7. HOLD can be again asserted after the 1 clock duration.
- 8. The refresh request is cleared after the bus cycle has been executed.
- If HOLD was again asserted, the 80C186 will immediately relinquish the bus back. If no HOLD occurred, normal CPU operation will resume.

Figure 79. HOLD/HLDA Timing and Refresh Request

#### 9.2.1 POWER-SAVE UNIT PROGRAMMING

The PDCON register (see Figure 81) controls the operation of the Power-Save Unit. This register is available for programming when the 80C186 or 80C188 is in Enhanced Mode. Reads or write to the PDCON register in Compatible Mode result in no operation, and the value returned will be all ones.

When the Enable bit in the PDCON register is set, the Power-Save Unit is active and, depending on the condition of the F0 and F1 bits, the operating clock of the 80C186 is changed from normal operation. When the Enable bit is cleared, the 80C186 will operate at the standard divide by 2 clock rate. The Enable bit is automatically cleared whenever a non-masked interrupt occurs. Thus, if the Power-Save feature is enabled and an unmasked interrupt of sufficient priority is received, the Enable bit clears and the processor executes at full speed. This allows interrupts to be processed at full speed. A return from the interrupt does not automatically set the Enable bit. This must be done as part of the interrupt routine. Software interrupts do not clear the Enable bit.




Figure 80. Simplified Power-Save Internal Operation






Figure 81. Power-Save Register Definition

The F0 and F1 bits determine the divisor of the Power-Save unit. Figure 81 provides a list of the various combinations of the bits and their division factor. Note that the divisor is related to the output clock, not the input clock at pin X1. Selecting a divisor of 1 does not reduce the power consumption. The operating clock of the 80C186 must not be divided below the minimum operating frequency specified in data sheet (500 kHz). Figure 81 also indicates the minimum operating frequency required in order to use a specific divisor.

### 9.2.2 POWER-SAVE OPERATION

When the Enable bit in the PDCON register is set, the clock divider circuity will turn on during the write to the PDCON register (refer to Figure 82). At the falling edge of T₃ of the register write, CLKOUT will change to reflect the new divisor. If any values of F0-F1 other than zero have been programmed, the CLKOUT period will be increased over undivided CLKOUT, starting with the low phase. CLKOUT will not glitch.

The Power-Save Unit remains active until one of three events happens: either the Enable bit in the PDCON register is cleared, new values for F0 and F1 are programmed, or an unmasked interrupt is received. In the first two cases, the changes directly follow Figure 82.

When an unmasked interrupt is received, the operating frequency is changed as shown in Figure 82, but may occur at any T₃ bus state in progress at the time of the interrupt. Thus, it is not possible to determine exactly when, in the event of an interrupt, the Power-Save unit will be disabled.

## 10.0 SOFTWARE IN AN 80186 SYSTEM

Since the 80186 is object code compatible with the 8086 and 8088, the software in an 80186 system is very similar to that in an 8086 system. Because of the hardware chip select functions, however, a certain amount of initialization code must be included when using those functions on the 80186.

# 10.1 System Initialization in an 80186 System

The 80186 includes circuitry which directly affects the ability of the system to address memory and I/O devices, namely the chip select circuitry. This circuitry must be initialized before the memory areas and peripheral devices addressed by the chip select signals can be used.




Figure 82. Power-Save Clock Transition



Upon reset, the UMCS register is programmed to be active for all memory fetches within the top 1K byte of memory space. It is also programmed to insert three wait states to all memory accesses within this space. If the hardware chip selects are used, they must be programmed before the processor leaves this 1K byte area of memory. If a jump to an area for which the chips are not selected occurs the processor will fetch garbage. Appendix F shows a typical initialization sequence for the 80186 chip select unit.

# 10.2 Instruction Execution Differences between the 8086 and 80186

There are a few instruction execution differences between the 8086 and the 80186. These differences are:

## **UNDEFINED OPCODES:**

When the opcodes 63H, 64H, 65H, 66H, 67H, F1H, FEH XX111XXXB and FFH XX111XXXB are executed, the 80186 will execute an illegal instruction exception, interrupt type 6. The 8086 will ignore the opcode.

#### **OFH OPCODE:**

When the opcode 0FH is encountered, the 8086 will execute a POP CS, while the 80186 will excecute an illegal instruction exception, interrupt type 6.

## WORD WRITE AT OFFSET FFFFH:

When a word write is performed at offset FFFFH in a segment, the 8086 will write one byte at offset FFFFH, and the other at offset 0, while the 80186 will write one byte at offset FFFFH, and the other at offset 10000H (one byte beyond the end of the segment). One byte segment underflow will also occur (on the 80186) if a stack PUSH is executed and the Stack Pointer contains the value 1.

## SHIFT/ROTATE BY VALUE GREATER THAN 31:

Before the 80186 performs a shift or rotate by a value (either in the CL register, or by an immediate value) it ANDs the value with 1FH, limiting the number of bits rotated to less than 32. The 8086 does not do this.

## LOCK PREFIX:

The 8086 activates its LOCK signal immediately after executing the LOCK prefix. The 80186 does not activate the LOCK signal until the processor is ready to begin the data cycles associated with the LOCKed instruction.

#### NOTE:

When executing more than one LOCKed instruction, always make sure there are 6 bytes of code between the end of the first LOCKed instruction and the start of the second LOCKed instruction.

#### INTERRUPTED STRING MOVE INSTRUCTIONS:

If an 8086 is interrupted during the execution of a repeated string move instruction, the return value it will push on the stack will point to the last prefix instruction before the string move instruction. If the instruction had more than one prefix (e.g., a segment override prefix in addition to the repeat prefix), it will not be resecuted upon returning from the interrupt. The 80186 will push the value of the first prefix to the repeated instruction, so long as prefixes are not repeated, allowing the string instruction to properly resume.

## CONDITIONS CAUSING DIVIDE ERROR WITH AN INTEGER DIVIDE:

The 8086 will cause a divide error whenever the absolute value of the quotient is greater than 7FFFH (for word operations) or if the absolute value of the quotient is greater than 7FH (for byte operations). The 80186 has expanded the range of negative numbers allowed as a quotient by 1 to include 8000H and 80H. These numbers represent the most negative numbers representable using 2's complement arithmetic (equaling — 32768 and — 128 in decimal, respectively).

#### **ESC OPCODE:**

The 80186 may be programmed to cause an interrupt type 7 whenever an ESCape instruction (used for coprocessors like the 8087) is executed. The 8086 has no such provision. Before the 80186 performs this trap, it must be programmed to do so.

These differences can be used to determine whether the program is being executed on an 8086 or an 80186. Probably the safest execution difference to use for this purpose is the difference in multiple bit shifts. For example, if a multiple bit shift is programmed where the shift count (stored in the CL register) is 33, the 8086 will shift the value 33 bits, whereas the 80186 will shift it only a single bit.

In addition to the instruction execution differences noted above, the 80186 includes a number of new instruction types, which simplify assembly language programming of the processor, and enhance the performance of higher level languages running on the processor. These new instructions are covered in depth in the 8086/80186 users manual and in Appendix H of this note.



# APPENDIX A PERIPHERAL CONTROL BLOCK

All the integrated peripherals within the 80186 microprocessor are controlled by sets of registers contained within an integrated peripheral control block. The registers are physically located within the peripheral devices they control, but are addressed as a single block of registers. This set of registers encompasses 256 contiguous bytes and can be located on any 256 byte boundary of the 80186 memory or I/O space. Maps of these registers are shown in Figure A-1 for the 80186/80188 and in Figure A-2 for the 80C186/80C188. Any unused bytes are reserved.

## A.1 SETTING THE BASE LOCATION OF THE PERIPHERAL CONTROL BLOCK

In addition to the control registers for each of the integrated 80186 peripheral devices, the peripheral control block contains the peripheral control block relocation register. This register allows the peripheral control block to be re-located on any 256 byte boundary within the processor's memory or I/O space. Figure A-2 shows the layout of this register.

This register is located at offset FEH within the peripheral control block. Since it is itself contained within the peripheral control block, any time the location of the peripheral control block is moved, the location of the relocation registers will also move.

In addition to the peripheral control block relocation information, the relocation register contains two additional bits. One is used to set the interrupt controller into slave mode. The other is used to force the processor to trap whenever an ESCape (coprocessor) instruction is encountered.




Figure A-1. 80186/80188 Integrated Peripheral Control Block






Figure A-2. 80C186/80C188 Integrated Peripheral Control Block




Figure A-3. 80186 Relocation Register Layout

Because the relocation register is contained within the peripheral control block, upon reset the relocation register is automatically programmed with the value 20FFH. This means that the peripheral control block will be located at the very top (FF00H to FFFFH) of I/O space. Thus, after reset the relocation register will be located at word location FFFEH in I/O space.

To relocate the peripheral control block to the memory range 10000H-100FFH, for example, the user programs the relocation register with the value 1100H. Since the relocation register is contained within the peripheral control block, it moves to word location 100FEH in memory space.



Whenever mapping the 188 peripheral control block to another location, the programming of the relocation register should be done with a byte write (i.e., OUT DX,AL). Any access to the control block is done 16 bits at a time. Thus, internally, the relocation register will get written with 16 bits of the AX register while externally, the BIU will run only one 8 bit bus cycle. If a word instruction is used (i.e., OUT DX,AX), the relocation register will be written on the first bus cycle. The BIU will then run a second bus cycle which is unnecessary. The address of the second bus cycle will no longer be within the control block (i.e., the control block was moved on the first cycle), and therefore, will require the generation of an external ready signal to complete the cycle. For this reason we recommend byte operations to the relocation register. Byte instructions may also be used for the other registers in the control block and will eliminate half of the bus cycles required if a word operation had been specified. Byte operations are only valid on even addresses though, and are undefined on odd addresses.

# A.2 Peripheral Control Block Registers

Each of the integrated peripherals' control and status registers are located at a fixed location above the programmed base location of the peripheral control block. There are many locations within the peripheral control block which are not assigned to any peripheral. If a write is made to any of these locations, the bus cycle will be run, but the value will not be stored in any internal location. This means that if a subsequent read is made to the same location, the value written will not be read back.

The processor will run an external bus cycle for any memory or I/O cycle which accesses a location within the integrated control block. This means that the address, data, and control information will be driven on the 80186 external pins just as if a "normal" bus cycle had been run. Any information returned by an external device will be ignored, however, even if the access was to a location which does not correspond to any of the integrated peripheral control registers. The above is also true for the 80188, except that the word access made to the integrated registers will be performed in a single bus cycle internally, while externally, the BIU runs two bus cycles.

The processor internally generates a ready signal whenever any of the integrated peripherals are accessed; thus any external ready signals are ignored. This ready will also be returned if an access is made to a location within the 256 byte area of the peripheral control block which does not correspond to any integrated peripheral control register. The processor will insert 0 wait states to any access within the integrated peripheral control block except for accesses to the timer registers. Any access to the timer control and counting registers will incur 1 wait state. This wait state is required to properly multiplex processor and counter element accesses to the timer control registers.

All accesses made to the integrated peripheral control block will be word accesses. Any write to the integrated registers will modify all 16 bits of the register, whether the opcode specified a byte write or a word write. A byte read from an even location should cause no problems, but the data returned when a byte read is performed from an odd address within the peripheral control block is undefined. This is true both for the 80186 and the 80188. As stated above, even though the 80188 has an external 8 bit data bus, internally it is still a 16bit machine. Thus, the word accesses performed to the integrated registers by the 80188 will each occur in a single bus cycle internally while externally the BIU runs two bus cycles. The DMA controller cannot be used for either read or write accesses to the peripheral control block.



## APPENDIX B 80186 SYNCHRONIZATION INFORMATION

Many input signals to the 80186 are asynchronous, that is, a specified set up or hold time is not required to insure proper functioning of the device. Associated with each of these inputs is a synchronizer which samples this external asynchronous signal, and synchronizes it to the internal 80186 clock.

## B.1 WHY SYNCHRONIZERS ARE REQUIRED

Every data latch requires a certain set up and hold time in order to operate properly. At a certain window within the specified set up and hold time, the part will actually try to latch the data. If the input makes a transition within this window, the output will not attain a stable state within the given output delay time. The size of this sampling window is typically much smaller than the actual window specified by the data sheet, however part to part variation could move this window around within the specified window in the data sheet.

Even if the input to a data latch makes a transition while a data latch is attempting to latch this input, the output of the latch will attain a stable state after a certain amount of time, typically much longer than the normal strobe to output delay time. Figure B-1 shows a normal input to output strobed transition and one in which the input signal makes a transition during the latch's sample window. In order to synchronize an asynchronous signal, all one needs to do is to sample the signal into one data latch long enough for the output to stabilize, then latch it into a second data latch. Since the time between the strobe into the first data latch and the strobe into the second data latch allows the first data latch to attain a steady state (or to resolve the asynchronous signal), the second data latch will be presented with an input signal which satisfies any set up and hold time requirements it may have.

Thus, the output of this second latch is a synchronous signal with respect to its strobe input.

A synchronization failure can occur if the synchronizer fails to resolve the asynchronous transition within the




Figure B-1. Valid and Invalid Latch Input Transitions and Responses

time between the two latch's strobe signals. The rate of failure is determined by the actual size of the sampling window of the data latch, and by the amount of time between the strobe signals of the two latches. Obviously, as the sampling window gets smaller, the number of times an asynchronous transition will occur during the sampling window will drop. In addition, however, a smaller sampling window is also indicative of a faster resolution time for an input transition which manages to fall within the sampling window.

#### **B.2 80186 SYNCHRONIZERS**

The 80186 contains synchronizers on the RES, TEST, TmrIn0-1, DRQ0-1, NMI, INT0-3, ARDY, and HOLD input lines. Each of these synchronizers use the two stage synchronization technique described above (with some minor modifications for the ARDY line, see section 3.1.6). The sampling window of the latches is designed to be in the tens of pico-seconds, and should allow operation of the synchronizers with a mean time between failures of over 30 years assuming continuous operation.



## APPENDIX C 80186 EXAMPLE DMA INTERFACE CODE

```
$mod186
                                     assembly_example_80186_DMA_support
name
   This file contains an example procedure which initializes the 80186 DMA
          controller to perform the DMA transfers between the 80186 system and the
          8272 Floppy Disk Controller (FDC). It assumes that the 80186
          peripheral control block has not been moved from its reset location.
                                            word ptr [BP + 4]
word ptr [BP + 6]
word ptr [BP + 8]
argl
                                 equ
arg2
                                 equ
                                 equ
DMA.FROM.LOWER
                                            0FFC0h
                                                                             ; DMA register locations
                                 equ
DMA_FROM_UPPER
                                            0FFC2h
                                 equ
DMA.TO.LOWER
                                 equ
                                            0FFC4h
DMA_TO_UPPER
                                 equ
                                            0FFC6h
DMA_COUNT
                                 equ
                                            0FFC8h
DMA.CONTROL
                                 equ
                                            0FFCAh
DMA.TO.DISK.CONTROL
                                            01486h
                                                                                destination synchronization
                                                                                source to memory, incremented
                                                                                destination to I/O
                                                                                no terminal count
                                                                                byte transfers
DMA_FROM_DISK_CONTROL equ
                                            0A046h
                                                                                source synchronization
                                                                                source to I/O
                                                                                destination to memory, incr
                                                                                no terminal count
                                                                                byte transfers
FDC.DMA
                                            6B8h
                                                                                FDC DMA address
FDC data register
FDC.DATA
FDC.STATUS
                                 equ
                                            688h
                                            680h
                                                                                FDC status register
                                 equ
                                 group
                                            code
cgroup
code
                                 segment
                                                                             public 'code'
                                 public
                                           set.dma_
                                 assume
                                           cs:cgroup
  set.dma (offset,to) programs the DMA channel to point one side to the
          disk DMA address, and the other to memory pointed to by ds:offset. If
          'to' = 0 then will be a transfer from disk to memory; if
'to' = 1 then will be a transfer from memory to disk. The parameters to
          the routine are passed on the stack.
set dma
                                 proc
                                            near
                                            0,0
                                                                             ; set stack addressability
                                 enter
                                            ΑX
                                                                             ; save registers used
                                 push
                                            ВX
                                 push
                                 .
push
                                            DX
                                            arg2,1
                                                                             ; check to see direction of
                                                                               transfer
                                 jz
                                            from_disk
  performing a transfer from memory to the disk controller
                                            AX,DS
                                 mov
                                                                               get the segment value
                                                                                gen the upper 4 bits of the
                                 rol
                                            AX,4
                                                                                physical address in the lower 4
                                                                                bits of the register
                                                                                                                  210973-84
```

```
BX,AX
DX,DMA.FROM.UPPER
                                                                                   save the result...
                                   mov
                                                                                   prgm the upper 4 bits of the DMA source register
                                   mov
                                             DX,AX
                                   out
                                                                                   form the lower 16 bits of the physical address
                                             AX,0FFF0h
                                   and
                                   add
                                             AX,arg1
DX,DMA.FROM.LOWER
                                                                                   add the offset
                                  mov
                                                                                   prgm the lower 16 bits of the DMA source register
                                   out
                                             DX,AX
                                                                                   check for carry out of addition
                                   jnc
                                              no.carry.from
                                             BX
AX,BX
DX,DMA.FROM.UPPER
                                                                                  if carry out, then need to adj
the upper 4 bits of the pointer
                                   inc
                                   mov
                                   mov
                                              DX,AX
                                   out
no.carry_from:
                                   mov
                                              AX,FDC.DMA
                                                                                  prgm the low 16 bits of the DMA
                                              DX,DMA.TO.LOWER
                                   mov
                                                                                  destination register
                                             DX,AX
AX,AX
DX,DMA.TO.UPPER
                                   out
                                   xor
                                                                                  zero the up 4 bits of the DMA
                                   mov
                                                                                  destination register
                                             DX,DX
AX,DMATO.DISK.CONTROL; prgm the DMA ctl reg
DX,DMACONTROL; note: DMA may begin immediatly
ax; after this word is output
                                   out
                                   mov
                                   mov
                                  out
                                             DX
                                  pop
                                   pop
                                             BX
                                             ΑX
                                   рор
                                   leave
                                   ret
from_disk:
   performing a transfer from the disk to memory
                                             AX,DS
                                   mov
                                             AX,4
                                  rol
                                             DX,DMA.TO.UPPER
                                   mov
                                             DX,AX
BX,AX
                                   out
                                   mov
                                              AX,0FFF0h
                                   and
                                             AX,arg1
DX,DMA.TO.LOWER
                                  add
                                   mov
                                             DX,AX
                                   out
                                   inc
                                             no_carry_to
                                             BX
AX,BX
                                   inc
                                   mov
                                             DX,DMA.TO.UPPER
                                  mov
                                             DX,AX
                                   out
no_carry_to:
                                             AX,FDC.DMA
                                             DX,DMA.FROM.LOWER
                                   mov
                                             DX,AX
AX,AX
DX,DMA.FROM.UPPER
                                   out
                                   xor
                                   mov
                                             DX.AX
                                   out
                                              AX,DMA.FROM.DISK.CONTROL
                                   mov
                                              DX,DMA_CONTROL
                                   mov
                                                                                                                         210973-85
                                              DX,AX
                                   out
                                              DX
BX
AX
                                   pop
                                   pop
                                   pop
                                   leave
                                   ret
                                   endp
 set_dma_
                                   ends
 code
                                   end
                                                          210973-86
```



# APPENDIX D 80186 EXAMPLE TIMER INTERFACE CODE

```
$mod186
                                                     example.80186.timer.code
name
   this file contains example 80186 timer routines. The first routine
            sets up the timer and interrupt controller to cause the timer
to generate an interrupt every 10 milliseconds, and to service
interrupt to implement a real time clock. Timer 2 is used in
            this example because no input or output signals are required.
            The code example assumes that the peripheral control block has not been moved from its reset location (FF00-FFFF in I/O space).
                                                     word ptr [BP + 4]
word ptr [BP + 6]
word ptr [BP + 8]
argi
arg2
                                        equ
arg3
                                        equ
timer_2int
                                                                                             ; timer 2 has vector type 19
                                        equ
equ
timer_2control
                                                     0FF66h
timer_2max_ctl
                                        equ
                                                     0FF62h
timer_int_ctl
                                        equ
                                                     0FF32h
                                                                                             ; interrupt controller regs
eoi_register
                                        equ
                                                     0FF22h
                                                     0FF30h
interrupt_stat
                                                                                             public 'data'
data
                                        segment
                                        public
db
                                                     hour_,minute_,second_,msec_
msec_
hour_
                                        db
minute_
                                        db
second_
                                        db
data
                                        ends
cgroup
                                        group
                                                     code
                                                     data
dgroup
                                        group
                                                                                             public 'code'
code
                                        segment
                                        public
                                                    settime.
                                                    cs:code,ds:dgroup
                                        assume
   set_time(hour,minute,second) sets the time variables, initializes the
            80186 timer2 to provide interrupts every 10 milliseconds, and
            programs the interrupt vector for timer 2
set_time.
                                        proc
                                                     near
                                                     0,0
                                                                                             ; set stack addressability
                                        enter
                                                    AX
DX
                                                                                                save registers used
                                        push
                                        push
                                                    SI
                                        push
                                        push
                                                                                                set the interrupt vector
                                                     AX,AX
                                                                                                the timers have unique
                                                                                                interrupt
                                                                                                vectors even though they share
the same control register
                                                    DS.AX
                                        mov
                                                     SI,4 * timer2.int
                                        mov
                                                                                                                                          210973-87
```



```
word ptr DS:[SI],offset timer_2_interrupt_routine
                                mov
inc
                                inc
                                mov
                                pop
                                          AX,argl
hour.,AL
                                                                          ; set the time values
                                mov
                                mov
                                           AX,arg2
                                mov
                                           minute.,AL
                                mov
                                           AX,arg3
                                mov
                                           second,AL
                                mov
                                           msec.,0
                                           DX,timer2_max_ctl
                                                                          ; set the max count value
                                mov
                                                                             10 ms / 500 ns (timer 2 counts
at 1/4 the CPU clock rate)
                                           AX,20000
                                mov
                                           DX,AX
                                out
                                          DX,timer2.control
AX,1110000000000001b
                                                                             set the control word
                                mov
                                                                             enable counting
                                mov
                                                                             generate interrupts on TC
                                                                             continuous counting
                                           DX,AX
                                out
                                                                           ; set up the interrupt controller
                                           DX,timer.int.ctl
                                mov
                                           AX,0000b
                                                                             unmask interrupts
                                mov
                                                                             highest priority interrupt
                                out
                                           DX,AX
                                                                           ; enable processor interrupts
                                pop
                                           SI
                                          DX
AX
                                pop
                                pop
                                leave
                                ret
                                endp
set_time_
timer2_interrupt_routine
                                proc
                                           far
                                           AX
DX
                                push
                                push
                                                                           ; see if one second has passed
                                cmp
                                           msec.,99
                                                                             if above or equal...
                                           bump_second
                                jae
                                inc
                                           msec
                                           reset_int_ctl
                                jmp
bump.second:
                                           msec_,0
                                                                             reset millisecond
                                mov
                                           second.,59
                                                                           ; see if one minute has passed
                                cmp
                                jae
                                           bump.minute
                                 inc
                                           second.
                                jmp
                                           reset_int_ctl
bump_minute:
                                 mov
                                           second_,0
                                           minute.,59
                                                                           ; see if one hour has passed
                                 cmp
                                           bump.hour
                                jae
                                           minute.
                                 inc
                                           reset_int_ctl
                                jmp
                                                                                                                        210973-88
                                          DX
AX
                                pop
                                ret
timer2_interrupt_routine
                                endp
                                ends
                                end
                                                  210973-89
```



```
bump_hour:
                                                           minute_,0
                                             mov
                                                                                                       ; see if 12 hours have passed
                                                           hour.,12
                                             cmp
                                                           reset_hour
                                             iae
                                             inc
                                                           hour.
                                                           reset.int.ctl
                                            jmp
reset_hour:
                                             mov
                                                           hour., l
reset_int_ctl:
                                                           DX,eoi.register
AX,8000h
DX,AX
                                             mov
                                                                                                       ; non-specific end of interrupt
                                             mov
                                             out
                                                          DX
AX
                                             рор
                                             pop
timer2.interrupt_routine
                                             endp
code
                                            ends
                                            end
$mod186
                                            example_80186_baud_code
name
    this file contains example 80186 timer routines. The second routine
             sets up the timer as a baud rate generator. In this mode,
             Timer 1 is used to continually output pulses with a period of
             6.5 usec for use with a serial controller at 9600 baud
             o.3 user for use with a serial controller at 9000 baun programmed in divide by 16 mode (the actual period required for 9600 baud is 6.51 usec). This assumes that the 80186 is running at 8 MHz. The code example also assumes that the peripheral control block has not been moved from its reset location (FF00-FFFF in I/O space).
timer 1_control
                                                          0FF5Eh
                                            equ
timer1_max_cnt
                                            equ
                                                          0FF5Ah
code
                                            segment
                                                                                                       public 'code'
                                            assume
                                                          cs:code
   set.baud() initializes the 80186 timer1 as a baud rate generator for a serial port running at 9600 baud
set_baud_
                                            proc
                                            push
                                                          AX
DX
                                                                                                      ; save registers used
                                            push
                                            mov
                                                          DX,timer1_max_cnt
                                                                                                          set the max count value
500ns * 13 = 6.5 usec
                                                          AX,13
DX,AX
                                            mov
                                            out
                                                          DX,timer1_control
AX,1100000000000001b
                                                                                                          set the control word
                                            mov
                                            mov
                                                                                                          enable counting
no interrupt on TC
                                                                                                          continuous counting
                                                                                                          single max count register
                                                          DX,AX
                                            out
                                                          DX
AX
                                            pop
                                            pop
                                                                                                                                                     210973-90
```



ret endp set_baud_ code ends end \$mod186 example.80186.count.code name this file contains example 80186 timer routines. The third routine sets up the timer as an external event counter. In this mode, Timer 1 is used to count transitions on its input pin. After the timer has been set up by the routine, the number of the timer has been set up by the routine, the number of events counted can be directly read from the timer count register at location FF58H in I/O space. The timer will count a maximum of 65535 timer events before wrapping around to zero. This code example also assumes that the peripheral control block has not been moved from its reset location (FF00-FFFF in I/O space). timer 1.control 0FF5Eh equ timer1.max.cnt equ 0FF5Ah 0FF58H timer1_cnt_reg code public 'code' segment cs:code assume set_count() initializes the 80186 timer1 as an event counter set_count_ proc push AX DX ; save registers used . push set the max count value allows the timer to count all the way to FFFFH DX,timer1_max_cnt mov mov AX,0 DX,AX out DX,timer1.control set the control word mov enable counting no interrupt on TC AX,1100000000000101b mov continuous counting single max count register external clocking out DX,AX xor AX,AX zero AX DX,timer1_cnt_reg DX,AX and zero the count in the timer mov count register out DX pop AX pop ret set_count_ endp code ends end 210973-91



## APPENDIX E 80186 EXAMPLE INTERRUPT CONTROLLER INTERFACE CODE

\$mod186 name	eromulo 90	196 intermed and		
i i	example.80	186_interrupt_code		
; two cascaded	res the 80186 interrup I interrupt inputs (thro	igh an external 8259A		
	troller on pins INTO/I			
; interrupt inp	uts (on pins INT1 and	INT3). The default priority		
into the contr	rol register is set the 11	priority level programmed		
: interrupts are	e programmed to at res	et.		
;	- pg			
int0_control		FF38H		
int_mask	equ 0	FF28H		
; code				
code	segment assume C	S:code	public 'code'	
set_int_		car		
		X		
		X	·	
	•	*	•	
	mov A	X,0100111B	; Cascade Mode	
	-	****	; interrupt unmasked	
		X,int0.control		
	out D	X,AX		
	mov A	X,01001101B	; now unmask the other external ; interrupts	
	mov D	X,int_mask	,	
		X,AX		
	pop A	x		
	pop D	x		
	ret			
set_int_	endp			
code	ends		•	
\$mod186	end			
name	example 801	86_interrupt_code		
	- Aumpieco i	oo.morrapi.codo		
	es the 80186 interrupt c			
	ode does not initialize an		· · · · · · · · · · · · · · · · · · ·	
	ipheral control registers		,	
ine external 8	259A interrupt conrolle	·		
relocation_reg	equ 01	FFFEH		
ciocationire				
ode	segment		public 'code'	, `
	assume C	S:code	•	
et.Slave	proc ne			
	push D			
	push A	X		
	mov D	X,relocation_reg		
		A, relocation_reg	; read old contents of register	
		X,0100000000000000B	: set the Slave/Master mode bit	
		X,AX	, Set the Stave, triaster mode on	
				210973-92



## APPENDIX F 80186/8086 EXAMPLE SYSTEM INITIALIZATION CODE

	name	example.	80186_system_init		
	; or the 8086. ; an 80186 or a	The code determine an 8086, and if it is a	routine for the 80186 s whether it is running on running on an 80186, it		
	; initializes the	e integrated chip sel	ect registers.		
	restart	segment	at	OFFFFh	
	This is the processor	reset address at 0F	FFF0H		
	;	org	0		
		jmp	far ptr initialize		
	. restart	ends	• • • • • • • • • • • • • • • • • • • •		
	;				
		extrn	monitor:far		
	· init.hw	segment		0FFF0h	
	_	assume	CS:init.hw	· .	
	; This seement initial:	: sha ahin aalaasa	Is asset by located in the		
			It must be located in the emains selected in the 8011	4	
			e select area can be program		
	system until	the proper size of the	c sciect area can oc progran	illica.	,
	UMCS.reg	equ	0FFA0H	; chip select register location	s ·
	LMCS.reg	equ	0FFA2H	,	
	PACS.reg	equ	0FFA4H	_	
	MPCS_reg	equ	0FFA8H		
	UMCS.value	equ	10F038H	; 64K, no wait states	,
	LMCS.value	equ	07F8H	; 32K, no wait states	
	PACS_value	equ	007EH	; peripheral base at 400H, 2	ws
	MPCS.value	equ	81 B8 H	; PCS5 and 6 supplies,	
				; peripherals in I/O space	
	initialize	proc	far		
		mov	AX,2	; determine if this is an	
		mov	CL,33	; 8086 or an 80186 (checks	
		shr	AX,CL	; to see if the multiple bit	
		test	AX,1	; shift value was ANDed)	
•		jz	not.80186		
		mov	DX,UMCS.reg	; program the UMCS registe	••
		mov	AX,UMCS.value	, program the Owled regist	<b>.</b> 1
	•	out	DX,AX		
		mov	DX,LMCS.reg	; program the LMCS registe	er
		mov	AX,LMCS.value		
		out	DX,AX		
			P. V. D. 66		
		mov	DX,PACS_reg	; set up the peripheral chip	
				; selects (note the mid-range ; memory chip selects are no	
	-			; memory cnip selects are no ; needed in this system, and	ı
		*		: are thus not initialized	
		mov	AX,PACS.value	, are thus not initialized	
		out	DX.AX		0.10070 5-
		mov	DX,MPCS.reg		210973-93
		mov	AX,MPCS.value		
		out	DX,AX		
	;			•	
		elects are all set up, y be executed.	the main program of the		
	; not_80186;				
	HOLOUI OU:	jmp	far ptr monitor		
	initialize	Jmp endp	iai pu monttor		
	init.hw	ends			
	**********	end	,		
				210973-94	



## APPENDIX G 80186 WAIT STATE PERFORMANCE

Because the 80186 contains separate bus interface and execution units, the actual performance of the processor will not degrade at a constant rate as wait states are added to the memory cycle time from the processor. The actual rate of performance degradation will depend on the type and mix of instructions actually encountered in the user's program.

Shown below are two 80186 assembly language programs, and the actual execution time for the two programs as wait states are added to the memory system of the processor. These programs show the two extremes to which wait states will or will not affect system performance as wait states are introduced.

Program 1 is very memory intensive. It performs many memory reads and writes using the more extensive memory addressing modes of the processor (which also take a greater number of bytes in the opcode for the instruction). As a result, the execution unit must constantly wait for the bus interface unit to fetch and perform the memory cycles to allow it to continue. Thus, the execution time of this type of routine will grow quickly as wait states are added, since the execution time is almost totally limited to the speed at which the processor can run bus cycles.

Note also that this program execution time calculated by merely summing up the number of clock cycles given in the data sheet will typically be less than the actual number of clock cycles actually required to run the program. This is because the numbers quoted in the data sheet assume that the opcode bytes have been prefetched and reside in the 80186 prefetch queue for immediate access by the execution unit. If the execution

\$mod186

name

unit cannot access the opcode bytes immediately upon request, dead clock cycles will be inserted in which the execution unit will remain idle, thus increasing the number of clock cycles required to complete execution of the program.

On the other hand, program 2 is more CPU intensive. It performs many integer multiplies, during which time the bus interface unit can fill up the instruction prefetch queue in parallel with the execution unit performing the multiply. In this program, the bus interface unit can perform bus operations faster than the execution unit actually requires them to be run. In this case, the performance degradation is much less as wait states are added to the memory interface. The execution time of this program is closer to the number of clock cycles. calculated by adding the number of cycles per instruction because the execution unit does not have to wait for the bus interface unit to place an opcode byte in the prefetch queue as often. Thus, fewer clock cycles are wasted by the execution unit laying idle for want of instructions. Table G-1 lists the execution times measured for these two programs as wait states were introduced with the 80186 running at 8 MHz.

Table G-1

# of	Progra	am 1	Program 2					
Wait States	Exec Time (μsec)	Perf Degr	Exec Time (µsec)	Perf Degr				
0	505		294					
1	595	18%	311	6%				
2	669	12%	337	8%				
3	752	12%	347	3%				

This file contains two programs which demonstrate the 80186 performance degradation as wait states are inserted. Program 1 performs a transformation between two types of characters sets, then copies the transformed characters back to the original buffer (which is 64 bytes long. Program 2 performs the same type of transformation, however instead of performing a table lookup, it multiplies each number in the original 32 word buffer by a constant (3, not the use of the integer immediate multiply instruction). Program "nothing" is used to measure the call and return times from the driver program only.

cgroup dgroup data group code group data segment

public 'data'

210973-95

example_wait_state_performance



	t_table	db	256 dup (?)		•
	t_string	db	64 dup (?)		
	m_array	dw	32 dup (?)		
	data	ends	• • •		
	code	segment	,	public 'code'	
		assume	CS:cgroup,DS:dgroup	•	
		public	bench_1,bench_2,nothing_,	wait_stateset_timer_	
	bench_1	proc	near		
		push	SI	; save registers used	
		push	CX		,
*		push	BX		
	•	push	AX		
		mov	CX,64	; translate 64 bytes	
		mov	SI,0		
		mov	ВН,0		
	loop_back:				
	,	mov	BL,t_string[SI]	; get the byte	
		mov .	AL,table[BX]	; translate byte	
		mov	Lstring[SI],AL	; and store it	
		inc	SI	; increment index	
		loop	loop_back	; do the next byte	
		рор	AX		
		pop	BX		
		pop	CX		
		pop	SI		,
		ret	<b>51</b>		
	bench_1	endp	**		
	bench_2	ргос	near		
	OUNCE	push	AX	; save registers used	
		push	SI	, save registers used	
:		push	cx		
		mov	CX,32	; multiply 32 numbers	
,	1	mov	SI,offset m.array	, multiply 32 numbers	
	loop_back_2:				
-	ioop.vack.z.	imul	AX,word ptr [SI],3	; immediate multiply	
		mov	word ptr [SI],AX	,	
		inc	SÍ		
		inc	SI		
	,	loop	loop_back_2		
	,	рор	cx .		,
		pop	SI		
		pop	AX		
		гet	•	•	
	bench_2_	endp			
		P			210973-96

```
nothing.
                                 proc
                                           near
                                 ret
nothing_
                                 endp
   wait_state(n) sets the 80186 LMCS register to the number of wait states
         (0 to 3) indicated by the parameter n (which is passed on the stack). No other bits of the LMCS register are modified.
wait_state.
                                 proc
                                           near
                                 enter
                                           0,0
                                                                            ; set up stack frame
                                           ΑX
                                                                              save registers used
                                push
                                           ВX
                                 push
                                 push
                                           DX
                                           BX,word ptr [BP + 4]
                                                                           ; get argument
                                 mov
                                           DX,0FFA2h
                                                                              get current LMCS register
                                 mov
contents
                                           AX,DX
                                           AX,0FFFCh
                                                                           ; and off existing ready bits
                                and
                                                                              insure ws count is good
                                and
                                           BX,3
                                           AX,BX
                                                                              adjust the ready bits
                                 out
                                           DX,AX
                                                                            ; and write to LMCS
                                           DX
                                 pop
                                 pop
                                           BX
                                 pop
                                                                            ; tear down stack frame
                                 leave
                                ret
wait_state_
                                 endp
  set_timer() initializes the 80186 timers to count microseconds. Timer 2
       is set up as a prescaler to timer 0, the microsecond count can be read
         directly out of the timer 0 count register at location FF50H in I/O
set_timer_
                                 proc
                                           near
                                           AX
DX
                                push
                                 push
                                           DX,0ff66h
                                 mov
                                                                            ; stop timer 2
                                           AX,4000h
                                mov
                                           DX,AX
                                 out
                                mov
                                           DX,0ff50h
                                                                            ; clear timer 0 count
                                           AX,0
DX,AX
                                mov
                                out
                                           DX,0ff52h
                                                                            ; timer 0 counts up to 65535
                                mov
                                           AX,0
DX,AX
                                mov
                                out
                                                                                                             210973-97
```



	mov DX,0ff56h mov AX,0c009h out DX,AX	; enable timer 0	•
	mov DX,0ff60h mov AX,0 out DX,AX	; clear timer 2 count	
	mov DX,0ff62h mov AX,2 out DX,AX	; set maximum count of timer 2	
	mov DX,0ff66h mov AX,0c001h out DX,AX	; re-enable timer 2	,
	pop DX pop AX ret		
set.timer. code	endp ends end	. 2	10973–98



## APPENDIX H 80186 NEW INSTRUCTIONS

The 80186 performs many additional instructions to those of the 8086. These instructions appear shaded in the instruction set summary at the back of the 80186 data sheet. This appendix explains the operation of these new instructions. In order to use these new instructions with the 8086/186 assembler, the "\$mod186" switch must be given to the assembler. This can be done by placing the line: "\$mod186" at the beginning of the assembly language file.

## **PUSH IMMEDIATE**

This instruction allows immediate data to be pushed onto the processor stack. The data can be either an immediate byte or an immediate word. If the data is a byte, it will be sign extended to a word before it is pushed onto the stack (since all stack operations are word operations).

## **PUSHA, POPA**

These instructions allow all of the general purpose 80186 registers to be saved on the stack, or restored from the stack. The registers saved by this instruction (in the order they are pushed onto the stack) are AX, CX, DX, BX, SP, BP, SI, and DI. The SP value pushed onto the stack is the value of the register before the first PUSH (AX) is performed; the value popped for the SP register is ignored.

This instruction does not save any of the segment registers (CS, DC, SS, ES), the instruction pointer (IP), the flag register, or any of the integrated peripheral registers.

## IMUL BY AN IMMEDIATE VALUE

This instruction allows a value to be multiplied by an immediate value. The result of this operation is 16 bits long. One operand for this instruction is obtained using one of the 80186 addressing modes (meaning it can be in a register or in memory). The immediate value can be either a byte or a word, but will be sign extended if it is a byte. The 16-bit result of the multiplication can be placed in any of the 80186 general purpose or pointer registers.

This instruction requires three operands: the register in which the result is to be placed, the immediate value,

and the second operand. Again, this second operand can be any of the 80186 general purpose registers or a specified memory location.

## SHIFTS/ROTATES BY AN IMMEDIATE VALUE

The 80186 can perform multiple bit shifts or rotates where the number of bits to be shifted is specified by an immediate value. This is different from the 8086, where only a single bit shift can be performed, or a multiple shift can be performed where the number of bits to be shifted is specified in the CL register.

All of the shift/rotate instructions of the 80186 allow the number of bits shifted to be specified by an immediate value. Like all multiple bit shift operations performed by the 80186, the number of bits shifted is the number of bits specified modulus 32 (i.e., the maximum number of bits shifted by the 80186 multiple bit shifts is 31).

These instructions require two operands: the operand to be shifted (which may be a register or a memory location specified by any of the 80186 addressing modes) and the number of bits to be shifted.

## **BLOCK INPUT/OUTPUT**

The 80186 adds two new input/output instructions: INS and OUTS. These instructions perform block input or output operations. They operate similarly to the string move instructions of the processor.

The INS instruction performs block input from an I/O port to memory. The I/O address is specified by the DX register; the memory location is pointed to by the DI register. After the operation is performed, the DI register is adjusted by 1 (if a byte input is specified) or by 2 (if a word input is specified). The adjustment is either an increment or a decrement, as determined by the Direction bit in the flag register of the processor. The ES segment register is used for memory addressing, and cannot be overridden. When preceded by a REPeat prefix, this instruction allows blocks of data to be moved from an I/O address to a block of memory. Note that the I/O address in the DX register is not modified by this operation.



The OUTS instruction performs block output from memory to an I/O port. The I/O address is specified by the DX register; the memory location is pointed to by the SI register. After the operation is performed, the SI register is adjusted by 1 (if a byte output is specified) or by 2 (if a word output is specified). The adjustment is either an increment or a decrement, as determined by the Direction bit in the flag register of the processor. The DS segment register is used for memory addressing, but can be overridden by using a segment override prefix. When preceded by a REPeat prefix, this instruction allows blocks of data to be moved from a block of memory to an I/O address. Again note that the I/O address in the DX register is not modified by this operation.

Like the string move instruction, these two instructions require two operands to specify whether word or byte operations are to take place. Additionally, this determination can be supplied by the mnemonic itself by adding a "B" or "W" to the basic mnemonic, for example:

INSB ;perform byte input

REP OUTSW ;perform word block output

## BOUND

The 80186 supplies a BOUND instruction to facilitate bound checking of arrays. In this instruction, the calculated index into the array is placed in one of the general purpose registers of the 80186. Located in two adjacent word memory locations are the lower and upper bounds for the array index. The BOUND instruction compares the register contents to the memory locations, and if the value in the register is not between the values in the memory locations, an interrupt type 5 is generated. The comparisons performed are SIGNED comparisons. A register value equal to either the upper bound or the lower bound will not cause an interrupt.

This instruction requires two arguments: the register in which the calculated array index is placed, and the word memory location which contains the lower bound of the array (which can be specified by any of the 80186 memory addressing modes). The memory location containing the upper bound of the array must follow immediately the memory location containing the lower bound of the array.

## **ENTER AND LEAVE**

The 80186 contains two instructions which are used to build and tear down stack frames of higher level, block structured languages. The instruction used to build these stack frames is the ENTER instruction. The algorithm for this instruction is:

```
PUSH BP
                   /*save the previous
                                         frame
                   pointer*/
if level=0 then
   BP:=SP;
       templ:=SP;/*save current frame
else
                                         pointer
  temp2:= level - 1;
  do while temp2>0/*copy down previous
                   frame*/
    BP:= BP - 2;
                   /*pointers*/
    PUSH [BP];
  BP:=templ;
  PUSH BP:
                   /*put current level
                   pointer*/
/*in the save area*/
                   /*create space on the
SP:=SP - disp:
                                           stack
/*local variables*/
```



Figure H-1 shows the layout of the stack before and after this operation.

This instruction requires two operands: the first value (disp) specifies the number of bytes the local variables of this routine require. This is an unsigned value and can be as large as 65535. The second value (level) is an unsigned value which specifies the level of the procedure. It can be as great as 255.

The 80186 includes the LEAVE instruction to tear down stack frames built up by the ENTER instruction.

As can be seen from the layout of the stack left by the ENTER instruction, this involves only moving the contents of the BP register to the SP register, and popping the old BP value from the stack.

Neither the ENTER nor the LEAVE instructions save any of the 80186 general purpose registers. If they must be saved, this must be done in addition to the ENTER and the LEAVE. In addition, the LEAVE instruction does not perform a return from a subroutine. If this is desired, the LEAVE instruction must be explicitly followed by the RET instruction.




Figure H-1. ENTER Instruction Stack Frame



## APPENDIX I 80186/80188 DIFFERENCES

The 80188 is exactly like the 80186, except it has an 8 bit external bus. It shares the same execution unit, timers, peripheral control block, interrupt controller, chip select, and DMA logic. The differences between the two caused by the narrower data bus are:

- The 80188 has a 4 byte prefetch queue, rather than the 6 byte prefetch queue present on the 80186. The reason for this is since the 80188 fetches opcodes one byte at a time, the number of bus cycles required to fill the smaller queue of the 80188 is actually greater than the number of bus cycles required to fill the queue of the 80186. As a result, a smaller queue is required to prevent an inordinate number of bus cycles being wasted by prefetching opcodes to be discarded during a jump.
- AD8-AD15 on the 80186 are transformed to A8-A15 on the 80188. Valid address information is present on these lines throughout the bus cycle of the 80188. Valid address information is not guaranteed on these lines during idle T states.
- BHE/S7 is always defined HIGH by the 80188, since the upper half of the data bus is non-existent.
- The DMA controller of the 80188 only performs byte transfers. The B/W bit in the DMA control word is ignored.

• Execution times for many memory access instructions are increased because the memory access must be funnelled through a narrower data bus. The 80188 also will be more bus limited than the 80186 (that is, the execution unit will be required to wait for the opcode information to be fetched more often) because the data bus is narrower. The execution time within the processor, however, has not changed between the 80186 and 80188.

Another important point is that the 80188 internally is a 16-bit machine. This means that any access to the integrated peripheral registers of the 80188 will be done in 16-bit chunks, not in 8-bit chunks. All internal peripheral registers are still 16-bits wide, and only a single read or write is required to access the registers. When a word access is made to the internal registers, the BIU will run two bus cycles externally.

Access to the control block may also be done with byte operations. Internally the full 16-bits of the AX register will be written, while externally, only one bus cycle will be executed.



## APPENDIX J 80186/80C186 DIFFERENCES

There are two operating modes of the 80C186 and 80C188: Compatible Mode and Enhanced Mode. In Compatible Mode, the 80C186 will function identically to the 80186 with the following noted exceptions:

- All non-initialized registers in the peripheral control block will reset to a random value on power-up on the 80C186. Non-Initialized registers consist of those registers which are not used for control, i.e., address pointers, max count, etc. For compatibility, all registers should be programmed before being used on existing 80186 applications as well as on new 80C186 applications.
- 2) The ET (Esc/Trap) bit in the relocation register has no effect in Compatible Mode. If an escape opcode is executed, the 80C186 will always trap to an interrupt vector type 7. The 80C186 does not support any numerics operations when in Compatible Mode.

In Enhanced Mode, the 80C186 provides additional features not found on the 80186. There are newly defined registers to support these new features, and three of the output pins of the 80C186 change functionality. The new registers and pin descriptions are covered in Section 9.0.

The 80C188 in Enhanced Mode functions similarly to the 80C186 except for numerics operation. It is not possible to interface a numerics coprocessor with the 80C188. Therefore, none of the MCS pins change functionality when invoking Enchanced Mode on the 80C188. Further, any attempted execution of an escape opcode will result in a trap to interrupt vector type 7.



# APPENDIX K DRAM ADDRESSING CONFIGURATIONS FOR THE 80C186/80C188

## 80C186 DESIGNS

		Row Address (A0-AX)	Column Address (A0-AX)
64K x 1	(128K Bytes)	A1-A8	A9-A16
16K x 4	(32K Bytes)	A1-A8	A9-A14
256K x 1	(512K Bytes)	A1-A9	A10-A18
64K x 4	(128K Bytes)	` A1-A8	A9-A16
1M x 1	(2M Bytes)	A1-A10	A11-A19 (+ Bank)
256K x 4	(512K Bytes)	A1-A9	A10-A18

## 80C188 DESIGNS

## NOTE:

Address bit A0 can be used in either  $\overline{RAS}$  or  $\overline{CAS}$  addresses, so long as it is not included in any refresh address bits.

		Row Address (A0-AX)	Column Address (A0-AX)
64K x 1	(64K Bytes)	A1-A7, A0	A8-A15
16K x 4	(16K Bytes)	A1-A7, A0	A8-A13
256K x 1	(256K Bytes)	A1-A8, A0	A9-A17
64K x 4	(64K Bytes)	A1-A8	A0, A9-A15
1M x 1	(1M Bytes)	A1-A9, A0	A10-A19
256K x 4	(256K Bytes)	A1-A9	A0, A10-A17

RAM Type	RAS Add	CAS Add	Refresh Add
64K x 1	A0-A7	A0-A7	A0-A6
16K x 4	A0-A7	A0-A5	A0-A6
256K x 1	A0-A8	A0-A8	A0-A7
64K x 4	A0-A7	A0-A7	A0-A7
1M x 1	A0-A9	A0-A9	A0-A8
256K x 4	A0-A8	A0-A8	A0-A8



# APPLICATION NOTE

**AP-258** 

February 1986

# High Speed Numerics with the 80186/80188 and 8087

STEVE FARRER
APPLICATIONS ENGINEER



### 1.0 INTRODUCTION

From their introduction in 1982, the highly integrated 16-bit 80186 and its 8-bit external bus version, the 80188, have been ideal processor choices for high-performance, low-cost embedded control applications. The integrated peripheral functions and enhanced 8086 CPU of the 80186 and 80188 allow for an easy upgrade of older generation control applications to achieve higher performance while lowering the overall system cost through reduced board space, and a simplified production flow.

More and more controller applications need even higher performance in numerics, yet still require the low-cost and small form factor of the 80186 and 80188. The 8087 Numerics Data Coprocessor satisfies this need as an optional add-on component.

The 8087 Numeric Data Coprocessor is interfaced to the 80186 and 80188 through the 82188 IBC (Integrated Bus Controller). The IBC provides a highly integrated interface solution which replaces the 8288 used in 8086–8087 systems. The IBC incorporates all the necessary bus control for the 8087 while also providing the necessary logic to support the interface between the 80186/8 and the 8087.

This application note discusses the design considerations associated with using the 8087 Numeric Data Coprocessor with the 80186 and 80188. Sections two, three, and four contain an overview of the integrated circuits involved in the numerics configuration. Section five discusses the interfacing aspects between the 80186/8 and the 8087, including the role of the 82188 Integrated Bus Controller and the operation of the integrated peripherals on the 80186/8 with the 8087. Section six compares the advantages of using an 8087 Numeric Data Coprocessor over software routines written for the host processor as well as the advantage of using an 80186/8 numerics system.

Except where noted, all future references to the 80186 will apply equally to the 80188.

## 2.0 OVERVIEW OF THE 80186

The 80186 and 80188 are highly integrated microprocessors which effectively combine up to 20 of the most common system components onto a single chip. The 80186 and 80188 processors are designed to provide both higher performance and a more highly integated solution to the total system.

Higher integration results from integrating system peripherals onto the microprocessor. The peripherals consist of a clock generator, an interrupt controller, a DMA controller, a counter/timer unit, a programmable wait state generator, programmable chip selects, and a bus controller. (See Figure 1.)




Figure 1. 80186/8 Block Diagram



Higher performance results from enhancements to both general and specific areas of the 8086 CPU, including faster effective address calculation, improvement in the execution speed of many instructions, and the inclusion of new instructions which are designed to produce optimum 80186 code.

The 80186 and 80188 are completely object code compatible with the 8086 and 8088. They have the same basic register set, memory organization, and addressing modes. The differences between the 80186 and 80188 are the same as the differences between the 8086 and 8088: the 80186 has a 16-bit architecture and 16-bit bus interface; the 80188 has a 16-bit internal architecture and an 8-bit data bus interface. The instruction execution times of the two processors differ accordingly: for each non-immediate 16-bit data read/write instruction, 4 additional clock cycles are required by the 80188.

## 3.0 NUMERICS OVERVIEW

# 3.1 The Benefits of Numeric Coprocessing

The 8086/8 and 80186/8 are general purpose microprocessors, designed for a very wide range of applications. Typically, these applications need fast, efficient data movement and general purpose control instructions. Arithmetic on data values tends to be simple in these applications. The 8086/8 and 80186/8 fulfill these needs in a low cost, effective manner.

However, some applications require extremely fast and complex math functions which are not provided by a general purpose processor. Such functions as square root, sine, cosine, and logarithms are not directly available in a general purpose processor. Software routines required to implement these functions tend to be slow and not very accurate. Integer data types and their arithmetic operations (i.e., add, subtract, multiply and divide) which are directly available on general purpose processors, still may not meet the needs for accuracy, speed and ease of use.

Providing fast, accurate, complex math can be quite complicated, requiring large areas of silicon on integrated circuits. A general data processor does not provide these features due to the extra cost burden that less complex general applications must take on. For such features, a special numeric data processor is required — one which is easy to use and has a high level of support in hardware and software.

## 3.2 Introduction to the 8087

The 8087 is a numeric data coprocessor which is capable of performing complex mathematical functions while the host processor (i.e. the main CPU) performs

more general tasks. It supports the necessary data types and operations and allows use of all the current hardware and software support for the 8086/8 and 80186/8 microprocessors. The fact that the 8087 is a coprocessor means it is capable of operating in parallel with the host CPU, which greatly improves the processing power of the system.

The 8087 can increase the performance of floating-point calculations by 50 to 100 times, providing the performance and precision required for small business and graphics applications as well as scientific data processing.

The 8087 numeric coprocessor adds 68 floating-point instructions and eight 80-bit floating-point registers to the basic 8086 programming architecture. All the numeric instructions and data types of the 8087 are used by the programmer in the same manner as the general data types and instructions of the host.

The numeric data formats and arithmetic operations provided by the 8087 support the proposed IEEE Microprocessor Floating Point Standard. All of the proposed IEEE floating point standard algorithms, exception detection, exception handling, infinity arithmetic and rounding controls are implemented. The IEEE standard makes it easier to use floating point and helps to avoid common problems that are inherent to floating point.

## 3.3 Escape Instructions

The coprocessing capabilities of the 8087 are achieved by monitoring the local bus of the host processor. Certain instructions within the 8086 assembly language known as ESCAPE instructions are defined to be coprocessor instructions and, as such, are treated differently.

The coprocessor monitors program execution of the host processor to detect the occurrence of an ESCAPE instruction. The fetching of instructions is monitored via the data bus and bus cycle status S2–S0, while the execution of instructions is monitored via the queue status lines QS0 and QS1.

All ESCAPE instructions start with the high-order 5-bits of the instruction opcode being 11011. They have two basic forms, the memory reference form and the non-memory reference form. The non-memory form, shown in Figure 2A, initiates some activity in the co-processor using the nine available bits of the ESCAPE instruction to indicate which function to perform.

Memory reference forms of the ESCAPE instruction, shown in Figure 2B, allow the host to point out a memory operand to the coprocessor using any host memory





Figure 2A. Non-Memory Reference ESCAPE Instructions

addressing mode. Six bits are available in the memory reference form to identify what to do with the memory operand.

Memory reference forms of ESCAPE instructions are identified by bits 7 and 6 of the byte following the ESCAPE opcode. These two bits are the MOD field of the 8086/8 or 80186/8 effective address calculation byte. Together with the R/M field (bits 2 through 0), they determine the addressing mode and how many subsequent bytes remain in the instruction.

## 3.4 Host Response to Escape Instructions

The host performs one of two possible actions when encountering an ESCAPE instruction: do nothing (operation is internal to 8087) or calculate an effective address and read a word value beginning at that address (required for all LOADS and STORES). The host ignores the value of the word read and hence the cycle is referred to as a "Dummy Read Cycle." ESCAPE instructions do not change any registers in the host other than advancing the IP. If there is no coprocessor or the coprocessor ignores the ESCAPE instruction, the ESCAPE instruction is effectively a NOP to the host. Other than calculating a memory address and reading a word of memory, the host makes no other assumptions regarding coprocessor activity.

The memory reference ESCAPE instructions have two purposes: to identify a memory operand and, for certain instructions, to transfer a word from memory to the coprocessor.

## 3.5 Coprocessor Response to Escape Instructions

The 8087 performs basically three types of functions when encountering an ESCAPE instruction: LOAD (read from memory), STORE (write to memory), and EXECUTE (perform one of the internal 8087 math functions).

When the host executes a memory reference ESCAPE instruction intended to cause a read operation by the 8087, the host always reads the low-order word of any 8087 memory operand. The 8087 will save the address and data read. To read any subsequent words of the operand, the 8087 must become a local bus master.

When the 8087 has the local bus, it increments the 20-bit physical address it saved to address the remaining words of the operand.

When the ESCAPE instruction is intended to cause a write operation by the 8087, the 8087 will save the address but ignore the data read. Eventually, it will get control of the local bus and perform successive writes incrementing the 20-bit address after each word until the entire numeric variable has been written.

ESCAPE instructions intended to cause the execution of a coprocessor calculation do not require any bus activity. Numeric calculations work off of an internal register stack which has been initialized using a LOAD operation. The calculation takes place using one or two of the stack positions specified by the ESCAPE instruction. The result of the operation is also placed in one of the stack positions specified by the ESCAPE instruction. The result may then be returned to memory using a STORE instruction, thus allowing the host processor to access it.




Figure 2B. Memory Reference ESCAPE Instruction Forms



# 4.0 OVERVIEW OF THE 82188 INTEGRATED BUS CONTROLLER

#### 4.1 Introduction

The 82188 Integrated Bus Controller (IBC) is a highly integrated version of the 8288 Bus Controller. The IBC provides command and control timing signals for bus control and all of the necessary logic to interface the 80186 to the 8087.

## 4.2 Bus Control Signals

The bus command and control signals consist of  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{DEN}$ ,  $\overline{DT/R}$ , and ALE. The timings and levels are driven following the latching of valid signals on the status lines S0–S2. When S0–S2 change state from passive to active, the IBC begins cycling through a state machine which drives the corresponding control and command lines for the bus cycle. As with the 8288, an address enable input  $(\overline{AEN})$  is present to allow tri-stat-

ing when other bus masters supply their own bus control signals.

## 4.3 Bus Arbitration

The IBC also has the ability to convert bus arbitration protocols of  $\overline{RQ/GT}$  to HOLD-HLDA. This allows the 82586 Local Area Network (LAN) Coprocessor, the 82730 Text Coprocessor, and other coprocessors using the HOLD-HLDA protocol to be interfaced to the 8086/8 as well as allowing the 80186/8 to be interfaced to the 8087. In addition to converting arbitration protocols, the IBC makes it possible to arbitrate between two bus masters using HOLD-HLDA with a third using  $\overline{RO/GT}$ .

## 4.4 Interface Logic

In addition to all the bus control and arbitration features, the IBC provides logic to connect the queue status to the 8087, a chip-select for the 8087, and the necessary READY synchronization required between the 8087 and the 80186/8.

## 5.0 DESIGNING THE SYSTEM

## 5.1 Circuit Schematics of the 80186/8-82888-8087 System




Figure 3. 80186/8-82188-8087 Circuit Diagram



## 5.2 Queue Status

The 8087 tracks the instruction execution of the 80186 by keeping an internal instruction queue which is identical to the processor's instruction queue. Each time the processor performs an instruction fetch, the 8087 latches the instruction into its own queue in parallel with the processor. Each time the processor removes the first byte of an instruction from the queue, the 8087 removes the byte at the top of the 8087 queue and checks to see if the byte is an ESCAPE prefix. If it is, the 8087 decodes the following bytes in parallel with the processor to determine which numeric instruction the bytes represent. If the first byte of the instruction is not an ESCAPE prefix, the 8087 discards it along with the subsequent bytes of the non-numeric instruction as the 80186 removes them from the queue for execution.

The 8087 operates its internal instruction queue by monitoring the two queue status lines from the CPU. This status information is made available by the CPU by placing it into queue status mode. This requires strapping the  $\overline{RD}$  pin on the 80186 to ground. When  $\overline{RD}$  is tied to ground, ALE and  $\overline{WR}$  become QS0 (Queue Status #0) and QS1 (Queue Status #1) respectively.


**Table 1. Queue Status Decoding** 

QS1	QS0	Queue Operation
0	0	No queue operation
0	1 1	First byte from queue
1	0	Subsequent byte from queue
1	1	Reserved

Each time the 80186 begins decoding a new instruction, the queue status lines indicate "first byte of instruction taken from the queue". This signals the 8087 to check for an ESCAPE prefix. As the remaining bytes of the instruction are removed, the queue status indicates "subsequent byte removed from queue". The 8087 uses this status to either continue decoding subsequent bytes, if the first byte was an ESCAPE prefix, or to discard the subsequent bytes if the first byte was not an ESCAPE prefix.

The QS0(ALE) and QS1( $\overline{WR}$ ) pins of the 80186 are fed directly to the 82188 where they are latched and delayed by one-half-clock. The delayed queue status from the 82188 is then presented directly to the 8087.

The waveforms of the queue status signals are shown in Figure 4. The critical timings are the setup time into the 82188 from the 80186 and the setup and hold time into the 8087 from the 82188. The calculations for an 8 MHz system are as follows:






Figure 4. Queue Status Timing



## 5.3 Bus Control Signals

When the 80186 is in Queue Status mode, another component must generate the ALE,  $\overline{\text{RD}}$ , and  $\overline{\text{WR}}$  signals. The 82188 provides these signals by monitoring the CPU bus cycle status ( $\overline{\text{SO}}-\overline{\text{S2}}$ ). Also provided are  $\overline{\text{DEN}}$  and  $\overline{\text{DT/R}}$  which may be used for extra drive capability on the control bus. With the exception of ALE, all control signals on the 82188 are almost identical to their corresponding 80186 control signals. This section discusses the differences between the 80186 and the 82188 control signals for the purpose of upgrading an 80186 design to an 80186–8087 design. For original 80186–8087 designs, there is no need to compare control signal timings of the 82188 with the 80186.

## 5.3.1 ALE

The ALE (Address Latch Enable) signal goes active one clock phase earlier on the 80186 than on the 82188. Timing of the ALE signal on the 82188 is closer to that of the 8086 and 8288 bus controller because the bus cycle status is used to generate the ALE pulse. ALE on the 80186 goes active before the bus cycle status lines are valid.

The inactive edge of ALE occurs in the same clock phase for both the 80186 and the 82188. The setup and hold times of the 80186 address relative to the 82188 ALE signal are shown in Figure 5 and are calculated for an 8 MHz system as follows:

#### NOTE:

The hold time calculation is the same for both the 80186 and 8087.

These timings provide adequate setup and hold times for a 74LS373 address latch.




Figure 5. Address Latch Timings

## Setup Time For 8018


For 
$$80186 = T_{AVCH}$$
 (186 min) +  $T_{CHLL}$  (82188 min)  
= 10 + 0 = 10 ns.

For 8087 = 
$$0.5 (T_{CLCL}) - T_{CLAV} (8087 \text{ max}) + T_{CHLL} (82188 \text{ min})$$
  
=  $0.5 (125) - 55 + 0 = 7.5$ 

## Hold Time

= 0.5 (
$$T_{CLCL}$$
) -  $T_{CHLL}$  (82188 max) +  $T_{CLAZ}$  (186 min) = 0.5 (125) - 30 + 10 = 42.5 ns.





" Figure 6. Read and Write Timings

#### 5.3.2 Read and Write

The read and write signals of the 82188 have identical timings to those of the 80186 with one exception: the 82188  $\overline{WR}$  inactive edge may not go inactive quite as early as the 80186. This spec is, in fact, a tighter spec than the 80186  $\overline{WR}$  timing and should make designs easier. The timings for  $\overline{RD}$  and  $\overline{WR}$  are shown in Figure 6 for both the 80186 and the 82188.

#### 5.3.3 **DEN**

The  $\overline{\rm DEN}$  signal on the 82188 is identical to the  $\overline{\rm DEN}$  signal on the 80186 but with a tighter timing specification. This makes designs easier with the 82188 and makes upgrades from 80186 bus control to 82188 bus control more straightforward. The timings for  $\overline{\rm DEN}$  on both the 80186 and 82188 are shown in Figure 7.

#### 5.3.4 DT/R

The operation of the DT/ $\overline{R}$  signal varies somewhat between the 80186 and the 82188. The 80186 DT/ $\overline{R}$  signal will remain in an active high state for all write cycles and will default to a high state when the system bus is idle (i.e., no bus activity). The 80186 DT/ $\overline{R}$  goes low only for read cycles and does so only for the duration of the bus cycle. At the end of the read cycle, assuming the following cycle is a non-read, the DT/ $\overline{R}$  signal will default back to a high state. Back-to-back read cycles will result in the DT/ $\overline{R}$  signal remaining low until the end of the last read cycle.

The  $DT/\overline{R}$  signal on the 82188 operates differently by making transitions only at the start of a bus cycle. The 82188  $DT/\overline{R}$  signal has no default state and therefore will remain in whichever state the previous bus cycle required. The 82188  $DT/\overline{R}$  signal will only change states when the current bus cycle requires a state different from the previous bus cycle.




Figure 7. Data Control Timings




Figure 8. Data Transmit & Receive Timings

#### 5.4 Chip Selects

#### 5.4.1 INTRODUCTION

Chip-select circuitry is typically accomplished by using a discrete decoder to decode two or more of the upper address lines. When a valid address appears on the address bus, the decoder generates a valid chip-select. With this method, any bus master capable of placing an address on the system bus is able to generate a chip-select. An example of this is shown in Figure 9 where an 8086/8087 system uses a common decoder on the address bus. Note the decoder is able to operate regardless of which processor is in control of the bus.




Figure 9. Typical 8086/8087 System

With high integration processors like the 80186 and 80188, the chip-select decoder is integrated onto the processor chip. The integrated chip-selects on the 80186 enable direct processor connection to the chip-enable pins on many memory devices, thus eliminating an external decoder. But because the integrated chip-selects decode the 80186's internal bus, an external bus master, such as the 8087, is unable to activate them. The 82188 IBC solves this problem by supplying a chip-select mechanism which may be activated by both the host processor and a second processor.

#### 5.4.2 CSI AND CSO OF THE 82188

The  $\overline{\text{CSI}}$  (chip select in) and  $\overline{\text{CSO}}$  (chip select out) pins of the 82188 provide a way for a second bus master to select memory while also making use of the 80186 integrated chip-selects. The  $\overline{\text{CSI}}$  pin of the 82188 connects directly to one of the 80186's chip-selects while  $\overline{\text{CSO}}$  connects to the memory device designated for the chip-selects range. An example of this is shown in Figure 10.




Figure 10. Typical 80186/82188/8087 System



When the 80186 has control of the bus, the circuit acts just as a buffer and the memory device gets selected as if the circuit had not been there. Whenever  $\overline{\text{CSI}}$  goes active,  $\overline{\text{CSO}}$  goes active. When a second bus master, such as the 8087, takes control of the bus,  $\overline{\text{CSO}}$  goes active and remains active until the 8087 passes control back to the processor. At this time  $\overline{\text{CSO}}$  is deactivated.

A functional block diagram of the CSI-CSO circuit is shown in Figure 11. A grant pulse on the RQ/GT0 line gives control to the 8087 and also causes the 8087CONTROL signal to go active, which in turn causes CSO to go active. The 8087CONTROL signal goes inactive when either a release is received on RQ/GT0, indicating that the 8087 is relinquishing control to the main processor, or a grant is received on the RQ/GT1 line, indicating that the 8087 is relinquishing control to a third processor. Both actions signify that the 8087 is relinquishing the bus. If CSO goes inactive because a third processor took control of the bus, then CSO will go active again for the 8087 when a release pulse is transmitted on the  $\overline{RQ}/\overline{GT}1$  line to the 8087. This release pulse occurs as a result of SYSHLDA going inactive from the third processor.

#### **5.4.3 SYSTEM DESIGN EXAMPLE**

To provide the 8087 access to data in low memory through an integrated chip-select, the  $\overline{LCS}$  pin should be disconnected from the bank that it is currently selecting and fed directly into the 82188  $\overline{CSI}$ . The  $\overline{CSI}$  output should be connected to the banks which the  $\overline{LCS}$  formerly selected. The  $\overline{LCS}$  will still select the same banks because  $\overline{CSO}$  goes active whenever  $\overline{CSI}$  goes active. But now the 8087, when taking control of the bus, may also select these banks.

Care must be taken in locating the 8087 data area because it must reside in the area in which the chip-select is defined. If the 8087 generates an address outside of the LCS range, the CSO will still go active, but the address will erroneously select a part of the lower bank. Note also that this chip-select limits the size of the 8087 data area to the maximum size memory which can be selected with one chip-select. However, this does not place a limit on instruction code size or non-8087 data size. All 80186 and 8087 instructions are fetched by the processor and therefore do not require that the 8087 be




Figure 11. 82188 Chip Select Circuitry



able to address them. Likewise, non-8087 data is never accessed by the 8087 and therefore does not require an 8087 chip-select.

#### 5.5 Wait State & Ready Logic

The 8087 must accurately track every instruction fetch the 80186 performs so that each op-code may be read from the system bus by the 8087 in parallel with the processor. This means that for instruction code areas, the 80186 cannot use internally generated wait states. All ready logic for these areas must be generated externally and sent into the 82188. The 82188 then presents a synchronous ready out (SRO) signal to both the 80186 and the 8087.

### 5.5.1 INTERNAL WAIT STATES WITH INSTRUCTION FETCHES

If internal wait states are used by the processor with the 8087 at zero wait states, then the 8087 will latch opcodes using a four clock bus cycle while the processor is using between five and seven clocks on each bus cycle. If the wait states are truly necessary to latch valid data from memory, then a four clock bus cycle will force the 8087 to latch invalid data. The invalid data may then be possibly interpreted to be an ESCAPE prefix when, in reality, it is not. The reverse may also hold true in that the 8087 may not recognize an ESCAPE prefix when it is fetched. These conditions could cause a system to hang (i.e., cease to operate), or operate with erroneous results.

If the memory is fast enough to allow latching of valid data within a four clock bus cycle, then the 80186 internal wait states will not cause the system to hang. Both processors will receive valid data during their respective bus cycles. The 8087 will finish its bus cycle earlier than the processor, but this is of no consequence to system operation. The 8087 will synchronize with the processor using the status lines S0–S2 at the start of the next instruction fetch.

### 5.5.2 INTERNAL WAIT STATES WITH DATA & I/O CYCLES

With the exception of "Dummy Read Cycles" and instruction fetches, all memory and I/O bus cycles executed by the host processor are ignored by the 8087. Coprocessor synchronization is not required for untracked bus cycles and, therefore, internally generated wait states do not affect system operation. All of the I/O space and any part of memory used strictly for data may use the internal wait state generator on the 80186.

Memory used for 8087 data is somewhat different. Here, as in the case of code segment areas, the system must rely on an external ready signal or else the memory must be fast enough to support zero wait state operation. Without an external ready signal, the 8087 will always perform a four clock bus cycle which, when used with slow memories, results in the latching of invalid data.

Internal wait states will not affect system operation for data cycles performed by the 8087. In this case the 8087 has control of the bus and the two processors operate independently.

One type of data cycle has not yet been considered. Each time a numerics variable is accessed, the host processor runs a "Dummy Read Cycle" in order to calculate the operand address for the 8087. The 8087 latches the address and then takes control of the bus to fetch any subsequent bytes which are necessary. If the 8087 variables are located at even addresses, then an internally generated wait state will not present any problems to the system. If any numeric variables are located at odd addresses, then the interface between the host and coprocessor becomes asynchronous causing erroneous results.

The erroneous results are due to the 80186 running two back-to-back bus cycles with wait states while the 8087 runs two back-to-back bus cycles without wait states. The start of the second bus cycle is completely uncoordinated between the two processors and the 8087 is unable to latch the correct address for subsequent transfers. For this reason, 8087 variables in a 80186 system must always lie on even boundaries when using the internal wait state generator to access them.

Numeric variables in an 80188 system must never be in a section of memory which uses the internal wait state generator. The 80188 will always perform consecutive bus cycles which would be equivalent to the 80186 performing an odd addressed "Dummy Read Cycle."

#### 5.5.3 AUTOMATIC WAIT STATES AT RESET

The 80186 automatically inserts three wait states to the predefined upper memory chip select range upon power up and reset. This enables designers to use slow memories for system boot ROM if so desired. If slow ROM's are chosen, then no further programming is necessary. If fast ROM's are chosen, then the wait state logic may simply be reprogrammed to the appropriate number of wait states.

The automatic wait states have the possibility of presenting the same problem as described in section 5.5.1 if



the boot ROM needs one or more wait states. Under these conditions the 8087 would be forced to latch invalid opcodes and possibly mistake one for an ESCAPE instruction.

If the boot ROM requires wait states, then some sort of external ready logic is necessary. This allows both processors to run with the same number of wait states and insures that they always receive valid data.

If the boot ROM does not require wait states, then there is no need to design external ready logic for the upper chip select region. But if 8087 code is present in the upper memory chip select region, the situation described in section 3.4 regarding "Dummy Read Cycles" must be considered.

The 82188 solves this problem by inserting three wait states on the SRO line to the 8087 for the first 256 bus cycles. By doing this the 82188 inserts the same number of wait states to both processors keeping them synchronized. The initialization code for the 80186 must program the upper memory chip select to look at external ready and to insert zero wait states within these first 256 bus cycles. At the end of the 256 bus cycles, the 82188 stops inserting wait states and both processors run at zero wait states.

#### 5.5.4 EXTERNAL READY SYNCHRONIZATION

The 80186 and 8087 sample READY on different clock edges. This implies that some sort of external synchronization is required to insure that both processors sample the same ready state. Without the synchronization, it would be possible for the external signal to change state between samples. The 80186 may sample ready high while the 8087 samples ready low. This would lead to the two processors running different length bus cycles and possibly cause the system to hang.

The 82188 provides ready synchronization through the ARDY and SRDY inputs. Once a valid transition is recorded, the 82188 presents the results on the SRO output and holds the output in that state until both processors have had a chance to sample the signal.

#### **5.6 BUS ARBITRATION**

In order for the 8087 to read and write numeric data to and from memory, it must have a means of taking control of the local bus. With the 8086/88 this is accomplished through a request-grant exchange protocol. The 80186, however, makes use of HOLD/HOLD AC-

KNOWLEDGE protocol to exchange control of the bus with another processor. The 82188 supplies the necessary conversion to interface  $\overline{RQ}/\overline{GT}$  to HOLD/HLDA signals. The  $\overline{RQ}/\overline{GT}$  signal of the 8087 connects directly to the 82188's  $\overline{RQ}/\overline{GT}0$  input while the 82188's HOLD and HLDA pins connect to the 80186's HOLD and HLDA pins.

When the 8087 requires control of the bus, the 8087 sends a request on the  $\overline{RQ}/\overline{GT}0$  line to the 82188. The 82188 responds by sending a HOLD request to the 80186. When HLDA is received back from the 80186, the 82188 sends a grant back to the 8087 on the same  $\overline{RQ}/\overline{GT}0$  line.

The 82188 also has provisions for adding a third bus-master to the system which uses HOLD/HLDA protocol. This is accomplished by using the 82188 SYSHOLD, SYSHLDA, and  $\overline{RQ}/\overline{GT}1$  signals. The third processor requests the bus by pulling the SYSHOLD line high. The 82188 will route (and translate if necessary) the requests to the current bus master. If the 8087 has control, the 82188 will request control via the  $\overline{RQ}/\overline{GT}1$  line which should be connected to the 8087's  $\overline{RQ}/\overline{GT}1$  line.

The 8087 will relinquish control by getting off the bus and sending a grant pulse on the  $\overline{RQ}/\overline{GT1}$  line. The 82188 responds by sending a SYSHLDA to the third processor. The third processor lowers SYSHOLD when it has finished on the bus. The 82188 routes this in the form of a release pulse on the  $\overline{RQ}/\overline{GT1}$  line to the 8087. The 8087 then continues bus activity where it left off. The maximum latency from SYSHOLD to SYSHLDA is equal to the 80186 latency + 8087 latency + 82188 latency.

#### 5.7 SPEED REQUIREMENTS

One of the most important timing specs associated with the 80186-8087 interface is the speed at which the system should run. The 8087 was designed to operate with a 33% duty cycle clock whereas the 80186 and 80188 were designed to operate with a 50% duty cycle clock. In order to run both parts off the same clock, the 8087 must run at a slower speed than is typically implied by its dash number in the 8086/88 family.



To determine the speed at which an 8087 may run (with a 50% duty cycle clock), the minimum low and high times of the 8087 must be examined. The maximum of these two minimum spees becomes the half-period of the 50% duty cycle system clock. For example, the 8087-1 provides worst case spec compatibility with the 80186 at system clock-speeds of up to 8 MHz. The clock waveforms are shown in Figure 12 using 10 MHz timings.

The minimum clock low time spec ( $T_{\rm CLCH}$ ) of the 10 MHz 8087 is 53 ns. The clock low time of an 8 MHz 80186 is specified to be:

$$\frac{1}{2}(T_{CLCL}) - 7.5$$

Solving for  $T_{CLCL}$  of the 80186 using  $T_{CLCH}$  of the 8087 yields the following:

$$\frac{1}{2}(T_{CLCL}) - 7.5 = T_{CLCH}$$
 $(T_{CLCL}) = 2(T_{CLCH} + 7.5)$ 
 $T_{CLCL} = 121 \text{ ns}$ 

The calculation shows minimum cycle time of the 80186 to be 121 ns. This time translates into a maximum frequency of 8.26 MHz.

#### **6.0 BENCHMARKS**

#### 6.1 Introduction

The following benchmarks compare the overall system performance of an 8086, 80188, and an 80186 in numeric applications. Results are shown for all three processors in systems with the 8087 coprocessor and in systems using an 8087 software emulator. Three FORTRAN benchmark programs are used to dem-

onstrate the large increase in floating-point math performance provided by the 8087 and also the increase in performance due to the enhanced 80186 and 80188 host processors.

The 8086 results were measured on an Intellec® Series III Microcomputer Development System with an iSBC® 86/12 board and an iSBC 337 multimodule. Typically, one wait state for memory read cycles and two wait states for memory write cycles are experienced in this environment.

The 80186 and 80188 results were measured on a prototype board which allowed zero wait state operation at 8 MHz. The benchmarks measured using the 8087 showed little sensitivity to wait states. Instructions executed on the 8087 tend to be long in comparison to the amount of bus activity required and, therefore, are not affected much by wait states.

The benchmarks measured using the software emulator are much more bus intensive and average from 10 to 15 percent performance degradation for one wait state.

All execution times shown here represent 8 MHz operation. The 8086 results were measured at 5 MHz and extrapolated to achieve 8 MHz execution times.

#### 6.2 Interest Rate Calculations

Routines were written in FORTRAN-86 to calculate the final value of a fund given the annual interest and the present value. It is assumed that the interest will be compounded daily, which requires the calculation of the yearly effective rate. This value, which is the equivalent annual interest if the interest were compounded daily, is determined by the following formula:

$$yer = (1 + (ir/np))**np - 1$$




Figure 12. Clock Cycle Timing



where:

yer is the yearly effective rate ir is the annual interest rate np is the number of compounding periods per

Once the yer is determined, the final value of the fund is determined by the formula:

$$fv = (1 + yer) * pv$$

where:

pv is the present value fv is the future value

Results are obtained using single-precision, double-precision, and temporary real precision operands when:

ir is set to 10% (0.1) np is set to 365 (for daily compounding) pv is set to \$2,000,000

#### THE RESULTS:

	yer	Final Value
Single-Precision (32-bit)	10.514%	\$2,210,287.50
Double-Precision (64-bit)	10.516%	\$2,210,311.57
Temporary Real Precision	10.516%	\$2,210,311.57

The difference between the final single-precision and double-precision values is \$24.07; the difference in the final value between the double-precision and the temporary real precision is 0.000062 cents. Since the 8087 performs all internal calculations on 80-bit floating point numbers (temp real format), temporary real precision operations perform faster than single- or double-precision. No data conversions are required when loading or storing temporary real values in the 8087. Thus, for business applications, the double-precision computing of the 8087 is essential for accurate results, and the performance advantage of using the 8087 turns out to be as much as 100 times the equivalent software emulation program.

#### 6.3 Matrix Multiply Benchmark Routine

A routine was written in FORTRAN-86 to compute the product of two matrices using a simple row/column inner-product method. Execution times were obtained for the multiplication of  $32\times32$  matrices using double precision. The results of the benchmark are shown in Figure 14.

The results show the 8087 coprocessor systems performing from 23 to 31 times faster than the equivalent software emulation program. Both the 80188/87 and the 80186/87 systems outperform the 8086/87 system by 34 to 75 percent. This difference is mainly attributed to the fact that the matrix program largely consists of effective address calculations used in array accessing. The hardware effective address calculator of the 80186 and 80188 allow each array access to improve by as much as three times the 8086 effective address calculation.

#### 6.4 Whetstone Benchmark Routine

The Whetstone benchmark program was developed by Harry Curnow for the Central Computer Agency of the British government. This benchmark has received high visibility in the scientific community as a measurement of main frame computer performance. It is a "synthetic" program. That is, it does not solve a real problem, but rather contains a mix of FORTRAN statements which reflect the frequency of such statements as measured in over 900 actual programs. The program computes a performance metric: "thousands of Whetstone instructions per second (KIPS)."

Simple variable and array addressing, fixed- and floating- point arithmetic, subroutine calls and parameter passing, and standard mathematical functions are performed in eleven separate modules or loops of a prescribed number of iterations.

**Table 2. Interest Rate Benchmark Results** 

	8087 S	oftware Er	nulator	8087 Coprocessor			
	80188	8086	80186	80188	8086	80186	
Single Precision	70.3 ms	62.8 ms	43.4 ms	.70 ms	.66 ms	.61 ms	
Double Precision	72.1 ms	62.9 ms	44.4 ms	.71 ms	.66 ms	.61 ms	
Temp Real Precision	72.6 ms	63.0 ms	44.8 ms	.69 ms	.65 ms	.59 ms	
Average	71.7 ms	62.9 ms	44.2 ms	.70 ms	.66 ms	.60 ms	



The original coding of the Whetstone benchmark was written in Algol-60 and used single-precision values. It was rewritten in FORTRAN with single-precision values to exactly reflect the original intent. Another version was created using double-precision values. The results are shown in Table 3.

The results show the 8087 systems with the 80186 and 80188 outperforming the equivalent software emulation by 60 to 83 times. Additionally, the 80186 coupled with the 8087 outperformed the 8086/87 system by 22 percent.




Figure 13. Interest Rate Benchmark Results




Figure 14. Double Precision Matrix Multiplication



	i abic c	. Wiletato	ic Delicinii	ark ricouits		
Units = KIPS	8087 S	oftware Er	nulator	8087 Coprocessor		
	80188	8086	80186	80188	8086	80186
Single Precision	2	2.3	3.3	165.8	178.0	197.6
Double	2	2.2	3.2	151.7	152.0	185.2

Table 3. Whetstone Benchmark Results

#### 6.5 Benchmark Conclusions

These benchmarks show that the 8087 Numeric Data Coprocessor, coupled with either the 80186 or the 80188, can increase the performance of a numeric application by 75 to 100 times the equivalent software emulation program.

Applications which require array accessing with effective address calculations will benefit even more by using the 80188 and 80186 as the host processor as compared to the 8086. The results of the matrix multiplication show both the 80188 and 80186 outperforming the 8086 by 34 and 75%, respectively, in an 8087 system. In general, an 80186/8087 system will offer a 10% to a 75% improvement over an equivalent 8086/8087 system, depending on the instruction mix.

#### 7. CONCLUSION

For controller applications which require high performance in numerics and low system cost, the 16-bit 80186 or 8-bit 80188 coupled with the 8087 offers an ideal solution. The integrated features of the 80186 and

80188 offer a low system cost through reduced board space and a simplified production flow while the 8087 fulfills the performance requirements of numeric applications.

The 82188 IBC provides a straightforward, highly integrated solution to interfacing the 80188 or 80186 to the 8087. The bus control timings of the 82188 are compatible with the 80186 and 80188, allowing easy upgrades from existing designs. The 82188 features present a highly integrated solution to both new and old designs.

The coprocessing capabilities of the 8087 bring performance improvements of 75 to 100 times the equivalent 80186 or 80188 software emulation program and an 80186/8087 system will offer a 10% to a 75% improvement over an equivalent 8086/8087 system depending on the instruction mix.

In addition a growing base of high-level language support (FORTRAN, Pascal, C, Basic, PL/M, etc.) from Intel and numerous third-party software vendors facilitates the timely and efficient generation of application software.

#### **REFERENCES:**

82188 Data Sheet #231051 80186 Data Sheet #210451 80188 Data Sheet #210706 iAPX 86/88 80186/188 Users Manual Programmers Reference #210911 Hardware Reference #210912 AP-113 "Getting Started with the Numeric Data Processor #207865



## APPLICATION NOTE

**AP-286** 

October 1986

# 80186/188 Interface to Intel Microcontrollers

PARVIZ KHODADADI APPLICATIONS ENGINEER



#### 1.0 INTRODUCTION

Systems which require I/O processing and serial data transmission are very software intensive. The communication task and I/O operations consume a lot of the system's intelligence and software. In many conventional systems the central processing unit carries the burden of all the communication and I/O operations in addition to its main routines, resulting in a slow and inefficient system.

In an ideal system, tasks are divided among processors to increase performance and achieve flexibility. One attractive solution is the combination of the Intel highly integrated 80186 microprocessor and the Intel 8-bit microcontrollers such as the 80C51, 8052, or 8044. In such a system, the 80186 provides the processing power and the 1 Mbyte memory addressability, while the controller provides the intelligence for the I/O operations and data communication tasks. The 80186 runs application programs, performs the high level communication tasks, and provides the human interface. The microcontroller performs 8-bit math and single bit boolean operations, the low level communication tasks, and I/O processing.

This application note describes an efficient method of interfacing the 16-bit 80186 high integration microprocessor to the 80C51, 8052, or the microcontroller-based 8044 serial communication controller. The interface hardware shown in Figure 1.1, is very simple and may be implemented with a programmable logic device or a gate-array. The 80186 and the microcontroller may run asynchronously and at different speeds. With this technique data transfers up to 200 Kbytes per second can be achieved between a 12 MHz microcontroller and an 8 MHz 80186.

The 8-bit 80188 high integration microprocessor can also be used with the same interface technique. The performance of the interface is the same since an 8-bit bus is used.

Interface to the 8044, 80C51, and the 8052 is identical because they have identical pinouts (some pins have alternate functions). As an example, the software procedures for the 8044/80186 interface, which is the building block for the application driver, is supplied in this Application Note.




Figure 1.1. 80186/Microcontroller Based System



#### 1.1 System Overview

The 80186 and the microcontrollers are processors. They each access memory and have address/data, read, and write signals. There are three common ways to interface multiple processors together:

- 1) First In First Out (FIFO)
- 2) Dual Port RAM (DPRAM)
- 3) Slave Port

The FIFO interface, compared to DPRAM, requires less TTL and is easier to interface; however, FIFOs are expensive. The DPRAM interface is also expensive and even more complex. When DPRAM is used, the address/data lines of each processor must be buffered, and hardware logic is needed to arbitrate access to DPRAM. The slave port interface given here is cheaper and easier than both FIFO and DPRAM alternatives.

The 80186 processor, when interfaced to this circuit, views the microcontroller as a peripheral chip with 8-bit data bus and no address lines (see Figure 1.1). It can read status and send commands to the microcontroller at any time. The microcontroller becomes a slave co-processor while keeping its processing power and serial communication capabilities.

The microcontrollers, with the interface hardware, have a high level command interface like many other data communication peripherals. For example, the 80186 can send the microcontroller commands such as Transmit or Configure. This means the designer does not have to write low level software to perform these tasks, and it offloads the 80186 to serve other functions in the application.

#### 1.2 Application Examples:

The combination of the 80186 and a microcontroller basically provides all the functions that are needed in a system: a 16-bit CPU, 8-bit CPU, DMA controller, I/O ports, and a serial port. The 80C51 and the 8052 have an on-chip asynchronous channel, while the 8044 has an intelligent SDLC serial channel. In addition, many other functions such as timers, counters, and interrupt controllers are integrated in both the 80186 and the microcontrollers.

Applications of the system described above are in the area of robotics, data communication networks, or serial communication backplanes. A typical example is copiers. Different segments of the copy machine like the motor, paper feed, diagnostics, and error/warning displays are all controlled by microcontrollers. Each segment receives orders from and replies to the central processor which consists of the 80186 interfaced with a microcontroller.

Another common application is in the area of process controllers. An example is a central control unit for a multiple story building which controls the heating, cooling, and lighting of each room in each floor. In each room a microcontroller performs the above functions based on the orders received from the central processor. Depending on the throughput and type of the serial communication required, the 8044 or the 80C51 (8052) may be selected for the application.

#### 2.0 OVERVIEW OF THE 80186, 80C51, 8052, AND 8044

This section briefly discusses the features of the microcontrollers and the 80186. For more information about these products please refer to the Intel Microcontroller and Microsystem components hand-books. Readers familiar with the above products may skip this section.

#### 2.1 The 80186 Internal Architecture

The 80186 contains an enhanced version of Intel's popular 8086 CPU integrated with many other features common to most systems (Figure 2.1). The 16-bit CPU can access up to 1 Mbyte of memory and execute instructions faster than the 8086. With speed selection of 8, 10, and 12.5 MHz, this highly integrated product is the most popular 16-bit microprocessor for embedded control applications.

The on-chip DMA controller has two channels which can each be shared by multiple devices. Each channel is capable of transferring data up to 3.12 Mbytes per second (12.5 MHz speed). It offers the choice of byte or word transfer. It can be programmed to perform a burst transfer of a block of data, transfer data per specified time interval, or transfer data per external request.

The on-chip interrupt controller responds to both external interrupts and interrupts requested by the on-chip peripherals such as the timers and the DMA channels. It can be configured to generate interrupt vector addresses internally like the microcontrollers or externally like the popular 8259 interrupt controller. It can be configured to be a slave controller to an external interrupt controller (iRMX 86 mode) or be master for one or two 8259s which in turn may be masters for up to 8 more 8259s. When configured in master mode, each channel can support up to 64 external interrupts (128 total).

Three 16-bit timers are also integrated on the chip. Timer 0 and timer 1 can be configured to be 16-bit counters and count external events. If configured as timers, they can be started by software or by an external event. Timer 0 and 1 each contain a timer output pin. Transitions on these pins occur when the timers reach one of the two possible maximum counts. Timer



2 can be used as a prescaler for timer 0 and 1 or can be used to generate DMA requests to the on-chip DMA channel.

Finally, the integrated clock generator, the wait state generator, and the chip select logic reduce the external logic necessary to build a processing system.

#### 2.2 The MCS-51 Internal Architecture

The 80C51BH, as shown in Figure 2.2, consists of an 8-bit CPU which can access up to 64 Kbytes of data memory (RAM) and 64 Kbytes of program memory (ROM). In addition, 4 Kbytes of ROM and 128 bytes of RAM are built onto the chip.


The on-chip interrupt controller supports five interrupts with two priority levels. There are two timers integrated in the 80C51. Timer 0 and 1 can be configured as 8-bit or 16-bit timers or event counters.

Finally the integrated full duplex asynchronous serial channel provides the human interface or communication capability with other microcontrollers. The UART supports data rates up to 500 kHz (with 15 MHz crystal) and can distinguish between address bytes and data bytes.

The 8052 has the same features as the 80C51 except it has 8 Kbytes of on-chip ROM and 256 bytes of on-chip RAM. In addition the 8052 has another timer which may be configured as the baud rate generator for the serial port.

#### 2.3 The 8044 Internal Architecture

The 8044 has all the features of the 80C51. In addition the on-chip RAM size is increased to 192 bytes and an intelligent HDLC/SDLC serial channel (SIU) replaces the 80C51 serial port (see Figure 2.3). It supports data rates up to 2.4 Mbps when an external clock is used and 375 Kbps when the clock is extracted from the data line. The serial port can be used in half duplex point to point, multipoint, or one-way loop configurations.






Figure 2.3. 8044 Block Diagram




Figure 2.4. 8044 Automatic Response to SDLC Commands



**FLAG** 

FLAG	FLAG	FLAG
ADDRESS	ADDRESS	
CONTROL	DATA	DATA
DATA FIELD ,	DATA FIELD	FIELD
FCS0	FCS0	FCS0
FCS1	FCS1	FCS1
FLAG	FLAG	FLAG
FLAG	FLAG	FLAG
ADDRESS	ADDRESS	
CONTROL .		DATA
DATA FIELD	DATA FIELD	FIELD

FLAG
Figure 2.5. The 8044 Frame Formats

The SIU is called an intelligent channel because it responds to some SDLC commands automatically without the CPU intervention when it is set in auto mode. These automatic responses substantially reduce the communication software. Figure 2.4 gives the commands and the automatic responses.

The 8044 supports many types of frames including the standard SDLC format. Figure 2.5 shows the types of frames the 8044 can transmit and receive. If a format with an address byte is chosen, the 8044 performs address filtering during reception and transmits the contents of the station address register during transmission automatically. If a format with FCS bytes is chosen, the 8044 performs Cyclic Redundancy Check (CRC) during reception and calculates the FCS bytes during transmission of a frame in hardware. Two preamble bytes (PFS) may optionally be added to the frames. Formats that include the station address and the control byte are supported both in the auto and flexible modes.

### 3.0 80186/MICROCONTROLLER INTERACTION

The 80186 communicates with the microcontroller (8044, 80C51 or 8052) through the system's memory and the Command/Data and Status registers. The CPU creates a data structure in the memory, programs the DMA controller with the start address and byte count of the block, and issues a command to the microcontroller. A hypothetical block diagram of a microcontroller when used with the interface hardware is given in Figure 3.1.

Chip select and interrupt lines are used to communicate between the microcontroller and the host. The interrupt is used by the microcontroller to draw the 80186's attention. The Chip Select is used by the 80186 to draw the microcontroller's attention to a new command.

**FLAG** 

There are two kinds of transfers over the bus: Command/Status and data transfers. Command/Status transfers are always performed by the CPU. Data transfers are requested by the microcontroller and are typically performed by the DMA controller.

The CPU writes commands using CS and WR signals and interrupts the microcontroller. The microcontroller reads the command, decodes it and performs the necessary actions. The CPU reads the status register using CS and RD signals (see Figure 4.1).

To initiate a command like TRANSMIT or CONFIG-URE, a write operation to the microcontroller is issued by the CPU. A read operation from the CPU gives the status of the microcontroller. Section 5 discusses details on these commands and the status.

Any parameters or data associated with the command are transferred between the system memory and the microcontroller using DMA. The 80186 prepares a data block in memory. Its first byte specifies the length of the rest of the block. The rest of the block is the information field. The CPU programs the DMA controller with the start address of the block, length of the block and other control information and then issues the command to the microcontroller.

When the microcontroller requires access to the memory for parameter or data transfer, it activates the 80186 DMA request line and uses the DMA controller to achieve the data transfer. Upon completion of an operation, the microcontroller interrupts the 80186. The CPU then reads results of the operation and status of the microcontroller.






Figure 3.1. Microcontroller Plus the Interface Hardware Block Diagram

#### 4.0 SYSTEM INTERFACE

There are two kinds of transfers over the bus: command/status and data transfers. The command/status transfers are always initiated and performed by the 80186. The data transfers are requested by the microcontroller using the DMA request (DRQ) line. In relatively slow systems the 80186 might also perform the data transfers. In that case, the request from the microcontroller will serve as an interrupt to the CPU. This mode of operation depends on the serial data rate.

The system interface performs command/status transfers, data/parameter transfers, and interrupts. This section describes the interface between the 80186 and a microcontroller shown in Figure 1.1. Section 6 describes the interface hardware.

#### 4.1 Command/Status Transfers

The 80186 controls the microcontroller by writing into the command/data register and reading from the status register. The CPU writes a command by activating the chip select (PCS0), putting the command onto the data bus, and activating the WR signal. The command byte is latched into the command/data register, and the microcontroller is interrupted. In the interrupt service routine, the microcontroller reads the command byte from the command/data register, decodes the command byte, and activates the DRQ for data or parame-

ter transfer if the decoded command requires such transfer.

At the end of parameter transfer the microcontroller updates the status register and interrupts the 80186.

#### 4.2 Data/Parameter Transfer

Data/parameter transfers are controlled by a pair of REQUEST/ACKNOWLEDGE lines: DMA Request line (DRQ) and DMA Acknowledge line (DACK). Data and parameters are transferred via the Command/Data register to or from memory.

In order to request a transfer from memory, the microcontroller activates the DRQ pin. The DRQ signal goes active after a read operation by the microcontroller. In response, the 80186 DMA controller performs a byte transfer from the memory to the Command/Data register. Data is transferred on the bus and written into the Command/Data register on the rising edge of the 80186 WR signal (MWR), which is activated by the DMA controller. Figure 4.2 shows the write timing.

In order to request a transfer to memory, the microcontroller activates the DRQ signal and outputs the data into the Command/Data latch. When the microcontroller WR signal goes active, DRQ is set. In response, the DMA performs the data transfer and resets the DRQ signal. Figure 4.3 shows the read timing.



#### 4.3 Interrupt

The microcontroller reports on completion of an event by updating the status register and raising the interrupt signal assuming this signal is initially low. The interrupt is cleared by the command from the CPU where the INTERRUPT ACKNOWLEDGE bit is set (MD7). The INTA bit is the most significant bit of the command byte. Figure 4.4 and 4.5 show the interrupt timing. Note that it is the responsibility of the CPU to clear the interrupt in order to prevent a deadlock.

	80186 Pin Name		Function
CS	RD	WR	
1 0	X 1	X 1	No Transfer to/from Command/Status
0	0	0	Illegal
0	0	1	Read from Status Register
0	1	0	Write to Command/Data Register
DACK	RD	WR	
1 0	X 1	X 1	No Transfer
0	0	0	Illegal
0	0	1	Data Read from DMA Channel
0	1	0	Data Write to DMA Channel

#### NOTE:

Only one of CS, DACK may be active at any time.

Figure 4.1. Data Bus Control Signals and Their Functions




Figure 4.2. Write Timing




Figure 4.3. Read Timing






Figure 4.4. Interrupt Timing (Going Inactive)




Figure 4.5. Reset Timing

#### 5.0 COMMANDS AND STATUS

This section specifies the format of the commands and status. The commands and status given here are similar to most common coprocessors and data communication peripherals (e.g., the 82588 and 82586). The user may add more commands or redefine the formats for his/her own specific application.

#### 5.1 Commands

A command is given to the microcontroller by writing it into the Command/Data register and interrupting the microcontroller. The command can be issued at any time; but in case it is not accepted, the operation is treated like a NOP and will be ignored (although the INT will be updated).

Format:

7	6	5	4	3	2	1	0 -
INTA	· X	. X	Х	(	OPER	OITA	4

#### 5.1.1 ACKNOWLEDGING INTERRUPT (BIT 7)

The INTA bit, if set, causes the interrupt hardware signal and the interrupt bit to be cleared. This is the

only way to clear the interrupt bit and reset the 80186 interrupt signal other than by a hardware reset.

#### 5.1.2 OPERATIONS (BITS 0-3)

The OPERATION field initiates a specific operation. The microcontroller executes the following commands in software:

NOP
ABORT
TRANSMIT*
CONFIGURE*
DUMP*
RECEIVE*
TRA-DISABLE
REC-DISABLE
*Requires DMA operation.

The above operations except ABORT are executed only when the microcontroller is not executing any other operation. Abort is accepted only when the CPU is performing a DMA operation.



Operations that require parameter transfer (e.g., CON-FIGURE and DUMP) or data transfer (e.g., TRANS-MIT and RECEIVE) are called parametric operations. The remaining are called non-parametric operations.

An operation is initiated by writing into the command register. This causes the microcontroller to execute the command decode instructions. Some of the operations cause the microcontroller to read parameters from memory. The parameters are organized in a block that starts with an 8-bit byte count. The byte count specifies the length of the rest of the block. Before beginning the operation, the DMA pointer of the DMA channel must point to the byte count. There is no restriction on the memory structure of the parameter block as long as the microcontroller receives the next byte of the block for every DMA request it generates. Transferring the bytes is the job of the 80186 DMA controller.

The microcontroller requests the byte-count and determines the length of the parameter block. It then requests the parameters.

Upon completion of the operation, (when interrupt is low) the microcontroller updates the status, raises the interrupt signal, and goes idle.

#### NOP

This operation does not affect the microcontroller. It has no parameters and no results.

#### **ABORT**

This operation attempts to abort the completion of an operation under execution. It is valid for CONFIG-URE, TRANSMIT, DUMP, and RECEIVE. It is ignored for any of the above if transfer of parameters has already been accomplished. The microcontroller, upon reception of the ABORT command, stops the DMA operation and issues an Execution-Aborted interrupt.

#### **TRANSMIT**

This operation transmits one message. A message may be transmitted as an SDLC frame by the 8044, or in ASYNC protocol by the 80C51 or the 8052 serial port.

Figure 5.1 shows the format of the Transmit block. A typical transmit operation parameter block includes the destination address and the control byte in the information field. As an example, see the 8044 transmit block in Figure 7.2.

7	6	5	4	3	2	1	0				
BYTE COUNT											
	FIRST INFO BYTE										
		LA	ST IN	O BY	TE						

Figure 5.1. Format of Transmit Block

The transmit operation will either complete the execution or be aborted by a specific ABORT operation. A Transmit-Done or Execution-Aborted interrupt is issued upon completion of this operation.

#### CONFIGURE

This operation configures the microcontroller's internal registers. The length and the part of the configuration block that is modified are determined by the first two bytes of the command parameter (see Figure 5.2). The FIRST BYTE specifies the first register in the configure block that will be configured, and the BYTE COUNT specifies the number of registers that will be configured starting with the FIRST BYTE. For example, if the FIRST BYTE is 1 and the BYTE COUNT is the length of the configure block, then all of the registers are updated. If FIRST BYTE is 4 and BYTE COUNT is 2, then only the fourth register in the configure block is updated. Minimum byte count is 2.




Figure 5.2. Format of Configure Block

A Configure-Done interrupt is issued when the operation is done unless ABORT was issued during the DMA operation.

#### **DUMP**

This operation causes dumping of a set of microcontroller internal registers to system memory. Figure 7.4 shows the format of the 8044 DUMP block.

The DUMP operation will either complete the execution or be aborted by a specific ABORT operation. A Dump-Done or Execution-Aborted interrupt is issued upon completion of this operation.



#### RECEIVE

This operation enables the reception of frames. It is ignored if the microcontroller's serial channel is already in reception mode.

The serial port receives only frames that pass the address filtering. The microcontroller transfers the received information and the byte count to the system memory using DMA. The completion of frame reception causes a Receive-Done event.

#### **REC-DISABLE**

This operation causes reception to be disabled. If transfer of data to the 80186 memory has already begun, then it is treated like the ABORT command. This operation has no parameters. REC-DISABLE is accepted only when the microcontroller's serial port is in receive mode.

#### TRA-DISABLE

This operation causes the transmission process to be aborted. If the microcontroller is fetching data from 80186 memory, then it is treated like the ABORT command. This operation has no parameters. It is accepted only when the serial port is in transmit mode.

#### 5.1.3 ILLEGAL COMMANDS

Parametric and non-parametric commands except ABORT will be rejected (interrupt will not be set) if the microcontroller is already executing a command.

ABORT is rejected if issued when the microcontroller is not requesting DMA operation, or a non-Parametric execution is performed, or transfer of parameters/data has already been accomplished.

DMA operations shall not be aborted by any non-parametric or parametric command except by the ABORT command.

REC-DISABLE and TRA-DISABLE will not be accepted if the serial channel is idle.

#### 5.2 Status

The microcontroller provides the information about the last operation that was executed, via the status register.

The microcontroller reports on these events by updating a status register and raising the INTERRUPT signal. Information from the status register is valid provided the interrupt signal is high or bit 0 of the status being read is set.

#### Format:

7	6	5	4	3	.2	1	0
CTS*	RTS*	Ε	EVENT		DMA	INT	
*8044 onl	v						,

#### 5.2.1 INTERRUPT (BIT 0)

The interrupt bit is set together with the hardware interrupt signal. Setting the INT bit indicates the occurrence of an event. This bit is cleared by any command whose INTA bit is set. Status is valid only when this bit is set.

#### 5.2.2 DMA OPERATION (BIT 1)

The DMA bit, when set, indicates that a DMA operation is in progress. This bit is set if the commnad received by the microcontroller requires data or parameter transfer. If this bit is clear, DRQ will be inactive. The DMA bit, when cleared, indicates the completion of a DMA operation.

#### 5.2.3 ERROR (BIT 5)

The E bit, if set, indicates that the event generated for the operation that was completed contains a warning, or the operation was not accepted.

#### 5.2.4 REQUEST TO SEND (BIT 6)

The RTS bit, if clear, indicates that the serial channel is requesting a transmission.

#### 5.2.5 CLEAR TO SEND (BIT 7)

The CTS bit indicates that, if the RTS bit is clear, the serial port is active and transmitting a frame.

#### 5.2.6 EVENT (BITS 2-4)

The event field specifies why the microcontroller needs the attention of the 80186.

The following events may occur:

CONFIGURE-DONE
TRANSMIT-DONE
DUMP-DONE
RECEIVE-DONE
RECEPTION-DISABLED
TRANSMISSION-DISABLED
EXECUTION-ABORTED



#### **CONFIGURE-DONE**

This event indicates the completion of a CONFIGURE operation.

#### TRANSMIT-DONE

This event indicates the completion of the TRANSMIT operation.

If the E bit is set, it indicates that the transmit buffer was already full.

#### **DUMP-DONE**

This event indicates that the DUMP operation is completed.

#### RECEIVE-DONE

This event indicates that a frame has been received and stored in memory.

The format of the received message is indicated in Figure 5.3.

7	6	5	4	3	2	1	0				
FIRST INFO BYTE											
	LAST INFO BYTE										
		RECE	IVED E	SYTE C	OUNT						

Figure 5.3. Format of Receive Block

Following the byte count, a few more bytes relating to the received frame such as the source address and the control byte may be transferred to the system memory using DMA. As an example, see the 8044 receive block in Figure 7.3.

Note that the format of a frame received by the microcontroller serial channel is configured by the CONFIG-URE command.

If the E bit is set, buffer overrun has occurred.

#### RECEPTION-DISABLED

This event is issued as a result of a RCV-DISABLE operation that causes part of a frame to be disabled.

If the E bit is set, the serial port was already disabled, and the RCV-DISABLE is not accepted.

#### TRANSMISSION-DISABLED

This event is issued as a result of a TRA-DISABLE operation that causes transmission of a frame to be disabled.

The E bit, if set, indicates that the TRA-DISABLE operation was not accepted since the serial port was already idle, or transmission of a frame has already been accomplished.

#### **EXECUTION-ABORTED**

This event indicates that the execution of the last operation was aborted by the ABORT command.

If the E bit is set, ABORT was issued when the microcontroller was not executing any commands.

#### 6.0 HARDWARE DESCRIPTION

The interface hardware shown in Figures 6.1 and 6.2 are identical. The difference is the status register. In Figure 6.2, an external latch is used to latch the status byte. This hardware is recommended if an extra I/O port on the microcontroller is required for some other applications, or external program and data memory is required for the microcontroller. The hardware shown in Figure 6.1 makes use of one of the microcontroller's I/O ports (Port 1) to latch the status to minimize hardware. The discussion of Sections 1 through 5 apply to both schematics.

#### 6.1 Reset

After an 80186 hardware reset, the microcontroller is also reset. The on-chip registers are initialized as explained in the Intel Microcontroller Handbook. The reset signal also clears the 80186 interrupt and the microcontroller interrupt signals by resetting FF3 (Flip-Flop 3) and FF2 (Flip-Flop 2). Figure 4.5 shows the RESET timing.

#### 6.2 Sending Commands

A bidirectional latched transceiver (74ALS646) is used for the Command/Data register. When the 80186 writes a command to the Command/Data register, it interrupts the microcontroller. The interrupt is generated only when bit 7 (INTA) of the command byte is set. When the 80186 PCS0 and WR signals go active to write the command, FF2 will be set and FF3 will be cleared. The output of FF3 is the interrupt to the 80186 and the INT status bit. The INT bit is cleared immediately to indicate that the status is no longer valid. The output of FF2 is the interrupt to the microcontroller. A high to low transition on this line will interrupt the microcontroller. The interrupt signal will be cleared as soon as the microcontroller reads the command/Data register.



#### 6.3 DMA Transfers

In the interrupt service routine the command is decoded. If it requires a DMA transfer, the microcontroller sets the DMA bit of the status register which activates the DMA request signal. DRQ active causes the 80186 on-chip DMA to perform a fetch and a deposit bus cycle. The first DMA cycle clears the DRQ signal (FF1 is cleared). When the microcontroller performs a read or write operation, the output of the FF1 will be set, and DRQ goes active again.

The DMA controller transfers a byte from system memory to the Command/Data register. Data is latched when the 80186 PCS1 and WR signals go active. PCS1 and WR active also clear FF1. The microcontroller monitors the output of FF1 by polling the P3.3 pin. When FF1 is cleared the microcontroller reads the byte from the Command/Data register. The P3.3 pin is also the interrupt pin. If a slow rate of transfer is acceptable, every DMA transfer can be interrupt driven to allow the microcontroller to perform other tasks.

The DMA controller transfers a byte from the Command/Data register to system memory by activating

the 80186 PCS1 and RD signals. PCS1 and RD active also clear FF1. When FF1 is cleared the microcontroller writes the next byte to the Command/Data register.

When all the data is transferred, the microcontroller clears the DMA status bit to disable DRQ. It then updates the status, sets the INT bit, and interrupts the 80186.

If the interface hardware in Figure 6.1 is used P1.1 is the DMA status bit and P1.0 is the INT bit. The micro-controller enables or disables them by writing to port 1. In Figure 6.2, DRQ or INT is disabled or enabled by writing to the 74LS374 status register. Note that the INT status bit is cleared by the hardware when the 80186 writes a command.

#### 6.4 Reading Status

The command is written and the status is read with the same chip select (PCSO), although the status is read through the 74LS245 transceiver and the command is written to the Command/Data register.




Figure 6.1. Hardware Interface (Port 1 is the Status Register)




Figure 6.2. Hardware Interface

The microcontroller updates the status byte whenever a change occurs in the status and outputs the result to the status register. In order to read status, the 80186 activates the PCS0 line, and then activates the RD line. The contents of the status are put on the data bus, through the 74LS245 transceiver.

For systems that require two DMA channels, a second pair of DRQ1/DACK1 signals may easily be added to the hardware. In that case one of the status bits (DMA2) ANDed with the output of FF1 will serve as the second DMA request signal (DRQ1). DACK1 can be generated with the 80186 PCS2.

#### 7.0 8044/80186 INTERFACE

This section shows how to make use of the status and commands described in section 5 and the hardware given in Figure 6.1 to interface the 80186 with the 8044. The 8044 code to implement these functions is shown in Appendix A.

#### 7.1 Configuring the 8044

This operation configures the 8044 registers. The format of the configure block is shown in Figure 7.1. The part of the configuration block that is modified is determined by the first two bytes of the command parameter. The FIRST BYTE specifies the first register in the configure block that will be configured, and the BYTE COUNT specifies the number of registers that will be configured starting with the FIRST BYTE. For example, if the FIRST BYTE is 1 and the BYTE COUNT is 13, then all of the registers are updated. If FIRST BYTE is 4 and BYTE COUNT is 2, then transmit buffer start register is configured.

The configure command performs the following: 1) configures the interrupts and assigns their priorities; 2) assigns the start address and length of the transmit and receive buffers; 3) sets the station address; 4) sets the clock option and the frame format.



For other microcontrollers the format of the configure block should be modified accordingly. For example, the 80C51 serial port registers (e.g., T2CON, SCON) replace the 8044 SIU registers in the configure block.

7	6	5	4	3	2	1	0					
BYTE COUNT												
FIRST BYTE												
	STS											
SMD												
	STATION ADDRESS											
	TRANSMIT BUFFER START											
	TF	RANSI	/IT BU	FFER	LENG	ГН						
		RECEI	VE BU	FFER	START	-						
	F	RECEIV	E BUF	FER I	ENGT	Н						
		INTE	RRUP	T PRIC	DRITY							
		INTE	RRUF	T EN	ABLE							
		TIMEF	R/COU	NTER	MODE							
		TIMEF	R/COU	NTER	MODE							
	PF	ROCES	SOR	STATL	JS WOF	RD						

Figure 7.1. Format of the 8044 Configure Block

### 7.2 Transmitting a Message with the 8044

A message is a block of data which represents a text file or a set of instructions for a remote node or an application program which resides on the 8044 program memory. A message can be a frame (packet) by itself or can be comprised of multiple frames. An SDLC frame is the smallest block of data that the 8044 transmits. The 8044 can receive commands from the 80186 to transmit and receive messages. The 8044 on-chip CPU can be programmed to divide messages into frames if necessary. Maximum frame size is limited by the transmit or receive buffer.

To transmit a message, the 80186 prepares a transmit data block in memory as shown in Figure 7.2. Its first byte specifies the length of the rest of the block. The next two bytes specify the destination address of the node the message is being sent to and the control byte of the message. The 80186 programs the DMA controller with the start address of the block, length of the block and other control information and then issues the Transmit command to the 8044.

Upon receiving the command, the 8044 fetches the first byte of the block using DMA to determine the length of the rest of the block. It then fetches the destination address and the control byte using DMA.

The 8044 fetches the rest of the message into the onchip transmit buffer. The size and location of the transmit buffer in the on-chip RAM is configured with the Configure command. The 8044 CPU then enables the Serial Interface Unit (SIU) to transmit the data as an SDLC frame. The SIU sends out the opening flag, the station address, the SDLC control byte, and the contents of transmit buffer. It then transmits the calculated CRC bytes and the closing flag. The 8044 CPU and the SIU operate concurrently. The CPU can fetch bytes from system memory or execute a command such as TRANSMIT-DISABLE while the SIU is active.

Upon completion of transmission, the SIU updates the internal registers and interrupts the 8044 CPU. The 8044 then updates the status and interrupts the 80186. Note that baud rate generation, zero bit insertion, NRZI encoding, and CRC calculation are automatically done by the SIU.

### 7.3 Receiving a Message with the 8044

To receive a message, the 80186 allocates a block of memory to store the message. It sets the DMA channel and sends the Receive command to the 8044.

Upon reception of the command, the 8044 enables its serial channel. The 8044 receives and passes to memory all frames whose address matches the individual or broadcast address and passes the CRC test.

The SIU performs NRZI decoding and zero bit deletion, then stores the information field of the received frame in the on-chip receive buffer. At the end of reception, the CPU requests the transfer of data bytes to 80186 memory using DMA. After transferring all the bytes, the 8044 transfers the data length, source address, and control byte of the received frame to the memory (see Figure 7.3). Upon completion of the transfers, the 8044 updates the status register and raises the interrupt signal to inform the 80186.

If the SIU is not ready when the first byte of the frame arrives, then the whole frame is ignored. Disabling reception after the first byte was passed to memory causes the rest of the frame to be ignored and an interrupt with Receive-Aborted event to be issued.






Figure 7.2. The 8044 Transmit Frame Structure and Location of Data Element in System Memory




Figure 7.3. The 8044 Receive Frame Structure and Location of Received Data Element in System Memory

#### 7.4 Dumping the 8044 Registers

Upon reception of the Dump command, the 8044 transfers the contents of its internal registers to the system memory (See Figure 7.4).

7	6	5	4	3	2	_ 1	0						
	STS REG.												
	SMD REG.												
	STAD REG.												
	TBS REG.												
	TBL REG.												
	TCB REG.												
	RBS REG.												
			RBL	REG.									
			RCB	REG.									
			RFL	REG.									
			PSW	REG.									
			IP F	REG.									
			IE F	REG.									
			TMOD	REG.									
			TCON	I REG.									

Figure 7.4. Format of the 8044 Dumped Registers

#### 7.5 Aborting an Operation

To abort a DMA operation, the 80186 sends an Abort command to the Command/Data latch and interrupts the 8044. During a DMA operation, the 8044 puts the external interrupt to high priority; therefore, the Abort interrupt will suspend the execution of the operation in progress and update the status register with the Execution-Aborted event. It then returns the 8044 program counter to a location before the aborted operation started. The Abort software procedure given in Appendix A gives the details of the execution of the ABORT command.

### 7.6 Disabling the Transmission or Reception

Transmission of a frame is aborted if the 80186 sends a TRANSMIT-DISABLE command to the 8044. The command causes the 8044 to clear the Transmit Buffer



Full (TBF) bit. During transmission, if the TBF bit is cleared, the SIU will discontinue the transmission and interrupt the 8044 CPU.

The RECEIVE-DISABLE command causes the 8044 to clear the Receive Buffer Empty (RBE) bit. The SIU aborts the reception, if the RBE bit is cleared by the CPU.

When transmission or reception of a frame is discontinued, the SIU interrupts the 8044 CPU. The CPU then updates the status and interrupts the 80186.

#### 7.7 Handling Interrupts

When the 80186 sends a command, it sets the 8044 external interrupt flag. The 8044 services the interrupt at its own convenience. In the interrupt service routine the 8044 executes the appropriate instructions for a given command. During execution of a command the 8044 ignores any command, except ABORT, sent by the 80186 (see section 5.1.2). This is accomplished by clearing the interrupt flag before the 8044 returns from the interrupt service routine. During DMA operations the 8044 sets the external interrupt to high priority. An interrupt with high priority can suspend execution of an interrupt service routine with low priority. The ABORT command given by the 80186 will interrupt the execution of the DMA transfer in progress. Upon completion of ABORT, execution of the last operation will not be resumed (see Appendix A). Note that any other command given during the DMA operation will also abort the operation in progress and should be avoided.

#### 8.0 8044 IN EXPANDED OPERATION

To increase the number of information bytes in a frame, the 8044 can be operated in Expanded mode. In Expanded operation the system memory can be used as the transmit and receive buffer instead of the 8044 internal RAM. AP-283, "Flexibility in Frame Size Operation with the 8044", describes Expanded operation in detail.

#### 8.1 Transmitting a Message in Expanded Operation

In Expanded operation the 8044 transmits the frame while it is fetching the data from the system memory using DMA. An internal transmit buffer is not necessary. The system memory can be used as the transmit buffer by the 8044.

Upon receiving the Transmit command, the 8044 enables the SIU and fetches the first data byte from the Command/Data register. The SIU transmits the opening flag, station address, and the control byte if the frame format includes these fields. It then transmits the

fetched data. The 8044 CPU fetches the next byte while the previously fetched byte is being transmitted by the SIU. The CPU fetches the remaining bytes using DMA, then the SIU transmits them simultaneously until the end of message is reached. The SIU then transmits the FCS bytes, the closing flag and interrupts the 8044 CPU. The 8044 updates the status with the Transmit-Done event and interrupts the 80186. If the DMA does not keep up with transmission, the transmission is an underrun.

### 8.2 Receiving a Message in Expanded Operation

In Expanded operation the DMA controller transfers data to the system memory while the 8044 SIU is receiving them.

To receive a message, the 80186 allocates a block of memory for storing the message. It sets the DMA channel and sends the Receive command to the 8044.

Upon reception of the command, the 8044 enables its serial channel and waits for a frame. The SIU performs flag detection, address filtering, zero bit deletion, NRZI decoding, and CRC checking as it does in Normal operation.

After the SIU receives the first byte of the frame, the 8044 CPU requests the transfer of the byte to memory using DMA. The 80186 DMA moves the information byte into the system memory while the SIU is receiving the next byte. The next byte is transferred to the memory after the SIU receives it. When the entire frame is received, the SIU checks the received Frame Check Sequence bytes. If there is no CRC error, the SIU updates the 8044 registers and interrupts the 8044 CPU. The CPU updates the status and interrupts the 80186.

#### 9.0 CONCLUSION

This application note describes an efficient way to interface the 80186 and the 80188 microprocessors to the Intel 8-bit microcontrollers like the 80C51, 8052, and 8044. To illustrate this point the 80186 microprocessor interface to the 8044 microcontroller based serial communication chip was described. The hardware interface given here is very general and can interface the 8-bit microcontrollers to a variety of Intel microprocessors and DMA controllers. The microcontrollers with this interface hardware have the same benefits as both the Intel UPI-41/42 family and data communication peripheral chips such as the 82588 and the 82568 LAN controllers. Like the Intel UPI chips, they can be easily interfaced to microprocessors, and like the data communication peripherals, they execute high level commands. A similar approach can be used to interface Intel microprocessors to the 16-bit 8096 microcontrol-



### APPENDIX A SOFTWARE

The software modules shown here implement the execution of commands and status explained in sections 5 and 7. The 80186 software provides procedures to send commands and read status. The 8044 software decodes and executes the commands, updates the status, and interrupts the 80186. The procedures given here are called by higher level software drivers. For example, an 80186 application program may use the Transmit command to send a block of data to an application program that resides in the 8044 ROM or in another remote node. The application programs and the drivers that perform the communication tasks run asynchronously since all communication tasks are interrupt-driven.

Figure A-1 shows how to assign the ports and control registers for an 80186-based system. The software is written for an Intel iSBC® 186/51 computer board. The 8044 hardware is connected to the computer board iSBXTM connector.

Figure A-2 shows the 80186 command procedures. These procedures are used by the data link driver.

Figure A-3 shows how the DMA controller is loaded and initialized for data and parameter transfer from the 80186 memory to the 8044. This procedure is used by the TRANSMIT and CONFIGURE commands.

Figure A-4 shows how the DMA controller is loaded and initialized for data and parameter transfer from the 8044 to the 80186 memory. This procedure is used by the RECEIVE and DUMP commands.

Figure A-5 shows an interrupt service routine which handles interrupts resulting from various events. Note that this routine is not complete. The user should write the software to respond to events.

Figure A-6 shows an example of the 80186 software. It shows how to start various operations. This is not a data link driver, but it gives the procedures needed to write a complete driver.

Figure A-7 shows how to initialize the 8044. The user application program should be inserted here.

Figures A-8 through A-13 show the 8044 external interrupt service routine. In this routine a command received from the 80186 is decoded, and one of the command procedures shown in Figures A-9 through A-13 is executed.

Figure A-14 shows the serial channel (SIU) interrupt service routine. Note that execution of TRANSMIT, RECEIVE, and TRANSMIT-DISABLE commands are completed in this routine.

```
NAME COM_DRIVER
           80186 SOFTWARE FOR THE 80186/MICROCONTROLLER INTERFACE
 ;* 8044 BOARD CONNECTED TO THE SBX1 OF THE SBC 186/51 BOARD.
;* SBX1 INTO TIED TO 80130 IR[0-7]. CONNECT JUMPER 30 TO 46.
;* 80186 DMA CHANNEL 1 USED. CONNECT JUMPER 202 TO 203.
 TRUE
                       EOU
                                 OFFFFH
 FALSE
                       EQU
                                 OH
 ; 8044 REGISTERS
 CMD_44
ST 44
                                                             ; ADDRESS OF THE COMMAND REGISTER; ADDRESS OF THE STATUS REGISTER; ADDRESS OF THE DATA REGISTER
                                 080H
                       EOU
                                 OROH
 DATA_44
                                 OD4H
                      EQU
; EVENTS
 CON_DONE
TRA_DONE
DUM_DONE
REC_DONE
REC_DISA
TRA_DISA
ABO_DONE
                                                            ; CONFIGURE_DONE
; TRANSMIT_DONE
; DUMP_DONE
; RECEIVE_DONE
; RECEPTION_DISABLE
                      EQU
EQU
                                02H
                                03H
                      EQU
                                04H
                                05H
                      EQU
EQU
                                                             ; TRANSMISSION DISABLE
; EXECUTION ABORTED
                                06H
                                07H
                                                                                                                             231784-10
  ; COMMANDS (INTA=1)
 ABO_CMD EQU
REC_DIS_CMD EQU
XMIT_DIS_CMD EQU
                                 080H
                                                             ; ABORT
                                                                RECEIVE DISABLE
TRANSMIT DISABLE
                                 081H
                                 082H
 REC_CMD
TRA_CMD
DUM_CMD
CON_CMD
NOP_CMD
                                                                RECEIVE
                                 083H
                                 084H
                                                                TRANSMIT
                       EOU
                       EQU
                                 085H
                                                                DUMP
                                                                CONFIGURE
                       EOU
                                 086#
                                 087H
                                                             ; NOP
  ; 80186 DMA CHANNEL 1 REGISTERS
                                                             ; SOURCE ADDRESS (LO WORD)
; SOURCE ADDRESS (HI WORD)
 SL DMA1
                       EOU
                                 OFFDOH
 SH DMA1
                       EQU
                                 OFFD2H
 DL_DMA1
DH_DMA1
CNT_DMA1
                       EQU
                                 OFFD4H
                                                             ; DESTINATION ADDRESS (LO WORD)
; DESTINATION ADDRESS (HI WORD)
                       EQU
                                 OFFD6H
                       EQU
                                 OFFD8H
                                                             : TRANSFER COUNT ADDRESS
: CONTROL ADDRESS
 CTL_DMA1
                       FOU
                                 OFFDAH
  ; 80186 INTERRUPT CONTROLLER REGISTERS
 CTL0_INTR
CTL1_INTR
MASK_INTR
EOI_INTR
                                                             ; INT 0 CONTROL ADDRESS
; INT 1 CONTROL REGISTER
; INT MASK REGISTER
                       EQU
                                 OFF38H
                       EQU
                                 OFF3AH
                                 OFF28H
                       EQU
                                                             ; INT EOI REGISTER
; NON-SPECIFIC EOI
                                 OFF22H
 NSPEC BIT
                                 08000H
 ; 80130 INTERRUPT CONTROLLER REGISTERS
 EOI_SINTR
MASK_SINTR
                                                             ; INT EOI REGISTER
                       EQU
                       EQU
                                 0E2H
                                                             ; MASK REGISTER
 RD_IRR
RD_ISR
                                                             ; COMMAND TO 80130 TO READ IRR REG; COMMAND TO 80130 TO READ ISR REG
                       EOU
                                 010H
                       EQU
                                 011H
 IV_BASE
                       EQU
                                 20H
                                                             ; BASE OF 80130 INT CONTROLLER VECTOR
                                                                                                                                 231784-11
```

Figure A-1. Port and Register Definitions for 80186 System

```
; INTERRUPT TABLE
INTERRUPTS
             SEGMENT AT 0
           ORG (IV_BASE+1) *4H
IV INTRO
                               ; IR1 VECTOR
           LABEL
                  DWORD
INTERRUPTS
            ENDS
:*********************
STACK
            SEGMENT STACK 'STACK'
THE_STACK
                  200#
                          DUP(?)
       LABEL
                   WORD
STACK
            ENDS
            SEGMENT PUBLIC 'DATA'
DATA
REC_BUFFER
           DB
                   1024 DUP(?)
CON_BUFFER
             DB
                   08H, 01H, 00H, 0DOH, 55H, 20H, 05H, 30H, 05H
DUM_BUFFER
             DB
                   OFH
                           DUP(?)
TRA_BUFFER
             DB
                   07H,55H,11H,01H,02H,03H,04H,05H
CMND_FLAG
            DW
                   FALSE
DATA
            ENDS
                                                                   231784-12
```

Figure A-1. Port and Register Definitions for 80186 System (Continued)

```
CODE
               SEGMENT PUBLIC 'CODE'
ASSUME
               CS:CODE,
               DS:DATA,
ES:NOTHING,
               SS:STACK
RECV_COMMAND
                      PROC FAR
        PUSH
                 BP,SP
SI,DWORD PTR [BP+6]
AX,WORD PTR[BP+10]
AH,OH
        MOV
                                               ; LOAD BUFFER POINTER
; LOAD BUFFER SIZE
        LES
        MOV
        CALL
                 REC DMA
AL, REC CMD
                                                  ; CALL REC-DMA
; LOAD RECEIVE COMMAND
        OUT
                  CMD_44,AL
                                                  ; SEND TO COMMAND/DATA REG
        RET
RECV_COMMAND
                     ENDP
;******************
XMIT COMMAND
        PUSH
                 BP
BP,SP
SI,DWORD PTR [BP+6]
AX,WORD PTR[BP+10]
AH,OH
TRA_DMA
AL,TRA_CMD
CMD_44_AL
BP_44_AL
        MOV
                                                  ; LOAD BUFFER POINTER
; LOAD BUFFER SIZE
        MOV
                                                 ; CALL TRA-DMA
; LOAD TRANSMIT COMMAND
; SEND TO COMMAND/DATA REG
        MOV
        OUT
        POP
XMIT_COMMAND ENDP
                                                                                                   231784-13
```

Figure A-2. Setup and Execution of Commands



```
CONF_COMMAND
                  PROC
       PUSH
MOV
                BP,SP
                SI, DWORD PTR[BP+6]
AX, WORD PTR[BP+10]
       LES
                                             ; LOAD BUFFER POINTER
; LOAD BUFFER SIZE
               AH, OH
TRA_DMA
AL, CON_CMD
CMD_44, AL
       MOV
                                             ; CALL TRA-DMA
; LOAD CONFIGURE COMMAND
; SEND TO COMMAND/DATA REG
       CALL
       MOV
       OUT
       POP
CONF_COMMAND ENDP
;***********************************
DUMP_COMMAND
                   PROC
                             FAR
               BP, SP
SI, DWORD PTR[BP+6]
AX, WORD PTR[BP+10]
AH, OH
REC DMA
AL, DUM_CMD
       MOV
                                             ; LOAD BUFFER POINTER ; LOAD BUFFER SIZE
       LES
       MOV
       MOV
                                             ; CALL REC-DMA
; LOAD DUMP COMMAND
; SEND TO COMMAND/DATA REG
       CALL
MOV
       OUT
                CMD_44,AL
DUMP_COMMAND ENDP
                                                                                         231784-14
XMIT_DIS_COMMAND
                         PROC
                                      ; LOAD XMIT-DIS COMMAND
; SEND TO COMMAND/DATA REG
                AL,XMIT_DIS_CMD
                CMD_44,AL
                         ENDP
XMIT_DIS_COMMAND
;***************
REC_DIS_COMMAND
                        PROC
       MOV
OUT
               AL,REC_DIS_CMD
CMD_44,AL
                                             ; LOAD REC-DIS COMMAND; SEND TO COMMAND/DATA REG
REC DIS COMMAND
                        ENDP
; *********************************
ABOR COMMAND
       MOV
                AL, ABO CMD
                                           ; LOAD ABORT COMMAND
; SEND TO COMMAND/DATA REG
       RET
ABOR_COMMAND
                    ENDP
;******
NOP_COMMAND
                   PROC
                                            ; LOAD NOP COMMAND
; SEND TO COMMAND/DATA REG
                AL, NOP_CMD
       OUT
RET
                CMD_44,AL
NOP_COMMAND
                   ENDP
                                                                                         231784-15
```

Figure A-2. Setup and Execution of Commands (Continued)

```
; ** RECEIVE DMA
: ARGS
                            BUFFER SIZE
                 AΧ
                  ES:SI BUFFER POINTER
                                                  ; LOAD ADD OF TRANSFER COUNT REG
; PROGRAM TRANSFER COUNT REGISTER
                DX,CNT_DMA1
DX,AX
       MOV
       OUT
       XOR
                BX,BX
                                                   ; CLEAR BX
                AX,ES
AX,1
                                                   ; LOAD SEG ADDRESS OF BUFFER
; CALCULATE LINEAR ADDRESS OF THE BUFFER
       MOV
       SHL
                BX,1
AX,1
        RCL
       SHL
       SHL
        SHL
                                                 ; ADD THE OFFSET TO BASE
        ADD
        ADC
                                                  ; LOAD ADDRESS OF DEST POINTER (LO WORD)
; PROGRAM DEST POINTER REGISTER (LO WORD)
        MOV
                DX, DL DMA1
        OUT
       MOV
                AX, BX
DX, DH DMA1
                                                  ; LOAD ADDRESS OF DEST POINTER (HI WORD)
                                                  ; PROGRAM DEST POINTER REGISTER (HI WORD)
        OUT
                DX, AX
                                                 ; LOAD ADDRESS OF DATA REGISTER
; LOAD ADDRESS OF SOURCE POINTER
; PROGRAM SOURCE POINTER REGISTER (LO WORD)
       MOV
                AX,DATA_44
                DX,SL_DMA1
DX,AX
       MOV
        OUT
                                                ; CLEAR AX
; LOAD ADDRESS OF SOURCE POINTER (HI WORD)
; PROGRAM SOURCE POINTER REGISTER (HI WORD)
       XOR
                DX,SH_DMA1
DX,AX
       MOV
       OUT
                                                  ; LOAD ADDRESS OF CONTROL REGISTER
; LOAD THE CONTROL WORD
; PROGRM THE CONTRL REGISTER
        MOV
                DX,CTL DMA1
        MOV
                AX,1010001010100110B
       OUT
                DX.AX
REC_DMA
                ENDP
                                                                                                                      231784-16
```

Figure A-3. Loading and Starting the 80186 DMA Controller

```
; ** TRANSMIT DMA
: ARGS AX BUFFER SIZE
           ES:SI
                         BUFFER POINTER
TRA_DMA
                PROC
                          NEAR
       INC
              AX
DX, CNT_DMA1
                                                       ; LOAD ADD OF TRANSFER COUNT REG
       OUT
                DX,AX
                                                 ; PROGRAM TRANSFER COUNT REGISTER
       XOB
                BX.BX
                                                 ; CLEAR BX
                                                 ; LOAD SEG ADDRESS OF BUFFER
; CALCULATE LINEAR ADDRESS OF THE BUFFER
       MOV
                AX, ES
       SHL
       RCI.
                BX.1
       SHL
                AX,1
BX,1
       RCI.
       SHL
       RCL
                BX.1
                AX,1
BX,1
       RCL.
                                              ; ADD THE OFFSET TO BASE
       ADC
                BX.0
       MOV
                DX,SL_DMA1
                                               ; LOAD ADDRESS OF SOURCE POINTER (LO WORD)
       OUT
                DX,AX
                                                 ; PROGRAM SOURCE POINTER REGISTER (LO WORD)
       MOV
                AX, BX
       MOV
                DX,SH DMA1
                                                ; LOAD ADDRESS OF SOURCE POINTER (HI WORD)
; PROGRAM SOURCE POINTER REGISTER (HI WORD)
       OUT
                DX, AX
                                                ; LOAD ADDRESS OF DATA REGISTER
; LOAD ADDRESS OF DEST POINTER
; PROGRAM DEST POINTER REGISTER (LO WORD)
               AX,DATA_44
DX,DL_DMA1
       MOV
       OUT
                DX.AX
                                                ; CLEAR AX .
; LOAD ADDRESS OF DEST POINTER (HI WORD)
; PROGRAM DEST POINTER REGISTER (HI WORD)
       XOR
               AX,AX
DX,DH DMA1
       MOV
       OUT
                DX, AX
               DX,CTL_DMA1
AX,0001011010100110B
                                                ; LOAD ADDRESS OF CONTROL REGISTER
; LOAD THE CONTROL WORD
; PROGRAM THE CONTRL REGISTER
       MOV
       MOV
       OUT
TRA_DMA
               ENDP
                                                                                                                  231784-17
```

Figure A-4. Loading and Starting the 80186 DMA Controller



```
; 80186 INTERRUPT ROUTINE
INT_186:
             AX
DX
AX,NSPEC_BIT
DX,EOI_INTR
       PUSH
      PUSH
MOV
                                                      ; SEND NSPEC END OF INT
      OUT
              DX,AX
              AL,01100001B
EOI_SINTR,AL
      MOV
      OUT
              AL,ST_44
AX,OFFH
                                                       ; READ THE STATUS
       IN
      AND
; DECODE STATUS AND TAKE APPROPRIATE ACTION
              DX,CTL_DMA1
AX,DX
AX,0100B
AX,NOT 010B
DX,AX
                                                      ; DISABLE DMA
      IN
OR
      AND
      MOV
              CMND FLAG, TRUE
      POP
              DX
      POP
IRET
                                                                                                    231784-18
```

Figure A-5. Interrupt Service Routine

```
BEGIN:
             CLI
; SET ALL REGISTERS SMALL MODEL
                            SP, DATA
                           SP,DATA
DS,SP
ES,SP
SP,STACK
SS,SP
SP,OFFSET TOS
              MOV
              MOV
               MOV
; SETUP INTERRUPT VECTORS
              PUSH
                            ES
              YOR
MOV
MOV
MOV
POP
                           ES
AX,AX
ES,AX
WORD PTR ES:IV_INTRO +0, OFFSET INT_186
WORD PTR ES:IV_INTRO +2, CS
ES
SETUP 80130 INTERRUPT CONTROLLER
                            AL,00010011B
EOI_SINTR,AL
               MOV
                                                                   ; ICW1
               OUT
               MUL
                            AL
                            AL, IV_BASE
MASK_SINTR, AL
AL
                                                                   ; ICW2
               OUT
              MUL
               MOV
                            AL,00000000B
MASK_SINTR,AL
                                                                    ; ICW4
               MUL
                            AL
               MOV
OUT
                            AL, OFCH
MASK_SINTR, AL
                                                                    ;MASK
                                                                                                           231784-19
```

Figure A-6. Example of Executing Commands



```
; SETUP 80186 INTERRUPT CONTROLLER
                         AX,000000000100000B
                         DX,CTLO_INTR
DX,AX
             MOV
             MOV
                         DX,CTL1_INTR
             IN
                         AX, DX
AX, 0000000000101000B
             or
             OUT
                         DX, AX
                                                           ; MASK ALL BUT IO
             MOV
                         AX,000EDH
DX,MASK_INTR
             MOV
             OUT
                         DX, AX
                                                           ; ENABLE INTERRUPTS
             STI
;*** SEND CONFIURE COMMAND
                                                           ; PUSH BUFFER SIZE
; PUSH BUFFER SEGMENT REGISTER
; PUSH OFFSET OF BUFFER
; CALL CONFIGURE
             PUSH
                         WORD PTR CON_BUFFER
             PUSH
                         DS
OFFSET CON BUFFER
             PUSH
             CALL
                         CONF COMMAND
SP, 3*2
             ADD
; WAIT FOR END OF COMMAND
WAIT1:
             CMP
                         CMND FLAG, TRUE
                         WAITI
CMND_FLAG,FALSE
             MOV
                                                                                                        231784-20
:*** SEND DUMP COMMAND
                                                           ; PUSH BUFFER SIZE
             PUSH
                         WORD PTR DUM_BUFFER
                                                           ; PUSH BUFFER SEGMENT REGISTER
; PUSH OFFSET OF BUFFER
             PUSH
                        DS
OFFSET DUM BUFFER
DUMP_COMMAND
SP,3*2
                                                           ; CALL CONFIGURE
             CALL
             ADD
WAIT2:
             CMP
                        CMND_FLAG, TRUE WAIT2
                         CMND_FLAG, FALSE
             MOV
;*** SEND TRANSMIT COMMAND
                                                           ; PUSH BUFFER SIZE
             PUSH
PUSH
                         WORD PTR TRA_BUFFER
                                                           ; PUSH BUFFER SEGMENT REGISTER
; PUSH OFFSET OF BUFFER
; CALL COMMAND
                        DS
OFFSET TRA_BUFFER
XMIT_COMMAND
             PUSH
             ADD
                         SP,3*2
WAIT3:
             CMP
                         CMND_FLAG, TRUE
                        WAIT3
CMND FLAG, FALSE
             MOV
;*** SEND RECEIVE COMMAND
                                                           ; PUSH BUFFER SIZE
; PUSH BUFFER SEGMENT REGISTER
; PUSH OFFSET OF BUFFER
                         WORD PTR REC_BUFFER
             PUSH
             PUSH
                        OFFSET REC_BUFFER
RECV_COMMAND
SP,3*2
             PUSH
                                                           ; CALL COMMAND
             ADD
WAIT4:
                        CMND_FLAG,TRUE WAIT4
             CMP
                         CMND_FLAG, FALSE
             MOV
CODE
                     ENDS
           END
                     BEGIN
                                                                                                       231784-21
```

Figure A-6. Example of Executing Commands (Continued)



```
$DEBUG NOMOD51
$INCLUDE (REG44.PDF)
; THE 8044 SOFTWARE DRIVER FOR THE 80186/8044 INTERFACE.
                                         ; LOCATIONS 00 THRU 26H ARE USED
; BY INTERRUPT SERVICE ROUTINES.
; VECTOR ADDRESS FOR EXT INTO.
           ORG
                   OOH
           SJMP
ORG
                   ОЗН
           JMP
                   EINTO
                                         ; VECTOR ADDRESS FOR SERIAL INT
           ORG
                   23H
                   SIINT
           JMP
            ORG
                   TCON,#00000001B ; EXT INTO: EDGE TRIGGER
IE,#00010001B ; SI=EXO=1
Pl.1 ; CLEAR DRQ STATUS BIT
EA ; ENABLE INTERRUPTS
INIT:
           MOV
           MOV
           CLR
           SETB
                                           WAIT FOR AN INTERRUPT
DOT:
                                                                                             231784-22
```

Figure A-7. Initialization Routine

```
EINTO:
; DECODE COMMAND AND JUMP TO THE APPROPRIATE ROUTINE
             COMMAND
                                  OPERATION (BITSO-3)
              ABORT
REC-DISABLE
                                      00H
                                      01H
              TRA-DISABLE
              RECEIVE
                                      03H
              TRANSMIT
                                      04H
              DUMP
                                      05H
              CONFIGURE
              NOP
                                      07H
                                             ; IF INTO IS SET TO PRIORITY 1, ;THEN DMA OPERATION WAS IN PROGRESS.; EXECUTE ABORT REGARDLESS OF THE ;COMMAND ISSUED.
           JNB
                    PX0,J1
CABO
           JMP
                   A,#00H,J2
CABO
J1:
            CJNE
                                             ; EXECUTE ABORT
                                             ; THIS LINE WILL BE EXECUTED IF ABORT WAS ;ISSUED WHEN THE 8044 IS NOT EXECUTING
           JMP
                                             :ANY COMMANDS.
           CJNE A,#01H,J3
JMP CRDIS
CJNE A,#0B5H,J4
JMP CTDIS
J2:
                                             ; EXECUTE RECEIVE-DISCONNECT
J3:
           JMP
CJNE
                                             ; EXECUTE TRANSMIT-DISCONNECT
                   A,#03H,J5
CREC
J4:
            JMP
                                             ; EXECUTE RECEIVE
                  A,#04H,J6
CTRA
A,#05H,J7
CDUMP
            CJNE
35:
                                             ; EXECUTE TRANSMIT
            CJNE
J6:
            JMP
                                             ; EXECUTE DUMP
                  A,#06H,J8
CCON
A,#07H,J9
CNOP
            CJNE
J7:
           JMP
CJNE
JMP
                                             ; EXECUTE CONFIGURE
J8:
                                             : EXECUTE NOP
J9:
            RETI
                                               RETURN. OPERATION NOT RECOGNIZED.
                                                                                                     231784-23
```

Figure A-8. External Interrupt Service Routine



```
; ** NOP COMMAND
                                                             ; IGNORE PENDING EXT INTO (IF ANY).
; ANY INTERRUPT (COMMNAD) DURING
; EXECUTION OF AN OPERATION IS IGNORED
CNOP:
                CLR
                            IEO
                RETI
                                                             ; RETURN
; ** ABORT COMMAND
                                                             ; WAS DMA IN PROGRESS?
; YES. EXT INTO: PRIORITY O
; CLEAR DMA REQUEST
CABO:
                JNB
                            PX0,CABOJ1
                CLR
                            P1.1
                                                             ; UPDATE STATUS WITH ;ABORT-DONE EVENT ; (STATUS=DDH; E=0)
                SETR
                            P1.2
                SETB
                                                             ; IGNORE PENDING EXT INTO (IF ANY).
                CLR
                            IEO
                CLR
                            P1.0
                                                             ; SET INT BIT AND INTERRUPT 80186; WAIT TILL INTERRUPT IS ACKNOWLEDGED; EXECUTE THE NEXT "RETI" TWICE; POP OUT THE OLD HI BYTE PC; POP OUT THE OLD LOW BYTE PC; HI BYTE ADDRESS OF CABOUZ
                SETB
                            P1.0
                JB
                            P3.2.$
                POP
                            ACC
                            ACC
B,#HIGH($+10)
ACC,#LOW($+7)
ACC
                POP
                                                             ; LOW BYTE ADDRESS OF CABOJ2
; PUSH THE ADDRESS OF THE NEXT
;"RETI" INSTRUCTION INTO STACK
                MOV
                PUSH
CABOJ2:
                RETT
                                                             ; RETURN
                                                             ; DMA WAS NOT IN PROGRESS ; SET THE E BIT
CABOJ1:
               NOP
                            P1.5
                SETB
                SETB
                                                             : UPDATE STATUS WITH
                            P1.2
                SETB
                                                             ; ABORT-DONE EVENT
; (STATUS=FDH; E=1)
                SETB
                            P1.4
                CLR
                            TEO
                                                             : IGNORE PENDING EXT INTO (IF ANY).
                CLR
                            P1.0
                            P1.0
P3.2,$
                                                               SET INT BIT AND INTERRUPT 80186
WAIT TILL INTERRUPT IS ACKNOWLEDGED
                SETB
                JB
               RETT
                                                             RETURN
                                                                                                                                          231784-24
```

Figure A-9. Execution of NOP and ABORT Commands

```
; ** CONFIGURE COMMNAD
CCON:
                 MOV
                            DPTR, #100H
                                                                ; IGNORE PENDING EXT INTO (IF ANY); EXT INTO: PRIORITY 1; PXO IS SET TO ACCEPT ABORT; DURING DMA OPERATION.
                 SETB
                           PXO
                                                                ; ENABLE DMA REQUEST
; WAIT FOR DMA ACK.
                 SETB
                            P1.1
P3.3.$
                 JB
                                                                ; WALT FOR DMA ACK.
; READ FROM COMMAN/DATA REGISTER
; LOAD BYTE COUNT
; DECREMENT BYTE COUNT
; WALT FOR DMA ACK.
; READ FROM COMMAND/DATA REGISTER
; LOAD FIRST-BYTE
                 MOVX
                            A, @DPTR
                 MOV
                            RO,A
                 DEC
                           R0
P3.3,$
A,@DPTR
R1,A
P3.3,$
                 .TR
                 MOVX
                 MOV
                                                                ; LOAD FIRST-BYTE; WAIT FOR DMA ACK.; READ FROM COMMAND/DATA REGISTER; CHECK THE FIRST-BYTE; UPDATE THE STS REGISTER; INC. POINTER TO THE CONF. BLOCK; CHECK THE BYTE COUNT
                 JВ
                MOVX
                           A,@DPTR
R1,#01H,CCONJ1
                 CJNE
                MOV
                            STS,A
                 INC
                 DJNZ
                           RO,CCONF4
                            CCONTI
                JMP
                           P3.3,CCONF4
A,@DPTR
R1,#02H,CCONJ2
CCONF4:
                MOVX
CCONJ1:
                CJNE
                            SMD, A
                MOV
                           RO,CCONF5
CCONT1
                DINZ.
                JMP
                            P3.3.CCONF5
CCONF5:
                JR.
                MOVX
                            A, @DPTR
                CJNE
MOV
                           R1,#03H,CCONJ3
STAD,A
CCONJ2:
                           RO,CCONF6
                DJNZ
                            CCONTI
                            P3.3,CCONF6
CCONF6:
                JВ
                MOVX
                           A, @DPTR
                           R1, #04H, CCONJ4
CCONJ3:
                CJNE
                                                                                                                                             231784-25
```

Figure A-10. Execution of CONFIGURE Command

```
R1
R0,CCONF7
             TNC
             DJNZ
                     CCONT1
P3.3,CCONF7
A,@DPTR
             JMP
             JB
CCONF7:
             MOVX
                     R1, #05H, CCONJ5
TBL, A
CCONJ4:
             CJNE
             MOV
                      R1
             DJNZ
                      RO, CCONF8
                      CCONT1
             JMP
                      P3.3,CCONF8
A,@DPTR
R1,#06H,CCONJ6
CCONF8:
             JB
             MOVX
CJNE
CCONJ5:
             MOV
                      RBS, A
                      Rl
                      RO,CCONF9
CCONT1
             JMP
                     P3.3,CCONF9
A,@DPTR
R1,#07H,CCONJ7
RBL,A
CCONF9:
             JB
MOVX
CCONJ6:
             CJNE
MOV
             INC
                      Rl
                      RO, CCONFA
             DJNZ
             JMP
                      CCONTI
                     P3.3,CCONFA
A, @DPTR
R1,#08H,CCONJ8
IP,A
CCONFA:
             MOVX
             CJNE
MOV
CCONJ7:
                     R1
R0,CCONFB
             INC
             DJNZ
             JMP
                      CCONTI
                     P3.3,CCONFB
A,@DPTR
R1,#09H,CCONJ9
IE,A
CCONFB:
            JB
MOVX
CCONJ8:
            CJNE
MOV
             INC
                     R1
R0,CCONFC
             DJNZ
                     RO, CCONFC
CCONT1
P3.3, CCONFC
A, @DPTR
R1, #0AH, CCONJA
TMOD, A
                                                                                 231784-26
CCONFC:
             MOVX
CCONJ9:
             CJNE
             MOV
                      RO,CCONFD
CCONT1
             DJNZ
JMP
                     P3.3,CCONFD
A,@DPTR
R1,#0BH,CCONJB
TCON,A
CCONFD:
             JB
             MOVX
CCONJA:
             CJNE
             MOV
                      RO,CCONFE
CCONT1
             DJNZ
             JMP
                     P3.3,CCONFE
A,@DPTR
R1,#0CH,ERROR1
PSW,A
CCONFE:
             .TR
             MOVX
CCONJB:
             CJNE
             MOV
             INC
                      RO, ERROR1
             DJNZ
ERROR1:
                                               ; ILLEGAL BYTE COUNT
             SETB
                      P1.5
                                               ; SET THE E STATUS BIT
CCONT1:
             NOP
             CLR
                      Þ1.1
                                               ; CLEAR DMA REQUEST
             CLR
                      PX0
                                               ; EXT INTO: PRIORITY 0
             SETB
                                               ; UPDATE STATUS WITH
                                               ; CONFIGURE-DONE EVENT
; (STATUS=C5H IF E=0)
             CLR
                      P1.3
             CLR
                      IEO
                                               ; IGNORE PENDING EXT INTO (IF ANY)
                                                 INTERRUPT THE 80186
WAIT TILL INTERRUPT IS ACKNOWLEDGED
RETURN
             CLR
SETB
                     P1.0
P1.0
             JB
RETI
                    P3.2,$
                                                                                                               231784-27
```

Figure A-10. Execution of CONFIGURE Command (Continued)

```
; ** DUMP COMMAND
                                                                  ; LOAD THE FIRST DUMP REG INTO ACC
; WRITE TO THE COMMAND/DATA REGISTER
; IGNORE PENDING EXT INTO (IF ANY)
; INTRERUPT 0: PRIORITY 1
; ENABLE DMA REQUEST
                              A,STS
@DPTR,A
IEO
CDUMP:
                  MOV
                  MOVX
CLR
                              PX0
P1.1
P3.3,$
A,SMD
@DPTR,A
P3.3,$
A,STAD
                  SETB
SETB
                  JB
MOV
                                                                   ; WAIT FOR DMA ACK
                  MOVX
JB
                  MOV
                              QDPTR,A
P3.3,$
A,TBS
QDPTR,A
                  MOVX
                  JB
MOV
                  MOVX
                  JB
MOV
                             P3.3,$
A,TBL
@DPTR,A
P3.3,$
A,TCB
@DPTR,A
P3.3,$
A,RBS
@DPTR,A
P3.3,$
A,RBL
@DPTR,A
P3.3,$
A,RCB
                  XVOM
                  JВ
                 MOV
                 JB
MOV
                  MOVX
JB
                  MOV
                 MOVX
JB
                 MOV
                              P3.3,$
A,RFL
@DPTR,A
                 JB
MOV
                  MOVX
                              P3.3,$
A,PSW
@DPTR,A
P3.3,$
                  AT.
                  MOV
                 MOVX
JB
MOV
MOVX
                              A, IP
@DPTR, A
                                                                                                                                                           231784-28
                              eDPTR,A
P3.3,$
A,IE
eDPTR,A
P3.3,$
A,TMOD
                  JB
MOV
                  MOVX
JB
MOV
                 MOVX
JB
                              @DPTR,A
P3.3,$
                 MOV
                              A,TCON
@DPTR,A
P3.3,$
                  JB
CLR
                                                                  ; DISABLE DRQ
                               P1.1
                  CLR
                               PX0
                                                                  ; EXTERNAL INTO: PRIORITY 0
                              P1.2
P1.3
P1.4
                                                                  ; UPDATE STATUS WITH ;DUMP-DONE EVENT ; (STATUS=CDH)
                  SETB
                  SETB
                              IEO
                                                                  ; IGNORE PENDING EXT INTO
                 CLR
SETB
                             P1.0
P1.0
P3.2,$
                                                                  ; INTERRUPT THE 80186
; WAIT TILL INTERRUPT IS ACKNOWLEDGED
; RETURN
                 JB
RETI
                                                                                                                                                   231784-29
```

Figure A-11. Execution of DUMP Command



```
; ** RECEIVE COMMAND.
CREC: JNB RBE,CE
                                                                                         IS SIU ALREADY IN RECEIVE MODE?
YES. SET THE E BIT
NO. ENABLE RECEPTION
                                        RBE, CRECJ1
                        SETB
SETB
                                       P1.5
RBE
 CRECJ1:
                                                                                     CLEAR RECEIVE BUFFER PROTECT BIT
; IGNORE PENDING EXT INTO (IF ANY)
; RETURN. UPDATE STATUS IN THE
;SIU INTERRUPT ROUTINE.
                        CLR
                                        RBP
                                        IEO
 ; ** TRANSMIT COMMAND.
                                                                                         T LOAD TRANSMIT BUFFER START
ICHORE PENDING EXT INTO (IF ANY)
EXTRA INTO: PRIROITY I
EXHABLE DMA REQUEST
WAIT FOR DMA ACK.
READ FROM COMMANN/DATA REG.
LOAD THE BYTE COUNT
SUBTRACT 2 FROM THE BYTE
COUNT AND LOAD INTO XMIT
LOAD BUFFER LENGTH
WAIT FOR DMA ACK.
READ FROM COMMANN/DATA REG.
                        MOV
                                       R1,TBS
                        CLR
                         SETB
                                        DXO,
                                       P1.1
P3.3,$
A,@DPTR
RO,A
                        SETB
JB
                        MOVX
                        MOV
                        DEC
                                       TBL, A
P3.3, CTRAJ2
A, @DPTR
STAD, A
                         MOV
CTRAJ2:
                        JΒ
                         MOVX
                                                                                            READ FROM COMMAND/DATA REG.
LOAD DESTINATION ADDRESS
                        MOV
                                                                                           LOAD DESTINATION ADDRESS
DECREMENT THE BYTE COUNT
WAIT FOR DMA ACK.
READ FROM COMMAND/DATA REG.
LOAD THE TRANSMIT CONTROL BYTE
IS THERE ANY INFO. BYTE?
                                       RO
P3.3,CTRAJ3
A,@DPTR
TCB,A
RO,CTRAJ4
CTRAJ5
CTRAITS:
                        JB
                         MOVX
                        MOV
                        SJMP
                                                                                            NO.
CTRAJ4:
                        JB
                                       P3.3,CTRAJ4
                                                                                            YES. WAIT FOR DMA ACK
                                                                                           YES. WAIT FOR DMA ACK.
READ FROM COMMAND/DATA REG.
MOVE DATA TO THE TRANSMIT BUFFER
INC. POINTER TO BUFFER
LAST BYTE FETCHED INTO THE BUFFER?
NO. FETCH THE NEXT BYTE
YES. DISABLE DMA REQUEST
EXT INTO: PRIORITY 0
SET TRANSMIT BUFFER FULL
                        MOVX
                                       A, @DPTR
@R1, A
                        MOV
                                       RO,CTRAJ4
                        DJNZ
CTRAIS:
                        CLR
                                       P1.1
                        CLR
                                       PXO
                        SETR
                                       TBF
                                                                                           SET TRANSMIT BUFFER FULL
ENABLE TRANSMISSION
IGNORE PENDING EXT INTO (IF ANY)
RETURN. UPDATE STATUS IN THE
                        SETB
                                       RTS
                        CLR
RETI
                                                                                        SIU INTERRUPT ROUTINE
                                                                                                                                                                                                     231784-30
```

Figure A-12. Execution of RECEIVE and TRANSMIT Commands

```
; ** TRANSMIT-DISCONNECT COMMAND
CTDIS:
                      TBF, CTDIJ1
                                                   IS TRANSMIT BUFFER ALREADY EMPTY?
                     Pl.5
TBF
                                                   YES, SET THE E BIT
NO. CLEAR TRANSMIT BUFFER
             SETB
CTDIJ1:
             CLR
                                                 ; IGNORE PENDING EXT INTO (IF ANY)
; RETURN. UPATE STATUS IN THE
             CLR
                      IEO
             RETI
                                                 ;SIU INTERRUPT ROUTINE.
: ** RECEIVE-DISCONNECT COMMAND
                                                ; IS RECEIVE BUFFER ALREADY EMPTY?
; YES. SET THE E BIT
; NO. CLEAR RECEIVE BUFFER
                     RBE,CRDIJ1
P1.5
CRDIS:
             SETB
CRDIJ1:
             CLR
                      RBE
                                                ; UPDATE STATUS WITH ;RECEPTION-DISABLED EVENT ; (STATUS=D5 IF E=0)
             SETB
                      P1.2
             CLR
                      P1.3
             SETB
                     P1.4
             CLR
                      IEO
             CLR
                     P1.0
P1.0
                                                ; INTERRUPT THE 80186
; WAIT TILL INTERRUPT IS ACKNOWLEDGED
; RETURN
             SETB
             JB
             RETI
                                                                                                                231784-31
```

Figure A-13. Execution of RECEIVE-DISCONNECT and TRANSMIT-DISCONNECT Commands

```
;******* SERIAL CHANNEL (SIU) INTERRUPT ************
SIINT:
                CLR
                         SI
                         A,R2
A,#03H,SINTJ1
SIREC
                MOV
CJNE
                                                        ; LOAD THE OPERATION FIELD
                                                        ; RECEIVE COMMAND PENDING?
                                                           YES.
                JMP
               CJNE
JMP
                         A, #02H, SINTJ2
SITDIS
SINTJ1:
                                                           TRANSMIT-DISCONNECT PENDING?
                                                           YES.
SINTI2:
               JMP
                         SITRA
                                                        ; TRANSMIT COMMAND IS PENDING
;** TRANSMISSION IS DISABLED
                                                        ; REQUEST TO SEND ENABLED?
; YES. TRANSMISSION DISABLED?
; YES.
                         RTS, SINTJ3
SITDIS:
               JВ
                JNB
                         TBF, SINTJ3
                                                           UPDATE STATUS WITH
                         P1.3
P1.4
                                                        ;TRANSMISSION-DISABLED EVENT
; (STATUS=D9H)
                SETB
                CLR
                         IEO
                                                        ; IGNORE PENDING EXT INTO
               CLR
SETB
                         P1.0
P1.0
                                                        ; INTERRUPT THE 80186
; WAIT TILL INTERRUPT IS ACKNOWLEDGED
               JB
RETI
                         P3.2,$
;** A FRAME IS TRANSMITTED
SITRA:
               JВ
                         RTS.SINTJ3
                                                        ; A FRAME TRANSMITTED?
                                                        ; YES.
                                                        ; UPDATE STATUS WITH
;TRANSMIT-DONE EVENT
               SETB
                         P1.4
                                                        ; (STATUS=C9).
               CLR
CLR
                         IEO
Pl.O
                                                        ; INTERRUPT THE 80186 ; WAIT TILL INTERRUPT IS ACKNOWLEDGED
               SETB P1.0
               JВ
                         P3.2,$
               RETT
                                                                                                                                231784-32
: ** A FRAME IS RECEIVED
SIREC:
               JВ
                         RBE, SINTJ3
                                                        ; RECEIVE BUFFER FULL?
                                                          RECEIVE BUFFER FULL?
YES. BUFFER OVERRUN?
YES. SET THE E BIT
LOAD RO WITH RECEIVE BYTE COUNT
LOAD RI WITH RECEIVE BUFFER ADDRESS
IGNORE PENDING EXT INTO (IF ANY)
EXT INTO: PRIORITY 1
                         BOV, SINTJ4
P1.5
RO, RFL
               JNB
               SETB
SINTJ4:
               MOV
               MOV
                         R1,RBS
IEO
               CLR
               SETB
                         PXO
                                                           MOVE FIRST BYTE INTO ACC.
WRITE TO THE COMMAND/DATA REG
ENABLE DMA REQUEST
                         A, eri
               MOV
               MOVX
                         @DPTR,A
               SETB
                         P1.1
                                                           INC POINTER TO RECEIVE BUFFER WAIT FOR DMA ACK.
LAST BYTE MOVED?
               INC
                         R1
                         P3.3,$
               DJNZ
                         RO,CINTJ7
CINTJ8
               SJMP
CINTJ7:
               MOV
                                                           LOAD RECEIVED DATA INTO ACC.
               MOVX
                         @DPTR,A
                                                           WRITE TO THE COMMAND/DATA REG. INC POINTER TO RECEIVE BUFFER
               INC
                                                         INC POINTER TO RECEIVE BUFFER
WAIT TILL DMA ACK
LAST BYTE MOVED TO COMMAND/DATA REG?
NO. DEPOSIT THE NEXT BYTE
LOAD BYTE COUNT
WRITE TO THE COMMAND/DATA REG
WAIT FOR DMA ACK.
LOAD STATION ADDRESS
WRITE TO THE COMMAND/DATA REG
WAIT FOR DMA ACK.
LOAD RECEIVE CONTROL BYTE
WRITE TO THE COMMAND/DATA REG
WAIT FOR DMA ACK.
LOAD RECEIVE CONTROL BYTE
WRITE TO THE COMMAND/DATA REG
WAIT FOR DMA ACK.
               .TR
                         P3.3.5
               DJNZ
                         RO, CINTJ7
CINTJ8:
              MOV
                         A.RFL
               MOVX
JB
                         @DPTR,A
                         P3.3.5
               MOV
                         A,STAD
                         @DPTR,A
P3.3,$
               MOVX
               JВ
               MOV
                         A,RCB
@DPTR,A
               MOVX
               JB
CLR
                         P3.3,$
                                                           WAIT FOR DMA ACK.
                         P1.1
                                                           CLEAR DMA REQUEST
EXTERNAL INTERRUPT: PRIORITY 0
                         PXO
                                                                                                                                 231784-33
```

Figure A-14. Serial Channel Interrupt Routine



```
CLR P1.2 ; UPDATE STATUS WITH
CLR P1.3 ;RECEIVE-DONE EVENT
SETB P1.4 ; (STATUS=DH1 IF E=0)
CLR IE0 ; IGNORE PENDING EXT INTO
CLR P1.0 ; INTERRUPT THE 80186
JB P3.2,$ ; WAIT TILL INTERRUPT IS ACKNOWLEDGED
RETI
SINTJ3: NOP
RETI
END

231784-34
```

Figure A-14. Serial Channel Interrupt Routine (Continued)



## APPLICATION BRIEF

**AB-36** 

December 1987

## 80186/80188 DMA Latency

STEVE FARRER
APPLICATIONS ENGINEER



When using the DMA controller of the 80186 and 80188, there are several operating conditions which affect the service time (latency) between when the DMA request is generated and when the bus cycles associated to the DMA transfer are actually run. This application brief describes those conditions which affect DMA Latency.

#### **DMA REQUEST GENERATION**

The minimum DMA latency is 4 clocks and, depending on when the signal arrives (i.e. if the signal just missed the setup time), it might appear to be almost 5 clocks. This 4 to 5 clock delay is due to a two phase synchronizer and various transfer gate delays the DRQ signal must take before reaching the BIU. Conceptually the circuit looks like Figure 1.

If the Bus Interface Unit (BIU) is available when the DRQ signal reaches it, then a DMA cycle will proceed at T1 of the bus cycle as the next clock.

Also note that the DRQ signal is not latched, and must remain active until serviced. If the DRQ signal is brought low after being asserted high, then a '0' will propagate through and; if the request had not yet been serviced, then the BIU will see a '0' and the cycle will never take place.

#### **Conditions Affecting DMA Latency**

The circumstances that affect DMA latency in order of worst case are as follows:

- 1) HOLD
- 2) LOCK INTA
- 3) Odd byte accesses
- 4) Effective Address Calculations (EA)

HOLD can indefinitely delay a DMA cycle. There is no mechanism internally to remove HLDA when a DMA request is pending.

LOCKed instructions can also delay a DMA cycle by a significant amount, depending on the type of instruction locked. A typical locked XCHG instruction from memory to register could delay the DMA cycle by as much as 18 clocks if the memory access required two bus cycles (80188 or odd locations on the 80186). On the other hand, a locked repeat MOVS could delay a DMA cycle by up to 1.05 million clocks depending on the number of transfers and the number of bus cycles per transfers.

Interrupt acknowledges can also affect DMA latency because the bus is locked out during the first two bus cycles required to fetch the interrupt vector type. This causes the worst case latency during interrupt acknowledges to be:

- 4 Clocks (Minimum Setup)
- 10 Clocks (2 Bus Cycles + 2 Idle Clocks) Min
- 14 Clocks Total

Both HOLD and LOCK are extremely dependent on the type of system being designed and therefore are not really considered to be normal worst case latency. However, odd byte accesses and effective address calculations are conditions that frequently occur in almost all systems. Under these conditions of no HOLD, no LOCK, and no wait states, the worst case occurs when the DMA request loses to an instruction data cycle requiring an effective address calculation.

Effective addresses (EA) always require 4 clocks for calculation and can only take place during T3-T4-T1-T1, T4-T1-T1-T1, or T1-T1-T1. This creates an extra minimum insertion of 2 T-idle cycles. If the EA requires an immediate value in the prefetch queue, then a signal goes active which places the EA bus cycle at a higher priority than any other BIU requests. This is so the execution unit won't be waiting on the bus interface unit. If the EA hadn't required the value in the queue, then the EU could proceed with the next instruction shortly after it had sent the request to the BIU. Figure 2 shows the effects EA calculations have on DMA Latency.




Figure 1. DMA Request Synchronization



Address	Code		Instruction	)	
- FA058	. 90	NOP			
FA059	<b>90</b> ,	NOP			
FA05A	2E87060100	XCHG	AX, CS:WORD	PTR	0001




Figure 2. Logic State Analyzer Trace and Accompanying Program Code



## APPLICATION BRIEF

**AB-37** 

December 1987

# 80186/80188 EFI Drive and Oscillator Operation

STEVE FARRER
APPLICATIONS ENGINEER



There has been some confusion in the past regarding the correct input for EFI (External Frequency Input) use and what parameters should be used for crystal selection. This Application Brief discusses the tradeoffs with each input so that one can decide which input suits his design and also lists the parameters for crystal selection.

#### **EFI Operation**

The oscillator circuit on the 186/188 is as shown in Figure 1 (simplified). Either input may be used for an EFI signal. Using X1 requires very little drive from an external oscillator since it is essentially the gate of an NMOS transistor. Clock operation works fine using this input, but at higher frequencies the stray capacitance on X2 begins to change the duty cycle of the clock. This will eventually cause the part to fail.




Figure 1. Oscillator Circuit on the 186/188

Using X2 as an EFI gives a broader frequency range but places a more stringent requirement on the drive capability of the external oscillator. Since X1 is an input, it may be grounded to minimize the capacitance. This in turn allows for a higher frequency range since the duty cycle remains closer to 50%. But with X1 grounded, the output of the inverter (which is directly connected to X2) is always trying to output a high. This means the oscillator driving X2 must be capable of sinking up to 15 mA at cold temperatures when trying to drive it low. If the external oscillator is capable of supplying 15 mA, then this method is preferred. Otherwise, X1 should be used as an EFI.

Caution: using X2 for EFI does not allow for CMOS compatibility at a future date.

#### **Crystal Operation**

The oscillator circuit is a single stage amplifier connected as a Pierce oscillator. There are no passive components in the oscillator circuit, only a unique combination of depletion and enhancement mode FET's. Characterization of the oscillator circuit showed that operation was optimum with crystal parameters as follows:

ESR 30 ohms maximum (Equivalent Series Resistance)

Co (Shunt Capacitance) 7.0 pf max.

C1 (Load Capacity) 20 pf ±2 pf

Drive Level 1 mW max.

This characterization data was supplied by:

Standard Crystal Corporation 9940 East Baldwin Place El Monte, CA 91731 (213) 443-2121



## APPLICATION BRIEF

**AB-31** 

December 1987

# The 80C186/80C188 Integrated Refresh Control Unit

GARRY MION
ECO SENIOR APPLICATIONS ENGINEER



The 80C186 and 80C188 incorporate a special control unit that integrates address and clock counters which, along with the Bus Interface Unit (BIU), facilitates dynamic memory refreshing. Refreshing is an operation required by dynamic memory to ensure data retention.

Dynamic memory refreshing can be controlled using anything from an exotic memory controller to a simple timer along with a DMA controller. In fact, the 80C186 device accomplishes the task memory refreshing by using one of the internal timer/counters and a DMA channel. However, doing this meant that very desirable internal functions were no longer available to do more useful work.

Dynamic memory, unlike static or non-volatile memory, always require some form of a memory controller to enable read and write operations. Therefore, even the most basic dynamic memory interface has a minimum set of support logic. The advent of programmable logic and highly integrated dynamic memory has made the job of designing a memory controller somewhat straightforward. However, directly supporting memory refresh still can complicate many controller designs.

The designer of a memory controller must take into account CPU-versus-refresh arbitration and must provide a mechanism to generate periodic refresh requests. Most dynamic memory devices now contain internal

refresh address counters which eliminate the need for external refresh address generation. However, such devices tend to complicate a memory controller design. The 80C186 simplifies dynamic memory controller design by integrating a refresh mechanism into the operation of the CPU.

This application brief is not intended to be a discussion of dynamic memory controller design. Instead, it will concentrate on the operation of the Refresh Control Unit with the 80C186, and how it can help simplify a memory controller.

The discussions on the following pages apply to BOTH the 80C186 and 80C188 except where noted.

## UNDERSTANDING DYNAMIC MEMORY

Before explaining how memory refreshing is accomplished, some understanding of a Dynamic Random Access Memory (DRAM) device is needed. Figure 1 shows a simplified block diagram of a DRAM device, while a block diagram of a typical dynamic memory controller is shown in Figure 2.




Figure 1. Random Access Memory Device






Figure 2. Minimum Configuration Memory Controller

The typical DRAM memory array is built as a matrix. Thus, any bit or cell in the memory array is accessed by specifying a unique row and column address. As shown in Figure 1, the row and column addresses are multiplexed through one set of address inputs. Multiplexing the address inputs helps reduce the number of pins required to support large memory arrays. For instance, adding only one address bit will result in a memory array 4 times as large.

Two control lines, RAS and CAS, are used to strobe an address into the memory chip. Figure 3 illustrates a

timing diagram for a typical memory read access and the relationship between the  $\overline{RAS}$  and  $\overline{CAS}$  signals. The signal  $\overline{MUX}$  controls which half of the address is presented to the memory devices. After generating the row address strobe ( $\overline{RAS}$ ), the decoder selects a row of memory cells whose data value will be detected by a Sense Amplifier. The Sense Amplifier then presents the data to the column decoder. Note that all cells associated to a row get accessed. The fact that all cells within a row are accessed will be used later to explain why only the  $\overline{RAS}$  portion of the memory address is required to refresh a device.




Figure 3. DRAM Signal Timings



When the column address is strobed, it is here that only one of the memory cells is selected. The memory cell will either be written to or read from depending on the the control signals  $\overline{WE}$  and  $\overline{OE}$  respectively. Since data from one entire row is presented to the column decoder, it is possible (on some devices) to simply cycle through column addresses to access additional data. The basic idea, however, is that two sets of addresses are required to access a memory cell within a memory array. Furthermore, specifying a single row address internally accesses all memory cells within that row.

The minimum memory controller interface consists of a sequencer and an address multiplexer. The sequencer is responsible for generating the correct control signals: RAS; CAS; MUX; WE; OE. The address multiplexer logic is responsible for translating the processor address bus to the memory address bus. These two pieces of logic can exist in any form, from simple TTL gates to single chip solutions. However, what is missing from the simplified memory controller is a mechanism to perform memory refresh.

## UNDERSTANDING MEMORY REFRESH

As indicated earlier, dynamic memory needs to be refreshed in order to maintain its data. Refreshing is accomplished whenever a memory cell is accessed. It is not necessary to read a memory location and then write the value back in order to refresh a memory cell. Simply cycling through a complete set of row addresses is all that is required. Remember, since a row accesses all memory cells associated to it, accessing all rows will access all the cells within the device.

Referring back to Figure 2, the 9 address bits presented to the memory devices are multiplexed from the 18 bits of address generated by the 80C186. In the design, address bits A1-A9 are presented during RAS, while address bits A10-A18 are presented during CAS. Note that address bit A0 is not used because the memory array is organized as word wide; A0 along with BHE are used to select one or both of the bytes within a word.

Cycling through row addresses is the only requirement needed to refresh a DRAM device. Using the example in Figure 2, 9 bits of address are needed. Nine bits represent 512 unique addresses, and the only requirement is that each unique address be regenerated every

8 ms (maximum refresh rate for most devices with 512 rows). An 8 ms refresh interval divided by 512 addresses results in an average refresh cycle rate of 15.625 microseconds. Therefore, every 15.625 microseconds a mechanism must exist that will access the DRAM device, each time presenting a new row address. Any rate faster than 15.625 microseconds is acceptable, but significantly faster times have the potential of decreasing memory performance.

### WAYS TO REFRESH A MEMORY DEVICE

For most dynamic memory devices, there are several ways in which a refresh cycle can be run. The first and simplest way is to generate memory read cycles every 15.6 microseconds. Each new memory read cycle would generate a unique address. When refreshing is accomplished using memory read cycles, the memory controller is simplified. Only the basic control signals need to be generated, which are the minimum needed to access the memory anyway. Simplicity is, however, accompanied by one drawback; bus overhead. Using memory reads to perform DRAM refreshing means that one bus cycle every 15.6 microseconds is wasted. When operating at very slow speeds, a wasted bus cycle might appear to be significant. But if a bus cycle takes only, say, 320 nanoseconds to complete, running a refresh cycle every 15.6 microseconds represents a two percent hit in bus performance.

A second method relies on the fact that most dynamic memory devices now have built in refresh address mechanisms. DRAM refreshing can be accomplished by generating CAS before RAS signaling (see Figure 4a). This method requires that an external signal generate a periodic request to the DRAM controller to initiate the refresh cycle. A method similar to CAS before RAS refreshing is hidden refresh. Figure 4c illustrates the timing involved to perform hidden refresh. No request logic is needed, since the memory access itself is what initiates the refresh cycle. However, constant memory accessing is required in order to maintain refreshing. Once accessing stops, refreshing stops. Both of the methods described have the advantage of not consuming bus bandwidth, but require the memory controller to handle the somewhat different (from normal memory accessing) signaling requirements.






Figure 4. Alternate Refreshing Methods

A final method is to implement a discrete design that supports refresh control and refresh address generation. The circuit details are shown in Figure 4b. A discrete design allows the most design flexibility and can be tailored to meet any system-to-memory interfacing requirements.

There are other methods available, most of which involve single-chip dedicated memory controllers. However, any memory controller design that performs the function of refreshing either directly or through external support circuitry has one major concern; arbitration between the refresh cycle and a normal memory access. The best way to make the operation of the DRAM memory controller a true slave to the operation of the

CPU is to include refreshing as part of the functionality of the CPU. By offloading the task of memory refreshing onto the CPU, the memory controller can be simplified and dedicated to the duty of DRAM interfacing.

The idea that the 80C186 refresh cycle is simply a memory read means that the dynamic memory control logic does not need to differentiate between refresh cycles and normal memory read cycles. This simplifies the design of the memory controller. There are no special signaling requirements needed, and RAS only refreshing (for low-power designs) can be easily accommodated. Further, since the request is generated internally and synchronous with the operation of the BIU, no special external logic needs to detect when a refresh cycle conflicts with a CPU access.




Figure 5. Refresh Control Unit Block Diagram

### 80C186 REFRESH CONTROL FEATURES

The Refresh Control Unit (RCU) of the 80C186 consists of a 9-bit address counter, a 9-bit down counter, and support logic. The block diagram can be seen in Figure 5.

The 9-bit address counter is controlled by the BIU and used whenever a refresh bus cycle is executed. Thus, any dynamic memory device whose refresh address requirement does not exceed nine bits can be directly supported by the 80C186. A special register has been defined to allow the base (starting) address of the refresh memory region to be specified. This base address can be located on any 4 kilobyte boundary. Furthermore, if this refresh base address overlaps any of the defined chip select regions, the chip select defined for that region will go active.

The 9-bit down counter initiates a refresh request. When the counter decrements to 1 (it decrements every clock cycle), a refresh request is presented to the BIU. When the bus is free, the BIU will run the refresh (memory) bus cycle. Note that since a refresh bus cycle is executed by the BIU, the faster refresh cycles are requested the greater the impact on bus performance. Referring back to the discussion of request rates, the maximum refresh period is typically 15.6 microseconds. With the 80C186 operating at 12.5 MHz, this represents a refresh bus impact of only 2%. However, at 5 microseconds the bus impact is 15%. Therefore, the refresh request rate should be tailored to meet the needs of the dynamic memory and the system. The 80C186 provides flexibility by allowing the request rate to be programmable in 80 ns steps (at 12.5 MHz).

To facilitate low power designs, the refresh bus cycle provides a mechanism whereby the dynamic memory devices can be turned off during refresh accesses. Low power control is accomplished by driving both address bit A0 and the control signal  $\overline{BHE}$  to a high level. Essentially an invalid bus access condition exists, since A0 and  $\overline{BHE}$  are used to indicate which half of the data bus is being accessed. When both are high during the access, the indication is that neither half of the bus is being used for the data transfer. This is acceptable for refresh bus cycles since no data is actually being transferred. If the memory controller takes advantage of this condition, the output enables of the dynamic memory devices (as well as the  $\overline{CAS}$  strobe) can be disabled during refresh bus cycles, providing overall lower power consumption.

### PROGRAMMING CHARACTERISTICS OF THE REFRESH CONTROL UNIT

A block of control registers are defined in the Peripheral Control Block (PCB) that define the operating characteristics of the refresh control unit (refer to Figure 5). These registers are only accessible when the 80C186 is operating in enhanced mode. When in compatibility mode, the 80C186 will ignore any reads or writes to the RCU registers.

The three registers associated with the refresh unit (MDRAM, CDRAM, EDRAM) provide the following features:

- 1) Enable/disable refresh unit
- 2) Establish a refresh request rate
- 3) Establish a refresh memory region
- 4) Examine the refresh down counter

It is not necessary to program any of these registers in a specific sequence, although the refresh request rate and refresh base address registers should be programmed before the refresh unit is enabled.



## Programming the Memory Partition Register

The MDRAM register (Figure 6) is used to define address bits A13 through A19 of the 20 bit refresh address. This essentially establishes a memory region which will be accessed during refresh bus cycles. Typically, the refresh memory region will overlap a chip select that is used to access the dynamic memory. Overlapping the refresh memory region with a chip select memory region, means no additional external hardware is needed to support refresh bus cycles since it essentially operates the same as memory read cycles. When the 80C186 is reset, the MDRAM register is initialized to zero.

Figure 7 illustrates how the refresh address is generated. Address bits A10-A12 are not programmable and are always driven to a zero during a refresh bus cycle. Address bits A1 through A9 are derived by a 9-bit linear-feedback shift counter. The address counter is not ascending or contiguous, meaning that the counter does not start at 0 and increment to 511 before resetting back to 0. For refreshing purposes, it is not important that the address be contiguous and count up or down. Rather, the only requirement is that all combinations of the 512 addresses be cycled through before being repeated. Equation 1 provides the state definition of the 9-bit refresh address counter and can be used to determine the exact counting sequence. Figure 8 illustrates the gate logic used to create such a counter.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MDRAM:	М6	М5	M4	МЗ	M2	М1	МО	0	0	0	0	0	0	0	0	0
: Reserve 5: M0-M6, bits are	are	used	to de	efine												

Figure 6. MDRAM Register Format

```
Address Bit
                        18
                            17
                                      15
                                               13
                                                    12
  Physical Refresh
                   М6
                       M5 M4
                                M3 M2
                                         М1
                                              MO
                                                    0
                                                         0
                                                             0
                                                                CA8 CA7 CA6 CA5 CA4 CA3 CA2 CA1 CA0
          Address
Bit 0: Always driven to a 1 (Logic High). This is true for both the 80C186/80C188.
Bits 1-9: CA0-CA8, are generated by the 9-bit Linear-Feedback shift counter.
Bits 10-12: Always driven to a 0 (Logic Low).
Bits 13-19: M0-M6, are defined by the MDRAM Register.
```

Figure 7. Physical Refresh Address Generation

```
\begin{array}{l} C_{A0} \leftarrow C_{A1} \\ C_{A1} \leftarrow C_{A2} \\ C_{A2} \leftarrow C_{A3} \\ C_{A3} \leftarrow C_{A4} \\ C_{A4} \leftarrow C_{A5} \\ C_{A5} \leftarrow C_{A6} \\ C_{A6} \leftarrow If (C_{A1} - C_{A6} = 111111B), \\ & \text{then } C_{A6} = \text{Inverted } C_{A0} \\ & \text{else } C_{A6} = ((C_{A0} . \text{XOR. } C_{A1}) . \text{XNOR. } (C_{A2} . \text{XOR. } C_{A3})) \\ C_{A7}, C_{A8} \leftarrow If (C_{A0} - C_{A6} = 0111111B) \\ & \text{then } C_{A7}, C_{A8} = C_{A7}, C_{A8} + 1 \\ & \text{else } C_{A7}, C_{A8} = C_{A7}, C_{A8} \end{array}
```

**Equation 1. Refresh Counter Operation** 






Figure 8. Logic Representation of Refresh Address Counter




Figure 9. CDRAM Register Format

There are no limitations placed on the programming of the MDRAM register, but be aware that any chip select memory region that overlaps the address established by the MDRAM register will be activated during refresh bus cycles. Therefore, the register should be programmed to correspond to the chip select address that is activated for the dynamic memory partition.

## Programming the Refresh Clock Register

The CDRAM register (Figure 9) is used to define the rate at which refresh requests will be internally generated. The CDRAM register is used to maintain the start-

ing value of a down counter, which decrements each falling edge of CLKOUT. When the counter decrements to 1, a refresh request is generated and the counter is again loaded with the value contained in the CDRAM register. Initially, however, the contents of the CDRAM register is loaded into the down counter when the enable bit in the EDRAM register set. Thus, if the CDRAM register is changed, the new value will take effect when either the down counter reaches 1 and reloads itself, or whenever the E bit is written to a 1 (this is true whether the bit was previously set or not). When the 80C186 is reset, the CDRAM register is initialized to zero. A value of zero in the CDRAM register is used to indicate the maximum count rate of 512 clocks.



$$\left| \frac{\mathsf{R}_{\mathsf{PERIOD}} \left( \mu \mathsf{s} \right) * \mathsf{FREQ} \left( \mathsf{MHz} \right)}{\# \mathsf{Refresh} \, \mathsf{Rows} + \left( \# \mathsf{Refresh} \, \mathsf{Rows} * \% \, \mathsf{Overhead} \right)} \right| = \mathsf{CDRAM} \, \mathsf{Register} \, \mathsf{Valve}$$
 
$$\mathsf{R}_{\mathsf{Period}} = \mathsf{Maximum} \, \mathsf{Refresh} \, \mathsf{period} \, \mathsf{specified} \, \mathsf{by} \, \mathsf{the} \, \mathsf{DRAM} \, \mathsf{manufacturer} \, \mathsf{(time in microseconds)}.$$

FREQ = Operating Frequency at 80C186 in megahertz. #Refresh Rows = Total number of rows to be refreshed.

% Overhead = Derating factor that estimates the number of missed refresh requests (typically 1-5%).

Figure 10. Equation to Calculate Refresh Interval

	Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		Е	0	0	0	0	0	0	T ₈	Т7	Т ₆	T ₅	T ₄	Тз	T ₂	T ₁	T ₀	
Bits 0-8:	•	nter. /		•											•	•		nt the current value of T or when the E bit is
Bits 9-14: Bit 15:		les th	е ор	eratio	on of	the r	efresi	h co	ntrol	unit. :	Settir	ng the	e E bi	t will	auto	matic		ad back as zero. oad the Request Down

Figure 11, EDRAM Register Format

The equation shown in Figure 10 can be used to determine the value of the CDRAM register needed to establish a desired refresh request rate. Note that the equation is based on the internal operating frequency of the 80C186. Therefore, the request rate is effected by any change in operating frequency. Modification of the operating frequency can occur in two ways: modifying the input clock or entering power-save mode. There is no upper limitation as to the frequency of refresh requests (other than programming), but there is a lower limit. This lower limit is based on the fact that the request rate can be no faster than the time it takes to service the request. Subsequently, the minimum programming value of the CDRAM register should be 18 (12H). It is very doubtful that this will ever become a problem when operating at normal frequencies, since the refresh rate of most dynamic memories is well above this minimum programming value.

However, when making use of the power-save feature of the 80C186, it is possible to lower the operating frequency such that it will prevent adequate refreshing rates. When operating at 12.5 MHz, dividing the clock by 16 results in a cycle time of 1.28 microseconds. Since the minimum value of the CDRAM is 18, the minimum refresh rate is 23.04 microseconds. 23 microseconds is not fast enough to service most dynamic memories. Therefore, caution must be exercised when using the power-save feature of the 80C186. When there is a need to keep dynamic memory alive, the clock should not be divided much below 2 MHz to avoid monopolizing the bus with refresh activity. If there is no desire to keep memory alive during power-save operation, then the refresh unit can simply be disabled during this time.

## Programming the Refresh Enable Register

The EDRAM register (Figure 11) is used to enable and disable the refresh control unit. Furthermore, reading the register returns the current value of the down counter.

Setting the E bit enables the RCU and loads the value of the CDRAM register into the down counter. Whenever the E bit is cleared, the refresh control unit is disabled and the down counter is cleared. Disabling the refresh control unit does not change the contents of the refresh address counter (i.e. it is not cleared or initialized to any specific value). Thus, when the refresh unit is again enabled, the address generated will continue from where it left off. Resetting the 80C186 automatically clears the E bit. There are no refresh bus cycles during a reset.

The current value of the down counter, as well as the present state of the E bit can be examined whenever the EDRAM register is read. Any unused bits will be returned as zero. Whenever the E bit is cleared, the T0 through T8 bits will be read as zero.

## REFRESH CONTROL UNIT OPERATION

Figure 12 illustrates the two major operational functions of the refresh control unit that are responsible for initiating and controlling DRAM refresh bus cycles.




Figure 12. Flowchart of RCU Operation

The down counter is loaded (with the contents of the CDRAM register) on the falling edge of CLKOUT, either when the EFRSH bit is set or whenever the counter decrements to 1. Once loaded, the down counter will decrement every falling edge of CLKOUT. It will continue to decrement as long as the EFRSH bit remains set.

When the down counter finally decrements to 1, two things will happen. First, a request is generated to the BIU to run a refresh bus cycle. The request remains active until the bus cycle is run. Second, the down counter is reloaded with the value contained in the CDRAM register. At this time, the down counter will again begin counting down every clock cycle, it does not wait until the request has been serviced. This is done to ensure that each refresh request occurs at the correct interval. Otherwise, if the down counter only started after the previous request were service, the time between refresh requests would also be a function of bus activity, which for the most part is unpredictable. When the BIU services the refresh request, it will clear the request and increment the refresh address.

#### 80C188 Address Considerations

The physical address that is generated during a refresh bus cycle is shown in Figure 7, and it applies to both the 80C186 and 80C188. For the 80C188, this means that the lower address bit A0 will not toggle during refresh operation. Since the 80C188 has an 8-bit external bus, A0 is used as part of memory address decod-

ing. Whereas the 80C186, with its 16-bit external bus, uses A0 (along with  $\overline{BHE}$ ) to select memory banks. Therefore, when designing 80C188 memory subsystems it is important not to include A0 as part of the ROW address that is used as a refresh address. Appendix A illustrates Memory Address Multiplexing Techniques that can be applied to the 80C186 and the 80C188.

#### MISSING REFRESH REQUESTS

Under most operating conditions, the frequency of refresh requests is a small percentage of the bus bandwidth. Still, there are several conditions that may prevent a refresh request from being serviced before another request is generated. These conditions include:

- 1) LOCKED Bus Cycles
- 2) Long Bus accesses (wait states)
- 3) Bus HOLD

#### **LOCKED Bus Cycles**

Whenever the bus is LOCKED, the CPU maintains control of the BIU and will not relinquish it until the locked operation is complete. Therefore, internal operations like refresh and DMA are not allowed to execute until the LOCKED instruction has completed. Where this presents the greatest problem is when an instruction such as a move string is executed, and is locked. The move string instruction can take from several clocks to hundreds of thousands of clocks to complete. Obviously anything that takes longer than 512 clocks to complete will always cause a refresh overflow.



Care should be taken not to generate long executing instructions that require bus accesses and are locked. The refresh request interval can be shortened to compensate for missing requests.

#### **Long Bus Accesses**

The 80C186 does not provide any mechanism to abort or terminate a bus access in the event ready is not returned within a specified amount of time (the 80C186 will infinitely wait for ready). Therefore, if a bus access is in progress when a refresh request is generated, the bus access must complete before the request will be serviced.

#### **Bus HOLD**

Special consideration is given when a refresh request is generated and the 80C186 is currently being held off the bus due to a HOLD request.

When another bus master has control of the bus, the HLDA signal is kept active as long as the HOLD input remains active. If a refresh request is generated while HOLD is active, the 80C186 will remove (drive inactive) the HLDA signal to indicate to the other bus master that the 80C186 wishes to regain control of the bus (see Figure 13). If, and only if, the HOLD input is removed will the BIU begin to run the refresh bus cycle.

Therefore, it is the responsibility of the system designer to ensure that the 80C186 can regain the bus if a refresh request is signaled. The sequence of HLDA going inactive while HOLD is active can be used to signal a pending refresh request. HOLD need only go inactive for

one clock period to allow the refresh bus cycle to be run. If HOLD is again asserted, the 80C186 will give up the bus after the refresh bus cycle has been run (provided there is not another refresh request generated during that time).

### EFFECTS OF MISSING REFRESH REQUESTS


If a refresh request has not been serviced before another request is generated, the new request is not recorded and is lost. For instance, if the interval between refresh request is 15 microseconds and one request is lost, then the time between two requests will be 30 microseconds when the next request is finally serviced. In this example, missing one request will add 15  $\mu$ s to the total refresh time. If it is anticipated that refresh requests may be missed (due to programming or system operation), then the refresh request interval should be shortened to allow for missed requests.

Since the BIU is responsible for maintaining the refresh address counter, missing a refresh requests does not imply that refresh addresses are skipped. In fact, an address can never be skipped unless a reset occurs.

#### CONCLUSION

The Internal Refresh Control Unit of the 80C186 and 80C188 helps solve three issues concerning DRAM refreshing: a way to generate periodic refresh requests; a way to generate refresh addresses; a way to simplify DRAM memory controllers. Once a memory controller has been designed to handle the simple tasks of reading and writing the task of refreshing has already been built in.





#### NOTES:

- 1. System generates HOLD request.
- 2. HLDA is returned and 80C186 floats bus/control.
- 3. Refresh request is generated internal to 80C186.
- 4. 80C186 lowers (removes) HLDA to signal that it wants the bus back.
- 5. 80C186 waits until HOLD is lowered (removed) for at least 1 clock cycle (minimum HOLD setup and hold time) to execute the refresh bus cycle. If HOLD is never lowered, the 80C186 will not take over the bus.
- 6. 80C186 runs the refresh bus cycle.
- 7. HOLD can be again asserted after the 1 clock duration.
- 8. The refresh request is cleared after the bus cycle has been executed.
- 9. If HOLD was again asserted, the 80C186 will immediately relinquish the bus back. If no HOLD occurred, normal CPU operation will resume.

Figure 13. HOLD/HLDA Timing and Refresh Request



# APPENDIX A TYPICAL DRAM ADDRESS GENERATION CONSIDERATIONS FOR 80C186/80C188

#### 80C186 DESIGNS

		Row Address (A0-AX)	Column Address (A0-AX)
64K x 1	(128K Bytes)	A1-A8	A9-A16
16K x 4	(32K Bytes)	A1-A8	A9-A14
256K x 1	(512K Bytes)	A1-A9	A10-A18
64K x 4	(128K Bytes)	A1-A8	A9-A16
1M x 1	(2M Bytes)	A1-A10	A11-A19 (+ Bank)
256K x 4	(512K Bytes)	A1-A9	A10-A18

#### 80C188 DESIGNS

#### NOTE:

Address bit A0 can be used in either RAS or CAS addresses, so long as it is not included in any refresh address bits.

		Row Address (A0-AX)	Column Address (A0-AX)
64K x 1	(64K Bytes)	A1-A7, A0	A8-A15
16K x 4	(16K Bytes)	A1-A7, A0	A8-A13
256K x 1	(256K Bytes)	A1-A8, A0	A9-A17
64K x 4	(64K Bytes)	A1-A8	A0, A9-A15
1M x 1	(1M Byte)	A1-A9, A0	A10-A19
256K x 4	(256K Bytes)	A1-A9	A0, A10-A17

RAM Type	RAS Add	CAS Add	Refresh Add
64K x 1	A0-A7	A0-A7	A0-A6
16K x 4	A0-A7	A0-A5	A0-A6
256K x 1	8A-0A	A0-A8	A0-A7
64K x 4	A0-A7	A0-A7	A0-A7
1M x 1	A0-A9	A0-A9	A0-A8
256K x 4	A0-A8	A0-A8	A0-A8



## APPLICATION BRIEF

**AB-35** 

December 1987

# DRAM Refresh/Control with the 80186/80188

STEVE FARRER
APPLICATIONS ENGINEER



In many low-cost 80186/80188 designs, dynamic memory offers an excellent cost/performance advantage. However, DRAM interfacing is often complicated by the need to perform memory refreshing. This application brief describes how to use the Timer and DMA functionality of the 80186/80188 to perform memory refresh.

#### THEORY OF OPERATION

Dynamic RAM refreshing is accomplished by strobing a ROW address to every ROW of the DRAM within a given period of time. One way to do this is to perform periodic sequential reads to the DRAM using a DMA controller and a Timer. This can be achieved with the 80186/188 by Programming Timer 2 and one of the DMA channels such that the timer generated one DMA cycle approximately every 15 micro-seconds. Please note that this is a single row refresh method and not a burst refresh. Single row refreshing reduces the bus overhead considerably when compared to burst refreshing.

The control logic of the DRAM is such that a RAS (row address strobe) occurs on every memory read, regardless of the address. This is necessary because the DMA channel is cycling through the entire 1 MByte address space and the address of the refresh cycle does not always fall within the range of the DRAM bank.

Although the address may be outside the DRAM range, the lower address bits continue to change and roll over to provide the row address.

#### **READY LOGIC WITH MEMORY**

Since the DMA controller is cycling through the entire 1 MByte address space, care must be taken to ensure that a READY signal is available for all addresses. One way to do this is to use only the internal wait state generator for memory areas and to strap the SRDY and ARDY pins HIGH. Whenever a refresh cycle occurs outside of a predefined internal wait state area, the external ready pins, which are active HIGH, will complete the bus cycle.

If it is necessary to use the external ready signals for certain memory regions, then it will be necessary to add logic which will generate a ready signal whenever the address of a refresh cycle falls where there is no memory. This can easily be accomplished by either decoding a couple of high order address lines, or by AND-ing

all the chip selects so that READY goes active whenever all the memory chip selects are inactive (i.e. the cycle is not in a valid memory region).

#### **BUS OVERHEAD**

The absolute maximum overhead can be calculated at a given speed by taking the number of refresh cycles divided by the total number of bus cycles for a given period of time. At 8 MHz these values can be calculated as follows:

$$\frac{2 \text{ bus cycles}}{15.2 \text{ } \mu\text{s}/500 \text{ ns}} \times 100 = 6.6\% \text{ maximum overhead}$$

In reality, the bus overhead associated with the DMA cycles is much lower due to the instruction prefetch queue. When a DMA cycle is requested by the timer for a refresh cycle, the Bus Interface Unit honors the request on the next bus cycle boundary (with the exception of LOCKed bus cycles and odd aligned accesses). Typically this time is idle time on the bus and the impact on the overall performance is extremely small. The following table shows more realistic data which was acquired by running 6 different benchmarks with and without the DMA channel enabled to provide refresh every  $15.2\mu s$ .

**BENCHMARK RESULTS @ 8 MHz** 

,	Minimum	Maximum	Average
80186	1.3%	5.9%	2.5%
80188	2.4%	6.5%	3.4%

The programs which showed the highest bus overhead tended to be very bus intensive. Also note that at faster frequencies the bus overhead becomes even less.

#### **DMA OPERATION**


The DMA controller is programmed to be source synchronized with the TC (transfer count) bit cleared. This ensures that the DMA controller never reaches a final count. The source pointer continues to increment through memory on every cycle. When FFFFFH is reached, the address rolls over to 00000H

The programming values for the DNA registers are shown in Figure 1. The source pointer may be initialized to any location since the starting location of the refresh is arbitrary.



The value of the Transfer Count register is also arbitrary since the TC bit is not set. The DMA channel will continue to run cycles upon request from Timer 2 even after the Transfer Count register has reached zero. Once zero is reached, the Transfer Count register will roll over to FFFFH and continue to count down.

The destination pointer may be set to any available memory or I/O location. This pointer must be set so that it neither increments nor decrements. Otherwise, the address of the deposit cycle would cycle through memory or I/O doing writes which could possibly be destructive. Thus the INC and DEC bits of the control register should be cleared.



- Locations of registers are relative to the base address of the peripheral control block. The offsets shown are fo Channel 0.
- 2. The byte/word bit is a don't care in a 80188 system. In a 80186 system this bit should be set to a 1 to represent word transfers.
- 3. The transfer count register is located at offset C8H. It is not necessary to program this register.

Figure 1. DMA Registers



#### TIMER OPERATION

Timer 2 must be programmed to generate a DMA request every time a row must be refreshed. Since we are not using a burst refresh, the refresh time is divided up evenly among the number of rows. For a 2 ms refresh DRAM with 128 rows, the time between rows equals 15.62 microseconds.

When setting the count value of the timer, keep in mind the timer clock is operating at one-fourth the CPU clock frequency. Thus, the equation for setting the timer count is:

(CPU CLOUT FREQ)×(Time Between ROWS)

= COUNT_VALUE (decimal)

For an 8 MHz clock, programming the Maximum Count Register to 1EH provides a 15.2  $\mu$ s refresh. This programming is indicated in Figure 2.




Figure 2. Timer 2 Registers Programmed for a 15.2  $\mu$ s Refresh at 8 MHz



#### EXAMPLE 1: DRAM CONTROL WITH A DELAY LINE

This is the most straight forward way of implementing the  $\overline{RAS}$  and  $\overline{CAS}$  logic. A  $\overline{RAS}$  signal is generated by either  $\overline{RD}$  or  $\overline{WR}$  going active while the address is within the corresponding range. Normally the logic for  $\overline{RAS}$  would also go active for a refresh cycle status, but since this information is not available on the 80186/80188, a  $\overline{RAS}$  must be generated for every  $\overline{RD}$  and  $\overline{WR}$ , regardless address.

The  $\overline{MUX}$  signal is used to change from the  $\overline{RAS}$  address to the  $\overline{CAS}$  address after latching with  $\overline{RAS}$ . This is accomplished by using a delay line which generates a  $\overline{MUX}$  signal by a fixed number of nano-seconds after  $\overline{RAS}$  is generated. The important timing here is the necessary hold time for the row address into the DRAM.

The MUX signal is initially HIGH which sends the A side (see Figure 3) Row address through the multiplex-

er to the DRAM. This address consists of A0 through A7. The B address (A8 through A16) is selected when  $\overline{MUX}$  goes LOW. The system shown in Figure 3 represents that of an 80188 system.

For an 80186 system, the A address would start at A1. The least significant address line A0 along with  $\overline{BHE}$  would be used to decode  $\overline{WE}$  into  $\overline{WEH}$  and  $\overline{WEL}$  which will be shown in the second example. Also, the 186 DMA must be set to do word transfers so that the address is incremented by 2 after each refresh cycle. This is necessary to ensure Al increments by 1 every refresh cycle.

 $\overline{\text{CAS}}$  is generated in the same manner by delaying the  $\overline{\text{MUX}}$  signal a fixed number of nano-seconds. Typically  $\overline{\text{CAS}}$  goes inactive at the same time as  $\overline{\text{RAS}}$  to ensure a valid  $\overline{\text{CAS}}$  precharge time before the next DRAM access. The 80186/188 chip selects are used to ensure that CAS only goes active when the address falls within the DRAM bank range, and to ensure that  $\overline{\text{CAS}}$  does not go active during I/O cycles.




Figure 3. Using A Delay Line for DRAM Control



#### EXAMPLE 2: DRAM CONTROL WITH A PAL*

This design uses a PAL to generate all the control logic for the DRAM array. Internal feedback is used on the signals to control the timing and states of the  $\overline{RAS}$ ,  $\overline{MUX}$  and  $\overline{CAS}$  signals.

This design uses 256k X 4 DRAMs. With minor changes to the PAL equations this design could just as easily make use of 64k X 1, 64k X 4, or 256k X 1 DRAMs.

The RAS signal is generated off ALE going LOW, bus cycle status active, and PRE_RAS being active. The PRE_RAS signal is necessary to ensure that a RAS is not accidentally generated when S2-SO are becoming valid and ALE has not yet gone HIGH in T4 phase 2. PRE_RAS does not go active until ALE has gone HIGH.

RAS is initiated for every memory read and write regardless of the bus cycle address. This ensures a row

refresh when the refresh address falls outside of the DRAM bank and also a refresh to both banks simultaneously so that the frequency of the refresh can be set for the number of rows in one bank of DRAM.

The  $\overline{\text{UCS}}$  (Upper Chip Select) from the 80186/188 is used to disable DRAM signals when the processor is attempting to access upper memory control ROM. Thus the portion of memory used by the  $\overline{\text{UCS}}$  (maximum 256k) is unavailable in the upper DRAM. However, the  $\overline{\text{RAS}}$  signal must still be allowed during  $\overline{\text{UCS}}$  access to ensure refreshing when the DMA refresh cycle occurs in the  $\overline{\text{UCS}}$  region.

 $\overline{\overline{MUX}}$  is generated off T2 phase 1 and  $\overline{\overline{RAS}}$  active.  $\overline{\overline{MUX}}$  will remain low until the current  $\overline{\overline{RAS}}$  signal goes inactive during T3 phase 2.

CASO and CASI are generated off MUX being active and T2 phase 2 of the bus cycle. CAS goes inactive at the start of T4 phase 2.




Figure 4. Using a PAL for DRAM Control

^{*}PAL® is a registered trademark of Monolithic Memories.






Figure 5. Timing Diagram for PAL DRAM Controller



#### **PAL EQUATIONS FOR 80186 SYSTEM**

PRE_RAS	=	ALE * S2 * \$\overline{\overline{\S2} * \$\overline{\S1} * \$\overline{\S0} + \\ ALE * S2 * \$\overline{\S1} * \$\overline{\S0} + \\ ALE * S2 * \$\overline{\S1} * \$\overline{\S0} + \\ PRE_RAS * S2 * \$\overline{\S1} * \$\overline{\S0} + \\ PRE_RAS * S2 * \$\overline{\S1} * \$\overline{\S0} + \\ PRE_RAS * S2 * \$\overline{\S1} * \$\overline{\S0} + \\ PRE_RAS * S2 * \$\overline{\S1} * \$\overline{\S0} + \\ \overline{\S0} * \$\overline{\S0} * \$\overline{\S0} * \$\overline{\S0} * \\ \overline{\S0} * \$\overline{\S0} * \$\S	;INSTRUCTION FETCH ;READ DATA/REFRESH ;WRITE DATA ;KEEP PRERAS VALID ; WHILE STATUS ;IS VALID
RAS	=	PRERAS * ALE S2 * \$\overline{S1} * \$\overline{S0} + \\ PRERAS * ALE S2 * \$\overline{S1} * \$\overline{S0} + \\ PRERAS * ALE S2 * \$\overline{S1} * \$\overline{S0} + \\ RAS * CLK	;INSTRUCTION FETCH ;READ DATA/REFRESH ;WRITE DATA ;KEEP ACTIVE DURING T3A
MUX	=	RAS * CLK + RAS * MUX	
CAS0	-	A19 * MUX * CLK * RAS + CAS1 * RD + CAS1 * WR + CAS1 * CLK	
CAS1	=	A19 *UCS * MUX * CLK.* RAS + CAS1 * RD + CAS1 * WR + CAS1 * CLK	
WEL	=	WR * AO	
WEH	_	WR * BHE	

#### **TIMING EQUATIONS**

	8 MHz	10 MHz
TCLAV	55	50
TCHLH	35	30
TCHLL	35	30
TCHSV	55	45
TCLSH	65	50
TCLRL/TCVCTV	70	56
TCLRH	55	44
TDVCL	20	15

The following equations are with reference to given clock edge. The edge in reference is indicated by the first element in the equation:  $T3 \uparrow = rising$  edge of T3 clock  $\downarrow T1 = falling$  edge of T1 clock.

```
DELAY 1 = T1 \uparrow + TCHLL + (PAL DELAY)

DELAY 2 = \downarrow T2 + (PAL DELAY)

DELAY 3 = T2 \uparrow + (PAL DELAY)

DELAY 4 = \downarrow T1 + (PAL DELAY)

DELAY 5 = \downarrow T3 + TCLSH + (PAL DELAY)

DELAY 6 = \downarrow T1 + TCLAV + (MUX DELAY)

DELAY 7 = \downarrow T2 + DELAY 2 + (MUX DELAY)
```

ACCESS TIME FROM  $\overline{\rm RAS}=2.5$  (TCLCL)-DELAY 1 -TDVCL ACCESS TIME FROM  $\overline{\rm CAS}=1.5$  (TCLCL)-DELAY 3 -TDVCL

# MCS®-96 Application Notes & Article Reprint

6





# APPLICATION NOTE

AP-248

September 1987

## Using The 8096

**IRA HORDEN**MCO APPLICATIONS ENGINEER



#### 1.0 INTRODUCTION

High speed digital signals are frequently encountered in modern control applications. In addition, there is often a requirement for high speed 16-bit and 32-bit precision in calculations. The MCS®-96 product line, generically referred to as the 8096, is designed to be used in applications which require high speed calculations and fast I/O operations.

The 8096 is a 16-bit microcontroller with dedicated I/O subsystems and a complete set of 16-bit arithmetic instructions including multiply and divide operations. This Ap-note will briefly describe the 8096 in section 2, and then give short examples of how to use each of its key features in section 3. The concluding sections feature a few examples which make use of several chip features simultaneously and some hardware connection suggestions. Further information on the 8096 and its use is available from the sources listed in the bibliography.

#### **2.0 8096 OVERVIEW**

#### 2.1. General Description

Unlike microprocessors, microcontrollers are generally optimized for specific applications. Intel's 8048 was optimized for general control tasks while the 8051 was optimized for 8-bit math and single bit boolean operations. The 8096 has been designed for high speed/high performance control applications. Because it has been designed for these applications the 8096 architecture is different from that of the 8048 or 8051.

There are two major sections of the 8096; the CPU section and the I/O section. Each of these sections can be subdivided into functional blocks as shown in Figure 2.1




Figure 2-1. 8096 Block Diagram



#### 2.1.1. CPU SECTION

The CPU of the 8096 uses a 16-bit ALU which operates on a 256-byte register file instead of an accumulator. Any of the locations in the register file can be used for sources or destinations for most of the instructions. This is called a register to register architecture. Many of the instructions can also use bytes or words from anywhere in the 64K byte address space as operands. A memory map is shown in Figure 2-2.

In the lower 24 bytes of the register file are the register-mapped I/O control locations, also called Special Function Registers or SFRs. These registers are used to control the on-chip I/O features. The remaining 232 bytes are general purpose RAM, the upper 16 of which can be kept alive using a low current power-down mode.




Figure 2-2. Memory Map



Figure 2-3 shows the layout of the register mapped I/O. Some of these registers serve two functions, one if they are read from and another if they are written

to. More information about the use of these registers is included in the description of the features which they control.




Figure 2-3: SFR Layout



#### 2.1.2. I/O FEATURES

Many of the I/O features on the 8096 are designed to operate with little CPU intervention. A list of the major I/O functions is shown in Figure 2-4. The Watchdog Timer is an internal timer which can be used to reset the system if the software fails to operate properly. The Pulse-Width-Modulation (PWM) output can be used as a rough D to A, a motor driver, or for many other purposes. The A to D converter (ADC) has 8 multiplexed inputs and 10-bit resolution. The serial port has several modes and its own baud rate generator. The High Speed I/O section includes a 16-bit timer, a 16-bit counter, a 4-input programmable edge detector, 4 software timers, and a 6-output programmable event generator. All of these features will be described in section 2.3.

#### 2.2. The Processor Section

#### 2.2.1. OPERATIONS AND ADDRESSING MODES

The 8096 has 100 instructions, some of which operate on bits, some on bytes, some on words and some on longs (double words). All of the standard logical and arithmetic functions are available for both byte and word operations. Bit operations and long operations are provided for some instructions. There are also flag manipulation instructions as well as jump and call instructions. A full set of conditional jumps has been included to speed up testing for various conditions.

Bit operations are provided by the Jump Bit and Jump Not Bit instructions, as well as by immediate masking of bytes. These bit operations can be performed on any of the bytes in the register file or on any of the special function registers. The fast bit manipulation of the SFRs can provide rapid I/O operations.

A symmetric set of byte and word operations make up the majority of the 8096 instruction set. The assembly language for the 8096 (ASM-96) uses a "B" suffix on a mnemonic to indicate a byte operation, without this suffix a word operation is indicated. Many of these operations can have one, two or three operands. An example of a one operand instruction would be:

NOT Value1; Value1: = 1's complement (Value1)

A two operand instruction would have the form:

ADD Value2, Value1; Value2: = Value2 + Value1

A three operand instruction might look like:

MUL Value3, Value2, Value1;

Value3 : = Value2* Value1

The three operand instructions combined with the register to register architecture almost eliminate the necessity of using temporary registers. This results in a faster processing time than machines that have equivalent instruction execution times, but use a standard architecture.

Long (32-bit) operations include shifts, normalize, and multiply and divide. The word divide is a 32-bit by 16-bit operation with a 16-bit quotient and 16-bit remainder. The word multiply is a word by word multiply with a long result. Both of these operations can be done in either the signed or unsigned mode. The direct unsigned modes of these instructions take only 6.5 microseconds. A normalize instruction and sticky bit flag have been included in the instruction set to provide hardware support for the software floating point package (FPAL-96).

	Major I/O Functions				
High Speed Input Unit	Provides Automatic Recording of Events				
High Speed Output Unit	Provides Automatic Triggering of Events and Real-Time Interrupts				
Pulse Width Modulation	Output to Drive Motors or Analog Circuits				
A to D Converter	Provides Analog Input				
Watchdog Timer	Resets 8096 if a Malfunction Occurs				
Serial Port	Provides Synchronous or Asynchronous Link				
Standard I/O Lines	Provide Interface to the External World when other Special Features are not needed				

Figure 2-4. Major I/O Functions

Mnemonic	Oper-	Operation (Note 1)		Notes						
Wileinonic	ands	Operation (Note 1)	Z	N	С	٧	VT	ST		
ADD/ADDB	2	D ← D + A	10	11	-	1	1	_		
ADD/ADDB	3	D ← B + A	1	1	/	1	1	. —		
ADDC/ADDCB	2	D ← D + A + C	1	10	1	1	1	_		
SUB/SUBB	2	D ← D − A	~	-	-	1	1			
SUB/SUBB	3	D ← B − A	~	1	-	10	1			
SUBC/SUBCB	2	D ← D − A + C − 1	1	1	-	1	1	_		
CMP/CMPB	2	D – A	~	10	<b>"</b>	10	1	_		
MUL/MULU	2	D, D + 2 ← D * A	_	_	_	_	_	?	-2	
MUL/MULU	3	D, D + 2 ← B * A	—	_	_	_	_	?	2	
MULB/MULUB	2	D, D + 1 ← D * A	_	_	_			?	3	
MULB/MULUB	3	D, D + 1 ← B*A		_				?	3	
DIVU	2	$D \leftarrow (D, D + 2)/A, D + 2 \leftarrow remainder$		_	_	1	1	_	2	
DIVUB	2	$D \leftarrow (D, D + 1)/A, D + 1 \leftarrow remainder$	_	_	_	~	1		3	
DIV	2	$D \leftarrow (D, D + 2)/A, D + 2 \leftarrow remainder$		_	_	?	1		2	
DIVB	2	$D \leftarrow (D, D + 1)/A, D + 1 \leftarrow remainder$	_	_	_	?	1	_	3	
AND/ANDB	2	D ← D and A	11	10	0	0	_	_		
AND/ANDB	3	D ← B and A	10	10	0	0		_		
OR/ORB	2	D ← Dor A	10	10	0	0	_	_		
XOR/XORB	2	D ← D (excl. or) A	1	11	0	0	_	_		
LD/LDB	2	D ← A	_	_	_		_	_		
ST/STB	2	A ← D		_	_	_	_	_		
LDBSE	2	$D \leftarrow A; D + 1 \leftarrow SIGN(A)$		_	_	_		_	3, 4	
LDBZE	2	D ← A; D + 1 ← 0	_		_	_	_		3, 4	
PUSH	1	SP ← SP - 2; (SP) ← A	_	_	_	_				
POP	1	A ← (SP); SP ← SP + 2		_	_	_				
PUSHF	0	$SP \leftarrow SP - 2; (SP) \leftarrow PSW;$ $PSW \leftarrow 0000H$ $I \leftarrow 0$	0	0	0	0	0	0		
POPF	0	$PSW \leftarrow (SP); SP \leftarrow SP + 2;  I \leftarrow \checkmark$	1	~	1	1	11	"		
SJMP	1	PC ← PC + 11-bit offset	_	_		_	_	_	5	
LJMP	1	PC ← PC + 16-bit offset	_	_	_	_	_	_	5	
BR (indirect)	1	PC ← (A)	_	_	_	-	_	_		
SCALL	1	$SP \leftarrow SP - 2$ ; $(SP) \leftarrow PC$ ; $PC \leftarrow PC + 11$ -bit offset	_	_		_	_		• 5	
LCALL .	1	$SP \leftarrow SP - 2$ ; $(SP) \leftarrow PC$ ; $PC \leftarrow PC + 16$ -bit offset		_	_	_	_	_	5	
RET	0	PC ← (SP); SP ← SP + 2	_	_	_			<u> </u>		
J (conditional)	1	PC ← PC + 8-bit offset (if taken)	_	-	_	_	_	_	5	
JC	1	Jump if C = 1	_	_	_	_	_	_	5	
JNC	1	Jump if C = 0	_	_	_	_	_	<b> </b>	5	
JE	1.	Jump if Z = 1	_	_	_	_		_	5	

Figure 2-5. Instruction Summary

## NOTES:

1. If the mnemonic ends in "B", a byte operation is performed, otherwise a word operation is done. Operands D, B, and A must conform to the alignment rules for the required operand type. D and B are locations in the register file; A can be located anywhere in memory.

2. D, D + 2 are consecutive WORDS in memory; D is DOUBLE-WORD aligned.

3. D, D + 1 are consecutive BYTES in memory; D is WORD aligned.

- 4. Changes a byte to a word.5. Offset is a 2's complement number.



Mnemonic	Oper-	Operation (Note 1)			Flags						
Willemonic	ands	Operation (Note 1)	Z	N	С	٧	VT	ST	Notes		
JNE	1	Jump if $Z = 0$		_	_	_	_	_	5		
JGE	1	Jump if $N = 0$	_	_	_	-	_	_	5		
JLT	1	Jump if N = 1	_	_	_	_		<u> </u>	5		
JGT	1	Jump if $N = 0$ and $Z = 0$	_	_	_	_	_		5		
JLE	1	Jump if $N = 1$ or $Z = 1$	_	_	_	_	_		5		
JH	1	Jump if $C = 1$ and $Z = 0$	_	_	_	_	_	_	5		
JNH	1	Jump if $C = 0$ or $Z = 1$	_		_	_	_	_	5		
JV	1	Jump if $V = 1$		_			_		5		
JNV	1	Jump if $V = 0$	_	_	_	_	_	_	5		
JVT	1	Jump if VT = 1; Clear VT	-	_			0	_	5		
JNVT	1	Jump if VT = 0; Clear VT	_	_	_	_	0	_	5		
JST	1	Jump if ST = 1	_		_	_	_		5		
JNST	1	Jump if ST = 0	_	_	_	_	_	-	5		
JBS	3	Jump if Specified Bit = 1	_	_	_	_	_	_	5, 6		
JBC	3 .	Jump if Specified Bit = 0	_	_		_	_	_	5, 6		
DJNZ	1	$D \leftarrow D - 1$ ; if $D \neq 0$ then $PC \leftarrow PC + 8$ -bit offset	_	_	_	_	_	_	5		
DEC/DECB	1	D ← D − 1	10	N	11	10	1	_			
NEG/NEGB	1	D ← 0 − D	"	1/	10	~	1				
INC/INCB	1	D ← D + 1	11	1	10	~	1				
EXT	1	D ← D; D + 2 ← Sign (D)		11	0	0	_	_	2		
EXTB	1	$D \leftarrow D; D + 1 \leftarrow Sign(D)$		1	0	0		_	3		
NOT/NOTB	1	D ← Logical Not (D)		1	0	0	_				
CLR/CLRB	1	D ← 0	1	0	0	0	_	_			
SHL/SHLB/SHLL	2	C ← msb — — — — Isb ← 0	11	?	~	11	1		7		
SHR/SHRB/SHRL	2	$0 \to msb lsb \to C$	11	?	10	0	_	M	7		
SHRA/SHRAB/SHRAL	2	$msb \rightarrow msblsb \rightarrow C$	10	~	10	0		10	7		
SETC	0	C ← 1	_	_	1	_		_			
CLRC	0	C ← 0	_	_	0		_				
CLRVT	0	VT ← 0	_	_	_	_	. 0				
RST	0	PC ← 2080H		0	0	0	0	0	8		
DI	0	Disable All Interrupts (I ← 0)		_	_	_		_			
El	0	Enable All Interrupts (I ← 1)	I —	_	_	_	_	_			
NOP	0	PC ← PC + 1		_	_		_	_			
SKIP	0	PC ← PC + 2	_	_		_	_	_			
NORML	2	Left Shift Till msb = 1; D ← shift count	11	?	0	_	_	_	7		
TRAP	0	SP ← SP - 2; (SP) ← PC PC ← (2010H)			_	_		_	9		

Figure 2-5. Instruction Summary (Continued)

## NOTES:

- 1. If the mnemonic ends in "B", a byte operation is performed, otherwise a word operation is done. Operands D, B, and A must conform to the alignment rules for the required operand type. D and B are locations in the register file; A can be located anywhere in memory.
- 5. Offset is a 2's complement number.
- 6. Specified bit is one of the 2048 bits in the register file.
- 7. The "L" (Long) suffix indicates double-word operation.
- 8. Initiates a Reset by pulling RESET low. Software should re-initialize all the necessary registers with code starting at 2080H.
- 9. The assembler will not accept this mnemonic.



One operand of most of the instructions can be used with any one of six addressing modes. These modes increase the flexibility and overall execution speed of the 8096. The addressing modes are: register-direct, immediate, indirect, indirect with auto-increment, and long and short indexed.

The fastest instruction execution is gained by using either register direct or immediate addressing. Register-direct addressing is similar to normal direct addressing, except that only addresses in the register file or SFRs can be addressed. The indexed mode is used to directly address the remainder of the 64K address space. Immediate addressing operates as would be expected, using the data following the opcode as the operand.

Both of the indirect addressing modes use the value in a word register as the address of the operand. If the indirect auto-increment mode is used then the word register is incremented by one after a byte access or by two after a word access. This mode is particularly useful for accessing lookup tables.

Access to any of the locations in the 64K address space can be obtained by using the long indexed addressing mode. In this mode a 16-bit 2's complement value is added to the contents of a word register to form the address of the operand. By using the zero register as the index, ASM96 (the assembler) can accept "direct" addressing to any location. The zero register is located at 0000H and always has a value of zero. A short indexed mode is also available to save some time and code. This mode uses an 8-bit 2's complement number as the offset instead of a 16-bit number.

### 2.2.2. ASSEMBLY LANGUAGE

The multiple addressing modes of the 8096 make it easy to program in assembly language and provide an excellent interface to high level languages. The instructions accepted by the assembler consist of mnemonics followed by either addresses or data. A list of the mnemonics and their functions are shown in Figure 2-5. The addresses or data are given in different formats depending on the addressing mode. These modes and formats are shown in Figure 2-6.

Additional information on 8096 assembly language is available in the MCS-96 Macro Assembler Users Guide, listed in the bibliography.




Figure 2-6. Instruction Format




Figure 2-7. Interrupt Sources

## 2.2.3. INTERRUPTS

The flexibility of the instruction set is carried through into the interrupt system. There are 20 different interrupt sources that can be used on the 8096. The 20 sources vector through 8 locations or interrupt vectors. The vector names and their sources are shown in Figure 2-7, with their locations listed in Figure 2-8. Control of the interrupts is handled through the Interrupt Pending Register (INT_PENDING), the Interrupt Mask Register (INT_MASK), and the I bit in the PSW (PSW.9). Figure 2-9 shows a block diagram of the interrupt structure. The INT_PENDING register contains bits which get set by hardware when an interrupt occurs. If the interrupt mask register bit for that source is a 1 and PSW.9 = 1, a vector will be taken to the address listed in the interrupt vector table for that

Source		ctor ation	Duianitus
Source	(High Byte)	(Low Byte)	Priority
Software	2011H	2010H	Not Applicable
Extint	200FH	200EH	7 (Highest)
Serial Port	200DH	200CH	6
Software Timers	200BH	200AH	5
HSI.0	2009H	2008H	4
High Speed Outputs	2007H	2006H	3
HSI Data Available	2005H	2004H	2
A/D Conversion Complete	2003H	2002H	1
Timer Overflow	2001H	2000H	0 (Lowest)

Figure 2-8. Interrupt Vectors and Priorities



source. When the vector is taken the INT_PENDING bit is cleared. If more than one bit is set in the INT_PENDING register with the corresponding bit set in the INT_MASK register, the Interrupt with the highest priority shown in Figure 2-8 will be executed.

The software can make the hardware interrupts work in almost any fashion desired by having each routine run with its own setup in the INT_MASK register. This will be clearly seen in the examples in section 4 which change the priority of the vectors in software. The




Figure 2-9. Interrupt Structure Block Diagram



15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
Z	N	V	VT	С		1	ST				INT	MA	SK	<del>.</del>	

#### WHERE:

Z is the zero flag. It is set when the result of an operation is zero.

N is the negative flag. It is set to the algebraically correct sign of the result regardless of overflows.

V is the overflow flag. It is set if an overflow occurs.

VT is the overflow trap flag. It is set when the VT flag is set and cleared by JVT, JNVT, or CLRVT.

C is the carry flag. It is set if a carry was generated by the prior operation.

I is the global interrupt enable bit.

ST is the sticky bit. It is set during a right shift if a one was shifted into and then out of the carry flag.

INT_MASK is the interrupt mask register and contains bits which individually enable the 8 interrupt vectors.

## Figure 2-10. The PSW Register

PSW (shown in Figure 2-10), stores the INT_MASK register in its lower byte so that the mask register can be pushed and popped along with the machine status when moving in and out of routines. The action of pushing flags clears the PSW which includes PSW.9, the interrupt enable bit. Therefore, after a PUSHF instruction interrupts are disabled. In most cases an interrupt service routine will have the basic structure shown below.

INT VECTOR:

PUSHF
LDB INT_MASK, #xxxxxxxB
EI
-; Insert service routine here
POPF
RET

The PUSHF instruction saves the PSW including the old INT_MASK register. The PSW, including the interrupt enable bit are left cleared. If some interrupts need to be enabled while the service routine runs, the INT_MASK is loaded with a new value and interrupts are globally enabled before the service routine continues. At the end of the service routine a POPF in-

struction is executed to restore the old PSW. The RET instruction is executed and the code returns to the desired location. Although the POPF instruction can enable the interrupts the next instruction will always execute. This prevents unnecessary building of the stack by ensuring that the RET always executes before another interrupt vector is taken.

## 2.3. On-Chip I/O Section

All of the on-chip I/O features of the 8096 can be accessed through the special function registers, as shown in Figure 2-3. The advantage of using register-mapped I/O is that these registers can be used as the sources or destinations of CPU operations. There are seven major I/O functions. Each one of these will be considered with a section of code to exemplify its usage. The first section covered will be the High Speed I/O, (HSIO), subsystem. This section includes the High Speed Input (HSI) unit, High Speed Output (HSO) unit, and the Timer/Counter section.

### 2.3.1. TIMER/COUNTERS

The 8096 has two time bases, Timer 1 and Timer 2. Timer 1 is a 16-bit free running timer which is incremented every 8 state times. (A state time is 3 oscillator periods, or 0.25 microseconds with a 12 MHz crystal.)






Figure 2-11. HSI Unit Block Diagram

Its value can be read at any time and used as a reference for both the HSI section and the HSO section. Timer 1 can cause an interrupt when it overflows, and cannot be modified or stopped without resetting the entire chip. Timer 2 is really an event counter since it uses an external clock source. Like Timer 1, it is 16-bits wide, can be read at any time, can be used with the HSO section, and can generate an interrupt when it overflows. Control of Timer 2 is limited to incrementing it and resetting it. Specific values can not be written to it.

Although the 8096 has only two timers, the timer flexibility is equal to a unit with many timers thanks to the HSIO unit. The HSI enables one to measure times of external events on up to four lines using Timer 1 as a timer base. The HSO unit can schedule and execute internal events and up to six external events based on the values in either Timer 1 or Timer 2. The 8096 also includes separate, dedicated timers for the baud rate generator and watchdog timer.

### 2.3.2. HSI

The HSI unit can be thought of as a message taker which records the line which had an event and the time at which the event occurred. Four types of events can trigger the HSI unit, as shown in the HSI block diagram in Figure 2-11. The HSI unit can measure pulse widths and record times of events with a 2




Figure 2-12. HSI Mode Register



microsecond resolution. It can look for one of four events on each of four lines simultaneously, based on the information in the HSI Mode register, shown in Figure 2-12. The information is then stored in a seven level FIFO for later retrieval. Whenever the FIFO contains information, the earliest entry is placed in the holding register. When the holding register is read, the next valid piece of information is loaded into it. Interrupts can be generated by the HSI unit at the time the

holding register is loaded or when the FIFO has six or more entries.

## 2.3.3. HSO

Just as the HSI can be thought of as a message taker, the HSO can be thought of as a message sender. At times determined by the software, the HSO sends mes-




Figure 2-13. HSO Command Register




Figure 2-14. HSO Block Diagram



sages to various devices to have them turn on, turn off, start processing, or reset. Since the programmed times can be referenced to either Timer 1 or Timer 2, the HSO makes the two timers look like many. For example, if several events have to occur at specific times, the HSO unit can schedule all of the events based on a single timer. The events that can be scheduled to occur and the format of the command written to the HSO Command register are shown in Figure 2-13.

The software timers listed in the figure are actually 4 software flags in I/O Status Register 1 (IOS1). These flags can be set, and optionally cause an interrupt, at any time based on Timer 1 or Timer 2. In most cases these timers are used to trigger interrupt routines which must occur at regular intervals. A multitask process can easily be set up using the software timers.

A CAM (Content Addressable Memory) file is the main component of the HSO. This file stores up to eight events which are pending to occur. Every state time one location of the CAM is compared with the two timers. After 8 state times, (two microseconds with a 12 MHz clock), the entire CAM has been searched for time matches. If a match occurs the specified event will be triggered and that location of the CAM will be made available for another pending event. A block diagram of the HSO unit is shown in Figure 2-14.

### 2.3.4. Serial Port

Controlling a device from a remote location is a simple task that frequently requires additional hardware with many processors. The 8096 has an on-chip serial port to reduce the total number of chips required in the system.




Figure 2-15. Serial Port Control/Status Register



The serial port is similar to that on the MCS-51 product line. It has one synchronous and three asynchronous modes. In the asynchronous modes baud rates of up to 187.5 Kbaud can be used, while in the synchronous mode rates up to 1.5 Mbaud are available. The chip has a baud rate generator which is independent of Timer 1 and Timer 2, so using the serial port does not take away any of the HSI, HSO or timer flexibility or functionality.

Control of the serial port is provided through the SPCON/SPSTAT (Serial Port CONtrol/Serial Port STATus) register. This register, shown in Figure 2-15, has some bits which are read only and others which are write only. Although the functionality of the port is similar to that of the 8051, the names of some of the modes and control bits are different. The way in which the port is used from a software standpoint is also slightly different since RI and TI are cleared after each read of the register.

The four modes of the serial port are referred to as modes 0, 1, 2 and 3. Mode 0 is the synchronous mode, and is commonly used to interface to shift registers for I/O expansion. In this mode the port outputs a pulse train on the TXD pin and either transmits or receives data on the RXD pin. Mode 1 is the standard asynchronous mode, 8 bits plus a stop and start bit are sent or received. Modes 2 and 3 handle 9 bits plus a stop and start bit. The difference between the two is, that in Mode 2 the serial port interrupt will not be activated unless the ninth data bit is a one; in Mode 3 the interrupt is activated whenever a byte is received. These two modes are commonly used for interprocessor communication.

```
Using XTAL1:  \begin{tabular}{ll} Mode 0: Baud & = $\frac{XTAL1 \ frequency}{4*(B+1)}$; $B \neq 0$ \\ \hline Others: Baud & = $\frac{XTAL1 \ frequency}{64*(B+1)}$ \\ \hline Using T2CLK: \\ Mode 0: Baud & = $\frac{T2CLK \ frequency}{B}$; $B \neq 0$ \\ \hline Others: Baud & = $\frac{T2CLK \ frequency}{16*B}$; $B \neq 0$ \\ \hline Note that B cannot equal 0, except when using XTAL1 in other than mode 0. \\ \hline \end{tabular}
```

Figure 2-16. Baud Rate Formulas

Baud rates for all of the modes are controlled through the Baud Rate register. This is a byte wide register which is loaded sequentially with two bytes, and internally stores the value as a word. The least significant byte is loaded to the register followed by the most significant. The most significant bit of the baud value determines the clock source for the baud rate generator. If the bit is a one, the XTAL1 pin is used as the source, if it is a zero, the T2 CLK pin is used. The formulas shown in Figure 2-16 can be used to calculate the baud rates. The variable "B" is used to represent the least significant 15 bits of the value loaded into the baud rate register.

The baud rate register values for common baud rates are shown in Figure 2-17. These values can be used when XTAL1 is selected as the clock source for serial modes other than Mode 0. The percentage deviation from theoretical is listed to help assess the reliability of a given setup. In most cases a serial link will work if there is less than a 2.5% difference between the baud rates of the two systems. This is based on the assumption that 10 bits are transmitted per frame and the last bit of the frame must be valid for at least six-eights of the bit time. If the two systems deviate from theoretical by 1.25% in opposite directions the maximum tolerance of 2.5% will be reached. Therefore, caution must be used when the baud rate deviation approaches 1.25% from theoretical. Note that an XTAL1 frequency of 11.0592 MHz can be used with the table values for 11 MHz to provide baud rates that have 0.0 percent deviation from theoretical. In most applications, however, the accuracy available when using an 11 MHz input frequency is sufficient.

Serial port Mode 1 is the easiest mode to use as there is little to worry about except initialization and loading and unloading SBUF, the Serial port BUFfer. If parity is enabled, (i.e., PEN=1), 7 bits plus even parity are used instead of 8 data bits. The parity calculation is done in hardware for even parity. Modes 2 and 3 are similar to Mode 1, except that the ninth bit needs to be controlled and read. It is also not possible to enable parity in Mode 2. When parity is enabled in Mode 3 the ninth bit becomes the parity bit. If parity is not enabled, (i.e., PEN = 0), the TB8 bit controls the state of the ninth transmitted bit. This bit must be set prior to each transmission. On reception, if PEN = 0, the RB8 bit indicates the state of the ninth received bit. If parity is enabled, (i.e., PEN = 1), the same bit is called RPE (Receive Parity Error), and is used to indicate a parity error.



XTAL1 Frequency = 12.0 MHz						
Baud Rate	Baud Register Value	Percent Error				
19.2K	8009H	+2.40				
9600	8013H	+2.40				
4800	8026H	-0.16				
2400	804DH	-0.16				
1200	809BH	-0.16				
300	8270H	0.00				
	XTAL1 Frequency = 11.0 MHz					
19.2K	8008H	+0.54				
9600	8011H	+ 0.54				
4800	8023H	+ 0.54				
2400	8047H	+ 0.54				
1200	808EH	-0.16				
300	823CH	+ 0.01				
	XTAL1 Frequency = 10.0 MHz					
19.2K	8007H	−1.70				
9600	800FH .	−1.70				
4800	8020H	+ 1.38				
2400	8040H	-0.16				
1200	. 8081H	-0.16				
300	8208H	+0.03				

Figure 2-17. Baud Rate Values for 10, 11, 12 MHz

The software used to communicate between processors is simplified by making use of Modes 2 and 3. In a basic protocol the ninth bit is called the address bit. If it is set high then the information in that byte is either the address of one of the processors on the link, or a command for all the processors. If the bit is a zero, the byte contains information for the processor or processors previously addressed. In standby mode all processors wait in Mode 2 for a byte with the address bit set. When they receive that byte, the software determines if the next message is for them. The processor that is to

receive the message switches to Mode 3 and receives the information. Since this information is sent with the ninth bit set to zero, none of the processors set to Mode 2 will be interrupted. By using this scheme the overall CPU time required for the serial port is minimized.

A typical connection diagram for the multi-processor mode is shown in Figure 2-18. This type of communication can be used to connect peripherals to a desk top computer, the axis of a multi-axis machine, or any other group of microcontrollers jointly performing a task.




Figure 2-18. Multiprocessor Communication

Mode 0, the synchronous mode, is typically used for interfacing to shift registers for I/O expansion. The software to control this mode involves the REN (Receiver ENable) bit, the clearing of the RI bit, and writing to SBUF. To transmit to a shift register, REN is set to zero and SBUF is loaded with the information. The information will be sent and then the TI flag will be set. There are two ways to cause a reception to begin. The first is by causing a rising edge to occur on the REN bit, the second is by clearing RI with REN = 1. In either case, RI is set again when the received byte is available in SBUF.

### 2.3.5. A to D CONVERTER

Analog inputs are frequently required in a microcontroller application. The 8097 has a 10-bit A to D converter that can use any one of eight input channels. The conversions are done using the successive approximation method, and require 168 state times (42 microseconds with a 12 MHz clock.)

The results are guaranteed monotonic by design of the converter. This means that if the analog input voltage changes, even slightly, the digital value will either stay the same or change in the same direction as the analog

input. When doing process control algorithms, it is frequently the changes in inputs that are required, not the absolute accuracy of the value. For this reason, even if the absolute accuracy of a 10-bit converter is the same as that of an 8-bit converter, the 10-bit monotonic converter is much more useful.

Since most of the analog inputs which are monitored by a microcontroller change very slowly relative to the 42 microsecond conversion time, it is acceptable to use a capacitive filter on each input instead of a sample and hold. The 8097 does not have an internal sample and hold, so it is necessary to ensure that the input signal does not change during the conversion time. The input to the A/D must be between ANGND and VREF. ANGND must be within a few millivolts of VSS and VREF must be within a few tenths of a volt of VCC.

Using the A to D converter on the 8097 can be a very low software overhead task because of the interrupt and HSO unit structure. The A to D can be started by the HSO unit at a preset time. When the conversion is complete it is possible to generate an interrupt. By using these features the A to D can be run under complete interrupt control. The A to D can also be directly




Figure 2-19. A to D Result/Command Register

controlled by software flags which are located in the AD_RESULT/AD_COMMAND Register, shown in Figure 2-19.

## 2.3.6. PWM REGISTER

Analog outputs are just as important as analog inputs when connecting to a piece of equipment. True digital to analog converters are difficult to make on a microprocessor because of all of the digital noise and the necessity of providing an on chip, relatively high current, rail to rail driver. They also take up a fair amount of silicon area which can be better used for other features. The A to D converter does use a D to A, but the currents involved are very small.

For many applications an analog output signal can be replaced by a Pulse Width Modulated (PWM) signal. This signal can be easily generated in hardware, and

takes up much less silicon area than a true D to A. The signal is a variable duty cycle, fixed frequency waveform that can be integrated to provide an approximation to an analog output. The frequency is fixed at a period of 64 microseconds for a 12 MHz clock speed. Controlling the PWM simply requires writing the desired duty cycle value (an 8-bit value) to the PWM Register. Some typical output waveforms that can be generated are shown in Figure 2-20.

Converting the PWM signal to an analog signal varies in difficulty, depending upon the requirements of the system. Some systems, such as motors or switching power supplies actually require a PWM signal, not a true analog one. For many other cases it is necessary only to amplify the signal so that it switches rail-to-rail, and then filter it. Switching rail-to-rail means that the output of the amplifier will be a reference value when the input is a logical one, and the output will



be zero when the input is a logical zero. The filter can be a simple RC network or an active filter. If a large amount of current is needed a buffer is also required. For low output currents, (less than 100 microamps or so), the circuit shown in Figure 2-21 can be used.

The RC network determines how quiet the output is, but the quieter the output, the slower it can change. The design of high accuracy voltage followers and active filters is beyond the scope of this paper, however many books on the subject are available.




Figure 2-20. PWM Output Waveforms




Figure 2-21. PWM to Analog Conversion Circuitry



## 3.0 BASIC SOFTWARE EXAMPLES

The examples in this section show how to use each I/O feature individually. Examples of using more than one feature at a time are described in section 4. All of the examples in this ap-note are set up to be used as listed. If run through ASM96 they will load and run on an SBE-96. In order to insure that the programs work, the stack pointer is initialized at the beginning of each program. If the programs are going to be used as modules of other programs, the stack pointer initialization should only be used at the beginning of the main program.

To avoid repetitive declarations the "include" file "DEMO96.INC", shown in Listing 3-1, is used. ASM-96 will insert this file into the code file whenever the directive "INCLUDE DEMO96.INC" is used. The file contains the definitions for the SFRs and other variables. The include statement has been placed in all of the examples. It should be noted that some of the lab-

els in this file are different from those in the file 8096.INC that is provided in the ASM-96 package.

# 3.1. Using the 8096's Processing Section

## 3.1.1. TABLE INTERPOLATION

A good way of increasing speed for many processing tasks is to use table lookup with interpolation. This can eliminate lengthy calculations in many algorithms. Frequently it is used in programs that generate sine waveforms, use exponents in calculations, or require some non-linear function of a given input variable. Table lookup can also be used without interpolation to determine the output state of I/O devices for a given state of a set of input devices. The procedure is also a good example of 8096 code as it uses many of the software features. Two ways of making a lookup table are described, one way uses more calculation time, the second way uses more table space.

```
EOU
                                00h:WORD
ZERU
AD COMMAND
AD RESULT LO
AD RESULT HI
HSI MODE
HSO TIME
                               02H:BYTE
                       EQU
                                                      R
                       EQU
                                03H:BYTE
                       EQU
                       ΕQU
                               03H:BYTE
                       EQU
                                04H:WORD
HSI TIME
HSO COMMAND
HSI STATUS
SBUF
                                OAR: WORD
                                                      R
                       EOU
                       EQU
                                O 6H : BY TE
                       EQU
                                O 6 H : BY TE
                                                      R
                       EQU
                                07H:BYTE
INT MASK
                                OSH : BYTE
                       EOU
                                                      R/W
                       EQU
                                09H: BY TE
SPCÕN
                       EQU
                                11H:BYTE
SPSTAT
WATCHDOG
                       EQU
                                11H:BYTE
                                OAH: BYTE
                                                             WATCHDOG TIMER
                       EQU
                       EQU
                                OAH: WORD
TIMERI
                                                      R
TIMER 2
                       EQU
                                OCH: WORD
                                                      R
                               OEH: BYTE
PORT 0
                       EOU
                                                      R
BAUD REG
                       EQU
                                OEH : BYTE
                       BQU
                                OFH: BYTE
PORT 2
IOC 0
                               10H:BYTE
15H:BYTE
                       EQU
                       EOU
IOSO
                       EQU
                                15H : BY TE
IOC 1
                       EQU
                                16H:BYTE
TOST
                       EQU
                               16H:BYTE
PWM_CONTROL
                                17H: BY TE
                       EOU
                       ΕQU
                                                            STACK POINTER
RSEG at 1CH
                       DSW
           DX:
                       DSW
                                  1
           BX:
           CX:
                       E Q U
                                  AX
(AX+1)
                                              BYTE
                                                                                                            270061-16
```

Listing 3-1. Include File DEMO.96.INC



In both methods the procedure is similar. Values of a function are stored in memory for specific input values. To compute the output function for an input that is not listed, a linear approximation is made based on the nearest inputs and nearest outputs. As an example, consider the table below.

If the input value was one of those listed then there would be no problem. Unfortunately the real world is never so kind. The input number will probably be 259 or something similar. If this is the case linear interpolation would provide a reasonable result. The formula is:

```
\label{eq:DeltaOut} \mbox{Delta Out} = \frac{\mbox{UpperOutput-Lower Output}}{\mbox{Upper Input-Lower Input}} \mbox{ *(Actual Input-Lower Input)}
```

Actual Output = Lower Output + Delta Out For the value of 259 the solution is:

```
Delta Out = \frac{900\text{-}400}{300\text{-}200} *(259-200) = \frac{500}{100} *59 = 5 * 59 = 295
Actual Output = 400 + 295 = 695
```

To make the algorithm easier, (and therefore faster), it is appropriate to limit the range and accuracy of the function to only what is needed. It is also advantageous to make the input step (Upper Input-Lower Input) equal to a power of 2. This allows the substitution of multiple right shifts for a divide operation, thus speeding up throughput. The 8096 allows multiple arithmetic right shifts with a single instruction providing a very fast divide if the divisor is a power of two.

For the purpose of an example, a program with a 12-bit output and an 8-bit input has been written. An input step of  $16 (2^{**}4)$  was selected. To cover the input range 17 words are needed, 255/16 + 1 word to handle values in the last 15 bytes of input range. Although only 12 bits are required for the output, the 16-bit architecture offers no penalty for using 16 instead of 12 bits.

The program for this example, shown in Listing 3-2, uses the definitions and equates from Listing 3-1, only the additional equates and definitions are shown in the code.

Input Value	Relative Table Address	Table Value
100	0001H	100
200	0002H	400
300	0003H	900
400	0004H	1600

```
$TITLE('INTERL.APT: Interpolation routine
           8096 Assembly code for table lookup and interpolation
$INCLUDE (: F1: DEMO96.INC)
                                  · Include demo definitions
RSEG at 22H
         IN_VAL:
                           dsb
                                                     Actual Input Value
         TABLE LOW:
TABLE HIGH:
                           dsw
                           dsw
                           equ
dsw
         OUTI
         RESULT
         OUT_DIF:
                           dsl
CSEG at 2080H
                 SP. #100H
                                                                                  270061-17
```

Listing 3-2. ASM-96 Code for Table Lookup Routine 1

```
Load temp with Actual Value
look:
           I.DR
                     AL, IN_VAL
                                           Divide the byte by 8
Insure AL is a word address
           SHRB
           ANDB
                     AL, #11111110B
                                             This effectively divides AL by 2
                                             so AL - IN_VAL/16
                                          Load byte AL to word AX
[AX] , TABLE_LOW is loaded with the value
, in the table at table location AX
           LDBZE
           t. D
                     TABLE_LOW, TABLE [AX]
                                                           TABLE HIGH is loaded with the
           L D
                     TABLE HIGH, (TABLE+2)[AX]
                                                         value in the table at table location AX+2
                                                         (The next value in the table)
           SUB
                     TAB_DIF, TABLE_HIGH, TABLE_LOW
                                                      TAB_DIF=TABLE_HIGH-TABLE_LOW
                                                      ; IN_DIFB=least significant 4 bits
; of IN_VAL
; Load byte IN_DIFB to word IN_DIF
           ANDR
                      IN_DIPB, IN_VAL, #OPH
                     IN DIF, IN DIFB
           LDBEE
                     OUT_DIF, IN_DIF, TAB DIF
           MUL
                                                      ; Output_difference =
; Input_difference*Table_difference
; Divide by 16 (2**4)
           SHRAL
                     OUT DIF, #4
                     OUT, OUT_DIF, TABLE_LOW; Add output difference to output
          ADD
                                                          generated with truncated IN_VAL
                                                           as input
          SHRA
                     OUT, #4
                                                         Round to 12-bit answer
           ADDC
                     OUT, zero
                                                      , Round up if Carry = 1
no inc: ST
                     OUT, RESULT
                                                      ; Store OUT to RESULT
                     1 o o k
                                                      , Branch to "look:"
          AT 2100H
                     0000H, 2000H, 3400H, 4C00H
5D00H, 6A00H, 7200H, 7800H
7B00H, 7D00H, 7600H, 6D00H
5D00H, 4B00H, 3400H, 2200H
          DCW
          DCW
          DCW
          DCW
          DCW
                     1000H
END
                                                                                                   270061-18
```

Listing 3-2. ASM-96 Code for Table Lookup Routine 1 (Continued)

If the function is known at the time of writing the software it is also possible to calculate in advance the change in the output function for a given change in the input. This method can save a divide and a few other instructions at the expense of doubling the size of the lookup table. There are many applications where time is critical and code space is overly abundant. In these cases the code in Listing 3-3 will work to the same specifications as the previous example.

```
$TITLE('INTER2.APT: Interpolation routine 2')
           8096 Assembly code for table lookup and interpolation
. . . . . . .
           Using tabled values in place of division
1111111
$INCLUDE(:F1:DEMO96.INC) ; Include demo definitions
RSEG at 24H
         IN_VAL:
                            dsb
                                                     ; Actual Input Value
         TABLE_LOW:
TABLE_INC:
                                                      Table value for function
Incremental change in function
                            d s w
                            dsw
                                                     ;
         IN DIF:
                            dsw
                                                      Upper Input - Lower Input
                                     IN_DIP
                                               : by te
                            equ
dsw
         OUT:
         RESULT:
                            dsw
         OUT_DIF:
                                                     , Delta Out
                                                                                       270061-19
```

Listing 3-3. ASM-96 Code For Table Lookup Routine 2

```
CSEG at 2080H
          L D
                   SP. #100H
                                     ; Initialize SP to top of reg. file
look
          LDB
                       IN VAL
                                        Load temp with Actual Value
          SHRB
                                        Divide the byte by
          ANDB
                       #11111110B
                                        Insure AL is a word address. This effectively divides AL by 2
                                       so AL = IN VAL/16
Load byte AL to word AX
          LDBZE
                   AX. AL
                   TABLE_LOW, VAL_TABLE(AX) ; TABLE LOW is loaded with the value ; in the value table at location AX
          L D
                   TABLE_INC, INC_TABLE[AX]; TABLE_INC is loaded with the value; in the increment table at
          LD
                                                   location AX
                                                  IN_DIFB=least significant 4 bits of IN_VAL Load byte IN_DIFB to word IN_DIF
          ANDB
                    IN DIPB, IN VAL, #OPH
                                                 ,
                    IN DIF, IN DIFB
          LDBZE
          HUL
                    OUT DIP, IN DIP, TABLE INC
                                                   Output_difference
                                                    Input_difference*Incremental change
          ADD
                    OUT, OUT_DIP, TABLE_LOW ;
                                                   Add output difference to output
                                                    generated with truncated IN_VAL
                                                    as input
          SHR
                   OUT, #4
                                                   Round to 12-bit answer
          ADDC
                    OUT, zero
                                                   Round up if Carry = 1
no inc: ST
                   OUT, RESULT
                                                   Store OUT to RESULT Branch to "look:"
          AT 2100H
val table:
         DCW
                   0000Н, 2000Н, 3400Н, 4С00Н
                                                     : A random function
         DCW
                    5000Н, баоон, 7200Н, 7800Н
                   7ВООН, 7ОООН, 76ООН, 6ОООН
         DCW
         DCW
                    5DOOH, 4BOOH, 3400H, 2200H
         DCW
inc table:
         DCW
                    0200H,
                              0140H,
                                        0180H,
                                                  0110H
                                                           : Table of incremental
                    0000н,
                                        0060н,
                              0080Н,
                                                  0030H
                                                           ; differences
         DCW
                   00020H, 0FF90H, 0FF70H,
                                                OFFOOR
         DCW
                   OPEEOH, OPESOH, OPEEOH,
                                                OPPROH
END
                                                                                          270061-20
```

Listing 3-3. ASM-96 Code for Table Lookup Routine 2 (Continued)

By making use of the second lookup table, one word of RAM was saved and 16 state times. In most cases this time savings would not make much of a difference, but when pushing the processor to the limit, microseconds can make or break a design.

### 3.1.2. PL/M-96

Intel provides high level language support for most of its micro processors and microcontrollers in the form of PL/M. Specifically, PL/M refers to a family of languages, each similar in syntax, but specialized for the device for which it generates code. The PL/M syntax is similar to PL/1, and is easy to learn. PLM-96 is the version of PL/M used for the 8096. It is very code efficient as it was written specifically for the MCS-96 family. PLM-96 most closely resembles PLM-86, although it has bit and I/O functions similar to PLM-51. One line of PL/M-code can take the place of many

lines of assembly code. This is advantageous to the programmer, since code can usually be written at a set number of lines per hour, so the less lines of code that need to be written, the faster the task can be completed.

If the first example of interpolation is considered, the PLM-96 code would be written as shown in Listing 3-4. Note that version 1.0 of PLM-96 does not support 32-bit results of 16 by 16 multiplies, so the ASM-96 procedure "DMPY" is used. Procedure DMPY, shown in Listing 3-5, must be assembled and linked with the compiled PLM-96 program using RL-96, the relocator and linker. The command line to be used is:

RL96 PLMEX1.OBJ, DMPY.OBJ, PLM96.LIB & to PLMOUT.OBJ ROM (2080H-3FFFH)



```
/* PLM-96 CODE FOR TABLE LOOK-UP AND INTERPOLATION */
DECLARE IN VAL
DECLARE TABLE LOW
DECLARE TABLE HIGH
DECLARE TABLE DIF
DECLARE OUT
DECLARE SULT
DECLARE OUT DIF
DECLARE TEMP
                                   WORD
                                                     PUBLIC:
                                   INTEGER
                                   INTEGER
                                                     PUBLIC
                                   INTEGER
                                                     PUBLIC:
                                                     PUBLIC:
                                   INTEGER
                                   INTEGER
                                                     PUBLIC;
                                   LONGINT
                                                     PUBLICE
                                   WORD
                                                     PHRLIC:
DECLARE TABLE (17)
            0000H, 2000H, 3400H, 4C00H,
5D00H, 6A00H, 7200H, 7800H,
7B00H, 7D00H, 7600H, 6D00H,
5D00H, 4B00H, 3400H, 2200H,
                                                             /* A random function */
            1000H);
           PROCEDURE (A,B) LONGINT EXTERNAL; DECLARE (A,B) INTEGER;
END DMPY
      TEMP=SHR(IN VAL,4);
                                         /* TEMP is the most significant 4 bits of IN VAL */
      TABLE_LOW=TABLE(TEMP);
TABLE_HIGH=TABLE(TEMP+1);
                                             /* If "TEMP" was replaced by "SHR(IN VAL,4)
                                             /* The code would work but the 8096 would
                                             /* do two shifts
      TABLE DIF-TABLE HIGH-TABLE LOW;
      OUT_DIF=DMPY(TABLE_DIF,SIGNED(IN_VAL AND OPH)) /16;
      OUT=SAR((TABLE_LOW+OUT_DIF),4); /* SAR performs an arithmetic right shift,
                                                        in this case 4 places are shifted
      IF CARRY=0 THEN RESULT=OUT; /* Using the hardware flags must be done ELSE RESULT=OUT+1; /* with care to ensure the flag is tested /* in the desired instruction sequence
GOTO LOOP;
/* END OF PLM-96 CODE */
END:
                                                                                                            270061-21
```

Listing 3-4. PLM-96 Code For Table Lookup Routine 1

```
$TITLE('MULT.APT: 16*16 multiply procedure for PLM-96')
                  EQU
                           18H:word
T 5 P 0
         EXTRN
                  PLMREG
                          :lona
         PUBLIC
                  DMPY
                               , Multiply two integers and return a
                               ; longint result in AX, DX registers
                  PLMREG+4
DMPY:
         POP
                                            ; Load return address; Load one operand
         POP
                  PLMREG
         MUL
                  PLMREG, [SP]+
                                    ; Load second operand and increment SP
         BR
                  [PLMREG+41
                                      , Return to PLM code.
                                                                               270061-22
```

Listing 3-5. 32-Bit Result Multiply Procedure For PLM-96



Using PLM, code requires less lines, is much faster to write, and easier to maintain, but may take slightly longer to run. For this example, the assembly code generated by the PLM-96 compiler takes 56.75 microseconds to run instead of 30.75 microseconds. If PLM-96 performed the 32-bit result multiply instead of using the ASM-96 routine the PLM code would take 41.5 microseconds to run. The actual code listings are shown in Appendix A.

## 3.2. Using the I/O Section

### 3.2.1. USING THE HSI UNIT

One of the most frequent uses of the HSI is to measure the time between events. This can be used for frequency determination in lab instruments, or speed/acceleration information when connected to pulse type encoders. The code in Listing 3-6 can be used to determine the high and low times of the signals on two lines. This code can be easily expanded to 4 lines and can also be modified to work as an interrupt routine.

Frequently it is also desired to keep track of the number of events which have occurred, as well as how often they are occurring. By using a software counter this feature can be added to the above code. This code depends on the software responding to the change in line state before the line changes again. If this cannot be guaranteed then it may be necessary to use 2 HSI lines for each incoming line. In this case one HSI line would look for falling edges while the other looks for rising edges. The code in Listing 3-7 includes both the counter feature and the edge detect feature.

The uses for this type of routine are almost endless. In instrumentation it can be used to determine frequency on input lines, or perhaps baud rate for a self adjusting serial port. Section 4.2 contains an example of making a software serial port using the HSI unit. Interfacing to some form of mechanically generated position information is a very frequent use of the HSI. The applications in this category include motor control, precise positioning (print heads, disk drives, etc.), engine control and

```
STITLE ('PULSE.APT: Measuring pulses using the HSI unit')
$ INCLUDE (DEMO 9 6 . INC')
             2 8 H
rseg
         аt
         HIGH TIME:
                           dsw
             TIME:
         LOW
                           dsw
         PERTOD:
         HI_EDGE:
         LO EDGE:
cseq
             2080H
                      #100H
         L D
                  roco,
         LDB
                  HSI MODE, #00001111B
                                              HSI O look for
         LDB
wai + .
         ADD
                  PERIOD, HIGH_TIME, LOW_TIME
                                              If FIFO is full
                        6. contin
         JBS
         JBC
                  IOS1, 7, wait
                                     Wait while no pulse is entered
                                               Load status; Note
contin: LDB
                  AL, HSI STATUS
                                                 HSI TIME clears HSI STATUS
         LD
                  BX, HSI_TIME
                                            ; Load the HSI TIME
                  AL, 1, hai hi
                                            , Jump if HSI.O is high
hsi_lo: ST
                     LO EDGE
                  HIGH_TIME, LO_EDGE, HI_EDGE
         SUB
         ВR
hsi_hi: ST
                  BX, HI_RDGE
LOW_TIME, HI_EDGE, LO_EDGE
         BR
         BND
                                                                               270061-23
```

Listing 3-6. Measuring Pulses Using The HSI Unit



transmission control. The HSI unit is used extensively in the example in section 4.3.

#### 3.2.2. USING THE HSO UNIT

Although the HSO has many uses, the best example is that of a multiple PWM output. This program, shown in Listing 3-8, is simple enough to be easily understood, yet it shows how to use the HSO for a task which can be complex. In order for this program to operate, another program needs to set up the on and off time variables for each line. The program also requires that a

HSO line not change so quickly that it changes twice between consecutive reads of I/O Status Register 0, (IOS0).

A very eye catching example can be made by having the program output waveforms that vary over time. The driver routine in Listing 3-10 can be linked to the above program to provide this function. Linking is accomplished using RL96, the relocatable linker for the 8096. Information for using RL96 can be found in the "MCS-96 Utilities Users Guide", listed in the bibliography. In order for the program to link, the register dec-

```
STITLE ('ENHSI.APT: ENHANCED HSI PULSE ROUTINE')
$INCLUDE (DEMO96.INC)
RSEG AT 28H
           TIME:
                                  DSW 1
           LAST_RISE:
LAST_FALL:
HSI_SO:
IOST_BAK:
PERIOD:
                                  DSW
                                  DSW
                                  DSB
                                  DSW
           LOW_TIME:
HIGH_TIME:
           COUNT
                       2080H
cseq
           a t
                       SP. . 100H
init:
           LD
                       IOC1, #00100101B ; Disable HSO.4, HSO.5, HSI_INT=first,
           LDB
                                               Enable PWM, TXD, TIMER1_OVEPLOW_INT
                                                         , set hsi.1 -, hsi.0 +
; Enable hsi 0,1
; T2 CLOCK=T2CLK, T2RST=T2RST
                       HSI MODE, $10011001B
           LDB
           LDB
                       IOCO, # 00000111B
                                                           Clear timer 2
           ANDB
                       IOS1_BAK, #01111111B
IOS1_BAK, IOS1
                                                         ; Clear IOS1_BAK.7; Store into temp to avoid clearing; other flags which may be needed
wait:
           ORB
           JBC
                       IOS1_BAK,7,wait
                                                            If hai is not triggered then
                                                         ; jump to wait
                      HSI_SO, HSI_STATUS, #01010101B
           ANDB
           L D
                      HSI_SO,0,a_rise
HSI_SO,2,a_fall
           JBS
           JBS
           BR
                       no_cnt
                      LOW_TIME, TIME, LAST_FALL PERIOD, TIME, LAST_RISE LAST_RISE, TIME
           SUB
           SUB
           LD
           BR
                       increment
a fall: SUB
                       HIGH TIME, TIME, LAST RISE
           SUB
                      PERIOD, TIME, LAST_PALL
LAST_PALL, TIME
           f. D
increment:
                      COUNT
                       wait
no_cnt: BR
           END
                                                                                                       270061-24
```

Listing 3-7. Enhanced HSI Pulse Measurement Routine



```
STITLE ('HSOPWM.APT: 8096 EXAMPLE PROGRAM POR PWM OUTPUTS')
  This program will provide 3 PWM outputs on HSO pins 0-2
    The input parameters passed to the program are:
                         HSO ON N
                                        HSO on time for pin N
HSO off time for pin N
             Where: Times are in timerl cycles
                         N takes values from 0 to 3
  $INCLUDE (DEMO96.INC)
  RSEG AT 28H
            HSO_ON_0:
HSO_OFF_0:
HSO_ON_1:
HSO_OFF_1:
OLD_STAT:
NEW_STAT:
                                     DSW
                                     DSW
                                     DSW
                                     DSW
                                     dsb
                                     dsb
             AT 2080H
             LD
                         SP, # 100H
                        SP, #100H
HSO_ON 0, #100H
HSO_OPF_0, #400H
HSO_OPF_1, #280H
OLD_STAT, 10S0, #0PH
                                                           ; Set initial values
; Note that times must be long enough
; to allow the routine to run after each
             L D
             L D
             LD
                                                            ; line change.
             LD
             ANDB
                        OLD STAT, FOPH
             XORB
             JBS
                        IOSO, 6, wait
                                                                        ; Loop until HSO holding register
 wait:
             NOP
                                                                        , is empty
                         ; For opperation with interrupts 'store_stat:' would be the ; entry point of the routine.; Note that a DI or PUSHP might have to be added.
 store_stat;
                        NEW_STAT, IOSO, #OPH
OLD_STAT, NEW_STAT
wait
                                                                       ; Store new status of HSO
             ANDB
             CMPB
                                                                        ; If status hasn't changed
             JE
             XORB
                        OLD STAT, NEW STAT
 check_0:
                        OLD_STAT, 0, check_1
NEW_STAT, 0, set_off_0
                                                                       ; Jump if OLD_STAT(0) = NEW_STAT(0)
             JBS
 set_on_0:
                        HSO_COMMAND, #00110000B
HSO_TIME, TIMER1, HSO_OFF_0
check_1
                                                                       ; Set HSO for timerl, set pin 0
            LDB
                                                                       ; Time to set pin = Timerl value; + Time for pin to be low
             A D D
             BR
 set_off_0:
                                                                       ; Set HSO for timer1, clear pin 0; Time to clear pin # Timer1 value; + Time for pin to be high
                        HSO_COMMAND, #00010000B
HSO_TIME, TIMER1, HSO_ON_0
            ADD
`check_l:
                        OLD_STAT, 1, check_done
NEW_STAT, 1, set_off_1
            JBC
                                                                        ; Jump if OLD_STAT(1) = NEW_STAT(1)
            JBS
 set_on_1:
                        HSO_COMMAND, #00110001B
HSO_TIME, TIMER1, HSO_OFF_1
check_done

    Set HSO for timer1, set pin 1
    Time to set pin = Timer1 value

             ADD
             BR
 set_off_l:
LDB
                                                                       ; Set HSO for timer1, clear pin 1; Time to clear pin = Timer1 value; + Time for pin to be high
                        HSO_COMMAND, #00010001B
HSO_TIME, TIMER1, HSO_ON_1
            ADD
 check_done:
                                                                       ; Store current status and ; wait for interrupt flag
            LDB
                        OLD_STAT, NEW_STAT
                        ; use RET if "wait" is called from another routine
            END
                                                                                                                 270061-25
```

Listing 3-8. Generating a PWM with the HSO



laration section (i.e., the section between "RSEG" and "CSEG") in Listing 3-8 must be changed to that in Listing 3-9.

The driver routine simply changes the duty cycle of the waveform and sets the second HSO output to a fre-

quency twice that of the first one. A slightly different driver routine could easily be the basis for a switching power supply or a variable frequency/variable voltage motor driver. The listing of the driver routine is shown in Listing 3-10.

```
NOTE: Use this file to replace the declaration section of the HSO PMM program from "$INCLUDE(DEMO96.INC)" through the line prior to the label "wait". Also change the last branch in the program to a "RET".
RSEG
                D STAT:
                                                 DSB
                                                                 1
                                 HSO ON 0 :word , HSO OFF 0 :word HSO ON 1 :word , HSO OFF 1 :word HSO TIME :word , HSO COMMAND :byte
                extrn
                extrn
                extrn
                                 TIMERI
                                                   word , IOSO
                                                                                        :byte
                extrn
                extrn
                                                   :word
                public
                               OLD_STAT
                OLD STAT:
NEW STAT:
                                                 đ s b
cseg
                PUBLIC wait
                                                                                                                                              270061-26
```

Listing 3-9. Changes to Declarations for HSO Routine

```
$TITLE('HSODRY.APT: Driver module for HSO PWM program')
HSODRV
                       MODULE MAIN, STACKSIZE(8)
                      HSO_ON_0 , HSO_OFF_0
HSO_ON_1 , HSO_OFF_1
HSO_TIME , HSO_COMMAND
SP , TIMER1 , TOSO '
           PUBLIC
           PUBLIC
           PUBLIC
SINCLUDE (DEMO96.INC)
rseg at 28H
           EXTRN
                       OLD_STAT
                                              : byte
           HSO_ON_0:
HSO_OPF_0:
HSO_ON_1:
HSO_OPF_1:
                                   dsw
                                   dsw
                                   dsw
            count:
                                   dsb
       at 2080H
cseg
                       wai t
           EXTRN
                                   rentry
strt:
           DΙ
           L D
                       SP, $100H
                       OLD STAT, 1080,
OLD STAT, 10PH
           ANDB
                                             # OF H
           XORB
initial:
                       CX, #0100H
           L D
loop:
           L D
                       AX, $1000H
                       BX, AX, CX
AX, CX
           SIIB
           LD
                       AX, HSO_ON_O
BX, HSO_OPF_O
                                                                                   270061-27
```

Listing 3-10. Driver Module for HSO PWM Program



```
SHR AX, # 1
SHR BX, # 1
ST AX, HSO_ON_1
ST BX, HSO_OPF_1

CALL wait

INC CX
CMP CX, #00F00H
BNE loop

BR initial

END 270061-28
```

Listing 3-10. Driver Module for HSO PWM Program (Continued)

Since the 8096 needs to keep track of events which often repeat at set intervals it is convenient to be able to have Timer 2 act as a programmable modulo counter. There are several ways of doing this. The first is to program the HSO to reset Timer 2 when Timer 2 equals a set value. A software timer set to interrupt at Timer 2 equals zero could be used to reload the CAM. This software method takes up two locations in the CAM and does not synchronize Timer 2 to the external world.

To synchronize Timer 2 externally the T2 RST (Timer 2 ReSeT) pin can be used. In this way Timer 2 will get reset on each rising edge of T2 RST. If it is desired to have an interrupt generated and time recorded when Timer 2 gets reset, the signal for its reset can be taken from HSI.0 instead of T2RST. The HSI.0 pin has its own interrupt vector which functions independently of the HSI unit.

Another option available is to use the HSI.1 pin to clock Timer 2. By using this approach it is possible to use the HSI to measure the period of events on the input to Timer 2. If both of the HSI pins are used instead of the T2RST and T2CLK pins the HSIO unit can keep track of speed and position of the rotating device with very little software overhead. This type of setup is ideal for a system like the one shown in Figure 3-1, and similar to the one used in section 4.3.

In this system a sequence of events is required based on the position of the gear which represents any piece of rotating machinery. Timer 2 holds the count of the number of tooth edges passed since the index mark. By using HSI.1 as the input to Timer 2, instead of T2 CLK, it is possible to determine tooth count and time information through the HSI. From this information instantaneous velocity and acceleration can be calculated. Having the tooth edge count in Timer 2 means




Figure 3-1. Using the HSIO to Monitor Rotating Machinery



that the HSO unit can be used to initiate the desired tasks at the appropriate tooth count. The interrupt routine initiated by HSI.0 can be used to perform any software task required every revolution. In this system, the overhead which would normally require extensive software has been done with the hardware on the 8096, thus making more software time available for control programs.

### 3.2.3. USING THE SERIAL PORT IN MODE 1

Mode 1 of the serial port supports the basic asynchronous 8-bit protocol and is used to interface to most CRTs and printers. The example in Listing 3-11 shows a simple routine which receives a character and then transmits the same character. The code is set up so that minor modifications could make it run on an interrupt basis. Note that it is necessary to set up some flags as initial conditions to get the routine to run properly. If it was desired to send 7 bits of data plus parity instead of 8 bits of data the PEN bit would be set to a one. Interprocessor communication, as described in section 2.3.4, can be set up by simply adding code to change RB8 and the port mode to the listing below. The hardware shown in Figure 3-2 can be used to convert the logic level output of the 8096 to  $\pm 12$  or 15 volt levels to connect to a CRT. This circuit has been found to work with most RS-232 devices, although it does not conform to strict RS-232 specifications. If true RS-232 conformance is required then any standard RS-232 driver can be used.

```
$TITLE ('SP.APT: SERIAL PORT DEMO PROGRAM')
$INCLUDE (DEMO96.INC)
         at 28H
rseg
         CHR:
                  dab
                            1
         SPTEMP: dab
         TEMPO:
                  dsb
         TEMP1:
                  dah
         RCV_FLAG:
                            dab
         at 200CH
         DCW
                  ser port int
         at 2080H
         LD
                  SP. #100H
                  IOC1, #00100000B
         LOB
                                                       . Set P2.0 to TXD
                    Baud rate = input frequency / (64*baud
                                = (input frequency/64) / baud rate
baud_val
                                              ; 39 = (12,000,000/64)/4800 baud
                           ((baud_val-1)/256) OR 80H
(baud_val-1) MOD 256
BAUD HIGH
                                                                ; Set MSB to 1
                  equ
BAUD LOW
                  equ
                  BAUD_REG, #BAUD_LOW
BAUD_REG, #BAUD_HIGH
         LDB
         LDB
         LDB
                  SPCON. #01001001B
                                              : Enable receiver, Mode 1
                            , The serial port is now initialized
         LDB
                  TEMPO, #00100000B
                                                Set TI-temp
         LDB
                  INT MASK, #01000000B
                                              ; Enable Serial Port Interrupt
loop:
         BR
                                     , Wait for serial port interrupt
ser port int:
         PUSHE
                                              ; This section of code can be replaced; with "ORB TEMPO, SP STAT" when the
rd again:
        LDB
                  SPTEMP, SPSTAT
         ORB
                                              ; serial port TI and RI bugs are fixed
        ANDB
                  SPTEMP, # 01100000B
        JNE
                  rd_again
                                    ; Repeat until TI and RI are properly cleared
                                                                                           270061-30
```

Listing 3-11. Using the Serial Port in Mode 1



```
get_byte:
                         TEMPO, 6, put_byte
SBUF, CHR
TEMPO, #10111111B
RCV_FLAG, #0FFH
                                                                , If RI-temp is not set
             JBC
                                                               ; Store byte
; CLR RI-temp
; Set bit-received flag
             STB
             ANDB
             LDB
put_byte:
                         RCV FLAG, 0, continue TEMPO, 5, continue SBUP, CHR TEMPO, $11011111B
                                                               ; If receive flag is cleared
; If TI was not set
; Send_byte
             JBC
JBC
             LDB
                                                               ; CLR TI-temp
             ANDB
                         CHR, #01111111B
CHR,#0DH
                                                               ; This section of code appends; an LF after a CR is sent
             ANDB
             CMPB
                         CIT_TCV
CHR, # OAH
             JNE
             LDB
            BR
                         continue
clr_rcv;
                         RCV PLAG
                                                               ; Clear bit-received flag
continue:
             RET
             END
                                                                                                                    270061-31
```

Listing 3-11. Using the Serial Port in Mode 1 (Continued)




Figure 3-2. Serial Port Level Conversion



#### 3.2.4. USING THE A TO D

The code in Listing 3-12 makes use of the software flags to implement a non-interrupt driven routine which scans A to D channels 0 through 3 and stores them as words in RAM. An interrupt driven routine is shown in section 4.1. When using the A to D it is important to always read the value using the byte read commands, and to give the converter 8 state times to start converting before reading the status bit.

, Since there is no sample and hold on the A to D converter it may be desirable to use an RC filter on each input. A  $100\Omega$  resistor in series with a 0.22 uf capacitor to ground has been used successfully in the lab. This circuit gives a time constant of around 22 microseconds which should be long enough to get rid of most noise, without overly slowing the A to D response time.

# 4.0 ADVANCED SOFTWARE EXAMPLES

Using the 8096 for applications which consist only of the brief examples in the previous section does not really make use of its full capabilities. The following examples use some of the code blocks from the previous section to show how several I/O features can be used together to accomplish a practical task. Three examples will be shown. The first is simply a combination of several of the section 3 examples run under an interrupt system. Next, a software serial port using the HSIO unit is described. The concluding example is one of interfacing the HSI unit to an optical encoder to control a motor.

## 4.1. Simultaneous I/O Routines under Interrupt Control

A four channel analog to PWM converter can easily be made using the 8096. In the example in Listing 4 analog channels are read and 3 PWM waveforms are generated on the HSO lines and one on the PWM pin. Each analog channel is used to set the duty cycle of its associated output pin. The interrupt system keeps the whole program humming, providing time for a background task which is simply a 32 bit software counter. To show which routines are executing and in which

```
STITLE ('ATOD. APT: SCANNING THE A TO D CHANNELS')
$INCLUDE (DEMO96.INC)
                 EQU
                           AX : BYTE
        D I.
RESULT_TABLE:
         RESULT
         RESULT 2:
         RESULT-4:
cseq
                 SP.
                      # 100H
                                     Set Stack Pointer
start:
        LD
        CLR
                 AD COMMAND, BL, #1000B
next:
        ADDB
                                                  indicated by BL register
        NOP
                          ; Wait for conversion to start
        NOP
check:
        JBS
                 AD_RESULT_LO, 3, check
                                              Wait while A to D is busy
                     AD RESULT LO
        LDB
                                              Load
                                                    low order result
                 AH, AD RESULT HI
        LDB
                                                    high order result
                 DL, BL,
        ADDB
        LDBZE
                     DL
                 AX, RESULT TABLE [DX]
                                              Store result indexed by BL*2
                                   ; Increment BL modulo 4
        INCÉ
                     # 0 3 H
        ANDB
        BR
        END
                                                                               270061-33
```

Listing 3-12. Scanning the A to D Channels



order, Port 1 output pins are used to indicate the current status of each task. The actual code listing is included in Appendix B.

The initialization section, shown in Listing 4-1a, clears a few variables and then loads the first set of on and off times to the HSO unit. Note that 8 state times must

be waited between consecutive loads of the HSO. If this is not done it is possible to overwrite the contents of the CAM holding register. An A/D interrupt is forced by setting the bit in the Interrupt Pending register. This causes the first A/D interrupt to occur just after the Interrupt Mask register is set and interrupts are enabled.

Listing 4-1. Using Multiple I/O Devices

```
STITLE ('8096 EXAMPLE PROGRAM FOR PWM OUTPUTS FROM A TO D INPUTS') SPACEWIDTH(130)
; This program will provide 3 PWM outputs on HSO pins 0-2
   and one on the PWM.
The PWM values are determined by the input to the A/D converter.
$INCLUDE (DEMO96.INC)
RSEG AT 28H
                    EQU
                              DX:BYTE
ON_TIME:
         PWM_TIME_1;
HSO_ON_0;
HSO_ON_1;
HSO_ON_2;
                              DSW
                              DSW
                              DSW
                              DSW
RESULT_TABLE:
         RESULT 0:
RESULT 1:
RESULT 2:
                             DSW
                             DSW
                              DSW
          RESULT_3:
                             DSW
         NXT_OFF_0:
NXT_OFF_1:
NXT_OFF_1:
NXT_OFF_2:
                             DSW
                             DSW
                             DSW
          COUÑT:
                             DSL
          AD NUM:
                             DSW
                                                 1 Channel being converted
          TMP:
                             DSW
         HSO_PER:
LAST_LOAD:
                             DSW
                             DSB
          AT 2000H
cseq
         DCM
                   start
                                     ; Timer_ovf_int
                   Atod_done_int
start
          DCW
          DCW
                                     ; HSI data int
          DCW
                   HSO_exec_int
cseq
         AT 2080H
                                       ; Set Stack Pointer
start:
         L D
                   SP, $100H
         CLR
                   ΑX
                   ΑX
                                       ; wait approx. 0.2 seconds for
wait:
         DEC
                                       ; SBE to finish communications
         CLRB
                   AD_NUM
                   PMM_TIME_1, $080H
HSO_PER, $100H
HSO_ON_0, $040H
HSO_ON_1, $080H
HSO_ON_2, $0C0H
         t.n
         L D
         LD
         L D
         LD
                   NXT ON T, Timerl, $100H
         ADD
                                                                                    270061-34
```

Listing 4-1a. Initializing the A to D to PWM Program



```
HSO_COMMAND, #00110110B
HSO_TIME, NXT_ON_T
              LDB
                                                                              ; Set HSO for timerl, set pin 0,1
              L D
                                                                              ; with interrupt
              NOP
              NOP
                            HSO_COMMAND, #00100010B
HSO_TIME, NXT_ON_T
                                                                             ; Set HSO for timerl, set pin 2; without interrupt
              LDB
              ADD
                            LAST LOAD, \{00000111B , Last loaded value was set all pins INT_WASK, \{00001010B , Enable HSO and A/D interrupts INT_PENDING, \{00001010B , Pake an A/D and HSO interrupt
              ORB
              L D B
              LDB
              ΕI
                            Port1, #00000001B
COUNT, #01
COUNT+2,zero
Port1, #11111110B
loop:
              ORB
                                                                      , set P1.0
              ADD
              ADDC
              ANDB
                                                                      ; clear Pl.0
              BR
                            loop
                                                                                                                                  270061-35
```

Listing 4-1a. Initializing the A to D to PWM program (Continued)

```
HSO_exec_int:
PUSHP
         ORB
                  Portl, #00000010B
         SUB
                  TMP, TIMER1, NXT_ON_T
         CMP
                  TMP, ZERO set_off_times
         JLT
set_on_times:
                  NXT_ON_T, HSO_PER
HSO_COMMAND, #00110110B
HSO_TIME, NXT_ON_T
         ADD
         LDB
                                              ; Set HSO for timerl, set pin 0,1
         LD
         NOP
         NOP
                  HSO_COMMAND, #00100010B
HSO_TIME, NXT_ON_T
         LDB
                                                ; Set HSO for timerl, set pin 2
         LD
         ORB
                  LAST LOAD, #00000111B
                                                ; Last loaded value was all ones
                                                   ; Now is as good a time as any ; to update the PWM reg
                  PWM CONTROL, PWM TIME 1
         LDB
         BR
                  check done
set_off_times:
JBC
                  LAST_LOAD, 0, check_done
                  NXT_OFF_0, NXT_ON_T, HSO_ON_0 HSO_COMMAND, \sqrt{1000100000} HSO_TIME, NXT_OFF_0
         ADD
                                                  ; Set HSO for timerl, clear pin 0
         LDB
         LD
         NOP
                  NXT_OFF_1, NXT_ON_T, HSO_ON_1 HSO_COMMAND, \emptyset00010001B , Set HSO for timer1, clear pin 1 HSO_TIME, NXT_OFF_1
         ADD
         LDB
         L D
         NOP
                  NXT_OFF_2, NXT_ON_T, HSO_ON_2
HSO_COMMAND, #00010010B
HSO_TIME, NXT_OFF_2
         ADD
                                                   ; Set HSO for timerl, clear pin 2
         LDB
         L D
         ANDB
                  LAST LOAD, $11111000B
                                            ; Last loaded value was all Os
check_done:
         ANDB
                  Portl, $11111101B
                                             ; Clear Pl.1
         POPF
         RET
                                                                                     270061-36
```

Listing 4-1b. Interrupt Driven HSO Routine



```
A TO D COMPLETE INTERRUPT
                                                      1111111111111111111111
ATOD_done_int:
               Portl. #00000100B
                                     : Set P1.2
       ORB
               AL, AD_RESULT_LO, $11000000B
AH, AD_RESULT_HI
DL, AD_NUM, AD_NUM
       ANDB
                                             , Load low order result
                                               Load high order result
       LDB
       ADDB
                                             1 DL = AD_NUM * 2
       LDBZE
               DX , DL
               AX, RESULT_TABLE (DX)
       ST
                                     ; Store result indexed by DX
       CMPB
               AL, #01000000B
               no rnd
AH, # OPPH
                              ; Round up if needed; Don't increment if AH=OFFH
       JNH
       CMPB
               no_rnd
       INCB
no_rnd:
       LDB
               AL, AH
                              : Align byte and change to word
       CLRB
       ST
               AX, ON_TIME[DX]
               AD NUM, #03H
       ANDB
                                      Keep AD NUM between 0 and 3
               AD COMMAND, AD_NUM, #1000B
       ADDB
                                            : Start conversion on channel
next:
                                             indicated by AD_NUM register
       ANDB
               Port1, #11111011B
                                     ; Clear Pl.2
       POPF
       RET
       END
                                                                     270061-37
```

Listing 4-1c. Interrupt Driven A to D Routine

The HSO routine shown in Listing 4-1b is slightly different than the one in section 3. All of the HSO lines turn on at the same time, only the turn-off-time is varied between lines. This action is what is most commonly required for multiple PWM outputs and simplifies the software. A comparison is made between Timer1 and the next HSO turn on time at the beginning of the routine. If the next turn on time has passed, then the on-times are loaded into the CAM, otherwise the off times are loaded.

The maximum number of events in the CAM at any given time is 7. This occurs when the first line to turn off does so, causing the off-times for all of the lines to be loaded. For two of the lines there will be an offtime, an on-time, and the just loaded off-time. The other line (the one that just turned off) will have only the on-time and the just loaded off-time.

A/D conversions are performed by the code in Listing 4-1c about every 60 microseconds, 42 for the conversion, the rest for overhead. The A/D routine sets up the HSO and PWM on and off times. Since the A/D

has a ten bit output, the most significant 8 bits are rounded up or down based on the least significant two bits.

# 4.2. Software Serial Port Using the HSIO Unit

There are many systems which require more than one serial port, an example is a system which must communicate with other computers and have an additional port for a local console. If the on-board UART is being used as an inter-processor link, the HSIO unit can be used to interface the 8096 to an additional asynchronous line.

Figure 4-1 shows the format of a standard 10-bit asynchronous frame. The start bit is used to synchronize the receiver to the transmitter; at the leading edge of the START bit the receiver must set up its timing logic to sample the incoming line in the center of each bit. Following the start bit are the eight data bits which are transmitted least significant bit first. The STOP bit is set to the opposite state of the START bit to guar-






Figure 4-1. 10-bit Asynchronous Frame

antee that the leading edge of the START bit will cause a transition on the line; it also provides for a dead time on the line so that the receiver can maintain its synchronization.

The remainder of this section will show how a full-duplex asynchronous port can be built from the HSIO unit. There are four sections to this code:

- Interface routines. These routines provide a procedural interface between the interrupt driven core of the software serial port and the remainder of the application software.
- Initialization routine. This routine is called during the initialization of the overall system and sets up the various variables used by the software port.

- Transmit ISR. This routine runs as an ISR (interrupt service routine) in response to an HSO interrupt interrupt. Its function is to serialize the data passed to it by the interface routines.
- 4. Receive ISRs. There are two ISRs involved in the receive process. One of them runs in response to an HSI interrupt and is used to synchronize the receive process at the leading edge of the start bit. The second receive ISR runs in response to an HSO generated software timer interrupt, this routine is scheduled to run at the center of each bit and is used to deserialize the incoming data.

The routines share the set of variables that are shown in Listing 4-2. These variables should be accessed only by the routines which make up the software serial port.

```
VARIABLES NEEDED BY THE SOFTWARE SERIAL PORT
                 dsb 1
     state:
                                     indicates receive done
                 equ
  rxoverrun
                                     indicates receive overflow
                                     receive in progress flag
  rip
rcve_buf:
                                      used to double buffer recei
                                     used to descrialize receive
sample_time:
                 dsw
                                     records last receive sample
serial_out:
                                     Holds the output character+framing
                                     stop bits) for transmit process.
Holds the period of one bit in units
baud_count:
                                           Tl ticks.
txd_time:
                                     Transition time of last Txd bit
                                        sent to the CAM
char:
                 dab 1
                                     for test only
         COMMANDS ISSUED TO THE HSO UNIT
    _command
                          0110101b
                                               timerl, set, interrupt on 5
space_command
                          0010101b
                                              timerl, clr, interrupt on 5
                          0011000b
sample command
                 equ
                                              software timer 0
                                                                                   270061-39
```

**Listing 4-2. Software Serial Port Declarations** 



The table also shows the declarations for the commands issued to the HSO unit. In this example HSI.2 is used for receive data and HSO.5 is used for transmit data, although other HSI and HSO lines could have been used.

The interface routines are shown in Listing 4-3. Data is passed to the port by pushing the eight-bit character into the stack and calling *char_out*, which waits for any in-process transmission to complete and stores the character into the variable *serial_out*. As the data is

stored the START and STOP bits are added to the data bits. The routine *char—in* is called when the application software requires a character from the port. The data is returned in the *ax* register in conformance to PLM 96 calling conventions. The routine *csts* can be called to determine if a character is available at the port before calling *char_in*. (If no character is available *char_in* will wait indefinitely).

The initialization routine is shown in Listing 4-4. This routine is called with the required baud rate in the

```
char
      out:
Output character to the software serial port
                                          ; the return address
                                          the character for output

add the start and stop bits

to the char and leave as 16 bit
          pop
1db
                     bх
                     (bx+1),#01h
           a d d
                     bx,bx
wait_for_xmit:
                                          p wait for serial_out=0 (it will be cleared by
the hao interrupt process)
put the formatted character in serial_out
                     serial out,0
          Cmp
                     wait_for_xmit
bx,serial_out
          bne
           вt
                                          return to caller
          br
                     (cx)
csts:
 Returns "true" (ax<>0) if char_in has a character.
           clr
          bbc
                     rcve_state,0,csts_exit
          inc
csts_exit:
char in:
; Get a character from the software serial port
                     rcve_state,0,char_in
, set_up a critical region
                                          ; wait for character ready
          bbc
          pushf
           andb
          ldbze
                     al,rcve_buf
                                          ; leave the critical region
          popf
          ret
                                                                                                  270061-40
```

Listing 4-3. Software Serial Port Interface Routines

```
etup serial port:
Called on system reset to intiate the software serial port.
setup
            pop
                                                  ; the return address
                                                 ; the baud rate (in decimal); dx:ax:=500,000 (assumes 12 Mhz crystal)
            pop
                        bх
            îа
                         dx, #0007h
            1.4
                        ax, #0 A 1 2 0 h
                        ax,bx
ax,baud_count
0,serial_out ; clear serial out
iocl,#01100000b; Enable HSO.5 and Txd
iocl.#01100000b; Wait for room in the HSO CAM
and issue a MARK command.
                                                 ; calculate the baud count (500,000/baudrate)
            divu
            s t
            146
            bbs
            add
                        hso_command, #mark_command hso_time, txd_time
            1 d b
            14
                        rcve_buf
rcve_reg
            clrb
                                                 ; clear out the receive variables
            cltb
                        rove_state
init_receive
            clrb
            call
                                                 ; setup to detect a start bit
                         [cx]
                                                                                                                   270061-41
```

Listing 4-4. Software Serial Port Initialization Routine



stack; it calculates the bit time from the baud rate and stores it in the variable <code>baud_count</code> in units of TIMER1 ticks. An HSO command is issued which will initiate the transmit process and then the remainder of the variables owned by the port are initialized. The routine <code>init_receive</code> is called to setup the HSI unit to look for the leading edge of the START bit.

The transmit process is shown in Listing 4-5. The HSO unit is used to generate an output command to the transmit pin once per bit time. If the serial_out register is zero a MARK (idle condition) is output. If the serial_out register contains data then the least sig-

nificant bit is output and the register shifted right one place. The framing information (START and STOP bits) are appended to the actual data by the interface routines. Note that this routine will be executed once per bit time whether or not data is being transmitted. It would be possible to use this routine for additional low resolution timing functions with minimal overhead.

The receive process consists of an initialization routine and two interrupt service routines, *hsi_isr* and *software_timer_isr*. The listings of these routines are shown in Listings 4-6a,4-6b, and 4-6c respectively. The

```
hso isr: ; Fields the hso interrupts and performs the serialization of the data.
  Note: this routine would be incorporated into the hao service strategy for an
          actual system.
                    at 2006h
          CBeq
          dcw
                    hso_isr
                                         , Set up vector
          cseg
          pushf
                    txd_time,baud_count
serial_out,0 ; i
send_mark
serial_out,#1 ; e
          add
                                        ; if character is done send a mark
          cmp
          Ьe
          s h r
                                         , else send bit 0 of serial
          bс
                    send mark
                                             serial_out left one place.
      space:
          1 d b
                    hso_command, #space_command hso_time, txd_time
          1 d
          br
                    hso_isr_exit
          1 d b
                    hso_command, #mark_command hso_time, txd_time
          1.4
hso_isr_exit:
          popf
          ret
Seiect
                                                                                               270061-42
```

Listing 4-5. Software Serial Port Transmit Process

## Listing 4-6. Receive Process

```
init_receive:
; Called to prepare the serial input process to find the leading edge of
                      ioc0,#00000000b
                                                       ; disconnect change detector; negative edges on HSI.2
                      hsi_mode, #00100000b
           1 d b
flush fifo:
                     iosl_save,iosl
iosl_save,7,flush_fifo_done
al,hsi_status
ax,hsi_time , t
           o r b
           bbc
           1 d b
           1 d
                                                       ; trash the fifo entry
           andb
                     iosl_save, #not(80h) flush_fifo
                                                       ; clear bit 7.
           bг
flush_fifo
           146
                      ioc0,#00010000b
                                                       connect HSI.2 to detector
                                                                                                  270061-43
```

Listing 4-6a. Software Serial Port Receive Initialization



```
hai iar:
; \overline{\text{FI}} elds interrupts from the HSI unit, used to detect the leading edge
; of the START bit
, Note: this routine would be incorporated into the HSI strategy of an actual
; system.
          cseg at 2004h
                    hsi_isr
          dcw
                                                   ; setup the interrupt vector
          pushf
          push
                    ax, hsi_status
sample_time, hsi_time
al,4,exit_hsi
ios0,7,$
          ìаь
          1 d
          bbc
                                                   ; wait for room in HSO holding reg; send out sample command in 1/2\,
          bbs
          1.4
                    ax,baud_count
          s h r
                    ax, | 1
                                                   ; bit time
          add
                    sample time, ax
          1 d b
                    hso_command, sample_command
                    sample_time, hso_time
ioc0, #00000000b
          1 d b
                                                   , disconnect hai. 2 from change detector
exit_hsi:
          рор
          popf
          ret
                                                                                                270061-44
```

Listing 4-6b. Software Serial Port Start Bit Detect

```
software timer isr:
; Fields the software timer interrupt, used to descrialize the incomming data.
; Note: this routine would be incorporated into the software timer stategy; in an actual system.
                                 cseg at 200ah
                                                              software_timer_isr
                                 dcw
                                                                                                                                                               ; setup vector
                                 pushf
                                                                 iosl_save,iosl
iosl_save,#not(01h)
                                 orb
                                 andb
                                                                                                                                                                ; clear bit 0
                                  andb
                                                                 O,rcve_state, # Ofch
                                                                                                                                                                 ; All bits except rxrdy and overrun=0
                                 bne
                                                                 process_data
process_start_bit:
bbc hsi
                                                                hsi_status,5,start_ok
                                                               init_receive
software_timer_exit
                                 call
                                 bг
 start_ok:
                                                                rove_state, \properties \pro
                                 orb
                                 bг
process_data:
                                                                rcve_state,7,check_stopbit
rcve_reg,#1
hsi_status,5,datazero
                                bbs
                                shrb
                                 bbc
                                                                rove_reg, #80h ; set the new data bit
                                 orb
datazero:
                                                                rcve_state, (10h , increment bit count schedule_sample
                                 addb .
check_stopbit:
                                                                hsi_status,5,$ ; DEBUG ONLY rove_buf,rove_reg rove_state,#rxrdy
                                bbc
                                1 d b
                                 orb
                                                                 rcve_state, #03h ; Clear all but ready and overrun bits
                                andb
                                                                init_receive
software_timer_exit
                                 call
                                                              1080,7,$; wait for holding reg empty hso_command,#sample_command sample_time,baud_count sample_time,hso_time
schedule_sample:
bbs
                                1 d b
                                add
                                s t
software_timer_exit:
                               popf
                               ret
                                                                                                                                                                                                                                                                                                          270061-45
```

Listing 4-6c. Software Serial Port Data Reception



start is detected by the *hsi_isr* which schedules a software timer interrupt in one-half of a bit time. This first sample is used to verify that the START bit has not ended prematurely (a protection against a noisy line). The software timer service routine uses the variable *rcve_state* to determine whether it should check for a valid START bit, deserialize data, or check for a valid STOP bit. When a complete character has been received it is moved to the receive buffer and *init_receive* is called to set up the receive process for the next character. This routine is also called when an error (e.g., invalid START bit) is detected.

Appendix C contains the complete listing of the routines and the simple loop which was used to initialize them and verify their operation. The test was run for several hours at 9600 baud with no apparent malfunction of the port.

# 4.3. Interfacing an Optical Encoder to the HSI Unit

Optical encoders are among one of the more popular devices used to determine position of rotating equipment. These devices output two pulse trains with edges that occur from 2 to 4000 times a revolution.

Frequently there is a third line which generates one pulse per revolution for indexing purposes. Figure 4-2 shows a six line encoder and typical waveforms. As can be seen, the two waveforms provide the ability to determine both position and direction. Since a microcontroller can perform real time calculations it is possible to determine velocity and acceleration from the position and time information.

Interfacing to the encoder can be an interesting problem, as it requires connecting mechanically generated electrical signals to the HSI unit. The problems arise because it is difficult to obtain the exact nature of the signals under all conditions.

The equipment used in the lab was a Pittman 9400 series gearmotor with a 600 line optical encoder from Vernitech. The encoder has to be carefully attached to the shaft to minimize any runout or endplay. Fortunately, Pitmann has started marketing their motors with ball bearings and optical encoders already installed. It is recommended that the encoder be mounted to the motor using the exact specifications of the encoder manufacturer and/or a good machine shop.




Figure 4-2. Optical Encoder and Waveforms



Digital filtering external to the 8096 is used on the encoder signals. The idealized signals coming from the encoder and after the digital filter are shown in Figure 4-3. The circuitry connecting the encoder to the 8096 requires only two chips. A one-shot constructed of XOR gates generates pulses on each edge of each signal. The pulses generated by Phase A are used to clock the signal from Phase B and vice versa. The hardware is shown in Figure 4-4. CMOS parts are used to reduce loading on the encoder so that buffers are not needed. Note that T2CLK is clocked on both edges of both filtered phases.

By using this method repetitive edges on a single phase without an edge on the other phase will not be passed on to the 8096. Repetitive edges on a phase can occur when the motor is stopped and vibrates or when it is changing direction. The digital filtering technique causes a little more delay in the signal at slow speeds than an analog filter would, but the simplicity trade off is worthwhile. The net effect of digital filtering is losing the ability to determine the first edge after a direction change. This does not affect the count since the first edge in both directions is lost.

If it is desired to determine when each edge occurs before filtering, the encoder outputs can be attached directly to the 8096. As these would be input signals, Port 0 is the most likely choice for connection. It would not be required to connect these lines to the HSI unit, as the information on them would only be needed when the motor is going very slowly.

The motor is driven using the PWM output pin for power control and a port pin for direction control. The 8096 drives a 7438 which drives 2 opto-isolators. These in turn drive two VFETs. A MOV (Metal Oxide Varistor, a type of transient absorber) is used to protect the VFETs, and a capacitor filters the PWM to get the best motor performance. Figure 4-5 shows the driver circuitry. To avoid noise getting into the 8096 system, the  $\pm 15$  volt power supply is isolated from the 8096 logic power supply.

This is the extent of the external circuitry required for this example. All of the counting and direction detection are done by the 8096. There are two sections to the example: driving the motor and interfacing to the encoder. The motor driver uses proportional control with




Figure 4-3. Filtered Encoder Waveforms



some modifications and a braking algorithm. Since the main point of this example is I/O interfacing, the motor driver will be briefly described at the end of this section.

In order to interface to the encoder it is necessary to know the types of waveforms that can be expected. The motor was accelerated and decelerated many times using different maximum voltages. It was found that the




Figure 4-4.. Schematic of Optical Encoder to 8096 Interface




Figure 4-5. Motor Driver Circuitry



motor would decelerate smoothly until the time between encoder edges was around 100 microseconds. At this point the motor would either continue to decelerate slowly, or would suddenly stop and reverse. The latter case is the one that was most problematic.

After a brief overview, each section of the program will be described separately, with the complete listing included in the Appendix D. In order to make debugging easier, as well as to provide insight into how the program is working, I/O port 1 is used to indicate the program status. This information consists of which routine the program is in and under which mode it is operating. The main program sections are: Main loop, HSI interrupt, Timer 2 check, and Motor drive. There are also minor sections such as initialization, timer overflow handling, and software timer handling. Tying everything together is some overhead and glue. Where the glue is not obvious it will be discussed, otherwise it can be derived from the listings.

The program is a main loop which does nothing except serve as a place for the program to go when none of the interrupt routines are being run. All of the processing is done on an interrupt basis.

There are three basic software modes which are invoked depending on the speed of the motor. The modes referred to as 0, 1 and 2, in order from slowest to fastest operation. When the program is running the operating

mode is indicated by the lower 2 bits of Port 1, with the following coding:

P1.0	P1.1	Mode	Description
0	0	0	HSI looks at every edge
1	0	1	HSI looks at Phase A edges only
0	1	2	Timer 2 used instead of HSI
1	1	2	(alternate form of above)

The example is easiest to see if mode 2 is described first, followed by mode 1 then mode 0. In mode 2 Timer 2 is used to count edges on the incoming signal. A software timer routine, which is actually run using HSO.0, uses the Timer 2 value to update a LONG (32-bit) software counter labeled *POSITION*. The HSO routine runs every 260 microseconds. The HSO.0 interrupt is used instead of an actual software timer because of the ability to easily unmask it while other software timer routines are running.

In the code in Listing 4-7, the mode is first determined. For the first pass ignore the code starting with the label in_mode_1. Starting with in_mode_2 the counter is incremented or decremented based on bit zero of DI-RECT. If DIRECT.0 = 0 the motor is going backward, if it is a 1 the motor is going forward. Next the count difference is checked to see if it is slow enough to go into mode 1. If not the routine returns to the code it was running when the interrupt occurred.

```
SOFTWARE TIMER ROUTINE 0
                                                           11111111111
. . . . . .
                     NOW USING HSO. 0 TO TRIGGER
CSEG AT 2280H
hso_exec_int:
                            : Check mode -
                                          Update position in mode 2
       PUSHP
       1 d b
              HSO COMMAND. # 30H
              HSO_TIME,TIMER1,HSOO_dly
       add
              port1,#00100000B
                                   ; set Pl.5
       orb
              Timer_2,TIMER2
Port1,1,in_mode2
       1 4
       1 bs
in model:
              tmp1,Timer_2,old_t2
                                   ; Check count difference in tmpl
       s u b
       Cmp
              end_swt0
set mode0:
              Port1,0,end swt0
Port1,#11111100B
                                     if already in mode 0
       1 bc
                                     Clear Pl.O, Pl.1 (set mode 0)
       andb
       146
              IOC0, #01010101B
                                     enable all HSI
       1 d b
              last_stat,zero end_swt0
                                                                 270061-50
```

Listing 4-7. Motor Control HSO.0 Timer Routine



```
in mode2:
                    delta_p,timer_2,tmr2_old
tmr2_old,timer_2
          sub
                                                               get timer 2 count difference
          1 d
          jbc
                    direct, O, in_rev
in fwd: add
                    position, delta_p
position+2, zero
          addc
                    chk_mode
                    position, delta_p
position+2, zero
in rev: sub
          subc
          sub
                    tmp1,Timer_2,old_t2
                                                  1 Check count difference in tmpl
          cnp
                    tmp1,#5
                                                    set model if count is too low
          19 t
                    end_swt0
                                                     count <= 5
set_model:
          andb
                    Port1, # 111111101B
                                                  ; Clear Pl.1, set Pl.0 (set mode 1)
          orb
                    Port1, # 00000001B
                    IOC0, # 00000101B
                                                  ; enable HSI 0 and 1
          1 d b
                    zero, HSI TIME
                    lastl_time, Timerl, min
          sub
                                               hsi1
                              ; set up so (time-last2 time)>min hsil on next HSI
clr_hsi:
                    ZERO, HSI_TIME iosl_bak, #01111111B iosl_bak, iosl
          1 d
          andb
                                                            ; clear bit 7
          orb
          ibs
                    iosl_bak,7,clr_hsi
                                                  ; If his is triggered then clear his
end swt0:
         1 d
                    old_t2,TIMER_2
port1,#11011111B
          andb
                                                  : clear Pl.5
          POPF
                                                                                            270061-51
```

Listing 4-7. Motor Control HSO.0 Timer Routine (Continued)

If the pulse rate is slow enough to go to mode 1, the transition is made by enabling HSI.0 and HSI.1. Both of these lines are connected to the same encoder line, with HSI.0 looking for rising edges and HSI.1 looking for falling edges. The HSI__TIME register is read to speed up clearing the HSI FIFO and the LASTI__TIME value is set up so the mode 1 routine does not immediately put the program into another mode. The HSI FIFO is then cleared, the Timer 2 value used throughout this routine is saved, and the routine returns.

This routine still runs in modes 0 and 1, but in an abbreviated form. The section of code starting with the label  $in_model$  checks to see if the pulses are coming in so slowly that both HSI lines can be checked. If this is the case then all of the HSIs are enabled and the program returns. This routine is the secondary method for going-from mode 1 to mode 0, the primary method is by checking the time between edges during the HSI routine, which will be described later.

The HSO routine will enable mode 0 from mode 1 if two edges are not received every 260 microseconds. The primary method, (under the HSI routine), can only

enable mode 0 after an edge is received. This could cause a problem if the last 2 edges on Phase A before the encoder stops were too close to enable mode 0. If this happened, mode 0 would not be enabled until after the encoder started again, resulting in missed edges on Phase B. Using the HSO routine to switch from mode 1 to mode 0 eliminates this problem.

Figure 4-6 shows a state diagram of how the mode switching is done. As can be seen, there are two sources for most of the mode decisions. This helps avoid problems such as the one mentioned above.

When either Mode 1 or Mode 0 is enabled the HSI interrupt routine performs the counting of edges, while the HSO routine only ensures that the correct mode is running. The routines for modes 0 and 1 share the same initialization and completion sections, with the main body of code being different.

The initialization routine is similar to many HSI routines. The flags are checked to ensure that the HSI FIFO data is valid, and then the FIFO is read. Next, the main body of code (for either mode 0 or mode 1) is






Figure 4-6. Mode State Diagram

```
t This routine keeps track of the current time and position of the motor.
The upper word of information is provided by the timer overflow routine.
CSEG AT 2400H

now_mode_1: br

no_int1: b-
                                                , used to save execution time for , worst case loop
                        in_mode_1
no_int
hsi_data_int:
                   pushf
                   pushr
port1, #01000000B
ios1_bak, #01111111B
ios1_bak, ios1
ios1_bak, 7, no_int1
                                                ; set Pl.6; Clear iosl_bak.7
          ōrb
         andb
          orb
                                                , If has is not triggered then , jump to no_int
         jbc
get_values:
         ld
andb
                   timer_2,TIMER2
hsi_s0,HSI_STATUS,#01010101B
time, HSI_TIME
                                                ; jump if in mode 1
         jbs
                   port1,0,now_mode_1
In_mode_0:
INSERT BODY OF ROUTINE
1111111111111111111
11111111111111111111
load_lasts:
                   tmr2 old,timer 2
ios1 bak,#01111111B
ios1 bak,ios1
ios1 bak,7,no_int
get_values
no_cnt: andb
                                                ; clr bit 7
         orb
again: br
no_int: andb
                                                ; Clear Pl.6
         popf
                   ; end of hsi_data interrupt routine; Routine for mode 1 follows and then returns to "load lasts"
         ret
$EJECT
                                                                                         270061-53
```

Listing 4-8. Motor Control HSI Data Available Routine



run. At the end time and count values are saved and the holding register is checked for another event. Listing 4-8 contains the initialization and completion sections of the HSI routine.

Listing 4-9 is the main body of the Mode 1 routine. Before any calculations are done in Mode 1, the incoming pulse period is measured to see if it is too fast or too slow for mode 1. The time period between two edges is used so that the duty cycle of the waveform will not affect mode switching. If it is determined that Mode 2 should be set, Port 1.1 is set, all of the HSI lines are disabled, and the HSI lines are enabled and the variable LAST_STAT is cleared. LAST_STAT = 0 is used as a flag to indicate the first HSI interrupt in Mode 0 after Mode 1. After the mode checking and setting are complete the incremental value in Timer 2 is used to update

**POSITION.** The program then returns to the completion section of the routine.

There is a lot more code used in Mode 0 than in Mode 1, most of which is due to the multiple jump statements that determine the current and previous state of the HSI pins. In order to save execution time several blocks of code are repeated as can be seen in Listing 4-10. The first determination is that of which edge had occurred. If a Phase A edge was detected the LAST1_TIME and LAST2_TIME variables are updated so a reference to the pulse frequency will be available. These are the same variables used under Mode 1. A test is also made to see if the edges are coming fast enough to warrant being in Mode 1, if they are, the switch is made. If the last edge detected was on Phase B, the information is used only to determine direction.

```
; mode 1 HSI routine
In_mode_1:
                    tmp1,hsi_s0,#01010000B
          andb
                    no cnt
cmp_time:
                                                  : Procedure which sets mode 1 also
                                                     sets times to pass the tests
                    last2_time,last1_time
          1 d
                    lastl time, time
          s u b
                    tmpl,time,last2_time
cmpl:
          jh
                    check_max_time
          2:
                    Port1, # 00000010B
                                                    Set Pl.1 (in mode 2)
                                                    Disable all HSI
          1 d b
                    rero, to out 00000B
rero, hsi time
iosl bak, $01111111B
iosl bak, tosl
iosl bak, 7, mt hai
done_chk
                    IOC0, # 00000000B
                                                     empty the hai fifo
          1 d
          andb
                                                            , clear bit 7
          orb
                                                  . If hai is triggered then clear hai
          1 bs
          Ьr
check_max_time:
                    tmpl,time,last2_time
          s u b
          cm p
                    tmpl,max_hsil
                                                         _hsi = addition to min_hsi for
                                                     total time
                    done_chk
          jnh
set_mode_0:
andb
                                                                      set mode 0)
                    Port1, #11111100B
                                                     clear Pl.0,1
                    10C0, 001010101B
last_stat,zero
                                                    Enable all HSI
          146
          146
done chk:
                    delta_p,timer_2,tmr2_old
direct,0,add_rev
          s u b
                                                            get timer 2 count difference
          1 bc
add fwd:
          add
                    position, delta_p
                    position+2,zerō
          addc
                    load lasts
          bг
          sub
                    position, delta_p
position+2, zero
          subc
                    load lasts
$eject
                                                                                             270061-54
```

**Listing 4-9. Motor Control Mode 1 Routines** 

```
In_mode_0:
                          hsi s0,0,a rise
hsi s0,2,a fall
hsi s0,4,b rise
hsi s0,6,b fall
no_cnt
             jbs
              jbs
             108
             bг
                          last2_time,last1_time
last1_time,time
time,last2_time
 a_rise: 1d
             14
             s u b
              c m p
                           time,min_hai
             j h
                           tst_statr
 ; set model-
                                                                 ; Set Pl.O (in mode 1); Enable HSI O and 1
             orb
                           Port1, #00000001B
             146
                          IOC0. #000001018
 tst_statr:
                          last_stat,6,going_fwd
last_stat,4,going_rev
last_stat,2,change_dir
last_stat,zero
first_time
             jbs
             jbs
             168
             cmpb
                                                                 ; first time in mode0
                          inp_err
             br
                          last2_time,last1_time
last1_time,time
time,last2_time
time,min hsi
tst_statf
a_fall: 1d
             14
             s u b
             c n p
 ; set model-
                                                                 ; Set Pl.O (in mode 1); Enable HSI O and 1
                          Port1, #00000001B
IOCO, #00000101B
             orb
             1 d b
 tst_statf:
                         last_stat,4,going_fwd
last_stat,6,going_rev
last_stat,0,change_dir
last_stat,zero
first_time
inp_err
             jbs
             1 bs
             jbs
             cwbp
                                                                 ; first time in mode0
             1 e
             Ьr
b_rise: jbs
                          last_stat,0,going_fwd
                         last_stat,2,going_rev
last_stat,6,change_dir
last_stat,zero
first_time
inp_err
             jbs
             jbs
             cmpb
                                                                ; first time in mode0
             jе
             bг
b_fall: jbs
                          last_stat,2,going_fwd
                         last stat, 0, going rev
last stat, 4, change dir
last stat, zero
first time
             jbs
             ibs
             cmpb
             jе
                                                                ; first time in mode0
             bг
                          inperr
first_time:
                         hsi_s0,last_stat
done_chk ; add delta position
             s t b
             br
inp_err:
             hг
                          no_int
change_dir:
no the inc:
                         direct
                         direct, 0, going_rev
going_fwd:
                         PORT2, 001000000B direct, 001
            orb
                                                                ; set P2.6; direction = forward
             146
             a d d
                         position, #01
             Adde
                         position+2, zero
                         st_stat
            bг
going_rev:
             andb
                          PORT2, # 10111111B
                                                                ; clear P2.6
                         direct, #00
position, #01
position+2, zero
            1 d b
                                                                  direction - reverse
            dua
            subc
st_stat:
                         hsi s0, last stat
            stb
                                                                                                        270061-55
```

Listing 4-10. Motor Control Mode 0 Routines



After mode correctness is confirmed and the LASTx__TIME values are updated the LAST_STAT (Last Status) variable is used to determine the current direction of travel. The POSITION value is then updated in the direction specified by the last two edges and the status is stored. Note that the first time in Mode 0 after being in Mode 1, the Mode 1 done_chk routine is used to update POSITION, instead of the routines going_fwd and going_rev from the Mode 0 section of code. The completion section of code is then executed.

Providing the PWM value to drive the motor is done by a routine running under Software Timer 1. The first section of code, shown in Listing 4-11a, has to do with calculating the position and timer errors. Listing 4-11b shows the next section of code where the power to be supplied to the motor is calculated. First the direction is checked and if the direction is reverse the absolute value of the error is taken. If the error is greater than 64K counts, the PWM routine is loaded with the maximum value. The next check is made to see if the motor

is close enough to the desired location that the power to it should be reversed, (i.e., enter the Braking mode). If the motor is very close to the position or has slowed to the point that is likely to turn around, the *Hold_Position mode is entered*.

The determination of which modes are selected under what conditions was done empirically. All of the parameters used to determine the mode are kept in RAM so they can be easily changed on the fly instead of by re-assembling the program. The parameters in the listing have been selected to make the motor run, but have not been optimized for speed or stability. A diagram of the modes is shown in Figure 4-7.

In the *Hold_Position* mode power is eased onto the motor to lock it into position. Since the motor could be stopped in this mode, some integral control is needed, as proportional control alone does not work well when the error is small and the load is large. The BOOST variable provides this integral control by increasing the output a fixed amount every time period in which the

Listing 4-11. Motor Control Software Timer 1 Routine

```
SOFTWARE TIMER ROUTINE 1
CSEG AT 2600H
swtl_expired:
        pushf
         orb
                 port1, 100000000B
                                              set portl.7
        1 d b
                 int mask, #00001101B
                                              enable HSI, Tovf, HSO
        146
                 HSO_COMMAND, # 39H
                 HSO_TIME,TIMER1,swtl_dly
        add
                                           . Calculate time &
                                                                position error
        1 d
                 time_err+2,des_time+2
                 pos_err+2,des_pos+2
time_err,des_time,time
time_err+2,time+2
        1 d
        sub
        subc
                 pos_err,des_pos,position
        s u b
        subc
                 pos err+2, position+2
                 time_delta,last_time_err,time_err
last_time_err,time_err
        a u b
        14
        aub
                 pos_delta,last_pos_err,pos_err
        1 d
                 last_pos_err,pos_err
                 Time err = Desired time to finish - current time
;;;;;
;;;;;
                           - Desired position to finish - current position
                 Pos delta = Last position error - Curent position error Time delta = Last time error - Current time error note that errors should get smaller so deltas will be
. . . . .
. . . . .
: : : : :
                    positive for forward motion (time is always forward)
                                                                                270061-56
```

Listing 4-11a. Motor Control Software Position Counter



```
chk_dir:
           CMP
                      pos_err+2, zero
go_forward
           jge
 go_backward:
                      pos_err
pwm_dir,#00h
pos_err+2,#0ffffH
ld_max
                                            ; Pos_err = ABS VAL (pos_err)
            neq
            146
            c m p
            br
                       chk_brk
 go_forward:
           1 d b
                      pwm_dir,#01H
                      pos err+2, zero
chk brk
            Cmp
           jе
 ld_max: ldb
                      pwm_pwr,max_pwr
chk_sanity
            br
                                                Position_Error now = ABS(pos_err)
 Chk brk:
                      pos_err,pos_pnt
hold_position
pos_err,brk_pnt
ld_max
            Cmp
                                            , position error <position_control_point
           1 n h
            CMP
                                            , position_error>brake_point
braking:
                      pos_delta,zero
chk_delta
pos_delta
            cmp
           jge
            n e g
chk delta:
           cm p
                      pos_delta,vel_pnt
                                                       , velocity = pos_delta/sample_time
, jmp if ABS(velocity) < vel_pnt</pre>
                      hold position
           j n h
brake:
                      pwm_pwr,max_brk
tmp,direct
                                                       ; If braking apply power in opposite; direction of current motion
            1 d b
            notb
                      tmp
           1 d b
                      pwm_dir,tmp
                      ld pwr
Hold_position:
                                            ; position hold mode
                      pos_err, # 0,2
calc_out
tmp+2
           cm p
           j h
                                            ; if position error < 2 then turn off power
           clr
           clr
                      boost
           ВR
                      output
calc_out:
                      tmp,max_hold,#255
tmp,pos_err
pos_delta,zero
           mulub
           mulu
                                                      ; Tmp = pos_err * max_hold
           свр
                      no bst
           1 n e
                                                      ; Boost is integral control
; TMP+2 = MSB(pos_err*max_hold)
           a d d
                      boost, 104
           244
                      tmp+2,boost
           bг
                      ck_max
no bst: clr
                      boost
ck_max:
                      tmp+2,max hold
           cm p
           jnh
                      output
                     tmp+2,max_hold
pwm_pwr,tmp+2
mayed.
           1.4
output: ldb
chk_sanity:
                      ld pwr
ld_pwr:
                      rpwr,pwm_pwr
           1 d b
           notb
                      rpwr
                      pwm_dir,0,p2fwd
           ibs
p2bkwd: DI
           andb
1db
                      port2, #01111111B
                                                      ; clear P2.7
                     pwm_control,rpwr
           ΕI
p2fwd:
          DΙ
                      port2, # 10000000B
                                                      , set P2.7
           orb
                      pwm_control,rpwr
           146
                                                                                                   270061-57
```

Listing 4-11b: Motor Control Power Algorithm






Figure 4-7. Motor Control Modes

error does not get smaller. Once the error does get smaller, usually because the motor starts moving, BOOST is cleared. A sanity check can be performed at this point to double check that the 8096 has proper control of the motor. In the example the worst that can happen is the proto-

```
pwrset:
                        time_err+2,zero
end_p
end_p
                                                 ; do pos_table when err is negative
            jg t
br
111
                       nxt_pos,#(32+pos_table)
get_vals
nxt_pos,#pos_table
time+2
            cmp
jlt
lđ
                                                           ; jump if lower
            c 1 r
get_vals:
                       des_pos,[nxt_pos]+
des_pos+2,[nxt_pos]+
des_time+2,[nxt_pos]+
max_pwr,[nxt_pos]+
max_brk,max_pwr
des_pos,offset
des_pos+2,mero
last_pos_err,des_pos,position
            1 4
            1 d
            14
           14
            a d d
            addc
            s u b
end_p:
           andb
                       port1,#0111111B
                                                           : clear Pl.7
           popf
pos_table:
           dcl
                       000000000
                                               , position 0
                       0020H. 0080H
           dew
                                                 next time,
           dcl
                        0000c000H
                                                 position 1
                                                 next time,
position 2
           dcw
                        0040H, 0040H
           dcl
                       00000000
                       0060H, 00c0H
0PPPB000H
                                                  next time, position 3
           dew
           dcl
                                                  next time, power
           dcw
                       0080H, 0080H
           dcl
                       00000800H
                                                  position 4
           dcw
                       0058H, 0080H
                                                  next time,
                                                                  power
                                                  position 5
           dcl
                        00003000н
                                                  next time,
           đ c w
                       0070H, 00ffH
                       00000000Н
                                                 position 6
           dcl
                       0090H, 00f0H
                                               ; next time, ; position 7
           dew
                                                                  power
           dcl
                        00000000н
           dcw
                       0091H, 00f0H
                                                  next time,
                                                                                                       270061-59
```

Listing 4-12. Motor Control Next Position Lookup



type will need to be reset, so the sanity check was not used. If one were desired, it could be as simple as checking a hardware generated direction indicator, or as complex as checking motor condition and other environmental factors.

After all checks have been made, the power value is loaded to the RPWR register using a software inversion to compensate for the hardware inversion. Direction is determined next and the power and direction are changed in adjacent instructions with interrupts disabled to prevent changing power without direction and vice versa.

To exercise the program logic the desired position is changed based on the time value using the code and lookup table shown in Listing 4-12.

The remaining sections of the program are relatively simple, but worth discussing briefly. The initialization routine initializes the I/O features and places several variables from ROM into RAM. Having these variables in RAM makes it easier to tweak the algorithm. Timer 1 is expanded into a 32-bit timer by the interrupt routine shown in Listing 4-13.

Software timer overhead is handled by the routine shown in Listing 4-14. In this routine the status of each timer bit is checked in a shadow register. If any of the timers have expired the appropriate routine is called.

```
CSEG AT 2200H
timer ovf int:
    pushf
         iosl_bak,IOSl
iosl_bak,5,tmr_int_done
time+2
    orb
chk tl:
    1 bc
    inc
         ios1_bak, #11011111B
                        ; clear bit 5
    andb
              ; End of timer interrupt routine
    ret
                                             270061-60
```

**Listing 4-13. Motor Control Timer Interrupt Routine** 

```
CSEG AT 2220H
soft_tmr_int:
        pushf
        orb
                iosl_bak,IOSl
        jbc
                iosl_bak,0,chk
                iosl_bak, #11111110B
swt0_expired
        andb
                                         , Clear bit 0
    swtlçall
                ios1_bak',1,chk_swt2
ios1_bak,#11111101B
swt1_expired
        jbc
        andb
                                         , Clear bit 1
   _swt2rall
                iosl_bak,2,chk_swt3
iosl_bak,#11111011B
swt2_expired
        ibc
                                         ; Clear bit 2
        andb
                ios1_bak,4,swt_int
ios1_bak,411110111B
swt3_expired
        100
        andb
        call
swt_int_done:
        popf
                ; END OF SOFTWARE TIMER INTERRUPT ROUTINE
Seiect
                                                                         270061-B2
```

Listing 4-14. Motor Control Software Timer Interrupt Handler



```
swt2_expired:
      pushf
1db
             hso command, # 3AH
       a d d
             hso time, timer1, swt2 dly
                                  , set port 1.2
      òrb
             port1,#00000100B
             out_ptr,#7ffH
pulsing
      cm p
      hnh
             out_ptr.#1f0H
      1 đ
      jbc
             tr col, 0, swt2 done
             position+2, [out ptr]+
                                     position high, position low
             position, [out_ptr]+
             direct,[out_ptr]+
pwm_pwr,[out_ptr]+
                                   store 8 bytes externally
swt2_done:
      sub
             tmpl,timerl,lastl_time
      CMP
             tmp1, # 1800H
      inh
             swt2 ret
                           , keep (time last4 time) < 7000H
      a d d
             last1 time, $1000H
      andb
             port1, #11111011B
                                  ; clear portl.2
      popf
                                                                270061-61
```

**Listing 4-15: Motor Control Software Timer 2 Routine** 

The last routine, shown in Listing 4-15, is the Software Timer 2 routine which outputs some variables to external RAM. It also keeps LAST1_Time within 1800H of Timer1 to prevent overflows from occurring when the Mode 0 and Mode 1 software check this variable.

A complete listing of the program as it is used in our lab can be found in Appendix D. For a given motor or encoder it will probably be necessary to change some of the time constants on the first page of the listing. With the motor used in our experimentation, pulses are missed from time to time when direction changes quickly. If the motor were not as fast to turn around or the encoder were mounted better these problems should disappear. The missing pulses occur when switching from Mode 1 to Mode 0, other than that no anomalies were found in the lab.

Prior to the version of code just discussed, several attempts were made, one of which could be used under certain constraints. It is possible to use only modes 2 and 0 to monitor the encoder, provided the encoder

always operates smoothly and provides at least 200 microseconds between the last several edges of Phase A before reversing. This idea was originally tried because the motor was not characterized thoroughly at first, and caused problems because of the motors tendency to stop suddenly when its speed was low.


If an encoder has a lower line count and therefore more time between output pulses the two mode solution can be used. The software for the two mode version can be easily extracted form the three mode version, so it will not be presented.

#### **5.0 HARDWARE EXAMPLE**

## 5.1. EPROM Only Minimum System

The diagram in Figure 5-1 illustrates how to connect an 8096 in a minimum configuration system. Either 2764s or 27128s can be used in the system. Note that the lower EPROM contains the even bytes while the upper





one contains the odd bytes, and the addressing is not fully decoded. This means that the addressing on a 2764 will be such that the lower 4K of each EPROM is mapped at 0000H and 4000H while the upper

4K is mapped at 2000H. If the program being loaded is 16 Kbytes long the first half is loaded into the second half of the 2764s and vice versa. A similar situation exists when using 27128s.




Figure 5-1 (2 of 2).

This circuit will allow most of the software presented in this ap-note to be run. In a system designed for prototyping in the lab it may be desirable to buffer the I/O ports to reduce the risk of burning out the chip during experimentation. One may also want to enhance the system by providing RC filters on the A to D inputs, a precision VREF power supply, and additional RAM.

## 5.2. Port Reconstruction

If it is desired to fully emulate a 8396 then I/O ports 3 and 4 must be reconstructed. It is easiest to do this if

the usage of the lines can be restricted to inputs or outputs on a port by port rather than line by line basis. The ports are reconstructed by using standard memorymapped I/O techniques, (i.e., address decoders and latches), at the appropriate addresses. If no external RAM is being used in the system then the address decoding can be partial, resulting in less complex logic.

The reconstructed I/O ports will work with the same code as the on chip ports. The only difference will be the propagation delay in the external circuitry.



## 6.0 CONCLUSION

An overview of the MCS-96 family has been presented along with several simple examples and a few more complex ones. The source code for all of these programs are available in the Insite Users Library using order code AE-16. Additional information on the 8096 can be found in the Microcontroller Handbook and it is recommended that this book be in your possession before attempting any work with the MCS-96 family of products. Your local Intel sales office can assist you in getting more information on the 8096 and its hardware and software development tools.

## 7.0 BIBLOGRAPHY

MSC-96 Macro Assembler User's Guide, Intel Corporation, 1983.

Order number 122048-001.

2. Microcontroller Handbook (1985), Intel Corporation, 1984.

Order number 210918-002.

 MSC-96 Utilities User's Guide, Intel Corporation, 1983.

Order number 122049-001.

4. PL/M-96 User's Guide, Intel Corporation, 1983. Order number 122134-001.

BASIC

APPENDIX SOFTWARE

EXAMPLES

ŝ

```
CONTROLS SPECIFIED IN INVOCATION COMMAND NOSB
ERR LOC OBJECT
                               LINE
                                           SOURCE STATEMENT
                                      $TITLE('INTER1 A96. Interpolation routine 1')
                                      .,;;,; 8096 Assembly code for table lookup and interpolation
                                  4
                                      $INCLUDE(:FO.DEMO96 INC)
                                                                    ; Include demo definitions
                            =1
                                      $nolist , Turn listing off for include file
                                 53
                                               ; End of include file
    0022
                                 55
                                      RSEG at 22H
                                 56
   0022
                                 57
                                              IN VAL:
                                                                                    ; Actual Input Value
                                                               d s b
                                              TABLE_LOW.
                                 58
    0024
                                                               d sw
                                              TABLE HIGH:
    0026
                                 59
                                                               dsω
   0028
                                 60
                                              IN DIF.
                                                               d sw
                                                                                    ; Upper Input - Lower Input
                                                                       IN_DIF : byte
     0028
                                 61
                                              IN DIFB
                                                               equ
   002A
                                 62
                                              TAB_DIF.
                                                               dsω
                                                                                    , Upper Output - Lower Output
                                              OUT:
   0050
                                 63
                                                               dsω
   002E
                                 64
                                              RESULT:
                                                               dsω
                                 65
                                              OUT_DIF:
   0030
                                                               dsl
                                                                                    ; Delta Out
                                 66
                                 67
    2080
                                 68
                                      CSEG at 2080H
                                 69
                                 70
                                                     SP, #100H
    2080 A1000118
                                              LD
                                 71
    2084 B0221C
                                 72
                                      look:
                                              LDB
                                                     AL, IN VAL
                                                                    ; Load temp with Actual Value
    2087 18031C
                                 73
                                              SHRB
                                                     AL, #3
                                                                    ; Divide the bute by 8
    208A 71FE1C
                                 74
                                              ANDB
                                                     AL, #11111110B; Insure AL is a word address
                                 75
                                                                    ; This effectively divides AL by 2
                                 76
                                                                    ; so AL = IN VAL/16
                                 77
                                              LDBZE AX, AL
                                 78
   208D AC1C1C
                                                                    ; Load byte AL to word AX
                                 79
                                                     TABLE LOW, TABLE [AX]
                                                                              ; TABLE LOW is loaded with the value
   2090 A31D002124
                                 80
                                                                               ; in the table at table location AX
                                 81
                                                                                                          270061-64
```

SERIES-III MCS-96 MACRO ASSEMBLER, V1 0

F3 INTER1 A96 F3: INTER1 OBJ

SOURCE FILE

OBJECT FILE

AP-248

2095	A31D022126	82		LD	TABLE_HIGH, (TABLE+2)[AX] ; TABLE_HIGH is loaded with the
		83			; value in the table at table
		84			; location AX+2
		85			) (The next value in the table)
		86			
209A	4824262A	87		SUB	TAB_DIF, TABLE_HIGH, TABLE_LOW
		88			; TAB_DIF=TABLE_HIGH-TABLE_LOW
		87			
209E	510F2228	90		ANDB	IN_DIFB, IN_VAL, #OFH ; IN_DIFB=least significant 4 bits
		91			; of IN_VAL
20A2	AC2828	92		LDBZE	IN_DIF, IN_DIFB ; Load byte IN_DIFB to word IN_DIF
		93			
20A5	FE4C2A2B30	94		MUL	OUT_DIF, IN_DIF, TAB_DIF
		95			; Output_difference =
		96			; Input_difference*Table_difference
2044	0E0430	97		SHRAL	OUT_DIF, #4 ; Divide by 16 (2**4)
		98		ADD	OUT, OUT DIF, TABLE LOW, Add output difference to output
20AD	4424302C	99		ADD	; generated with truncated IN_VAL
		100			; as input
		101		SHRA	OUT, #4 , Round to 12-bit answer
	0A042C	102		ADDC	OUT, zero , Round up if Carry = 1
2084	A4002C	103		MDDC	not, zero , kadila ap 11 carry - 1
		104 105		CT	OUT, RESULT , Store OUT to RESULT
5087	C02E2C	105	no_inc:	31	DOTT RESIDET
	0740	105		BR	look Branch to "look "
20BA	2/08	108		ьк	Tour / Didicit to Tour
		108			·
2100	•	110	cseq	AT 2100	ОН
2100		111	csey	H1 2100	
2100	000000200034004C	112	table:	DCM	0000H, 2000H, 3400H, 4000H ; A random function
	005D006A00720078	113	00010.	DCW	5DOOH, 6AOOH, 72OOH, 78OOH
	007B007D0076006D	114		DCW	7BOOH, 7DOOH, 7600H, 6DOOH
	005D004B00340022	115		DCM	5DOOH, 4BOOH, 3400H, 2200H
2120		116		DCW	1000H
2120		117			
2122		118	END		

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

```
2. Table Lookup :
```

```
SERIES-III MCS-96 MACRO ASSEMBLER. VI O
SOURCE FILE F3 INTER2 A96
OBJECT FILE F3 INTER2 OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND NOSB
ERR LOC OBJECT
                               LINE
                                           SOURCE STATEMENT
                                      $TITLE('INTER2 A96' Interpolation routine 2')
                                                8096 Assembly code for table lookup and interpolation
                                                Using tabled values in place of division
                                      ,,,,,,,
                                      $INCLUDE(.FO.DEMO96.INC) , Include demo definitions
                            = 1
                                      $nolist ; . Turn listing off for include file
                                               ; End of include file
                                 55
                                 56
                                 57
                                      RSEG at 24H
   0024
                                 58
   0024
                                 59
                                              IN VAL
                                                                                   ; Actual Input Value
   0026
                                 60
                                              TABLE LOW:
                                                              dsw
                                                                                   ; Table value for function
   0028
                                 61
                                              TABLE INC:
                                                              d sw
                                                                                   , Incremental change in function
                                 62
                                              IN DIF:
                                                                                   ; Upper Input - Lower Input
   002A
                                                              dsω
                                              IN DIFB
     002A
                                                                      IN DIF : bute
                                                              equ
   0020
                                 64
                                              OUT:
                                                              dsw
   002E
                                 65
                                              RESULT:
                                                              dsω
                                                                      1
   0030
                                 66
                                              OUT DIF.
                                                              dsl
                                                                                   ; Delta Out
                                 67
                                 68
                                      CSEG at 2080H
   2080
                                 69
                                 70
                                 71
                                              LD
   2080 A1000118
                                                     SP, #100H
                                                                    ; Initialize SP to top of reg. file
                                 72
                                 73
                                      look:
                                              LDB
                                                     AL, IN VAL
                                                                    ; Load temp with Actual Value
   2084 B0241C
                                 74
                                              SHRB
                                                     AL, #3
                                                                    ; Divide the bute by 8
   2087 18031C
                                 75
                                              ANDB
                                                     AL, #11111110B; Insure AL is a word address
   208A 71FE1C
                                                                    ; This effectively divides AL by 2
                                 76
                                 77
                                                                    ; so AL = IN_VAL/16
                                                                    , Load byte AL to word AX
                                 78
                                              LDBZE AX, AL
   208D AC1C1C
                                 79
                                                     TABLE LOW, VAL_TABLE(AX); TABLE_LOW is loaded with the value
   2090 A31D002126
                                 80
                                              LD
                                 81
                                                                              ; in the value table at location AX
                                 82
   2095 A31D222128
                                 83
                                                     TABLE_INC, INC_TABLE[AX]; TABLE_INC is loaded with the value
                                 84
                                                                              ; in the increment table at
                                 85
                                                                              ; location AX+2
                                 86
                                                                                                                270061-66
```

```
209A 510F242A
                              87
                                           ANDB
                                                   IN_DIFB, IN_VAL, #OFH
                                                                            ; IN_DIFB=least significant 4 bits
                              88
                                                                            ; of IN VAL
209E AC2A2A
                              89
                                           LDBZE
                                                   IN_DIF, IN_DIFB
                                                                            ; Load byte IN DIFB to word IN DIF
                              90
20A1 FE4C282A30
                              91
                                           MUL
                                                   OUT DIF, IN DIF, TABLE INC
                              92
                                                                            ; Output difference =
                              93
                                                                            ; Input_difference*Incremental_change
                              94
20A6 4426302C
                              95
                                           ADD
                                                   OUT, OUT_DIF, TABLE_LOW; Add output difference to output
                              96
                                                                               generated with truncated IN_VAL
                              97
                                                                               as input
20AA 08042C
                              98
                                           SHR
                                                   DUT. #4
                                                                            ; Round to 12-bit answer
20AD A4002C
                              99
                                           ADDC
                                                                            , Round up if Carry = 1
                                                   OUT, zero
                             100
2080 C02E2C
                                   no_inc: ST
                                                    OUT, RESULT
                                                                            , Store OUT to RESULT
                             101
20B3 27CF
                             102
                                                                            ; Branch to "look: "
                                           BR
                                                    look
                             103
                             104
2100
                             105
                                           AT 2100H
                                   cseq
                             106
2100
                             107
                                   val_table:
2100 0000002000340040
                             108
                                           DCW
                                                    0000H, 2000H, 3400H, 4C00H; A random function
2108 005D006A00720078
                             109
                                           DCW
                                                    5DOOH, 6AOOH, 7200H, 7800H
2110 007B007D0076006D
                             110
                                           DCW
                                                    7BOOH, 7DOOH, 7600H, 6DOOH
2118 005D004B00340022
                             111
                                           DCW
                                                    5DOOH, 4BOOH, 3400H, 2200H
2120 0010
                             112
                                           DCW
                                                    1000H
2122
                             113
                                   inc_table:
2122 0002400180011001
                             114
                                           DCW
                                                    0200H,
                                                            0140H
                                                                     0180H,
                                                                             0110H
                                                                                     ; Table of incremental
212A D000800060003000
                                           DCW
                                                    OODOH,
                                                            0080Н,
                                                                     0090H1
                                                                             0030H
                             115
                                                                                     i differences
2132 200090FF70FF00FF
                             116
                                           DCW
                                                    00020H, OFF90H, OFF70H, OFF00H
213A EOFE90FEE0FEE0FE
                             117
                                           DCW
                                                   OFEEOH, OFE9OH, OFEEOH, OFEEOH
                             118
2142
                             119
                                   END
```

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

16

17 18

19

```
SERIES-III PL/M-96 V1 O COMPILATION OF MODULE PLMEX
OBJECT MODULE PLACED IN . F3 PLMEX1. OBJ
COMPILER INVOKED BY. PLM96.86 F3 PLMEX1. P96 CODE
              $TITLE('PLMEX1. PLM-96 Example Code for Table Lookup')
              /* PLM-96 CODE FOR TABLE LOOK-UP AND INTERPOLATION */
              PLMEX.
              DECLARE IN_VAL
                                      WORD
                                                   PUBLIC;
                                                   PUBLIC:
  3
              DECLARE TABLE_LOW
                                      INTEGER
              DECLARE TABLE HIGH
                                      INTEGER
                                                   PUBLIC:
                                      INTEGER
                                                   PUBLIC:
              DECLARE TABLE DIF
                                                   PUBLIC:
              DECLARE OUT
                                      INTEGER
  6
              DECLARE RESULT
                                      INTEGER
                                                   PUBLIC:
              DECLARE OUT DIF
                                      LONGINT
                                                   PUBLIC;
  8
              DECLARE TEMP
                                      WORD
                                                   PUBLIC;
                                       INTEGER DATA (
              DECLARE TABLE(17)
                      0000Н, 2000Н, 3400Н, 4000Н,
                                                         /* A random function */
                      5D00H, 6A00H, 7200H, 7800H,
                      7BOOH, 7DOOH, 7600H, 6DOOH,
                      5D00H, 4B00H, 3400H, 2200H,
                      1000H);
                      PROCEDURE (A,B) LONGINT EXTERNAL;
              DMPY:
                      DECLARE (A, B) INTEGER;
  12
  13
       2
              END DMPY;
              LOOP
  14
                  TEMP=SHR(IN_VAL, 4);
                                           /* TEMP is the most significant 4 bits of IN_VAL */
                                              /* If "TEMP" was replaced by "SHR(IN_VAL,4)"
  15
                  TABLE_LOW=TABLE(TEMP);
                  TABLE HIGH=TABLE(TEMP+1); /* The code would work but the 8096 would
```

/* do two shifts

OUT=SAR((TABLE_LOW+OUT_DIF),4); /* SAR performs an arithmetic right shift,

in this case 4 places are shifted

TABLE_DIF=TABLE_HIGH-TABLE_LOW;

OUT DIF=DMPY(TABLE_DIF, SIGNED(IN_VAL AND OFH)) /16;

270061-68

#/

A.3. PLM-96 Code with Expansion (Continued)

```
IF CARRY=O THEN RESULT=OUT; /* Using the hardware flags must be done
20
                  ELSE RESULT=OUT+1;
                                             /* with care to ensure the flag is tested
22
                                             /* in the desired instruction sequence
23
    1
            GOTO LOOP;
            /* END OF PLM-96 CODE */
24
   1
            END;
                                                                                                             270061-69
                    PLMEX1 PLM-96 Example Code for Table Lookup
PL/M-96 COMPILER
                    ASSEMBLY LISTING OF OBJECT CODE
                                                 STATEMENT
                                                              14
          0022
                                      PLMEX.
          0022
               A1000018
                                             LD
                                                   SP. #STACK
          0026
                                      LOOP:
          0026
                A00010
                                             LD
                                                   TEMP, IN VAL
          0029
                080410
                                   R
                                             SHR
                                                  TEMP, #4H
                                                 STATEMENT
          002C
                4410101C
                                                  TMPO, TEMP, TEMP
          0030
                A31D000002
                                                   TABLE_LOW, TABLE[TMP0]
                                                 STATEMENT 16
          0035 A31D020004
                                                   TABLE_HIGH, TABLE+2H[TMPO]
                                                 STATEMENT. 17
                                                 TABLE_DIF, TABLE_HIGH, TABLE_LOW
          AE00
                48020406
                                                 STATEMENT 18
          003E C806
                                             PUSH TABLE_DIF
          0040 410F00001C
                                             AND
                                                   TMPO, IN_VAL, #OFH
          0045
               C81C
                                             PUSH TMPO
                                             CALL DMPY
          0047
                EF0000
          004A
                0E041C
                                             SHRAL TMPO, #4H
                                                   OUT_DIF+2H, TMP2
          004D
                A01E0E
                                             LD
               A01COC
                                                   DUT DIF, TMPO
          0050
                                             LD
                                                 STATEMENT 19
                                                   TMP4, TABLE_LOW
          0053
                A00220
          0056
                0620
                                             EXT
                                                   TMP4
          0058
                641C20
                                             ADD
                                                   TMP4, TMP0
          005B
                A41E22
                                             ADDC
                                                  TMP6, TMP2
                                             SHRAL TMP4, #4H
               0E0420
          005E
                                             LD
                                                   OUT, TMP4
          0061
               A02008
                                                 STATEMENT
          0064
                B1FF1C
                                             LDB
                                                  TMPO, #OFFH
          0067
                DB02
                                             BC
                                                   60003
          0069 111C
                                             CLRB TMPO
          006B
                                      e0003:
                                                                                                        270061-70
```

**AP-248** 

```
006B 981C00
                                   CMPB RO, TMPO
006E D705
                                   BNE
                                         @0001
                                       STATEMENT
0070 A0200A
                                         RESULT, TMP4
                                   LD
0073
     2005
                                   BR
                                         @0002
                                       STATEMENT
0075
                            @0001:
0075 A0080A
                                   LD
                                         RESULT, OUT
0078 '070A
                                        RESULT
                                   INC
                                       STATEMENT
                                                    23
007A
                            @0002:
007A 27AA
                                         LOOP
                                       STATEMENT
                                                    24
                                   END
```

#### MODULE INFORMATION:

CODE AREA SIZE = 005AH 70D CONSTANT AREA SIZE = 0022H 34D DATA AREA SIZE = 0000H 0D STATIC REGS AREA SIZE = 0012H 18D

PL/M-96 COMPILER PLMEX1 PLM-96 Example Code for Table Lookup ASSEMBLY LISTING OF OBJECT CODE

OVERLAYABLE REGS AREA SIZE = 0000H OD MAXIMUM STACK SIZE = 0006H 6D

48 LINES READ

PL/M-96 COMPILATION COMPLETE 0 WARNINGS, 0 ERRORS

```
MCS-96 MACRO ASSEMBLER MULT APT: 16*16 multiply procedure for PLM-96
```

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0

SOURCE FILE: : F3: MULT: A96

OBJECT FILE: :F3:MULT.OBJ CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB

ERR LOC OBJECT	LINE	SOURCE STA	ATEMENT
	1	\$TITLE('MULT. AF	T: 16*16 multiply procedure for PLM-96')
	2		
*	3		
0018	4	SP	EQU 18H: word
	5		
0000	6	rseg	
	7	EXTRN	PLMREG : long
	8		
0000	9	cseg	· ·
•	10		
	11	PUBLIC	DMPY ; Multiply two integers and return a
	12		; longint result in AX, DX registers
	13		
0000 CC04	E 14	DMPY: POP	PLMREG+4 ; Load return address
0002 CC00	E 15	POP	PLMREG ; Load one operand
0004 FE6E1900	E 16	MUL	PLMREG,[SP]+ ; Load second operand and increment SP
	17		
0008 E304	E 18	BR	[PLMREG+4] ; Return to PLM code.
000A	19	END	

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

SERIES-III MCS-96 RELOCATOR AND LINKER, V2.0 Copyright 1983 Intel Corporation

INPUT FILES: :F3:PLMEX1. OBJ, :F3:MULT. OBJ, PLM96 LIB

OUTPUT FILE: :F3:PLMOUT. OBJ

CONTROLS SPECIFIED IN INVOCATION COMMAND:

RDM(2080H-3FFFH)

INPUT MODULES INCLUDED:

:F3:PLMEX1 OBJ(PLMEX) 12/25/84 :F3:MULT.OBJ(MULT) 12/25/84 PLM96.LIB(PLMREG) 11/02/83

#### SEGMENT MAP FOR : F3: PLMOUT. OBJ(PLMEX):

			TYPE	BASE	LENGTH	ALIGNMENT	MODULE NAME
**RE	SER	/ED*		0000Н	001AH	•	
***	GAP	***	,	001AH	0002H		
			REG	001CH	000BH	ABSOLUTE	PLMREG,
			REG	0024H	0012H	WORD	PLMEX
			STACK	0036H	0006H	WORD	•
***	GAP	***		003CH	2044H		
			CODE	2080H	0003H	ABSOLUTE	PLMEX
***	GAP	***		2083H	0001H		
	J		CODE	2084H	007CH	WORD	PLMEX
			CODE	2100H	000AH	BYTE	MULT
***	GAP	***		210AH	DEF6H		

AP-248

# SYMBOL TABLE FOR : F3: PLMOUT. OBJ(PLMEX).

ATTRIE	UTES	VALUE	NAME
			PUBLICS:
REG	WORD	0024H	IN_VAL
REG	INTEGER	0026H	TABLE_LOW
REG	INTEGER	0028H	TABLE_HIGH
REG		002AH	TABLE_DIF
REG	INTEGER	002CH	OUT
REG		002EH	RESULT
REG	LONGINT	HOEOO	OUT_DIF
REG	WORD	0034H	TEMP
CODE	ENTRY	2100H	DMPY
REG	LONG	001CH	PLMREG
NULL	NULL.	оозсн	MEMORY
NULL	NULL	1FC4H	?MEMORY_SIZE
			MODULE: PLMEX
			MODULE: MULT
			MODULE: PLMREG
RL96 C	OMPLETED,	O WARNING(S),	O ERROR(S)

SERIES-III MCS-96 MACRO ASSEMBLER, V1 0

```
SOURCE FILE F3. PULSE A96
OBJECT FILE . F3. PULSE OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND NOSB
ERR LOC OBJECT
                              LINE
                                           SOURCE STATEMENT
                                     $TITLE('PULSE A96 Measuring pulses using the HSI unit')
                                 3
                                     $INCLUDE(DEMO96 INC)
                                     $nolist ; Turn listing off for include file
                            = 1
                                 52
                                              , End of include file
                                 53
                                 54
                                              at 28H
   0028
                                     rseq
                                 55
   0058
                                 56
                                              HIGH_TIME.
                                                             dsω
   002A
                                 57
                                              LOW_TIME:
                                                              dsw
                                              PERIOD:
    0020
                                 58
                                                              dsw
                                 59
    002E
                                              HI EDGE:
                                                              dsw
                                 60
                                              LO EDGE:
    0030
                                                              dsω
                                 61
                                 62
                                 63
                                 64
                                              at 2080H
    2080
                                     cseg
                                 65
                                 66
                                 67
                                              LD
                                                      SP, #100H
    2080 A1000118
                                                      IBCO, #00000001B
                                 68
                                              LDB
                                                                             ; Enable HSI O
    2084 B10115
   2087 B10F03
                                 69
                                              LDB
                                                      HSI_MODE, #00001111B
                                                                            ; HSI O look for either edge
                                 70
                                 71
                                              ADD
                                                      PERIOD, HIGH_TIME, LOW_TIME
    208A 442A282C
                                     wait:
    208E 3E1603
                                 72
                                             JBS
                                                      IOS1, 6, contin
                                                                            ; If FIFO is full
   2091 3716F6
                                 73
                                              JBC
                                                      IOS1, 7, wait ; Wait while no pulse is entered
                                 74
    2094 B0061C
                                 75
                                     contin: LDB
                                                      AL, HSI_STATUS
                                                                              ; Load status; Note that reading
                                                                              HSI_TIME clears HSI_STATUS
                                 76
                                 77
   2097 A00420
                                 78
                                             LD
                                                      BX, HSI TIME
                                                                             ; Load the HSI_TIME
                                 79
   209A 391C09
                                 80
                                              JBS
                                                      AL, 1, hsi hi
                                                                             ; Jump if HSI.O is high
                                 81
                                                      BX, LO EDGE
                                 82
                                     hsi_lo: ST
   209D C03020
                                                      HIGH_TIME, LO_EDGE, HI_EDGE
                                 83
    20A0 482E3028
                                              SUB
    20A4 27E4
                                 84
                                              BR
                                                      waıt
                                 85
                                 86
    20A6 C02E20
                                     hsi_hi: ST
                                                      BX, HI_EDGE
```

20AF END

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

270061-77

6-68

SERIES -III MCS -96 MACRO ASSEMBLER, VI O

SOURCE FILE F3 ENHSI A96 OBJECT FILE F3 ENHSI OBJ

```
CONTROLS SPECIFIED IN INVOCATION COMMAND NOSB
ERR LOC OBJECT
                                LINE
                                            SOURCE STATEMENT
                                       $TITLE ('ENHSI A96 ENHANCED HSI PULSE ROUTINE')
                                . 1
                                       $INCLUDE(DEMO96 INC)
                                   3
                                       $nolist . Turn listing off for include file
                                   4
                             = 1
                                                 . End of include file
                                  52
                                  53
                                  54
                                       RSEG AT 28H
    0058
                                  55
                                               TIME
                                                                DSW 1
    0028
                                  56
                                                                DSW 1
                                  57
                                               LAST RISE.
    002A
                                               LAST FALL
                                                                DSW 1
                                  58
    0020
                                  59
                                               HSI SO
                                                                DSB 1
    002E
                                                IOS1_BAK:
                                                                DSB 1
    002F
                                  60
                                  61
                                               PERIOD:
                                                                DSW 1
    0030
                                               LOW TIME:
                                                                DSW 1
    0032
                                  62
                                               HIGH TIME:
                                                                DSW 1
    0034
                                  63
                                               COUNT
                                                                DSW 1
    0036
                                  64
                                  65
                                                        2080H
    2080
                                  66
                                       cseq
                                                аt
                                  67
                                  68
                                       init:
                                               LD
                                                        SP, #100H
    2080 A1000118
                                  69
                                                        IOC1, #00100101B ; Disable HSO. 4, HSO 5, HSI_INT=first,
    2084 B12516
                                  70
                                               LDB
                                                                        ; Enable PWM, TXD, TIMER1 OVRFLOW INT
                                  71
                                  72
                                  73
                                               LDB
                                                        HSI_MODE, #10011001B
                                                                                 , set hsi. 1 -; hsi. 0 +
    2087 B19903
                                                        IOCO, #00000111B
                                                                                 ; Enable hsi 0,1
                                  74
                                               LDB
    208A B10715
                                                                                 ; T2 CLOCK=T2CLK, T2RST=T2RST
                                  75
                                  76
                                                                                 , Clear timer2
                                  77
                                  78
                                  79
                                               ANDB
                                                        IOS1_BAK, #01111111B
                                                                                 , Clear IOS1 BAK. 7
    208D 717F2F
                                       waıt:
                                               ORB
                                                        IOS1_BAK, IOS1
                                                                                 , Store into temp to avoid clearing
    2090 90162F
                                  80
                                                                                 ; other flags which may be needed
                                  81
                                  82
                                                JBC
                                                        IOS1_BAK, 7, wait
                                                                                 ; If has is not triggered then
    2093 372FF7
                                  83
                                                                                 ; jump to wait
                                  84
                                                        HSI 50, HSI STATUS, #01010101B
    2096 5155062E
                                  85
                                               ANDB
                                                        TIME, HSI TIME
    209A A00428
                                  86
                                               LD
```

AP-248

ASSEMBLY COMPLETED,

209D	382E05	88		JBS	HSI_SO,O,a_rise
20A0	3A2E0F	89		JBS	HSI_SO, 2, a_fall
20A3	201A	90		BR	no_cnt
		91			_
20A5	48202832	92	a_rise:	SUB	LOW_TIME, TIME, LAST_FALL
20A9	482A2830	93		SUB	PERIOD, TIME, LAST RISE
20AD	A0282A	94		LD	LAST_RISE, TIME
2080	200B	95		BR	increment
		96			
2082	482A2834	97	a_fall:	SUB	HIGH_TIME, TIME, LAST_RISE
2086	482C2830	98	_	SUB	PERIOD, TIME, LAST_FALL
20BA	A0282C	99		LD	LAST FALL, TIME
		100	•		
20BD		101	incremen	nt:	
20BD	0736	102		INC	COUNT
20BF		103	no cnt:	BR	wait
		104	-		
2001		105		END	

NO ERROR(S) FOUND.

```
A.6. PWM Using the HSC
```

```
SERIES-III MCS-96 MACRO ASSEMBLER, V1. 0
SOURCE FILE: F3: HSODRV. A96
OBJECT FILE: :F3: HSODRV. OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB
ERR LOC OBJECT
                               LINE
                                           SOURCE STATEMENT
                                      $TITLE('HSODRY.A96: Driver module for HSO PWM'program')
                                  1
                                      HSODRV
                                                      MODULE MAIN, STACKSIZE(8)
                                              PUBLIC HSD ON 0 , HSD OFF 0
                                              PUBLIC HSO_ON_1 , HSO_OFF_1
                                              PUBLIC HSO_TIME , HSO_COMMAND
                                  9
                                              PUBLIC SP , TIMER1 , TOSO
                                 10
                                      $INCLUDE (DEMO96, INC)
                                 11
                                      $nolist ; Turn listing off for include file
                                 12
                                               . End of include file
                                 60
                                 61
   0028
                                 62
                                      rseg at 28H
                                 63
                                              EXTRN OLD_STAT
                                 64
                                                                      : byte
                                 65
                                              HSO_ON_O:
   0028
                                 66
                                                              dsw
   002A
                                 67
                                              HSO_OFF_O:
                                                              dsw
   0020
                                              HSO ON 1:
                                 68
                                                              ds₩
   002E
                                 69
                                              HS0_OFF_1:
                                                              dsw
   0030
                                 70
                                              count:
                                                              dsb
                                 71
   2080
                                 72
                                      cseg at 2080H
                                 73
                                 74
                                              EXTRN
                                                      wait : :entry
                                 75
                                 76
                                      strt:
                                              DI
   2080 FA
   2081 A1000118
                                 77
                                              LD
                                                      SP, #100H
                                                      OLD_STAT, IOSO, #OFH
   2085 510F1500
                         Ε
                                 78
                                              ANDB
   2089 950F00
                                 79
                                              XORB
                                                      OLD_STAT, #OFH
                                 80
                                 81
                                      initial:
   2080
                                                      CX, #0100H
                                 82
                                              LD
   208C A1000122
                                 83
   2090 A100101C
                                 84
                                      loop:
                                              LD
                                                      AX, #1000H
   2094 48221020
                                 85
                                              SUB
                                                      BX, AX, CX
                                 86
                                                      AX, CX
   2098 A0221C
                                              LD
                                 87
```

AP-248

209B	CO281C		88	ST	AX, HSD_ON_O
209E	C02A20		89	ST	BX, HSO_OFF_O
			90		
20A1	08011C		91	SHR	AX, #1
20A4	080120		92	SHR	BX, #1
20A7	C02C1C		93	ST	AX, HSO_ON_1
20AA	C02E20		94	ST	BX, HSO_OFF_1
			95		
20AD	EF0000	E	96	CALL	wait
			97		
20B0	0722		98	INC	CX
20B2	89000F22		99	CMP	CX, #QOFOOH
2086	D7D8		100	BNE	100p
			101		
2088	27D2		102	BR	ınitial
	-		103		
20BA			104	END	

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

```
SERIES-III MCS-96 MACRO ASSEMBLER, VI O
SOURCE FILE F3. HSOMOD A96
OBJECT FILE: F3: HSOMOD OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND. NOSB
ERR LOC OBJECT
                              LINE
                                          SOURCE STATEMENT
                                     $TITLE('HSOMOD. A96: 8096 PWM PROGRAM MODIFIED FOR DRIVER')
                                     $PAGEWIDTH(130)
                                     ; This program will provide 3 PWM outputs on HSO pins 0-2
                                     . The input parameters passed to the program are:
                                                     HSO ON N
                                                                HSO on time for pin N
                                                     HSO_OFF_N
                                                                HSO off time for pin N
                                 8
                                 9
                                             Where: Times are in timer1 cycles
                                10
                                                     N takes values from 0 to 3
                                11
                                12
                                     13
                                14
                                15
                                          NOTE: Use this file to replace the declaration section of
                                16
                                                the HSO PWM program from "$INCLUDE(DEMO96 INC)" through
                                17
                                                the line prior to the label "wait". Also change the last
                                18
                                                branch in the program to a "RET".
                                19
                                20
                                21
                                     RSEG
    0000
                                22
    0000
                                23
                                             D STAT:
                                                             DSB
                                                     HSO ON 0 : word , HSO OFF_O : word
                                             extrn
                                24
                                                     HSO_ON_1 : word , HSO_OFF_1 : word
                                25
                                             extrn
                                                     HSD TIME : word , HSD_COMMAND : byte
                                26
                                             extrn
                                                     TIMER1 : word , IOSO
                                                                               : bute
                                27
                                             extrn
                                                     SP
                                                              :word
                                28
                                             extrn
                                29
                                             public OLD_STAT
                                30
                                             OLD STAT:
                                                             dsb
                                                                     1
                                31
    0001
                                             NEW STAT:
                                                             dsb
                                32
    0002
                                33
                                34
                                35
                                     cseg
    0000
                                             PUBLIC wait
                                36
                                37
                                38
                                     wait:
                                             JBS
                                                     1050, 6, wait
                                                                              ; Loop until HSO holding register
    0000 3E00FD
                                39
                                             NOP
                                                                              ; is empty
    0003 FD
                                40
                                                     ; For opperation with interrupts 'store_stat: ' would be the
                                41
                                                     ; entry point of the routine.
                                42
                                                     ; Note that a DI or PUSHF might have to be added.
                                43
                                44
                                                                                                             270061-81
```

6-73

0004			45	store_stat:		
0004 510	F0002	Ε	46	ANDB	NEW_STAT, IOSO, #OFH ;	Store new status of HSO
0008 980	201	R	47		OLD_STAT, NEW_STAT	
OOOB DFF	3		48	JE	wait	
000D 940	201	R	49	XORB	OLD_STAT, NEW_STAT	
			50			•
			51			
0010			52	check_O.		
0010 300	0113	R	53	JBC	OLD_STAT, O, check_1 ,	Jump if OLD STAT(0)=NEW STAT(0)
0013 380	209	R	54	JBS	NEW_STAT, O, set_off_O	
			55			
0016			56	set_on_0:		
0016 B13	3000	Ε	57	LDB	HSO_COMMAND, #00110000B	Set HSO for timer1, set pin 0
0019 440	000000	Ε	58	ADD	HSO_TIME, TIMER1, HSO_OFF_O ,	Time to set pin = Timer1 value
001D 200	)7		59	BR	check_1 ;	+ Time for pin to be low
			60			
001F			61	set_off_0:		
001F B11		Ε	62	LDB	HSD_COMMAND, #00010000B ;	Set HSO for timer1, clear pin O
0022 440	000000	Ε	63	ADD	HSO_TIME, TIMER1, HSO_ON_O ;	Time to clear pin = Timer1 value
			64		i	+ Time for pin to be high
0026			65	check_1:		•
0026 310	113	R	66	JBC	OLD_STAT, 1, check_done ;	Jump if OLD_STAT(1)=NEW_STAT(1)
0029 390	209	R	67	JBS	NEW_STAT, 1, set_off_1	
			68			
002C			69	set_on_1:		
002C B13	3100	Ε	70	LDB	HSO_COMMAND, #00110001B ;	Set HSO for timer1, set pin 1
002F 440	00000	Ε	71	ADD		Time to set pin = Timer1 value
0033 200	7		72	. BR	check_done	·
			73		-	
0035			74	set_off_1:	•	
0035 B11	100	Ε	75	LDB	HSD_COMMAND, #00010001B ;	Set HSO for timer1, clear pin 1
0038 440	00000	E	76	ADD		Time to clear pin = Timer1 value
			77		i	+ Time for pin to be high
0030			78	check_done:		
003C B00	201	R	79	LDB	OLD_STAT, NEW_STAT ;	Store current status and
			80			wait for interrupt flag
			81			, ,
003F F0			82	RET		
			83	(	use "BR wait" if this routine	is used with the driver
			84			
0040			85	END		

ASSEMBLY COMPLETED, NO ERROR(S) FOUND. SERIES-III MCS-96 MACRO ASSEMBLER, VI O

```
SOURCE FILE F3 SP A96
OBJECT FILE F3 SP OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND NOSB
ERR LOC OBJECT
                              LINE
                                           SOURCE STATEMENT
                                     $TITLE('SP A96: SERIAL PORT DEMO PROGRAM')
                                  3
                                  4
                                      $INCLUDE(DEMO96, INC)
                                     $nolist , Turn listing off for include file
                                               End of include file
                            = 1
                                 53
                                 54
                                 55
                                              at 28H
   0028
                                     rseg
                                 56
   0028
                                 57
                                              CHR:
                                                      dsb
                                 58
                                              SPTEMP: dsb
   0029
                                              TEMPO: dsb
   002A
                                 59
                                              TEMP1: dsb
   002B
                                 60
                                              RCV FLAG:
   0020
                                 61
                                 62
   200C
                                 63
                                              at 200CH
                                      cseq
                                 64
   2000 9020
                                65
                                              DCW
                                                      ser_port_int
                                 66
   2080
                                67
                                              at 2080H
                                      cseg
                                 68
   2080 A1000118
                                 69
                                              LD
                                                      SP, #100H
                                 70
                                                                                     ; Set P2.0 to TXD
   2084 B12016
                                 71
                                              LDB
                                                      ICC1, #00100000B
                                72
                                 73
                                                     ; Baud rate = input frequency / (64*baud val)
                                 74
                                                     ; baud_val = (input frequency/64) / baud rate
                                 75
                                76
                                                                             39 = (12,000,000/64)/4800 baud
     0027
                                77
                                     baud_val
                                                      equ
                                78
                                79
                                     BAUD HIGH
                                                             ((baud val-1)/256) OR 80H ; Set MSB to 1
     0080
                                                      equ
                                80
                                                              (baud_val-1) MOD 256
     0026
                                     BAUD_LOW
                                                      equ
                                81
                                82
    2087 B1260E
                                83
                                             LDB
                                                      BAUD REG, #BAUD LOW
                                                      BAUD_REG, #BAUD_HIGH
   208A B1800E
                                84
                                             LDB
                                85
                                                                                                               270061-83
```

		•			
208D	B14911	86	LDB	SPCON, #01001001B	, Enable receiver, Mode 1
		87			
		88 87		; The serial p	ort is now initialized
		90			
2000	C42807	90 91	STB	SBUF, CHR	
	B1202A	92			; Clear serial Port
2073	BISOSM	93	LDB	TEMPO, #00100000B	; Set TI-temp
2004	B14008	73 94	LDB	THE MACH HOLDSON	
2079		74 95	EI	INT_MASK, #01000000B	Enable Serial Port Interrupt
	27FE		loop: BR	loop ; Wait	
2078	2/12	97	Toop. BR	roup , ware	; for serial port interrupt
	•	77 98			
209C			con cont .st:		
209C		100	ser_port_int [.] PUSHF		
2090 2090					This section of sode can be assistant
	B01129	101 102	rd_again. LDB	SPTEMP, SPSTAT	, This section of code can be replaced
	90292A	102	ORB	TEMPO, SPTEMP	, with "ORB TEMPO, SP_STAT" when the , serial port TI and RI bugs are fixed
	70292A 716029	103	ANDB	SPTEMP, #01100000B	, serial port il and ki pugs are fixed
		104	JNE		
20A6	D7F5		SHE	rd_again , Repe	at until TI and RI are properly cleared
20A8		106 107			
	362A09	107	get_byte. JBC	TEMPO, 6, put byte	, If RI-temp is not set
		108	STB	SBUF, CHR	; Store bute
	C42807	110	ANDB	TEMPO, #10111111B	, CLR RI-temp
	71BF2A	111	LDB	RCV_FLAG, #OFFH	; Set bit-received flag
2001	B1FF2C	112	LUB	MCV_FEMG: WOFFE	, set bit-received flag
2084			put_byte:		
	302018	114	ABC ABC	RCV FLAG, O, continue	; If receive flag is cleared
	352A15	115	JBC	TEMPO, 5, continue	; If TI was not set
	B02807	116	LDB	SBUF, CHR	; Send bute
	71DF2A	117	ANDB		; CLR TI-temp
2000	/1DF2H	118	niano .	TEIN OF WITOITIID	, cen il cemp
2000	717F28	119	ANDB	CHR, #01111111B	; This section of code appends
	990D28	120	CMPB	CHR, #ODH	; an LF after a CR is sent
	D705	121	JNE	clr rev	, an ares, a 12 25Hr
	B10A2B	122	LDB	CHR, #OAH	
	2002	123	BR	continue	
EUCB.	EUUE	124	Di		
2000			clr_rcv:		
	1120	126	CLRB	RCV FLAG	; Clear bit-received flag
2000	1126	127	CLRB	NO 4 _r LING	, crea, nit_Letelinen tian
20CF			continue:		
20CF		129	POPF		
20D0		130	RET		
2000	10	131	WE !		
20D1		132	END		
		132	EIND	,	

```
A to D Converter
```

SERIES-III MCS-96 MACRO ASSEMBLER, V1 0

```
SOURCE FILE: : F3: ATOD A96
OBJECT FILE: : F3: ATOD. OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB
                                            SOURCE STATEMENT
ERR LOC OBJECT
                               LINE
                                       $TITLE('ATOD. A96: SCANNING THE A TO D CHANNELS')
                                  3
                                       $INCLUDE(DEMO96. INC)
                                       $nolist : Turn listing off for include file
                                  52
                                                ; End of include file
                                  53
    0028
                                  54
                                       RSEG
                                               at 28H
                                  55
                                  56
                                                       EQU
                                                               BX: BYTE
      0020
                                               BL
                                  57
                                                       EQU
                                                               DX: BYTE
      001E
                                               DL
                                  58
    0028
                                  59
                                       RESULT TABLE:
                                               RESULT_1:
    0028
                                  60
                                                               dsw
                                               RESULT 2:
    002A
                                  61
                                  62
                                               RESULT 3:
                                                               dsω
    0020
                                  63
                                               RESULT 4:
                                                               dsω
    002E
                                  64
                                  65
    2080
                                               at 2080H
                                       cseg
                                  67
                                  68
                                                       SP, #100H -
                                                                       ; Set Stack Pointer
    2080 A1000118
                                  69
                                       start:
                                               LD
                                  70
                                               CLR
                                                       вх
    2084 0120
                                  71
                                  72
                                               ADDB
                                                       AD COMMAND, BL, #1000B
                                                                                   ; Start conversion on channel
    2086 55082002
                                      next:
                                  73
                                                                                   ; indicated by BL register
                                  74
                                  75
                                               NOP
                                                               ; Wait for conversion to start
    208A FD
                                  76
                                               NOP
    2088 FD
                                  77
                                               JBS
                                                       AD_RESULT_LO, 3, check ; Wait while A to D is busy
    208C 3B02FD
                                       check:
                                  78
                                  79
                                                       AL, AD_RESULT_LO
                                               LDB
                                                                                ; Load low order result
    208F B0021C
                                  80
                                               LDB
                                                       AH, AD_RESULT_HI
                                                                                ; Load high order result
    2092 B0031D
                                  81
                                                       DL, BL, BL
                                                                                ; DL=BL*2
    2095 5420201E
                                  82
                                               ADDB
                                  83
                                               LDBZE
                                                       DX, DL
    2099 AC1E1E
                                                       AX, RESULT_TABLE[DX] ; Store result indexed by BL*2
    209C C31E281C
                                  84
                                               ST
                                  85
                                               INCB
                                                                       ; Increment BL modulo 4
    20A0 1720
                                                       BL
```

270061-86	
27000	
	1
<b>.</b>	
BL, #03H	
ANDB BR END	
<b>∢</b> m w	
g	•
87 88 89 90 91 ND ERROR(S) FOUND.	
(5)	
ЕВВ	•
2	**
TED	
ZOAS 27DF ZOAS 27DF 20A7 ASSEMBLY COMPLETED,	
20A2 71035 20A5 27DF 20A7 EMBLY COMPL	
204 204 204 3SEMBL	
₹	

A.8. A to D Converter (Continued)

```
SOURCE FILE. : F3: A2DHSO. A96
OBJECT FILE: : F3: A2DHSO. OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB
ERR LOC OBJECT
                                          SOURCE STATEMENT
                              LINE
                                     $TITLE ('A2DHSO.A96: GENERATING PWM OUTPUTS FROM A TO D INPUTS')
                                 3
                                     ; This program will provide 3 PWM outputs on HSO pins 0-2
                                     ; and one on the PWM.
                                 5
                                 6
                                     ; The PWM values are determined by the input to the A/D converter.
                                 7
                                 8
                                     9
                                10
                                     $INCLUDE(DEMO96, INC)
                           =1
                                11
                                     $nolist ; Turn listing off for include file
                           =1
                                59
                                                 End of include file
                                60
    0028
                                61
                                     RSEG AT 28H
                                62
                                63
                                             DL
                                                     EQU
                                                             DX: BYTE
      001E
                                64
    0028
                                65
                                     ON_TIME:
    0028
                                66
                                             PWM_TIME_1:
                                                             DSW
                                67
                                             HSO ON O:
                                                             DSW
    002A
                                             HSO_ON_1:
                                                             DSW
                                68
    002C
                                69
                                             HSO_ON_2:
                                                             DSW
    002E
                                70
   0030
                                71
                                     RESULT_TABLE:
                                72
                                                             DSW
   0030
                                             RESULT_0:
                                73
                                             RESULT_1:
                                                             DSW
    0032
    0034
                                74
                                             RESULT_2:
                                                             DSW
                                75
                                                             DSW
    0036
                                             RESULT 3:
                                76
                                77
                                                             DSW
   0038
                                             NXT_ON_T:
                                78
                                             NXT_OFF_O:
                                                             DSW
    AE00
                                79
                                             NXT_OFF_1:
                                                             DSW
    0030
                                80
                                             NXT OFF 2:
                                                             DSW
   003E
   0040
                                81
                                             COUNT:
                                                             DSL
   0044
                                82
                                             AD_NUM:
                                                             DSW
                                                                               Channel being converted
                                83
                                             TMP:
                                                             DSW
   0046
   0048
                                84
                                             HSO_PER:
                                                             DSW
                                85
                                                             DSB
    004A
                                             LAST LOAD:
                                86
```

SERIES-III MCS-96 MACRO ASSEMBLER, VI O

# NTERRUPT CONTROL

```
2000
                             87
                                  cseq
                                          AT 2000H
                             88
2000 8020
                             89
                                          DCW
                                                  start
                                                                ; Timer_ovf_int
2002 1D21
                             90
                                          DCW
                                                  Atod done int
2004 8020
                             91
                                          DCW
                                                  start
                                                                ; HSI_data_int
2006 CC20
                             92
                                          DCW
                                                  HSO_exec_int
                             93
                             94
                                  $EJECT
                             95
2080
                             96
                                  csea
                                          AT 2080H
                             97
2080 A1000118
                             98
                                  start:
                                         LD
                                                  SP, #100H
                                                                  ; Set Stack Pointer
2084 011C
                             99
                                          CLR
                                                  ΑX
2086 051C
                            100
                                  wait:
                                          DEC
                                                  ΑX
                                                                  ; wait approx. 0.2 seconds for
2088 D7FC
                            101
                                          JNE
                                                  wait
                                                                  ; SBE to finish communications
                            102
208A 1144
                            103
                                          CLRB
                                                  AD_NUM
                            104
208C A1800028
                            105
                                          LD
                                                  PWM TIME 1, #080H
2090 A1000148
                            106
                                          LD
                                                  HSD PER, #100H
2094 A140002A
                            107
                                          L.D
                                                  HSO_ON_O, #040H
2098 A180002C
                            108
                                          LD
                                                  HSO ON 1, #080H
209C A1C0002E
                            109
                                          LD
                                                  HSO_ON_2, #OCOH
                            110
20A0 4500010A38
                            111
                                          ADD
                                                  NXT_ON_T, Timer1, #100H
                            112
20A5 B13606
                                          LDB
                            113
                                                  HSO COMMAND, #00110110B
                                                                              ; Set HSO for timer1, set pin 0,1
20A8 A03B04
                            114
                                          LD
                                                  HSO_TIME, NXT_ON_T
                                                                              ; with interrupt
20AB FD
                                          NOP
                            115
20AC FD
                                          NOP
                            116
20AD B12206
                            117
                                          LDB
                                                  HSD COMMAND, #00100010B
                                                                              ; Set HSO for timer1, set pin 2
2080 643804
                            118
                                          ADD
                                                  HSO_TIME, NXT_ON_T
                                                                              ; without interrupt
                            119
20B3 91074A
                            120
                                          ORB
                                                  LAST LOAD, #00000111B
                                                                        ; Last loaded value was set all pins
20B6 B10A08
                            121
                                          LDB
                                                  INT_MASK, #00001010B
                                                                         ; Enable HSO and A/D interrupts
20B9 B10A09
                            122
                                          LDB
                                                  INT_PENDING, #00001010B; Fake an A/D and HSO interrupt
20BC FB
                            123
                                          ΕI
                            124
20BD 91010F
                            125
                                          ORB
                                                  Port1, #00000001B
                                  loop:
                                                                          ; set P1.0
2000 65010040
                            126
                                          ADD .
                                                  COUNT, #01
20C4 A40042
                            127
                                          ADDC
                                                  COUNT+2, zero
20C7 71FE0F
                            128
                                          ANDB
                                                  Port1, #11111110B
                                                                          ; clear P1.0
20CA 27F1
                            129
                                          BR
                                                  loop
                            130
                            131
                                  $EJECT
```

တု

```
132
                    133
                         134
                         ..... HSO EXECUTED INTERRUPT
                    135
                         136
20CC
                    137
                         HSO exec int.
2000 F2
                                PUSHE
                    138
20CD 91020F
                                ORB
                                       Port1, #00000010B
                    139
                                                            ; Set p1 1
                    140
20D0 48380A46
                                SUB
                                        TMP, TIMER1, NXT_ON_T
                    141
2004 880046
                    142
                                CMP
                                        TMP, ZERO
20D7 DE19
                    143
                                JLT
                                        set_off_times
                    144
20D9
                    145
                         set on times
                                       NXT_ON_T, HSO_PER
2009 644838
                                ADD
                    146
20DC B13606
                    147
                                LDB
                                       HSD COMMAND, #00110110B ; Set HSD for timer1, set pin 0.1
20DF A03804
                    148
                                LD
                                       HSO_TIME, NXT_ON_T
20E2 FD
                    149
                                NOP
20E3 FD
                    150
                                NOP
                                       HSO_COMMAND, #00100010B ; Set HSO for timer1, set pin 2
20E4 B12206
                    151
                                LDB
20E7 A03804
                    152
                                LD
                                       HSO_TIME, NXT_ON_T
                    153
                                ORB
                                       LAST_LOAD, #00000111B
20FA 91074A
                    154
                                                               ; Last loaded value was all ones
                    155
20ED B02817
                    156
                                LDB
                                       PWM_CONTROL, PWM_TIME_1
                                                                 ; Now is as good a time as any
                    157
                                                                 ; to update the PWM req
20F0 2026
                    158
                                        check_done
                    159
                    160
20F2
                    161
                         set_off_times:
20F2 304A23
                    162
                                JBC
                                       LAST_LOAD, O, check_done
                    163
                                ADD
                                       NXT OFF O, NXT ON T, HSO ON O
20F5 442A3B3A 1
                    164
20F9 B11006
                    165
                                LDB
                                       HSO COMMAND, #00010000B
                                                                 ; Set HSO for timer1, clear pin O
20FC A03A04
                                LD
                                       HSO_TIME, NXT_OFF_0
                    166
                    167
20FF FD
                    168
                                NOP
2100 442C3B3C
                    169
                                ADD
                                       NXT OFF 1, NXT ON T, HSO ON 1
2104 B11106
                    170
                                LDB
                                       HSO COMMAND, #00010001B ; Set HSO for timer1, clear pin 1
2107 A03C04
                    171
                                LD
                                       HSO TIME, NXT OFF 1
                    172
                                NOP
210A FD
                    173
                                       NXT OFF_2, NXT_ON_T, HSO_ON_2
210B 442E383E
                    174
                                ADD
                                LDB
                                       HSD COMMAND, #00010010B
                    175
                                                                ; Set HSO for timer1, clear pin 2
210F B11206
                                LD
                                       HSO_TIME, NXT_OFF_2
2112 A03E04
                    176
                    177
2115 71F84A
                    178
                                ANDB
                                       LAST_LOAD, #11111000B
                                                           ; Last loaded value was all Os
                    179
                    180
                       check_done:
2118
                                ANDB
                                       Port1, #11111101B
                                                             ; Clear P1.1
2118 71FD0F
                    181
                                                                                                     270061-89
```

```
211B F3
                       182
                                   POPE
   211C F0
                       183
                                   RET
                       184
                            $EJECT
                       185
                       186
                       187
                            188
                            1,11111111111111
                                               A TO D COMPLETE INTERRUPT
                                                                             189
                       190
   211D
                       191
                            ATOD done int:
   211D F2
                       192
                                   PUSHE
   211E 91040F
                       193
                                   ORB
                                          Port1, #00000100B ; Set P1 2
                       194
   2121 51000210
                       195
                                   ANDB
                                          AL, AD_RESULT_LD, #11000000B
                                                                  ; Load low order result
   2125 B0031D
                       196
                                   LDB
                                          AH, AD RESULT HI
                                                                  , Load high order result
   2128 5444441E
                       197
                                   ADDB
                                          DL, AD_NUM, AD_NUM
                                                                   ; DL= AD NUM *2
   212C AC1E1E
                       198
                                   LDBZE
                                          DX, DL
   212F C31E301C
                       199
                                   ST
                                          AX, RESULT_TABLEIDX] ; Store result indexed by DX
                       200
                                   CMPB
                                          AL, #0100000B
   2133 99401C
                       201
   2136 D107
                       202
                                   JNH
                                          no_rnd
                                                              ; Round up if needed
   2138 99FF1D
                                   CMPB
                                          AH, #OFFH
                       203
                                                       ; Don't increment if AH=OFFH
   213B DF02
                       204
                                   JE
                                          no_rnd
   213D 171D
                       205
                                   INCB
                                          AH
                       206
   213F B01D1C
                       207
                            no rnd: LDB
                                          AL, AH
                                                     ; Align byte and change to word
   2142 1110
                       208
                                   CLRB
   2144 C31E281C
                       209
                                   ST
                                          AX, ON TIME[DX]
                       210
   2148 1744
                       211
                                   INCB
                                          AD NUM
   214A 710344
                       212
                                   ANDB
                                          HEO# , MUN GA
                                                            ; Keep AD NUM between 0 and 3
                       213
   214D 550B4402
                       214 next:
                                   ADDB
                                          AD_COMMAND, AD_NUM, #1000B
                                                                    ; Start conversion on channel
                       215
                                                                    ; indicated by AD_NUM register
                                   ANDB
                                          Port1, #11111011B
   2151 71FB0F
                       216
                                                              ; Clear P1.2
   2154 F3
                       217
                                   POPE
   2155 FO
                       218
                                   RET
                       219
                       220
   2156
                       221
                                   END
ASSEMBLY COMPLETED, NO ERROR(S) FOUND.
```

```
6-82
```

```
SERIES-III MCS-96 MACRO ASSEMBLER, V1 0
SOURCE FILE: : F3. SWPORT. A96
OBJECT FILE: : F3: SWPORT, OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB
                                          SOURCE STATEMENT
ERR LOC OBJECT
                              LINE
                                     $TITLE('SWPORT. A96: SOFTWARE IMPLEMENTED ASYNCHRONOUS SERIAL PORT')
                                     ; This module provides a software implemented asynchronous serial port
                                    ; for the 80%. HSO.5 is used for transmit data. HSI.2 is used for
                                    ; receive data. Note: the choice of HSO. 5 and HSI. 2 is arbitraru).
                                     $INCLUDE (DEMO96, INC)
                           = 1
                                 8
                                     $nolist ; Turn listing off for include file
                                             ; End of include file
                                56
                                57
                                             VARIABLES NEEDED BY THE SOFTWARE SERIAL PORT
                                58
                                59
                                             60
   0000
                                61
                                             rseq
                                62
                                63
                                     ios1_save:
                                                     dsb 1
                                                             ; Used to save contents of ios1
   0000
   0001
                                64
                                     rcve_state:
                                                     dsb 1
                                       rxrdu
                                                     egu 1
                                                             ; indicates receive done
     0001
                                65
                                       rxoverrun
                                                             ; indicates receive overflow
     0002
                                66
                                                     equ 2
                                                     equ 4
                                                             ; receive in progress flag
     0004
                                67
                                       rip
                                                             ; used to double buffer receive data
    0002
                                68 .
                                     reve buf:
                                                     dsb 1
                                                             ; used to deserialize receive
   0003
                                69
                                     rcve req:
                                                     dsb 1
   0004
                                70
                                     sample time:
                                                     dsw 1
                                                             ; records last receive sample time
                                71
   0006
                                72
                                     serial_out:
                                                     dsw 1
                                                             ; Holds the output character+framing (start and
                                                             ; stop bits) for transmit process.
                                73
                                74
                                                             ; Holds the period of one bit in units
   8000
                                     baud_count:
                                                    dsw 1
                                75
                                                             ; of T1 ticks
                                                             ; Transition time of last Txd bit that was
    000A
                                76
                                     txd_time:
                                                     dsw 1
                                                             ; sent to the CAM
                                77
                                78
                                     char:
                                                     dsb 1
                                                             ; for test only
   0000
                                79
                                80
                                             COMMANDS ISSUED TO THE HSO UNIT
                                81
                                             _____
                                82
                                                            0110101Ь
                                                                            ; timer1, set, interrupt on 5
     0035
                                83
                                     mark_command
                                                     equ
                                84
                                     space command
                                                            00101016
                                                                            ; timer1, clr, interrupt on 5
     0015
                                                    equ
                                85
                                                            0011000ь
                                                                            ; software timer O
     0018
                                     sample_command equ
                                86
                                87
                                     $eject
                                                                                                270061-91
```

## APPENDIX C SOFTWARE SERIAL POR

```
2080
                              88
                                           cseq at 2080h
                              89
2080
                              90
                                   reset loc:
                                   ; The 8096 starts executing here on reset, the program will initialize the
                              91
                              92
                                   ; the software serial port and run a simple test to excercize it.
                              93
2080 FA
                              94
                                           d i
2081 A1F00018
                              95
                                           . 1 d
                                                    sp.#OfOh
2085 C9C012
                                                    #4800
                              96
                                           push
2088 EF0000
                              97
                                           call
                                                    setup_serial_port
208B B16C08
                              98
                                           1 d b
                                                    int_mask, #01101100b
                                                                            ; serial, swt.hso.hsi
208E FB
                              99
                                           еi
                             100
                             101
208F.
                             102
                                   test1:
                             103
                                  ; A simple test of the serial port routines.
                             104
                                   ; While no characters are received an incrementing pattern is sent to the
                             105
                                   ; serial output. When a character is received the incrementing pattern
                                   ; "jumps" to the character receved and proceeds from there.
                             106
                             107
  GOOD
                             108
                                           CR
                                                    equ
                                                            ODH
                                                                                     ; Carriage return
208F B10D0C
                             109
                                           1 d b
                                                    char, #CR
2092
                                   testiloop:
                             110
2092 ACOC1C
                                                    ax, char
                             111
                                           ldbze
2095 C81C
                             112
                                           push
2097 EF3000
                             113
                                           call
                                                    char out
                             114
209A 990DOC
                             115
                                                    char, #CR
                                           cmpb
                                                                            ; Pause on Carriage return
209D D706
                             116
                                           bne
                                                    nopause
209F 011C
                             117
                                           clr
                                                    аx
20A1
                             118
                                   pause:
20A1 071C
                             119
                                           inc
                                                    аx
20A3 D7FC
                             120
                                           bne
                                                    pause
20A5
                             121
                                   nopause:
                             122
20A5 170C
                             123
                                           incb
                                                    char
                                   test2:
20A7
                             124
20A7 EF4400
                             125
                                           call
                                                    csts
                                                                            ; char ready?
20AA 98001C
                             126
                                           cmpb
                                                    a1,0
20AD DFE3
                             127
                                                    test1loop
                                           bе
                                                                             ; loop if not
20AF EF4C00
                             128
                                           call
                                                    char_in
20B2 B01C0C
                             129
                                           1db
                                                    char, al
20B5 27DB
                             130
                                           br
                                                    test1loop
                             131
                                   $eject
                                                                                                                      270061-92
```

```
132
0000
                             133
                                            cseq
                             134
0000
                             135
                                   setup_serial_port.
                             136
                                   . Called on system reset to intiate the software serial port
                             137
0000 CC22
                             138
                                           POP
                                                    СX
                                                                    ; the return address
0005 CC50
                             139
                                                                    , the baud rate (in decimal)
                                                   bх
                                           POP
0004 A107001E
                             140
                                                    dx, #0007h
                                                                    , dx:ax:=500,000 (assumes 12 Mhz crystal)
                                           1 d
0008 A120A11C
                             141
                                           1 d
                                                    ax, #0A120h
000C 8C201C
                             142
                                           divu
                                                    ax.bx
                                                                    ; calculate the baud count (500,000/baudrate)
000F C00B1C
                             143
                                           st
                                                   ax, baud count
0012 C00600
                             144
                                           st
                                                    O, serial out
                                                                    ; clear serial out
0015 B16016
                                                    ioc1, #01100000b; Enable HSO. 5 and Txd
                             145
                                           1 d b
0018 3E15FD
                             146
                                           bbs
                                                   1050,6,$
                                                                    ; Wait for room in the HSD CAM
                             147
                                                                    ; and issue a MARK command.
001B 44140A0A
                             148
                                           add
                                                   txd_time, timer1, 20
001F B13506
                             149
                                           ldb
                                                   hso command, #mark command
0022 A00A04
                             150
                                           1 d
                                                   hso_time, txd_time
0025 1102
                             151
                                           clrb
                                                   rcve_buf
                                                                    ; clear out the receive variables
0027 1103
                             152
                                           clrb
                                                   rcve_reg
0029 1101
                             153
                                           clrb
                                                   rcve_state
002B EF4800
                             154
                                           call
                                                    init_receive
                                                                    ; setup to detect a start bit
002E E322
                             155
                                           bг
                                                    [cx]
                                                                    return
                             156
                                   $eject
                             157
                             158
                                   char_out
0030
                             159
                                   . Output character to the software serial port
                             160
0030 CC22
                             161
                                           DOD
                                                   С×
                                                                    , the return address
0032 CC20
                             162
                                           рор
                                                   h-x
                                                                    ; the character for output
0034 B10121
                             163
                                           1 d b
                                                   (bx+1), #O1h
                                                                    ; add the start and stop bits
0037 642020
                             164
                                           add
                                                   bx.bx ·
                                                                        to the char and leave as 16 bit
AE00
                             165
                                   wait_for_xmit:
003A B80006
                             166
                                       · · cmp
                                                   serial out.O
                                                                    ; wait for serial out=0 (it will be cleared bu
003D D7FB
                             167
                                          bne
                                                   wait for xmit
                                                                    ; the hso interrupt process)
003F C00620
                             168
                                           s t
                                                   bx, serial_out
                                                                    , put the formatted character in serial out
0042 E322
                             169
                                           bт
                                                   [cx]
                                                                    ; return to caller
                            170
                             171
0044
                                  csts:
                             172
                                  ; Returns "true" (ax<>0) if char in has a character.
                             173
0044 011C
                             174
                                           clr
0046 300102
                             175
                                           bbc
                                                   rcve state, O, csts exit
0049 071C
                             176
                                           inc
004B
                             177
                                   csts exit:
004B F0
                            178
                                           ret
                             179
004C
                                   char in:
```

```
; Get a character from the software serial port
                             182
                             183
                                                                     ; wait for character ready
004C 3001FD
                             184
                                            bbc
                                                     rcve_state, O, char_in
004F F2
                             185
                                            pushf
                                                                     ; set up a critical region
0050 71FE01
                             186
                                            andb
                                                    rcve state, #not(rxrdu)
0053 AC021C
                             187
                                            ldbze
                                                    al, rcve_buf
0056 F3
                             188
                                            popf
                                                                     ; leave the critical region
0057 FO
                             189
                                            ret
                             190
                                    $eject
                             191
0058
                             192
                                    hso_isr:
                             193
                                    ; Fields the hso interrupts and performs the serialization of the data
                             194
                                    ; Note: this routine would be incorporated into the his service strategy
                             195
                                            for an actual system.
                             196
2006
                             197
                                                    at 2006h
                                            cseq
2006 5800
                             198
                                            đcω
                                                    hso_isr
                                                                     ; Set up vector
                             199
0058
                             200
                                            cseq
005B F2
                             201
                                            pushf
0059 64080A
                             202
                                            add
                                                    txd time, baud count
005C 880006
                             203
                                            CMD
                                                    serial_out.O
                                                                     ; if character is done send a mark
OOSE DEOD
                             204
                                            bе
                                                    send mark
0061 080106
                             205
                                            shr
                                                    serial out, #1 ; else send bit O of serial out and shift
0064 DB08
                             206
                                            bс
                                                    send mark
                                                                     ; serial_out left one place.
0066
                             207
                                   send_space:
0066 B11506
                             208
                                            1 d b
                                                    hso_command, #space_command
0069 A00A04
                             209
                                            1 d
                                                    hso time, txd time
0060 2006
                             210
                                            bг
                                                    hso_isr_exit
006E
                             211
                                   send_mark:
006E B13506
                             212
                                            ldb
                                                    hso_command.#mark_command
0071 A00A04
                             213
                                            1 d
                                                    hso_time, txd_time
                             214
                             215
0074
                                   hso_isr_exit:
0074 F3
                             216
                                            popf
0075 F0
                             217
                                            ret
                             218
                                    $e rect
                             219
0076
                             220
                                   init receive:
                             221
                                   ; Called to prepare the serial input process to find the leading edge of
                             222
                                   ; a start bit
                             223
0076 B10015
                             224
                                            1 d b
                                                    inc0.#00000000h
                                                                             , disconnect change detector
0079 B12003
                             225
                                            1 d b
                                                    hsi_mode, #00100000b
                                                                             ; negative edges on HSI 2
007C
                             226
                                   flush fifo.
007C 901600
                             227
                                                    ios1_save,ios1
                                            Orb
007F 37000B
                       R
                             228
                                                    iosi save, 7, flush fifo done
                                            bbc
                             229
0082 B0061C
                                           ldb
                                                    al, hsi status
0085 A0041C
                             230
                                           1 d
                                                    ax, hsi time
                                                                             ; trash the fifo entry
```

```
0088 717F00
                          231
                                         andb
                                                 iosi_save, #not(80h)
                                                                         ; clear bit 7.
008B 27EF
                                                 flush_fifo
                          232
                                         bг
0080
                          233
                                flush_fifo_done:
                                                 ioc0,#00010000b
008D B11015
                          234
                                        1 d b
                                                                         ; connect HSI.2 to detector
0090 FO
                          235
                                         ret
                          236
                          237
                          238
0091
                          239
                                hsi_isr:
                                ; Fields interrupts from the HSI unit, used to detect the leading edge
                          240
                                ; of the START bit
                          241
                                ; Note: this routine would be incorporated into the HSI strategy of an actual
                                ; system.
                          243
                          244
                                i
                                         cseq at 2004h
2004
                          245
2004 9100
                          246
                                         dcw
                                                 hsi isr
                                                                         ; setup the interrupt vector
                          247
0091
                          248
                                         cseq
0091 F2
                          249
                                         pushf
0092 CB1C
                          250
                                         push
0094 B00610
                          251
                                         ldb
                                                 al, hsi_status
0097 A00404
                          252
                                                 sample time, hai time
                                         1 d
009A 341C15
                          253
                                         bbc
                                                 al, 4, exit hsi
009D 3F15FD
                          254
                                         bbs
                                                 1050,7,$
                                                                          ; wait for room in HSO holding req
00A0 A00B1C
                                                 ax, baud_count
                                                                         ; send out sample command in 1/2
                          255
                                         l d
                                                                         ; bit time
00A3 08011C
                          256
                                         shr
                                                 ax, #1
00A6 641C04
                          257
                                         add
                                                 sample time, ax
00A9 B11B06
                          258
                                         1 d b
                                                 hso_command, #sample_command
00AC C00404
                          259
                                         st
                                                 sample time, hso time
OOAF B10015
                                                 inco. #00000000b
                                                                         ; disconnect hsi 2 from change detector
                          260
                                         1 d h
00B2
                          261
                                exit hsi:
OOB2 CC1C
                          262
                                         DOD
00B4 F3
                                        popf
                          263
00B5 F0
                          264
                                         ret
                          265
                                $eject
                          266
                          267
                                software_timer_isr.
00B6
                                ; Fields the software timer interrupt, used to deserialize the incomming data
                          268
                                , Note this routine would be incorporated into the software timer stategy
                          269
                          270
                                ; in an actual system.
                          271
200A
                          272
                                         cseq at 200ah
                                                 software timer isr
                                                                          , setup vector
200A B600
                          273
                                         dcw
                          274
                          275
00B6
                                         csea
00B6 F2
                          276
                                         pushf
00B7 901600
                          277
                                         orb
                                                 ios1 save, ios1
                          278
                                         andb
                                                 ios1_save, #not(O1h)
                                                                         ; clear bit O
00BA 71FE00
                                                                         ; All bits except rxrdy and overrun=0
OOBD 51FC0100
                          279
                                         andb
                                                 O, rove state, #Ofch
                    R
00C1 D70C
                          280
                                         bne
                                                 process_data
```

```
0003
                             281
                                    process_start_bit:
00C3 350604
                             282
                                            bbc
                                                    hsi_status, 5, start_ok
00C6 2FAE
                             283
                                            call
                                                     init receive
0008 2032
                             284
                                            bг
                                                    software_timer_exit
OOCA
                             285
                                   start_ok:
00CA 910401
                       R
                             286
                                            orb
                                                    rcve_state, #rip ; set receive in progress flag
00CD 2021
                             287
                                            bг
                                                    schedule_sample
                             288
OOCE
                             289
                                   process_data:
00CF 3F010E
                             290
                                            bbs
                                                    rcve_state,7,check_stopbit
00D2 180103
                             291
                       R
                                            shrb
                                                    rcve_reg, #1
00D5 350603
                                                    hsi_status, 5, datazero
                             292
                                            bbc
00D8 918003
                       R
                             293
                                            orb
                                                    rcve_reg, #80h ; set the new data bit
OODB
                             294
                                    datazero:
OODB 751001
                       R
                             295
                                            addb
                                                    rcve_state, #10h ; increment bit count
OODE 2010
                             296
                                            br
                                                    schedule_sample
                             297
00E0
                             298
                                   check_stopbit:
00E0 3506FD
                             299
                                            bbc
                                                    hsi status, 5, $ ; DEBUG ONLY
00E3 B00302
                             300
                                            ldb
                                                    rove buf, rove req
00E6 910101
                       R
                             301
                                            orb
                                                    rcve_state, #rxrdy
00E9 710301
                             302
                                            andb
                                                    rcve_state, #03h ; Clear all but ready and overrun bits
00EC 2F88
                             303
                                            call
                                                    init_receive
00EE 200C
                             304
                                                    software timer exit
                                            br
                             305
00F0
                             306
                                   schedule sample:
00F0 3F15FD
                             307
                                            bbs
                                                    ios0,7,$
                                                                     ; wait for holding reg empty
OOF3 B11806
                             308
                                            1 d b
                                                    hso_command, #sample_command
00F6 640804
                             309
                                            add
                                                    sample time, baud count
00F9 C00404
                             310
                                            st
                                                    sample_time.hso_time
                             311
OOFC
                             312
                                   software_timer_exit:
OOFC F3
                             313
                                            DODE
OOFD FO
                             314
                                            ret
                             315
                             316
00FE
                             317
                                            end
```

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

MOTOR

NDIX

PROGRAM

```
SERIES-III MCS-96 MACRO ASSEMBLER, VI O
SOURCE FILE: : F3: MOTCON: A96
OBJECT FILE. : F3: MOTCON. OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB
ERR LOC OBJECT
                         LINE
                                     SOURCE STATEMENT
                                $TITLE ('MOTCON. A96: Motor Control Example Program')
                                        USE WITH C-STEP or later parts
                            5
                                                                         December 20, 1984
                                $INCLUDE(DEMO96. INC)
                      = 1
                                $nolist ; Turn listing off for include file
                           56
                                         ; End of include file
                           57
                                                Initial Values
                           58
                                59
      001E
                           60
                                min hsil t
                                                equ
                                                        30 ; min period for PHA edges in model before mode2
                           61
      0030
                           62
                                min_hsi_t
                                                equ
                                                        2*min_hsi1_t
                           63
                                                            ; min period for PHA edges in modeO before model
                           64
      0069
                           65
                                max_hsi1_t
                                                equ
                                                        3*min_hsi1_t + min_hsi1_t/2
                                                           ; max period for PHA edges in model before modeO
                           66
                           67
                           68
                                                                ; delay for HSO timer O (timed count of pulses)
                           69
                                HSOO_dly_period equ
                                                        110
      006E
                           70
                                                                ; min period for 5 T2 clocks before mode 1
                           71
      00FA
                           72
                                swt1_dly_period equ
                                                        250
                                                                ; delay for software timer 1
                           73
                                swt2 dly period equ
                                                        250
                                                                ; delay for software timer 2
      OOFA
      OOFF
                           74
                                max power
                                                equ
                                                        Offh
                           75
      OOFF
                                max_brake
                                                equ
                                                        Offh
      0080
                           76
                                maximum hold
                                                equ
                                                        080H
                           77
                                brake pnt
                                                        1200
      0480
                                                equ
                           78
                                position pnt
                                                        100
      0064
                           79
                                velocity_pnt
     0010
                           80
                           81
                           82
                                RSEG at 024H
    0024
                           83
    0024
                           84
                                        tmo:
                                                        dsl 1
                           85
                                        timer 2:
                                                        ds1 1
    0028
                                                                                                    270061-97
```

ტ 8

```
0050
                               86
                                             tmr2 old:
                                                               dsl 1
0030
                               87
                                             position:
                                                               ds1 1 .
0034
                               88
                                             des_pos.
                                                               ds1 1
0038
                               89
                                             pos_err
                                                               dsl 1
0030
                               90
                                             delta p
                                                               ds1 1
0040
                               91
                                             time.
                                                               dsl 1
0044
                               92
                                             des_time:
                                                               dsl 1
0048
                               93
                                             time_err:
                                                               dsl 1
                               94
                               95
                                     $EJECT
                               96
004C
                               97
                                             last time err
                                                               dsw 1
004E
                               98
                                             last_pos_err.
                                                               dsw 1
0050
                               99
                                             pos delta.
                                                               dsw 1
0052
                              100
                                             time_delta
                                                               dsw 1
0054
                              101
                                             last_pos.
                                                               dsw 1
0056
                              102
                                             last1 time:
                                                               dsw 1
0058
                              103
                                             last2_time.
                                                               dsw 1
005A
                              104
                                             boost:
                                                               dsw 1
005C
                              105
                                             tmp1:
                                                               dsw 1
005E
                              106
                                             out ptr.
                                                               dsw 1
0060
                              107
                                             offset.
                                                               dsw 1
0062
                              108
                                             nxt_pos:
                                                               dsw 1
0064
                              109
                                                               dsw 1
                                             TPWT:
0066
                              110
                                             old t2:
                                                               dsw 1
                              111
8400
                              112
                                             direct:
                                                               dsb 1
                                                                       ; 1=forward, O=reverse
0069
                              113
                                                              dsb 1
                                             pwm dir:
006A
                              114
                                             hsi_s0:
                                                               dsb 1
006B
                              115
                                             last_stat:
                                                               dsb 1
0060
                              116
                                             pwm pwr:
                                                               dsb 1
006D
                              117
                                             ios1 bak:
                                                               dsb 1
006E
                              118
                                             TR COL:
                                                               DSB 1
                                                                       ; COLLECT TRACE IF TR COL=00
006F
                              119
                                             main_dly:
                                                               dsb 1
                              120
0070
                              121
                                             max_pwr:
                                                               dsw 1
0072
                              122
                                                               dsw 1
                                             max_brk:
0074
                              123
                                             max_hold:
                                                               dsw 1
0076
                              124
                                             vel_pnt:
                                                               dsw 1
0078
                              125
                                             brk_pnt:
                                                               dsw 1
007A
                              126
                                             pos_pnt:
                                                               dsw 1
007C
                              127
                                             HS00_dlg:
                                                               dsw 1
007E
                              128
                                             swt1_dly:
                                                               đsw 1
0080
                              129
                                             swt2 dlu:
                                                               dsw 1
                              130
0082
                                             min_hsi:
                                                               đsw 1
00B4
                              131
                                             min hsil:
                                                               dsw 1
0086
                              132
                                             max_hs11:
                                                               dsw 1
                              133
                              134
                              135
0100
                                    dseg at 100H
                                                                                                                         270061-98
```

```
136
                             137
                                    mode_view:
0100
0102
                             138
                                    count_out:
                                                     dsω
                                                             1
                             139
                                    err_view:
                                                     dsω
                                                             1
0104
                             140
                             141
                              142
                                    $e ject
                             143
                             144
                                            PIN#
                                                     PORT
                                                             FLAG USAGE
                             145
                                                             modeO 0
                                            22
                                                    P1. 0
                                                                       model 1
                                                                                mode2 1 or O
                             146
                                            23
                                                     P1 1
                                                                              0
                             147
                                                             software timer 2 routine enter/leave
                             148
                                            24
                                                    P1 2
                                            25
                                                    P1 3
                                                             Main program toggle
                             149
                                                    P1. 4
                                                             HSI overflow toggle
                             150
                                            26
                             151
                                            37
                                                    P1. 5
                                                             software timer O routine enter/leave
                                                    P1. 6
                             152
                                            38
                                                             hsi int enter/leave
                                                             software timer 1 routine enter/leave
                             153
                                            39
                                                    P1. 7
                                                             Input direction (O=reverse, 1=forward)
                             154
                                            40
                                                    P2. 6
                                                    P2. 7
                                                             direction O=rev, 1=fwd
                             155
                                            45
                             156
                                                     2000H
                             157
                                    cseq
                                            at
2000
                             158
                                            d c w
                                                     timer_ovf_int
2000 0022
2002 1020
                             159
                                            dcω
                                                     atod done int
                                            dcω
                                                     hsi data int
2004 0424
                             160
                                            dcω
                                                    hso_exec_int
2009 8055
                             161
                                                     hsi O int
                             162
                                            dcω
2008 1020
                             163
                                            dcω
                                                     soft tmr int
200A 2022
                                                     ser_port_int
2000 1020
                             164
                                            dcω
                             165
                                            dcw
                                                     external_int
200E 1020
                             166
                                    atod_done_int:
2010
                             167
                                   hsi O int:
                             168
2010
                                    ser_port_int:
2010
                             169
                                    external int:
2010
                             170
                             171
                                            at
                                                     2080H
2080
                              172
                                    csea
                             173
                                                     sp, #OFOH
                             174
                                    init:
                                            1 d
2080 A1F00018
                                                     pwm_control, #OFFH
                             175
                                            1 d b
2084 B1FF17
                             176
                                            clrb
                                                     direct
2087 1168
                             177
                                                     tmp1,#6000
                                                                              ; wait about 3 seconds for motor
                              178
                                            l d
2089 A170175C
                              179
                                    delau:
                                            dec
                                                     tmp1
                                                                          to come to a stop
208D 055C
                                                                              ; wait 0.512 milliseconds
                              180
                                            djnz
                                                     direct.$
208F E068FD
                                                     tmp1, zero
2092 88005C
                             181
                                            cmp
                                                     delay
2095 D2F6
                              182
                                            јgt
                             183
                                            ldb
                                                     port1, #OFFH
2097 B1FF0F
                              184
                                                     port2,#OffH
209A B1FF10
                              185
                                            1 d b
                                                                                                                            270061-99
```

Ó

```
209D B12516
                      186
                                     ldb
                                              IDC1, #00100101B ; Disable HSD 4, HSD. 5, HSI_INT=first,
                      187
                                                               ; Enable PWM, TXD, TIMER1_OVRFLOW INT
                      188
20A0 71FC0F
                      189
                                     andb
                                              Port1, #11111100B
                                                                        ; clear P1. O. 1 (set mode O)
20A3 B19903
                      190
                                     1 d b
                                                                        ; set hsi. 1,3 -; hsi. 0,2 +
                                              HSI mode, #10011001B
20A6 B15715
                      191
                                     1 d b
                                              IOCO, #01010111B
                                                                        , Enable all hsi
                      192
                                                                        ; T2 CLOCK=T2CLK, T2RST=T2RST
                      193
                                                                        . Clear timer2
                      194
                            $eject
                      195
20A9 A00400
                      196
                                     l d
                                              zero, hsi time
                      197
20AC 0140
                                     Clr
                                              time
20AE 0142
                      198
                                     clr
                                              time+2
2080 0128
                      199
                                     clr
                                              timer 2
                      200
20B2 012A
                                     clr
                                              timer_2+2
                      201
                                     clr
20B4 0130
                                              position
                      202
                                     clr
2086 0132
                                              position+2
                      203
                                     clr
                                              last pos
20B8 0154
                      204
                                     clr
                                              des pos
20BA 0134
                      205
20BC 0136
                                     clr
                                              des pos+2
20BE 0144
                      206
                                     clr
                                              des time
2000 0146
                      207
                                     clr
                                              des time+2
                      208
                                     1 d
                                              last1 time, Timer1
20C2 A00A56
                                              last2_time, last1_time, #800H
2005 4900085658
                      209
                                     sub
                      210
                                     clrb
                                              ios1 bak
20CA 116D
                      211
                                     clrb
                                              int pending
20CC 1109
20CE A1F0015E
                      212
                                     1 d
                                              out_ptr, #1FOH
20D2 A13C0082
                      213
                                     1 d
                                              min hsi, #min hsi t
20D6 A11E00B4
                      214
                                     1 d
                                             min_hsil, #min_hsil_t
                      215
20DA A1690086
                                     1 d
                                              max hsil, #max hsil t
                      216
                                     1 d
                                             HSOO_dly, #HSOO_dly_period
20DE A16E007C
                      217
                                     1 d
                                              swt1_dly.#swt1_dly_period
20E2 A1FA007E
                      218
                                     1 d
20E6 A1FA00B0
                                              swt2_dly, #(swt2_dly_period)
                      219
                                     1 d
20EA A1FF0070
                                             max_pwr, #max_power
                      220
                                     1 d
                                             max_brk, #max_brake
20EE A1FF0072
20F2 A1800074
                      221
                                     1 d
                                              max hold, #maximum hold
                      222
                                     1 d
                                              brk ont #brake ont
20F6 A1B00478
20FA A164007A
                      223
                                     1 d
                                              pos_pnt, #position_pnt
                      224
                                     1 d
                                             vel pnt. #velocity pnt
20FE A1100076
                      225
                                     1 d
2102 A1002962
                                             nxt_pos, #pos_table
                                     146
2106 B0006C
                      226
                                              pwm_pwr, zero
                      227
                                     1 d b
                                              pwm dir, #O1h
                                                                        ; FORWARD
2109 B10169
                      228
                                     ldb
210C B12D08
                      229
                                              int_mask, #00101101B
                                                                        ; Enable tmr_ovf, hsi, swt, HSO, interrupts
                      230
                                     1 d b
                                             hso_command,#30H
210F B13006
                                                                         set HSD 0
                      231
                                     add
2112 447COAO4
                                             hso_time, timer1, HSOO_dly
                      232
2116 FD
                                     nop
                      233
                                     NOP
2117 FD
                      234
                                     1 d b
2118 B13906
                                             hso_command,#39H
                                                                       ; set swt 1
                      235
                                     add
                                             hso_time, timer1, swt1_dly
211B 447E0A04
                                                                                                                           270061-A0
```

```
211F FD
                        236
                                    nop
2120 FD
                        237
                                    nop
                                           hso_command,#3AH . , set swt_2
                        238
                                    1 d b
2121 B13A06
                        239
                                           hso_time, timer1, swt2_dly
2124 44800A04
                                    add
                        240
2128 A00A40
                        241
                                    1 d
                                           time, TIMER1
212B A00C2C
                        242
                                    1 d
                                           tmr2 old, timer2
212E FB
                        243
                        244
                                           main_prog
212F E7CE06
                        245
                        246
                        247
                             $eject
                        248
                        249
                        250
                                                TIMER INTERRUPT SERVICE
                        251
                        252
                             253
                        254
                                    CSEG AT 2200H
2200
                        255
                        256
                             timer_ovf_int
2200
2200 F2 -
                        257
                                    pushf
                        258
                        259
                                           iosi bak, IOSi
2201 90166D
                                    OTD
                                           ios1_bak, 5, tmr_int_done
2204 356D05
                        260
                             chk t1. jbc
                                           time+2
2207 0742
                        261
                                    inc
                                           1051 bak, #11011111B
                                                                , clear bit 5
                        295
                                    andb
2209 71DF6D
                        263
250C
                             tmr int_done
220C F3
                        264
                                    popf
                                                 ; End of timer interrupt routine
220D F0
                        265
                                    ret
                        266
                        267
                        268
                             269
                                        SOFTWARE TIMER INTERRUPT SERVICE ROUTINE
                        270
                        271
                             272
                        273
                                    CSEG AT 2220H
5550
                        274
                        275
                        276
                             soft_tmr_int
5250
                        277
                                    pushf
2220 F2
                        278
                                    orb
                                           ios1_bak, IOS1
2221 90166D
2224
                        279
                             chk_swt0:
                        280
                                    Ibc
                                           1051 bak, O, chk Swt1
2224 306D03
                                           ios1_bak,#11111110B
                                                                ; Clear bit 0 - end swt0
2227 71FE6D
                        281
                                    andb
                                           swtO expired
                        282
                                    call
                        283
                             chk_swt1:
222A
                                           10s1_bak, 1, chk_swt2
                        284
                                    3 b c
222A 316D06
                        285
                                    andb
                                           ios1 bak, #11111101B
                                                                ; Clear bit 1
222D 71FD6D
                                                                                                  270061-A1
```

270061-A2

```
2233 326D06
                            288
                                                  ios1 bak, 2, chk swt3
                                          .1 b c
2236 71FB6D
                                          andb
                                                  ios1 bak, #11111011B
                                                                          ; Clear bit 2
2239 EF4401
                            290
                                          call
                                                  swt2 expired
2230
                            291
                                  chk swt3:
223C 346D03
                            292
                                          1bc
                                                  ios1_bak,4,swt_int_done
223F 71F76D
                            293
                                          andb
                                                  ios1 bak, #11110111B
                                                                        ; Clear bit 3
                            294
                                          call
                                                  swt3 expired
                            295
2242
                            296
                                  swt_int_done:
2242 F3
                            297
                                          popf
2243 FO
                            298
                                                  ; END OF SOFTWARE TIMER INTERRUPT ROUTINE
                                          ret
                            299
                            300
                                  $eject
                            301
                            302
                            303
                                  . . . . . .
                                                          SOFTWARE TIMER ROUTINE ()
                            304
                                  . . . . . . .
                                                          NOW USING HSO O TO TRIGGER
                            305
                                  306
2280
                            307
                                          CSEG AT 2280H
                            308
                                  hso_exec_int.
                                                                , Check mode - Update position in mode 2
2280
                            309
                            310
                                          PUSHF
2280 F2
                            311
                                                  HSO COMMAND, #30H
2281 B13006
                            312
                                          1 d b
2284 447C0A04
                            313
                                          add
                                                  HSO TIME, TIMER1, HSOO dly
                            314
                                          orb
                                                  port1, #00100000B
2288 91200F
                            315
                                                                          ; set P1.5
                                                  Timer 2, TIMER2
228B A00C28
                            316
                                          1 d
228E 390F18
                            317
                                                  Port1, 1, in_mode2
                                          165
                            318
2291
                            319
                                  in model:
2291 4866285C
                            320
                                                  tmp1, Timer_2, old_t2
                                                                          ; Check count difference in tmp1
                                          sub
2295 8902005C
                            321
                                          cmp
                                                  tmp1,#2
                                                  end_swt0
2299 D94C
                            322
                                          Jħ
                            323
                                  set_modeO:
229B
                            324
                                                  Port1, 0, end swt0
                                                                          ; if alreadu in mode O
229B 300F49
                                          1 b c
                                                                          ; Clear P1. 0, P1. 1 (set mode 0)
                                          andb
                                                  Port1, #11111100B
229E 71FC0F
                            325
                                                  IDC0, #01010101B
                                                                          ; enable all HSI
                            326
                                          1 d b
22A1 B15515
                            327
                                                  last stat, zero
22A4 B0006B
                                          1db
22A7 203E
                            328
                                          br
                                                  end_swt0
                            329
22A9
                            330
                                  in mode2:
22A9 482C283C
                            331
                                          sub
                                                  delta_p, timer_2, tmr2_old
                                                                                 ; get timer2 count difference
                            332
                                          1 d
                                                  tmr2_old.timer_2
22AD A0282C
                            333
                            334
                                          ıbc
                                                  direct, O, in rev
2280 306808
                            335
```

swt1_expired

2230 EFCD03

2233

286

287

call

chk_swt2:

```
2283 643030
                          336
                                in_fwd: add
                                               position, delta_p
22B6 A40032
                                               position+2, zero
                          337
                                       addc
2289 2006
                          338
                                       bг
                                               chk_mode
                          339
2288 683030
                          340
                                in rev: sub
                                               position, delta p
22BE A80032
                          341
                                               position+2, zero
                          342
                          343
                                chk mode:
22C1 4866285C
                          344
                                                                     ; Check count difference in tmp1
                                               tmp1, Timer_2, old_t2
22C5 8905005C
                          345
                                               tmp1,#5
                                                                     ; set model if count is too low
                                       cmp
2209 D210
                          346
                                       jąt
                                               end swtO
                                                                     ; count <= 5
                          347
22CB
                          348
                                set model:
                                                                     ; Clear P1.1, set P1.0 (set mode 1)
22CB 71FD0F
                          349
                                       andb
                                               Port1, #11111101B
22CE 91010F
                                               Port1, #00000001B
                          350
                                       orb
22D1 B10515
                          351
                                       ldb
                                               IOCO, #00000101B
                                                                     ; enable HSI O and 1
22D4 A00400
                          352
                                       l d
                                               zero, HSI TIME
22D7 48840A56
                          353
                                       sub
                                               last1 time, Timer1, min hsi1
                          354
                                                    ; set up so (time-last2_time)>min_hsi1 on next HSI
                          355
                               $EJECT
                          356
                          357
                                clr_hsi.
22DB
                                               ZERO, HSI TIME
22DB A00400
                          358
22DE 717F6D
                          359
                                       andb
                                               ios1 bak, #01111111B
                                                                            , clear bit 7
22E1 90166D
                          360
                                       orb
                                               ios1 bak, 10s1
                                               ios1_bak,7,clr_hsi
                                                                     ; If hai is triggered then clear hai
22E4 3F6DF4
                          361
                                       jbs
                          362
                          363
                                end swtO:
22E7
                                               old_t2, TIMER_2
22E7 A02866
                          364
                                       1 d
                                               port1, #11011111B
22EA 71DF0F
                          365
                                       andb
                                                                     , clear P1.5
                          366
                                       POPE
22ED F3
22EE F0
                          367
                                       ret
                          368
                          369
                          370
                          371
                               SOFTWARE TIMER ROUTINE 2
                          372
                          373
                               374
2380
                          375
                                       CSEG AT 2380H
                          376
2380
                          377
                                swt2_expired:
2380 F2
                          378
                                       pushf
                          379
                                       ldb
                                               hso_command,#3AH
                                                                     ; set swt 2
2381 B13A06
                                               hso_time, timer1, swt2_dly
2384 44800A04
                          380
                                       add
                          381
2388 91040F
                          382
                                       orb
                                               port1, #00000100B
                                                                     ; set-port 1.2
                                               out_ptr, #7ffH
2388 89FF075E
                          383
                                       cmp
238F D104
                          384
                                       bnh
                                               pulsing
                          385
                                               out ptr. #1fOH
2391 A1F0015E
                                                                                                           270061-A3
```

270061-A4

```
386
2395
                          387
                                pulsing:
2395 306E0C
                          388
                                               tr_col, 0, swt2_done
                                       Jbc
                          389
2398 C25F32
                          39Ó
                                       st
                                               position+2,[out_ptr]+ ; position high, position low
239B C25F30
                          391
                                       st
                                               position, [out_ptr]+
                          392
239E C25F68
                          393
                                       st
                                               direct, [out ptr]+
23A1 C25F6C
                          394
                                       st
                                               pwm pwr, [out ptr]+
                          395
                          396
                                                                     ; store 8 bytes externally
                          397
23A4
                          398
                               swt2_done:
23A4 48560A5C
                          399
                                       sub
                                               tmp1, timer1, last1 time
23AB 8900185C
                          400
                                       cmp
                                               tmp1, #1800H
23AC D104
                          401
                                       Jnh
                                               swt2_ret
                                                              ; keep (Timer1-last1_time)<2000H</pre>
                          402
23AE 65001056
                          403
                                               last1_time,#1000H
                                       add
23B2
                          404
                                swt2 ret:
23B2 71FB0F
                          405
                                               port1, #11111011B
                                                                   ; clear port1.2
                                       andb
23B5 F3
                          406
                                       popf
23B6 F0
                          407
                                       ret
                          408
                          409
                               $EJECT
                               410
                                              HSI DATA AVAILABLE INTERRUPT ROUTINE
                          411
                          412
                               413
                          414
                               ; This routine keeps track of the current time and position of the motor
                               . The upper word of information is provided by the timer overflow routine
                          415
                          416
2400
                          417
                                       CSEG AT 2400H
                          418
                               now_mode_1:
                                               br
                                                      in mode 1
                                                                     , used to save execution time for
2400 20CE
2402 2007
                          419
                               no_int1:
                                                      no int
                                                                     ; worst case loop
                                               bг
                          420
2404 F2
                          421
                               hsi data int:
                                               pushf
                          422
                                       orb
                                               port1, #01000000B
                                                                     ; set P1.6
2405 91400F
2408 717F6D
                          423
                                       andb
                                               ios1 bak, #01111111B
                                                                     ; Clear ios1 bak.7
240B 90166D
                          424
                                       orb
                                               ios1 bak, ios1
                                                                     ; If hai is not triggered then
240E 376DF1
                          425
                                       Jbc
                                               ios1_bak,7,no_int1
                                                                     ; jump to no int
                          426
2411
                          427
                               get values:
2411 A00C28
                          428
                                       1 d
                                               timer 2, TIMER2
                                               hsi 50, HSI STATUS, #01010101B
2414 5155066A
                          429
                                       andb
2418 A00440
                          430
                                       1 d
                                               time, HSI TIME
                          431
241B 380FF2
                          432
                                               port1, O, now_mode_1
                                                                     ; jump if in mode 1
                                       Jbs
                          433
                          434
241E
                               In mode 0:
241E 386A0B
                          435
                                               hsi_s0.0.a_rise
                                       Jbs
```

```
2421 3A6A2C
                               436
                                              .ibs
                                                       hsi s0,2,a fall
                               437
2424 3C6A4D
                                              ibs
                                                       hsi_s0,4,b_rise
                               438
                                                       hsi s0,6,b fall
2427 3E6A5A
                                              jbs
242A 2094 -
                               439
                                                       no_cnt
                                              bг
                               440
                                     a_rise: ld
242C A05658
                               441
                                                       last2 time, last1 time
                                                       last1_time, time
242F A04056
                               442
                                              1 đ
                                                       time, last2 time
2432 685840
                               443
                                              sub
2435 888240
                               444
                                                       time, min hsi
                                              CMD
2438 D906
                               445
                                              Jh
                                                       tst_statr
                               446
                                     ; set mode1-
243A 91010F
                               447
                                              orb
                                                      Port1, #00000001B
                                                                                 ; Set P1.0 (in mode 1)
                                                       IOCO, #00000101B
                                                                                 ; Enable HSI O and 1
243D B10515
                               448
                                              1 d b
                               449
                                     tst_statr:
2440
                                                      last_stat, 6, going fwd
2440 3E6B5B
                               450
                                              jbs
2443 3C6B67
                               451
                                              ibs
                                                      last_stat, 4, going rev
                               452
                                                       last_stat, 2, change_dir
2446 3A6B50
                                              Jbs
2449 98006B
                               453
                                              cmpb
                                                       last stat, zero
244C DF46
                              454
                                                      first time
                                                                                ; first time in modeO
                                              18
244E 27B2
                               455
                                              bг
                                                      no_int1
                               456
                                                       last2_time, last1_time
2450 A05658
                               457
                                     a fall: 1d
2453 A04056
                               458
                                              1 d
                                                       last1 time, time
                               459
                                                       time, last2 time
2456 685840
                                              sub
2459 888240
                               460
                                                       time, min hsi
                                              c mp
245C D906
                               461
                                              Jh
                                                       tst_statf
                               462
                                     ; set mode1-
                                                      Port1, #00000001B
                                                                                 ; Set P1 O (in mode 1)
245E 91010F
                               463
                                              orb
                                                       IOCO, #00000101B
                                                                                 ; Enable HSI O and 1
2461 B10515
                               464
                                              1 d b
                                     $EJECT
                               465
                                     tst statf.
2464
                              466
                                                      last_stat, 4, going_fwd
2464 3C6B37
                              467
                                              Jbs
2467 3E6B43
                              468
                                              Jbs
                                                      last_stat, 6, going_rev
246A 386B2C
                              469
                                              ıbs
                                                      last stat. O, change dir
246D 98006B
                              470
                                                      last stat, zero
                                             cmpb
                              471
                                                      first time
                                                                                ; first time in modeO
2470 DF22
                                              Jе
                                                      no int
2472 2057
                              472
                                              bг
                              473
                                                      last stat, O, going fwd
2474 386B27
                              474
                                     b_rise. jbs
                                                      last stat, 2, going rev
2477 3A6B33
                              475
                                              ibs
                              476
                                              Jbs
                                                      last_stat, 6, change_dir
247A 3E6B1C
                                                      last_stat, zero
247D 98006B
                              477
                                             cmpb
                                                      first time
                                                                                ; first time in modeO
2480 DF12
                              478
                                              Je
2482 2047
                              479
                                              bг
                                                      no int
                              480
                                                      last_stat, 2, going_fwd
                              481
                                     b_fall: jbs
2484 3A6B17
                              482
                                              Jbs
                                                      last_stat, O, going_rev
2487 386B23
                              483
                                              ibs
                                                      last stat, 4, change dir
248A 3C6B0C
                              484
                                              cmpb
                                                      last_stat, zero
248D 98006B
2490 DF02
                              485
                                              Jе
                                                      first_time
                                                                                ; first time in modeO
                                                                                                                          270061-A5
```

```
2492 2037
                              486
                                                     no_int
                                             bт
                              487
2494
                              488
                                    first_time.
2494 C46B6A
                              489
                                             stb
                                                     hsı sO, last stat
                              490
2497 2072
                                             bг
                                                     done_chk
                                                                      , add delta position
                              491
                              492
2499
                              493
                                    change_dir:
2499 1268
                                                     direct
                              494
                                             notb
249B 306B0F
                              495
                                    no_inc: jbc
                                                     direct, O, going_rev
                              496
                              497
249E
                                    going_fwd:
249E 914010
                              498
                                                     PDRT2, #01000000B
                                                                               ; set P2 6
24A1 B10168
                              499
                                             1 d b
                                                     direct, #01
                                                                               ; direction = forward
                                                     position, #01
24A4 65010030
                              500
                                             add
24AB A40032
                              501
                                             addc
                                                     position+2, zero
24AB 200D
                              502
                                             bг
                                                     st stat
24AD
                              503
                                    going_rev:
                                                     PORT2, #10111111B
24AD 71BF10
                              504
                                             andb
                                                                               , clear P2.6
                                                                               ; direction = reverse
24B0 B10068
                              505
                                             1 d b
                                                     direct.#00
2483 69010030
                              506
                                             sub
                                                     position, #01
                                                     position+2, zero
24B7 AB0032
                              507
                                             subc
                              508
24BA
                              509
                                    st_stat:
24BA C46B6A
                              510
                                             stb
                                                     hsi_sO,last_stat
24BD
                              511
                                    load_lasts
24BD A0282C
                              512
                                             1 d
                                                     tmr2_old,timer_2
                                                                               ; clr bit 7
24C0 717F6D
                                    no_cnt. andb
                                                     ios1 bak, #01111111B
                              513
24C3 90166D
                              514
                                             orb
                                                     ios1 bak, 10s1
                                                     ios1_bak,7,no_int
24C6 376D02
                              515
                                             ıbc
2409 2746
                              516
                                    again. br
                                                     get_values
                              517
                                                     port1, #10111111B
24CB 71BF0F
                              518
                                    no_int andb
                                                                               ; Clear P1 6
                                            popf
                              519
24CE F3
                                                     ; end of hsi_data interrupt routine
24CF F0
                              520
                                             ret
                                                     , Routine for mode 1 follows and then returns to "load_lasts"
                              521
                              522
                                    $EJECT
                              523
                              524
24D0
                              525
                                    In_mode_1
                                                              , mode i HSI routine
                              526
                                                     tmp1, hs1_s0, #01010000B
24D0 51506A5C
                              527
                                             andb
24D4 D7EA
                              528
                                                     no_cnt
                                             jne
                                                                               . Procedure which sets mode 1 also
                              529
                                    cmp time:
24D6
                              530
                                                                               , sets times to pass the tests
24D6 A05658
                              531
                                            1 d
                                                     last2 time, last1 time
24D9 A04056
                              532
                                             l d
                                                     last1 time, time
                              533
                              534
                                            sub
                                                     tmp1, time, last2_time
24DC 4858405C
                                    cmp1.
                              535
                                                     tmp1, min hsi1
24E0 88845C
                                             cmp
                                                                                                                         270061-A6
```

```
250B 482C283C
                             559
                                            sub
                                                     delta p, timer 2, tmr2 old
                                                                                       ; get timer2 counttdifference
250F 306808
                              560
                                             Jbc
                                                     direct, O, add rev
2512
                             561
                                    add fwd:
2512 643030
                                            add
                                                     position, delta_p
                             562
2515 A40032
                                            addc
                                                     position+2, zero
                             563
```

564 bг load lasts 565 add_rev: 566 sub position, delta_p 567 subc position+2, zero

568 br load lasts 569 570 \$eject

571 SOFTWARE TIMER ROUTINE 1 572 573 574 575 CSEG AT 2600H

577 swt1_expired: 578 579 pushf 580 orb port1, #10000000B ; set port1.7 581 582 1 d b int_mask,#00001101B ; enable HSI, Tovf, HSO

check_max_time

Port1, #00000010B

ios1_bak, #01111111B

tmp1, time, last2_time

ios1_bak,7,mt_hsi

10CO, #00000000B

zero, hsi time

ios1 bak, 10s1

tmp1, max hsi1

Port1, #11111100B

IOCO, #01010101B

last_stat, zero

done_chk

done_chk

; Set P1 1 (in mode 2)

; clear bit 7

; clear P1.0,1 set mode O0

; If hsi is triggered thencelear hsi

; max hsi = addition to min_hsi for

; emptu the hsi fifo

; Disable all HSI

; total time

; Enable all HSI

HSO COMMAND, #39H 584 1 d b add HSO_TIME, TIMER1, swt1_dly 585

536

537

538

539

540

541

542

543

544

545

546

547

548

549

550

551

552

553

554

555

556

557

558

576

set_mode_2:

mt hsi: ld

orb

1 d b

andb

orb

ıbs

bг

sub

cmp

Jnh

andb

1 d b

1 d b

check_max_time:

set_mode_O:

done_chk:

270061-A7

2607 B13906

2604 B10D08

24E3 D914

24E5 91020F

24E8 B10015

24EB A00400

24EE 717F6D

24F1 90166D

24F4 3F6DF4

24F9 4858405C

24FD 88865C

2502 71FC0F

2505 B15515

2508 B0006B

2518 27A3

251A 683C30

251D A80032

2520 279B

2500 D109

24F7 2012

24E5

24F9

2502

250B

251A

2600

2600

2600 F2 2601 91800F

583

260A 447E0A04

```
586
                                                    time_err+2,des_time+2 , Calculate time & position error
260E A0464A
                             587
                                            1 d
2611 A0363A
                             588
                                            1 d
                                                    pos err+2, des pos+2
2614 48404448
                             589
                                            sub
                                                    time err, des time, time
                                                                                      ; values are set
2618 A8424A
                             590
                                                    time err+2, time+2
                                            subc
2618 48303438
                             591
                                            sub
                                                    pos_err, des_pos, position
261F A8323A
                             592
                                            subc
                                                    pos_err+2, position+2
                             593
2622 FB
                             594
                                            ΕI
                             595
                             596
2623 48484052
                                            sub
                                                    time_delta,last_time err,time err
                             597
2627 A0484C
                                            1 d
                                                    last time err, time err
                             598
262A 48384E50
                             599
                                            sub
                                                    pos_delta.last_pos_err.pos_err
262E A0384E
                             600
                                            1 d
                                                    last_pos_err.pos_err
                             601
                             602
                                                    Time_err = Desired time to finish - current time
                                   11111
                                                    Pos err = Desired position to finish - current position
                             603
                                   11111
                             604
                                   11111
                                                    Pos_delta = Last position error - Curent position error
                             605
                                                    Time delta = Last time error - Current time error
                                   11111
                                                       note that errors should get smaller so deltas will be
                             606
                                   . . . . .
                                                       positive for forward motion (time is always forward)
                             607
                                   . . . . .
                             803
                             609
                             610
                                   chk_dir:
2631
2631 BB003A
                                                    pos err+2, zero
                             611
                                            cmp
2634 D60D
                             612
                                                    go forward
                                            Jg e
                             613
2636
                             614
                                   go backward:
2636 0338
                             615
                                                    pos_err
                                                                     ; Pos_err = ABS VAL (pos_err)
                                            neg
2638 B10069
                             616
                                            ldb
                                                    pwm dir, #00h
                                                    pos_err+2, #OffffH
263B 89FFFF3A
                             617
                                            CMD
                                                    ld max
263F D70A
                             618
                                            Jne
                             619
                                                    chk brk
2641 200D
                                            bΓ
                             620
                             621
                                    go_forward:
2643
2643 B10169
                             622
                                            1 d b
                                                    pwm_dir,#01H
2646 88003A
                             623
                                            c mp
                                                    pos err+2, zero
2649 DF05
                             624
                                                    chk brk
                                            Jе
                                   $EJECT
                             625
                             626
264B B0706C
                             627
                                    ld_max. ldb
                                                    pwm_pwr, max_pwr
264E 2051
                             628
                                            bг
                                                    chk_sanity
                             629
2650
                             630
                                   Chk_brk.
                                                                     , Position_Error now = ABS(pos_err)
2650 887A38
                             631
                                            cmp
                                                    pos err, pos ont
2653 D11E
                             632
                                            JRh
                                                    hold position
                                                                    position_error<position_control_point</pre>
2655 887838
                             633
                                            cmp
                                                    pos_err,brk_pnt
```

270061-A8

```
2658 D9F1
                             634
                                            Jh
                                                     ld max
                                                                     , position_error>brake_point
                             635
                             636
                                    braking
265A
265A 880050
                             637
                                                    pos delta, zero
                                            c mp
                                                    chk_delta
265D D602
                             638
                                            J g e
265F 0350
                             639
                                            neg
                                                    pos delta
                             640
                                    chk_delta:
2661
2661 887650
                             641
                                                    pos_delta,vel_pnt
                                                                              ; velocity = pos_delta/sample_time
                                            c mp
                                                    hold_position
                                                                              ; jmp if ABS(velocity) < vel_pnt
2664 D10D
                             642
                                            Jnh
                             643
                             644
                                    brake
                                            ldb
                                                    pwm_pwr.max_brk
2666 B0726C
                                            1 d b
                                                     tmp, direct
                                                                              , If braking apply power in opposite
2669 B06824
                             645
                                                                              ; direction of current motion
266C 1224
                             646
                                            notb
266E B02469
                             647
                                            1 d b
                                                    pwm_dir, tmp
                             648
2671 2030
                             649
                                            bт
                                                    ld_pwr
                             650
                                                                     , position hold mode
                             651
                                   Hold position
2673
                                                    pos err, #02
2673 89020038
                             652
                                            cmp
                                                                     ; if position error < 2 then turn off power
2677 D906
                             653
                                            ı h
                                                    calc out
                             654
                                            clr
                                                     tmp+2
2679 0126
267B 015A
                             655
                                            clr
                                                    boost
                                          BR
                                                    output
267D 201F
                             656
                             657
267F.
                             658
                                    calc_out:
                                                     tmp.max_hold,#255
267F 5DFF7424
                             659
                                            mulub
                                            mulu
                                                     tmp, pos err
                                                                              ; Tmp = pos_err * max_hold
2683 603824
                             660
                                                    pos_delta, zero
2686 880050
                             661
                                            c m p
                                            ine
                                                     no bst
2689 D709
                             662
268B 6504005A
                             663
                                            add
                                                    boost,#04
                                                                              ; Boost is integral control
                                                     tmp+2,boost
                                                                              ; TMP+2 = MSB(pos err*max hold)
268F 645A26
                             664
                                            add
                                            bт
                                                    ck max
2692 2002
                             665
                                    no_bst: clr
                                                    boost
2694 015A
                             666
                                                     tmp+2, max_hold
                             667
                                    ck_max: cmp
2696 887426
                             668
                                            inh
                                                    output
2699 D103
                             669
                                           1 d
                                                     tmp+2, max_hold
269B A07426
                                    maxed:
                             670
                                    output: 1db
                                                    pwm_pwr,tmp+2
269E B0266C
                             671
                             672
                             673
                                    chk_sanity:
26A1
                             674
                                                     ld_pwr
26A1 2000
                             675
                                    ;;
                             676
                                    , ,
                             677
                                    $EJECT
                             678
                             679
                                    ld_pwr.
26A3
                             680
                                            1 d b
                                                    rpwr,pwm_pwr
26A3 B06C64
                             681
                                            notb
26A6 1264
                             682
                                            jbs
                                                    pwm dir, O, p2fwd
26AB 38690A
                             683
```

270061-A9

```
26AB FA
                     684
                          o2bkwd: DI
26AC 717F10
                     685
                                  andb
                                         port2,#01111111B
                                                               ; clear P2.7
26AF B06417
                     686
                                  1 d b
                                         pwm control, rpwr
26B2 FB
                     687
                                 ΕI
2683 2008
                     688
                                 hr
                                         pwrset
26B5 FA
                     689
                          p2fwd:
                                 DΙ
2686 918010
                     690
                                  orb
                                         port2, #10000000B
                                                               ; set P2.7
26B9 B06417
                     691
                                 1 d b
                                         pwm_control.rpwr
26BC FB
                     692
                                 ΕI
                     693
                     694
                          pwrset:
26BD
26BD 88004A
                     695
                                         time_err+2, zero ; do pos_table when err is negative
                                  cmp
26C0 D225
                     696
                                  jgt
                                         end_p
                     697
                          ;;;
                                 bг
                                         end_p
                     698
2602 89202962
                     699
                                  cmp
                                         nxt pos, #(32+pos table)
26C6 DE06
                     700
                                  ilt
                                         get vals
                                                               ; jump if lower
26CB A1002962
                     701
                                  1 d
                                         nxt_pos, #pos_table
26CC 0142
                     702
                                         time+2
                                  clr
24CE
                     703
                          get vals:
                     704
                     705
                                         des_pos,[nxt_pos]+
26CE A26334
                                 1 d
26D1 A26336
                     706
                                 1 d
                                         des_pos+2, [nxt_pos]+
                     707
                                         des_time+2,[nxt_pos]+
26D4 A26346
                                  1 d
26D7 A26370
                     708
                                 1 d
                                         max_pwr,[nxt_pos]+
26DA A07072
                     709
                                 1 d
                                         max_brk, max_pwr
                     710
                                         des_pos.offset
26DD 646034
                                 ·add
                                         des_pos+2, zero
26E0 A40036
                     711
                                  addc
26E3 4830344E
                     712
                                  sub
                                         last_pos_err, des_pos, position
                     713
                                         port1, #01111111B
26E7 717F0F
                     714
                          end p:
                                 andb
                                                               ; clear P1.7
                     715
                     716
26EA F3
                                  popf
26EB FO
                     717
                                 ret
                     718
                     719
                          $EJECT
                     720
                          721
                                                                             main program
                     722
                          723
                     724
                     725
                                 CSEG at 2800H
                     726
2800
                     727
                          MAIN PROG:
                     728
2800
                                         ios1 bak, ios1
2800 90166D
                     729
                                 OTD
                                         ios1 bak, 6, control
2803 366D09
                     730
                                  Jbc
                                         ios1 bak, #10111111B
                                                               ; clear ios1 bak 6
                     731
                                 andb
2806 71BF6D
                                         Port1, #00010000B
                                                               ; Compl Bit P1.4
                     732
                                 xorb
2809 95100F
                                         HSI DATA INT
                                                               ; prevent lockup
                     733
                                 call
280C EFF5FB
                                                                                                        270061-B0
```

```
280F
                        734
                              control:
280F 912D0B
                        735
                                               int_mask, #00101101B
                                      orb
                                                                       ; enable hsi, hso, swt, tovf interrupts
2812 FD
                        736
                                      nop
2813 FD
                        737
                                      nop
2814 FD
                        738
                                      nop
2815 E06FFD
                        739
                                      dinz
                                              main_dly,$
2818 FD
                        740
                                      nop
2819 95080F
                        741
                                      xorb
                                              port1, #00001000B
                                                                       ; compliment p1.3
                                              MAIN PROG
281C 27E2
                        742
                                      BR
                        743
                        744
                                      CSEG AT 2900H
2900
                        745
                        746
2900
                        747
                              pos_table:
                        748
2900 00000000
                        749
                                      dc1
                                              00000000Н
                                                               ; position 0
2904 20008000
                        750
                                              0020H, 0080H
                                                               ; next time, power
                                      dcw
                                              0000c000H
2908 00000000
                                                               ; position 1
                        751
                                      dcl
2900 40004000
                        752
                                      dcw
                                              0040H, 0040H
                                                               ; next time, power
2910 00000000
                        753
                                      dcl
                                              00000000H
                                                               ; position 2
                                                               ; next time, power
2914 6000C000
                        754
                                      dcw
                                               0060H, 00c0H
2918 0080FFFF
                        755
                                      dc1
                                               OFFFFB000H
                                                               ; position 3
                                              оовон, оовон
2910 80008000
                        756
                                      dcw
                                                               ; next time, power
                        757
2920 00080000
                        758
                                              HO080000
                                                               ; position 4
                                      dc 1
2924 58008000
                        759
                                              0058H, 0080H
                                                               ; next time, power
                                      dcw
2928 00300000
                                              H00003000H
                                                               ; position 5
                        760
                                      dcl
292C 7000FF00
                                              0070H, 00ffH
                                                               ; next time, power
                        761
                                      dcw
2930 00000000
                                      dc1
                                              00000000Н
                                                               ; position 6
                        762
2934 9000F000
                                              0090H, 00f0H
                                                               ; next time, power
                        763
                                      dcw
2938 00000000
                        764
                                      dcl
                                              оооооооон
                                                               ; position 7
293C 9100F000
                        765
                                      dcw
                                              0091H, 00f0H
                                                               ; next time, power
                        766
                        767
2940
                        768
                                      END
```

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

6-102

270061-B1

October 1988

### An FFT Algorithm For MCS®-96 Products Including Supporting Routines and Examples

IRA HORDEN
ECO APPLICATIONS ENGINEER



#### 1.0 INTRODUCTION

Intel's 8096 is a 16-bit microcontroller with processing power sufficient to perform many tasks which were previously done by microprocessors or special building block computers. A new field of applications is opened by having this much power available on a single chip controller.

The 8096 can be used to increase the performance of existing designs based on 8051s or similar 8-bit controllers. In addition, it can be used for Digital Signal Processing (DSP) applications, as well as matrix manipulations and other processing oriented tasks. One of the tasks that can be performed is the calculation of a Fast Fourier Transform (FFT). The algorithm used is similar to that in many DSP and matrix manipulation applications, so while it is directly applicable to a specific set of applications, it is indirectly applicable to many more.

FFTs are most often used in determining what frequencies are present in an analog signal. By providing a tool to identify specific waveforms by their frequency components, FFTs can be used to compare signals to one another or to set patterns. This type of procedure is used in speech detection and engine knock sensors. FFTs also have uses in vision systems where they identify objects by comparing their outlines, and in radar units to detect the dopler shift created by moving objects.

This application note discusses how FFTs can be calculated using Intel's MCS®-96 microcontrollers. A review of fourier analysis is presented, along with the specific code required for a 64 point real FFT. Throughout this application note, it is assumed that the reader has a working knowledge of the 8096. For those without this background the following two publications will be helpful.

1986 Microcontroller Handbook Using the 8096, AP-248

These books are listed in the bibliography, along with other good sources of information on the MCS-96 product family and on Fast Fourier Transforms.

#### 2.0 PROGRAM OVERVIEW

This application note contains program modules which are combined to create a program which performs an FFT on an analog signal sampled by the on-board ADC (Analog to Digital Converter) of the 8097. The results of the FFT are then provided over the serial

channel to a printer or terminal which displays the results. In the applications listed in the previous section, the data from this FFT program would be used directly by another program instead of being plotted. However, the plotted results are used here to provide an example of what the FFT does. There are four program modules discussed in this application note:

FFTRUN - Runs a 64 point FFT on its data buffer. It produces 32 14-bit complex output values and 32 14-bit output magnitudes. A fast square root routine and log conversion routine are included.

A2DCON - Fills one of two buffers with analog values at a set sample rate. The sample time can be as fast as 50 microseconds using 8x9xBH components.

PLOTSP - Plots the contents of a buffer to a serially connected printer. Routines are provided for console out and hexadecimal to decimal conversion and printing.

FTMAIN - The main module which controls the other modules.

Each of the modules will be described separately. In order to better understand how the programs work together, a brief tutorial on FFTs will be presented first, followed by descriptions of the programs in the order listed above.

The final program uses 64 real data points, taken from either a table or analog input 1. Each of the data points is a 16-bit signed number. The processing takes 12.5 milliseconds when internal RAM is used as the data space. If external RAM is used, 14 milliseconds are required. Larger FFTs can be performed by slightly modifying the programs. A 256-point FFT would take approximately 65 milliseconds, and a 1024-point version would require about 300 milliseconds.

In the program presented, the analog sampling time is set for 1 sample every 100 microseconds, providing the 64 samples in 6.4 milliseconds. The sampling time can be reduced to around 60 microseconds per point by changing a variable, and less than 50 microseconds by using the 8x9xBH series of parts, since they have a 22 microsecond A to D conversion time.

The programs are set up to be run in a sequence instead of concurrently. This provides the fastest operation if the sampling speed were reduced to the minimum possible. For the fastest operation above about 80 microseconds a sample, the programs could be run concurrently, but this would require some minor modifications of the program. Figure 1 shows the timing of the program as presented.






Figure 1. Timing of the FFT Program

These programs have run in the Intel Microcontroller Operation Application's Lab and produced the results presented in this application note. Since the programs have not undergone any further testing, we cannot guarantee them to be bug proof. We, therefore, recommend that they be thoroughly tested before being used for other than demonstration purposes.

#### 3.0 FOURIER TRANSFORMS

A Fourier Transform is a useful analytical tool that is frequently ignored due to its mathematically oriented derivations. This is unfortunate, since Fourier transforms can be used without fully understanding the mathematics behind them. Of course, if one understands the theory behind these transforms, they become much more powerful.

The majority of this application note deals with how a Fast Fourier Transform (FFT) can be used for spectrum analysis. This procedure takes an input signal and separates it into its frequency components. One can almost treat the FFT as a black box, which has as its output, the frequency components and magnitudes of the input signal, much like a spectrum analyzer.

From a mathematical standpoint, Fourier Transforms change information in the time domain into the frequency domain. The theory behind the Fourier transform stems from Fourier analysis, also called frequency analysis.

There are many books on the topic of Fourier analysis, several of which are listed in the bibliography. In this application note, only the pertinent formulas and uses will be presented, not their derivations.

The main idea in Fourier analysis is that a function can be expressed as a summation of sinusoidal functions of different frequencies, phase angles, and magnitudes. This idea is represented by the Fourier Integral:

$$H(f) = \int_{-\infty}^{\infty} h(t) e^{-j2\pi ft} dt$$
 (1)

Where: H(f) is a function of frequency h(t) is a function of time

Since

$$e^{-j\theta} = \cos\theta - j\sin\theta \tag{2}$$

$$H(f) = \int_{-\infty}^{\infty} h(t) (\cos (2\pi f t) - j \sin (2\pi f t)) dt$$
 (3)

Figure 2 shows a rectangular pulse and its Fourier transform. Note that the results in the frequency domain are continuous rather than discrete. The horizontal axis in Figure 2a is frequency, while that of Figure 2b is time.

In a simplified case, the varying phase angles can be removed, and the integral changed to a summation, known as a Fourier Series. All periodic functions can be described in this way. This series, as shown below, can help provide a more graphical understanding of Fourier analysis.

$$y(t) = \frac{a_0}{2} + \sum_{n=1}^{\infty} \frac{[a_n \cos(2\pi n f_0 t) + b_n \sin(2\pi n f_0 t)]}{[a_n \cos(2\pi n f_0 t)]}$$
(4)

for n = 1 to  $\infty$ 

Where  $f_0 = \frac{1}{T_0}$ , the fundamental frequency.






Figure 2. Rectangular Pulse and Its Fourier Transform

This formula can also be represented in complex form as:

$$\sum_{n=0}^{\infty} a_n e^{j2\pi n f_0 t}$$
 (5)

The Fourier series for a square wave is

$$\sum_{k=0}^{\infty} \frac{\sin((2k+1)2\pi f_0 t)}{(2k+1)}$$
 (6)

If these sinusoids are summed, a square wave will be formed. Figure 3 shows the graphical summation of the first 3 terms of the series. Since the higher frequencies contribute to the squareness of the waveform at the corners, it is reasonable to compare only the flatness of the top of the waveform. The sharpness or risetime of the waveform can be determined by the highest fre-

quency term being summed. With rise and fall times of 10% of the period, the waveform generated by the first 3 terms is within 20% of ideal. At 7 terms it is within 10%, and at 20 terms it is within 5%. With a 5% risetime, it is within 20% of ideal after 5 terms, 10% after 13 terms and 5% after 32 terms. Figure 4 shows the resultant waveforms after the summation of 7, 15 and 30 terms.

Fourier analysis can be used on equation 4 to find the coefficients  $a_n$  and  $b_n$ . To make this process easier to use with a computer, a discrete form, rather than a continuous one, must be used. The discrete Fourier transform, shown in Equation 7, is a good approximation to the continuous version. The closeness of the approximation depends on several conditions which will be discussed later. The input to this transform is a set of N equally spaced samples of a waveform taken over a period of NT. The period NT is frequently referred to as the "Sampling Window".




Figure 3. Graphical Summation of Sinewaves




Figure 4. Square Wave from Sinusoids



$$H\left(\frac{n}{NT}\right) = \sum_{k=0}^{N-1} h(kT)e^{-j2\pi nk/N}$$

$$n = 0, 1, ..., N-1$$
(7)

Where: H(f) is a function of frequency

h(t) is a function of time

T is the time span between samples

N is the number of samples in the window

$$n = 0,1,2 ... N-1$$

This transform is used for many applications, including Fourier Harmonic Analysis. This procedure uses the transform to calculate the coefficients used in Equation 5. In order to do this, the factor T/NT must be added to the transform as follows:

$$H\left(\frac{n}{NT}\right) = \frac{T}{(NT)} \sum_{k=0}^{N-1} h(kT) e^{-j2\pi nk/N}$$

$$n = 0, 1, 2, 3, \dots, N-1$$
(8)

The factor provides compensation for the number of samples taken. Note that the functions H(f) and h(t) are complex variables, so the simplicity of the equation can be misleading. Once the values of h(t) are known, (ie.

the value of the input at the discrete times (t)), the Fourier Transform can be used to find the magnitude and phase shift of the signal at the frequencies (f).

A spectrum analyzer can provide similar information on an analog input signal by using analog filters to separate the frequency components. Regardless of its source, the information on component frequencies of a signal can be used to detect specific frequencies present in a signal or to compare one signal to another. Many lab experiments and product development tests can make use of this type of information. Using these methods, the purity of signals can be measured, specific harmonics can be detected in mechanical equipment, and noise bursts can be classified. All of this information can be obtained while still treating the FFT process as a black box.

Consider the discrete transform of a square wave as shown in Figure 5. Note that the component magnitudes, as shown in the series of Equation 6, are shown in a mirrored form in the transform. This will happen whenever only real data is used as the FFT input, if both real and imaginary data were used the output would not be guaranteed to be symmetrical. For this reason, there is duplicate information in the transform for many applications. Later in this section a method to make the most of this characteristic is discussed.




Figure 5. Discrete Transform of a Square Wave



If one looks at Equation 8, it can be seen that the calculation of a discrete Fourier transform requires N squared complex multiplications. If N is large, the calculation time can easily become unrealistic for real-time applications. For example, if a complex multiplication takes 40 microseconds, at N=16, 10 milliseconds would be used for calculation, while at N=128, over half a second would be needed. A Fast Fourier Transform is an algorithm which uses less multiplications, and is therefore faster. To calculate the actual time savings, it is first necessary to understand how a FFT works.

#### 4.0 THE FFT ALGORITHM

The FFT algorithm makes use of the periodic nature of waveforms and some matrix algebra tricks to reduce the number of calculations needed for a transform. A more complete discussion of this is in Appendix A, however, the areas that need to be understood to follow the algorithm are presented here. This information need not be read if the reader's intent is to use the program and not to understand the mathematical process of the algorithm

To simplify notation the following substitutions are made in Equation 8.

$$W = e^{-j2\pi/N}$$

$$k = kT$$

$$n = \frac{n}{NT}$$

The resultant equation being

$$x(n) = \sum_{k=0}^{N-1} n(k)W^{nk}$$
 (9)

Expressed as a matrix operation

$$\begin{bmatrix} X(1) \\ X(2) \\ X(3) \\ \vdots \\ X(N-1) \end{bmatrix} = \begin{bmatrix} W^0 & W^0 & W^0 & \dots & W^0 \\ W^0 & W^1 & W^2 & \dots & W^N \\ W^0 & W^2 & W^4 & \dots & W^{2N} \\ \vdots & \vdots & \vdots & \vdots \\ W^0 & W^{(N-1)} & W^{2(N-1)} \dots & W^{(N-1)^2} \end{bmatrix} \begin{bmatrix} X_0(0) \\ X_0(1) \\ X_0(2) \\ \vdots \\ X_0(N-1) \end{bmatrix}$$

A brief review of matrix properties can be found in Appendix A. Because of the periodic nature of W the following is true:

Wnk MOD N = W nk (10)  
= COS 
$$(2\pi \text{ nk/N}) - i \text{ SIN } (2\pi \text{nk/N})$$

$$W^0 = 1$$
 therefore, if nk MOD N = 0,  $W^{nk} = 1$ 

This reduces the calculations as several of the W terms go to 1 and the highest power of W is N. All of W values are complex, so most of the operations will have to be complex operations. We will continue to use only the W, X(n) and X0(k) symbols to represent these complex quantities.

The FFT algorithm we will use requires that N be an integral power of 2. Other FFT algorithms do not have this restriction, but they are more complex to understand and develop. Additionally, for the relatively small values of N we are using this restriction should not provide much of a problem. We will define EXPONENT as log base 2 of N. Therefore,

$$N = 2EXPONENT$$

The magic of the FFT, (as detailed in Appendix A), involves factoring the matrix into EXPONENT matrices, each of which has all zeros except for a 1 and a Wnk term in each row. When these matrices are multiplied together the result is the same as that of the multiplication indicated in Equation 9, except that the rows are interchanged and there are fewer non-trivial multiplications. To reorder the rows, and thus make the information useful, it is necessary to perform a procedure called "Bit Reversal".

This process requires that N first be converted to a binary number. The least significant bit (lsb) is swapped with the most significant bit (msb). Then the next lsb is swapped with the next msb, and so on until all bits have been swapped once. For N=8, 3 bits are used, and the values for N and their bit reversals are shown below:

Number	Binary	Bit Reversal	Decimal BR			
Ö	000	000	0			
1	001	100	4			
2	010	010	2			
3	011	110	6			
4	100	001	1			
5	101	101	5			
6	110	011	3			
7	111	111	7			

Recall that the FFT of real data provides a mirrored image output, but the FFT algorithm can accept inputs with both real and imaginary components. Since the inputs for harmonic analysis provided by a single A to D are real, the FFT algorithm is doing a lot of calculations with one input term equal to zero. This is obviously not very efficient. More information for a given size transform can be obtained by using a few more tricks.



It is possible to perform the FFT of two real functions at the same time by using the imaginary input values to the FFT for the second real function. There is then a post processing performed on the FFT results which separate the FFTs of the two functions. Using a similar procedure one can perform a transform on 2N real samples using an N complex sample transform.

The procedure involves alternating the real sample values between the real and imaginary inputs to the FFT. If, as in our example, the input to the FFT is a 2 by 32 array containing the complex values for 32 inputs, the 64 real samples would be loaded into it as follows:

N	00	01	02	03	04	05	06	07	 30	31
REAL	00	02	04	06	08	10	12	14	 60	62
IMAGINARY	01	03	05	07	09	11	13	15	 61	63

This procedure is referred to as a pre-weave. In order to derive the desired results, the FFT is run, and then a post-weave operation is performed. The formula for the post-weave is shown below:

$$\begin{split} X_r(n) &= \left[\frac{R(n)}{2} + \frac{R(N-n)}{2}\right] + \cos\frac{\pi n}{N} \left[\frac{I(N)}{2} + \frac{I(N-n)}{2}\right] - \\ &\sin\frac{\pi n}{N} \left[\frac{R(n)}{2} - \frac{R(N-n)}{2}\right] \quad n = 0, 1, \dots, N-1 \\ X_l(n) &= \left[\frac{I(n)}{2} - \frac{I(N-n)}{2}\right] - \sin\frac{\pi n}{N} \left[\frac{I(n)}{2} + \frac{I(N-n)}{2}\right] - \\ &\cos\frac{\pi n}{N} \left[\frac{R(n)}{2} - \frac{R(N-n)}{2}\right] \quad n = 0, 1, \dots, N-1 \end{split}$$

Where R(n) is the real FFT output value

I(n) is the imaginary FFT output value

Xr(n) is the real post-weave output

Xi(n) is the imaginary post-weave output

Note that the output is now one-sided instead of mirrored around the center frequency as it is in Figure 5. The magnitude of the signal at each frequency is calculated by taking the square root of the sum of the squares. The magnitude can now be plotted against frequency, where the frequency steps are defined as:


$$\frac{n}{NT}$$
  $n = 0, 1, 2, 3, ..., N-1$ 


Where N is the number of complex samples (ie. 32 in this case) T is the time between samples

A value of zero on the frequency scale corresponds to the DC component of the waveform. Most signal analysis is done using Decibels (dB), the conversion is dB = 10 LOG (Magnitude squared). Decibels are not used as an absolute measure, instead signals are compared by the difference in decibels. If the ratio between two signals is 1:2 then there will be a 3 dB difference in their power.

#### 5.0 USING THE FFT

There are several things to be aware of when using FFTs, but with the proper cautions, the FFT output can be used just like that of a spectrum analyzer. The





(b.) 10 Log Relative Power of Windows (Side Lobes of Side Bins Removed for Clarity).

Figure 6. Bin Windows



first precaution is that the FFT is a discrete approximation to a continuous Fourier Transform, so the output will seldom fit the theoretical values exactly, but it will be very close.

Since the programs in this application note generate a one-sided transform with N=32, the frequency granularity is fairly course. Each of the frequency components output from the FFT is actually the sum of all energy within a narrow band centered on that frequency. This band of sensitivity is referred to as a "bin". The reported magnitude is the actual magnitude multiplied by the value of the bin window at the actual frequency. Figure 6 shows several bin windows. Note that these windows overlap, so that a frequency midway between the two center frequencies will be reported as energy split between both windows. Be careful not to

confuse the sampling window NT with bin windows or with the windowing function.

Another area of caution is the relationship of the sampling window to the frequency of the waveform. For the best accuracy, the window should cover an exact multiple of the period of the waveform being analyzed. If it covers less than one period, the results will be invalid. Other variations from ideal will not produce invalid results, just additional noise in the output.

If the sampling window does not cover an exact multiple of all of the frequency components of a waveform, the FFT results will be noisy. The reason for this is the sharp edge that the FFT sees when the edges of the window cut off the input waveform. Figure 7 shows a waveform that is an exact multiple of the window and




Figure 7. Waveform is a Multiple of the Window




Figure 8. Waveform is Not a Multiple of the Window



the periodic waveform that the FFT output reflects. In Figure 8, the waveform is not a multiple of the window and the waveform that the FFT output reflects has discontinuities. These discontinuities contribute to the noise in an FFT output. This noise is called "spectral leakage", or simply "leakage", since it is leakage between one frequency spectrum and another which is caused by digitization of an analog process.

To reduce this leakage, a process called windowing is used. In this procedure the input data is multiplied by specific values before being used in the FFT. The term "windowing" is used because these values act as a window through which the input data passes. If the input window goes smoothly to zero at both endpoints of

the sampling window, there can be no discontinuities. Figure 9 shows a Hanning window and its effect on the input to an FFT. The Hanning window was named after its creator, Julius Von Hann, and is one of the most commonly used windows. More information on windowing and the types of windows can be found in the paper by Harris listed in the bibliography. As expected, the results of the FFT are changed because of the input windowing, but it is in a very predictable way.

Using the Hanning window results in bin windows which are wider and lower in magnitude than normal, as can be seen by comparing Figure 6 with Figure 10. For an input frequency which is equal to the center frequency of a bin window, the attenuation will be 6 dB on the center frequency. Since the bin windows are




Figure 9. Effect of Hanning Window on FFT Input




Figure 10. Bin Windows after Using Hanning Input Window



wider than normal, the input frequency will also have energy which falls into the bins on either side of center. These side bins will show a reading of 6 dB below the center window. The disadvantage of this spreading is far less than the advantage of removing leakage from the FFT output.

A set of FFT output plots are included in the Appendix. These plots show the effect of windowing on various signals. There are examples of all of the cases described above. A brief discussion of the plots is also presented.

Applications which can make use of this frequency magnitude information include a wide range of signal processing and detection tasks. Many of these tasks use digital filtering and signature analysis to match signals to a standard. This technique has been applied to antiknock sensors for automobile engines, object identification for vision systems, cardiac arrhythmia detectors, noise separation and many other applications. The ability to do this on a single-chip computer opens a door to new products which would have not been possible or cost effective previously.


The next four sections of this application note cover the operation of the programs on a line by line basis. Section 6 shows an implementation of the FFT algorithm in BASIC. This code is used as a template to write the ASM96 code in Section 7. Sections 8, 9, and 10 cover the code sections which support the FFT module. After all of the code sections are discussed, an overview of how to use the program is presented in Section 11.

#### 6.0 BASIC PROGRAM FOR FFTS

The algorithm for this FFT is shown in the flowchart in Figure 11 and the BASIC program in Listing 1. There are four sections to this program: initialization, pre-weaving, transform calculation, and post-weaving. The flowchart is generalized, however, the BASIC program has been optimized for assembly language conversion with 64 real samples.

On the flowchart, the initialization and pre-weaving sections are incorporated as "Read in Data". The data to be read includes the raw data as well as the size of the array and the scaling factor. The details for pre-weaving have been discussed earlier, and initialization varies from computer to computer. LOOP COUNT keeps track of which of the factored matrices are being multiplied. SHIFT is the shift count which is used to determine the power of W (as defined earlier) which will be used in the loop.

For each loop N calculations are performed in sets of two. Each calculation set is referred to as a butterfly and has the following form:



In general, the W factors are not the same. However, for the case of this FFT algorithm, Wp1 will always equal (-Wp2). This is because of the way in which "p" is calculated, and the fact that W(x) is a sinusoidal function.

The inner loop in the flowchart is performed N2 times. For LOOP=1, N2=N/2 and if INCNT=N2 then k=N2 and k+N2=N, so the first loop is done and parameters LOOP, N2, and SHIFT are updated. For the first loop, all N/2 sets of calculations are performed contiguously. As LOOP increases, the number of contiguous calculations are cut in half, until LOOP=EXPONENT.

When LOOP=EXPONENT, N2=1, the butterfly is then performed on adjacent variables. Figure 12 shows the butterfly arrangement for a calculation where N=8, so that EXPONENT=3.

The BASIC program follows this flowchart, but operations have been grouped to make it easier to convert it to assembly language. Also not shown in the flowchart are several divide by 2 operations. There are five in the main section, one per loop. These provide the T/NT factor in equation 8 for N=32 ( $2^5$ =32). There is also an extra divide by two in the post-weave section. It is required to prevent overflows when performing the 16-bit signed arithmetic in the ASM96 program. As a result of these operations, the input scale factor is  $\pm 1 = \pm 32767$  and the output scaling is  $\pm 1 = \pm 16384$ . Note, the maximum input values are  $\pm 0.99997$ .






Figure 11. Flowchart of Basic Program



```
100 '
       THIS IS FFT13, FEBRUARY 4, 1986
        ' COPYRIGHT INTEL CORPORATION, 1985
110
        ' BY IRA HORDEN, MCO APPLICATIONS
115
120 '
126 '
        THIS PROGRAM PERFORMS A FAST FOURIER TRANSFORM ON 64 REAL DATA POINTS
130 'USING A 2N-POINTS WITH AN N-POINT TRANSFORM ALGORITHM. THE FIRST
135 ' SECTION OF THE PROGRAM PERFORMS A STANDARD TRANSFORM ON DATA THAT HAS
140 ' BEEN INTERLEAVED BETWEEN THE REAL AND IMAGINARY INPUT VALUES. THE
145 ' RESULTS OF THAT TRANSFORM ARE THEN POST-PROCESSED IN THE SECOND SECTION
150 ' OF THE PROGRAM TO PROVIDE THE 32 OUTPUT BUCKETS. THE OUTPUT VALUES ARE 165 ' MULTIPLIED BY "M" TO MAKE IT EASY TO COMPARE WITH THE ASM-96 PROGRAM
160 '
165 INPUT "NAME OF LIST FILE"; LST$
170 PRINT
175 OPEN LST$ FOR OUTPUT AS #1
180
                                                    ' SET UP VARIABLES FOR BASIC
200
210 DIM XR(32), XI(32), WR(32), WI(32), BR(32)
                                              M=MULT. FACTOR FOR SCALING
220 M=16383
                                            ' N=NUMBER OF DATA POINTS
230 N=32 : N1=31 : N2=N/2
240 LOOP=1
             : K=0 : EXPONENT=5 : SHIFT=EXPONENT-1
250 PI=3.141592654# : TPN=2*PI/N : PIN=PI/N
260
                                                    ' READ IN CONSTANTS
270
280 FOR P=0 TO 31 : PN=P*TPN
290 WR(P)=COS(PN) : WI(P)=-SIN(PN) : READ BR(P)
300 NEXT P
310
320 FOR K=0 TO 31
                                                     ' READ IN DATA
330 READ XR(K) : READ XI(K)
350 NEXT K
360 '
                 ' INITIALIZATION OF LOOP
400
410 K=0
420 IF LOOP>EXPONENT THEN 700
430 INCNT=0
                 ' ACTUAL CALCULATIONS BEGIN HERE
440
445 '
450 INCNT=INCNT+1
460 P=BR(INT(K/(2^SHIFT)))
470 WRP=WR(P) : WIP=WI(P) : KN2=K+N2
                                             ' WRP AND WIP ARE CONSTANTS BASED ON
480 TMPR= (WRP*XR(KN2) - WIP*XI(KN2))/2 'SINES AND COSINES OF BIT REVERSED
490 TMPI= (WRP*XI(KN2) + WIP*XR(KN2))/2 ' VALUES OF K SHIFTED RIGHT S TIMES
500 TMPR1=XR(K)/2: TMPI1=XI(K)/2
                                   TMPR, TMPI ARE THE REAL AND IMAGINARY
510 \text{ KR}(\text{K}+\text{N2}) = \text{TMPR}1 - \text{TMPR}
520 \text{ XI}(\text{K}+\text{N2}) = \text{TMPI} - \text{TMPI}
                                  ' RESULTS OF A COMPLEX MULTIPLICATION
530 \text{ XR(K)} = \text{TMPR1} + \text{TMPR}
540 \text{ XI(K)} = \text{TMPI1} + \text{TMPI}
550
560 K=K+1
570 IF INCNT<N2 THEN GOTO 450
                                ' SINCE THE ARRAY IS PROCESSED 2 POINTS AT A TIME,
580 K=K+N2
                               ' ONLY N/2 LOOPS NEED TO BE MADE. ON EACH PASS,
590 IF K<N1 THEN GOTO 430
                               ' THE VALUE OF N2 CHANGES AND SMALLER CONSECUTIVE
600 LOOP=LOOP+1 : N2=N2/2
                                ' SECTIONS ARE PROCESSED.
605 SHIFT-SHIFT-1
610 GOTO 400
620
690
691
692
693
                                                                                270189-17
```

Listing 1—BASIC FFT Program

```
694 '
695 '
696 '
697 '
                                   ' POST-PROCESSING AND REORDERING BEGIN HERE
700
710 '
720 \text{ FOR } K = 0 \text{ TO } 31
730 KPIN=K*PIN
                                          ' CONDENSED FOR EASE OF ASM PROGRAMMING
740 XRBRK=XR(BR(K)) : XIBRK=XI(BR(K))
750 XRBRNK=XR(BR(N-K)): XIBRNK=XI(BR(N-K))
760 TI = (XIBRK+XIBRNK)/2
770 \text{ TR} = (XRBRK-XRBRNK)/2
780 XRT= (XRBRK+XRBRNK)/4
790 XIT= (XIBRK-XIBRNK)/4
800 OUTR= XRT + TI*COS(KPIN)/2 - TR*SIN(KPIN)/2
810 OUTI = XIT - TI*SIN(KPIN)/2 - TR*COS(KPIN)/2
820
                                      ' THE ASM-96 PROGRAM USES A TABLE LOOK-UP
830 MAGSQ = OUTR*OUTR+OUTI*OUTI
840 MAG = SQR(MAGSQ) , ROUTINE , 845 IF MAGSQ*M < .5 THEN DECIBEL=0 : GOTO 900 847 DBFACT=M/2/32767*M , M^2 / 64K
                                      ' ROUTINE TO CALCULATE SQUARE ROOTS
850 DECIBEL=10*LOG(MAGSQ*DBFACT)
860 DECIBEL=DECIBEL * .434294481#
900
       GOTO 930
910 PRINT #1, USING "###### "; K,
920 PRINT #1, USING "\ "; HEX$(M*OUTR), HEX$(M*OUTI), HEX$(M*MAG)
930 ' GOTO 950
942 PRINT #1, USING "## "; K;
943 PRINT #1, USING "##.##### "; OUTR,OUTI,MAG;
945 PRINT #1, USING "###.### "; DECIBEL;
947 PRINT #1, USING "######
                               "; M*OUTR, M*OUTI, M*MAG
950 NEXT K
960
970 IF LST$<>"SCRN:" THEN PRINT #1, CHR$(12)
999 END
1000 BND
1010
                  ' DATA FOR BR(P) - BIT REVERSAL
1020 DATA 0,16,8,24,4,20,12,28,2,18,10,26,6,22,14,30
1030 DATA 1,17,9,25,5,21,13,29,3,19,11,27,7,23,15,31
                  ' DATA FOR XR, XI
1050 DATA 2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2
1060 DATA 2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2
270189-18
```

Listing 1—BASIC FFT Program (Continued)



Lines 165-175 set up the file for printing the data, this can be SCRN:, LPT1:, or any other file.




Figure 12. Butterflies with N = 8

Lines 200-310 set up the constants and calculate the WP terms which are stored in the matrices WR(p) and WI(p), for the real and imaginary component respectively.

Lines 320-350 read in the data, alternately placing it into the real and imaginary arrays. The data is scaled by 2 to make the data table simpler.

Lines 410-430 initialize the loop and test for completion.

Lines 450-620 perform the FFT algorithm. Note that all calculations are complex, with the suffixes "R" and "I" indicating real and imaginary components respectively.

The variables on line 470, TMPR1 and TMPI1 would normally not be used in a BASIC program as more than one operation can be performed on each line. However, indirect table lookups always use a separate line of assembly code, so separate lines have been used here.

Lines 700-810 perform the post-weave. This is not in the flowchart, but can be found in Equation 11. Once again, table look-ups are separated and additional variables are used for clarity. The variables BR(x) are the bit reversal values of x.

Line 830 calculates the magnitude of the harmonic components.

Lines 900-950 print the results of the calculations, with line 900 determining if the print-out should be in hex or decimal.

Lines 1000-1080 are the data for the bit reversal values and input datapoints. The input waveform is one cycle of a square-wave.

## 7.0 ASM96 PROGRAM FOR FFTS

The BASIC program just presented has been used as an outline for the ASM96 program shown in Listing 2. There are many advantages to using the BASIC program as a model, the main ones being debugging and testing. Since the BASIC program is so similar in program flow to the ASM96 program, it's possible to stop the ASM96 program at almost any point and verify that the results are correct.

```
MCS-96 MACRO ASSEMBLER FFT_RUN
```

02/18/86

PAGE

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0

SOURCE FILE: :F2:FFTRUN.A96 OBJECT FILE: :F2:FFTRUN.OBJ

CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB

ERR LOC OBJECT

LINE SOURCE STATEMENT

1 \$pegelength(50)
2
3 FFT RUN MODULE STACESIZE(6)

; Intel Corporation, January 24, 1986 ; by Ira Horden, MCO Applications

9; This module performs a fast fourier transform (FFT) on 64 real data ; points using a 2N-point algorithm. The algorithm involves using a standard 11; FFT procedure for 32 real and 32 imaginary numbers. The real and imaginary 12; arrays are filled alternately with real data points, and the output of the 3; FFT is run through a post-processor. The result is a one sided array with 32 to output buckets. The post processing includes a table lookup algorithm for 15; taking the square root of an unsigned 32-bit number.

; All of the calculations in the main FFT program are done using 16-bit; signed integers. The maximum value of any frequency component is therefore; +/- 32K. (Note that a square wave of +/-32K has a fundamental component; greater than +/- 40K). Merever possible tables are used to increase the; speed of math operations. The complete transform, including obtaining the; absolute magnitude of each frequency component, executes in 12; millisconds with internal variables, 14 ms with external.

; The program requires two 32-word input arrays, with the sample values; alternated between the two. These start at XRSAL and XIMAG. The resultant; magnitude will be placed in a 32-word array at FFT_OUT. These are all; externally defined variables. The external constant SCALE FACTOR is used to divide the output when averaging will be used. Since the program averages; its output, it is necessary to clear the array based at FFT_OUT before calling FFT CALC to start the program.

32 ; The program was originally written in BASIC for testing purposes. The 34 ; comments include these BASIC statements to make it easier to follow the 35 ; algorithm. 36

37 \$RJECT

17

25

26

27

31

270189~33

MCS-96 MACRO ASSEMBLER	FFT_RUN								02/18/86	PAGE	2
ERR LOC OBJECT	LINE	sot	JRCE STA	TEMEN	T						
	38										
0000	39	RSEG									
	40	EXTRN	portl,	zero,	error						
0024	41										
0024	42	OSEG at			_	_					
0024	43		TMPR:	dsl	1			ry register,			
0028 002C	44		TMPI:	dsl	1			ry register,			
0030	45		TMPR1:	dsl	1			ry registerl			
0034	46		TMPIl:	dsl	1			ry registerl			
0034	47		XRTMP:	dsl	1			ry data regi			
003C	48		XITMP:	dal	1	; Temp	ora	ry data regia	ster, Imaginar	ту	
0040	49		XRRK:	dsl	1						
0044	50 51		XRRNK: XIRK:	dsl dsl	1						
0048	52		XIRNK:	dsl	i						
003c	53		diff					m.1.1 11.00	•		
0040	54			equ	xrrk	:long			rence for squa	are root	
0040	55		sqrt	equ	xrrnk	:long		Square root	4		
0044	56		log nxtloc	equ	xrrnk	:long		10 Log magn:			
0011	56 57		DXTIOC	equ	xirk	:long	;	Next location	on in table		
003C	58		WRP								
003E	59		WIP	equ	xrrk	:word			ion factor, Re		
0040	60			equ	xrrk+2	:word	;	Muitiplicat	ion factor, Im	aginary	
0042	61		PWR	equ	xrrnk	:word					
0044	62		IN_CNT NDIV2	equ	xrrnk+2					** **	
0014	63		NUIVZ	equ	xirk	:word	;	n aivided by	72 (0 < n <	N) *2	
004C	64		KPTR:		dsw	1		w			
004E	65		KN2:		dsw dsw	1			er *2 to index	Words	
0050	66					1		KPTR + NDIV			
0052	67		N_SUB_K RK:		dsw dsw	i		N-K *2 to in		rnan	
0054	68		RNK:		dsw dsw	1			pointer of F		
0056	69		SHFT CN	m.	dsw	1	- ;	Bit reverse	l pointer of N	-ZOB-K	
0058	70		LOOP_CN		dsb	i					
004R	71		ptr		kn2	:word		Dainton for	square root t	-k1-	
0000	72	DSEG	Per	equ	KU2	word	į	rointer for	square root t	anie	
	73	Date									
	74	EXTRN	FFT MOD		. PPT M	DP:	4. 4	Fam	and graphing	•	
	75		XREAL,						s for 32 16-b		
	76	BAIRN	vurun'	VILLING							
	77	EXTRN	FFT OUT						ry numbers re		
	78	~A I IUI						ig address ic formation.	or 32 word arr	ay	
	79				, or mark	mrrade	THI	OIMELION.			
0000	80		OUTR:	dsw	32	. Ponl			74		
0040	81		OUTI:	dsw	32 32			mponent of fi			
	82	PUBLIC			34	, rmag	THE	ry component	OI MEAGLOLE		
	83	TODLIC	0014,00								
	84	\$EJECT									
	77	720201									

MCS-96	MACRO ASSEMBLER	FFT_RUN						02/18/86 PAGE	3
ERR LOC	OBJECT	LINE 85	so	URCE ST	ATEMENT				
228	0	86	CSEG at	2280H					
		· 87	DIDITO	fft cal	1			- ppp -1 /Ab-	
•		89	LOBINIC	III_Ca.	ic ; Stan	rting poi	nt 10	r FFT algorithm	
		90	EXTRN	scale	factor : Shi	ft factor	used	to prevent overflow when averaging	
		91		-		outputs			
		92				_			
		93							
	_	94	;	_		;;;;		RT FOURIER CALCULATIONS	
228	0 0 1100	95 E 96	FFT_CAL	c: clrb		;;;;	400	' INITIALIZATION OF LOOP	
	2 B10100	E 97		ldb	error port1,#000000	nıh		;**** Indication Only	
220	2 B10100	98		Iub	por c1,#000000	010		; **** Indication only	
228	5 FC.	99		clrvt					
228	6 B10158	100		ldb	loop_cnt,#1			•	
	9 B10456	101		ldb	shft_cnt,#4				
228	C A1200044	102		1d [.]	ndiv2,#32				
	_	103	;	_		;;;;	410	K=0	
229		104	OOI_TUO						
	0 950400 3 014C	B 105 106		xorb clr	port1,#0000010 kptr	оов		;**** Indication Only	
229	3 0140	100	;	CIL	KPtr		490	IF LOOP > EXP THEN 700	
229	5 990558	108	•	czapb	loop cnt, #5	; 32=2		IF LOOP > BAP THEN 700	
	B DA0220A3	109	•	bgt	UNWEAVE	, 32-2	J		
		110		-6-	0BilvB				
		111							
229		112	MID_LOO			;;;;	430	INCNT=0	
229	C 0142	113		clr	in_cnt				
		114			•				
229	,	115 116	IN LCOP		•	;;;;	440	' CALCULATIONS BEGIN HERE	
	B 65020042	117	IN_LCOP	: add	in cnt,#2		450	INCNT=INCNT+1	
223	03020042	118	;	auu	III_CIIC,#2	;;;;		P=BR(INT(K/(2^SHIFT)))	
22A	2 A04C40	119	,	1d	pwr.kptr	,,,,	400	1-DR(INI(R)(2 SHIFI)))	
	5 085640	120		shr	pwr,shft cnt		:: '	Calculate multiplication factors	
	B 71FE40	121		andb	pwr,#11111110	3	• •		
22A	B A341003840	122		ld	pwr,brev[pwr]				
		123	;		_	;;;;	470	WRP=WR(P) : WIP=WI(P) : KN2=K+N2	
	0 A34144393C	124	gw:	ld	wrp,wr[pwr]				
	5 A34186393E	125		ld	wip,wi[pwr]				
22B	A 44444C4B	126 127	******	add	kn2,kptr,ndiv2	4		•	
		127	\$eject						

MCS-96 I	MACRO ASSEMBLER	FFT_RUN					02/18/86 PAGE 5	
ERR LOC	OBJECT	LINE	S	OURCE ST	TATEMENT			
		165	;		•	;;;;	560 K=K+1	
2318	3 6502004C	166	ik:	add	kptr,#2	,		
		167					,	
		168	;	*		;;;;	570 IF INCNT <n2 450<="" goto="" td="" then=""><td></td></n2>	
	884442	169		CMP	in_cnt,ndiv2			
2311	7 D602277B	170	!	blt	IN_LOOP			
		171			_	-		
		172	;			;;;;	580 K=K+N2	
2323	64444C	173		add	kptr,ndiv2			
		174	;			;;;;	590 IF K <n1 430<="" goto="" td="" then=""><td></td></n1>	
2326	893E004C	175		CMP	kptr,#62			
232/	A D602276R	176	•	blt	MID_LOOP			
		177			-			
		178				;;;;	600 LOOP=LOOP+1 : N2=N2/2	
2321	1758	179		incb	loop cnt	;;;;	605 SHIFT=SHIFT+1	
2330	0A0144	180		shra	ndiv2,#1			
2333	3 1556	181		decb	shft cnt			
		182	:		_	;;;;	610 GOTO 400	
2335	2759	183		br	OUT_LOOP			
		184			-			
		185						
2337	7 B10100	E 186	ERR1:	1db	error.#01	: over	flow error, 1st set of calculations	
233/	. FO	187		ret		,	,	
2331	B10200	E 188	ERR2:	ldb	error.#02	: over	flow error, 2nd set of calculations	
2331		189		ret	, ****	, over	,	
, 2001		190						
		191	\$EJECT					

*C3	-30 M	ACRO ASSEMBLER	FF 1	_RUN					02/18,	/86 PAGE	6
RR	LOC	OBJECT		LINE	so	URCE ST	ATEMENT				
				192							
	0000			193	;			700 '	POST-PROCESING AND REOF	RDERING STARTS HER	B
	233F	B10200	B	194 195	UNWRAVE			101			
	233F	B10200	4	196		ldb	port1,#000000	TOD		;****	
				197	i				720 FOR K=0 TO 31		
	2342	014C		198	,	clr	kptr	;;;;	720 FOR K-0 10 31		
		A1400050		199		ld	n_sub_k,#64				
	2348			200	UN_LOOF		n_oub_n,vor				
				201	;			;;;;	740 XIBRK=XI(BR(K)) :	YPRPK=YP/RP(K)	
	2348	A34D003852		202	•	ld	rk,brev[kptr]	,,,,		mom m(on(n)	
	234D	A35300003C	E	203		ld	xrrk, xreal[rk	1			
		063C		204		ext	xrrk	•			
		A353000044	E	205		ld	xirk,ximag[rk	]			
	2359	0644		206		ext	xirk				
				207	;			;;;;	750 XIBRNK=XI(BR(N-K)	: XRBRNK=XR(BR(N-K)	)
		A351003854		208		ld	rnk,brev[n_su				
		A355000040	E	209		ld	xrrnk,xreal[r	nk]			
		0640	_	210		ext	xrrnk				
		A355000048	E	211		ld	xirnk,ximag[r	nk]			
	2360	0648	,	212		ext	xirnk				
	0000	44404400		213	;			. ;;;;	760 TI=(XIBRK + XIBR)	(K)/2	
		44484428 A04A2A		214	ar:	add	tmpi,xirk,xir				
		A4462A		215 216	•	ld	tmpi+2,xirnk+	2			
		0E0128		216		addc shral	tmpi+2,xirk+2	. 10 1			
	2376	021040		217		BULAT	tmpi,#1	; 16 5	it result in tmpi		
	_			219					770 TD-(VDDDV _ VDDD	mr \ /0	
	237B	48403C24		220		sub	tmpr,xrrk,xrr	;;;;	770 TR=(XRBRK - XRBR	(K)/2	
		A03B26		221		ld	tmpr+2.xrrk+2	LIK			
		A84226		222		subc	tmpr+2,xrrnk+	,			
		0E0124		223		shral	tmpr,#1		it result in tmpr		
				224				, 10 0	re resure in tape		
				225				;;;;	780 XRT= (XRBRK + XRE	RNK)/4	
	2388	44403C34		226		add	xrtmp,xrrk,xr		(1111)	// -	
	238C	A03E36		227		ld	xrtmp+2.xrrk+				
	238F	A44236		228		addc	xrtmp+2,xrrnk	+2			
	2392	ODOE34		229		shll	xrtmp,#14	; 32 Ъ	it result in xrtmp		
				230					<del>-</del>		
				231				;;;;	790 XIT= (XIBRK-XIBRN	(K)/4	
		48484438		232		sub	xitmp, xirk, xi	rnk	•	• •	
		A0463A		233		ld	xitmp+2,xirk+				
		A84A3A		234		subc	xitmp+2,xirnk	+2			
	239F	ODOR38		235		shll	xitmp,#14	; 32 b	it result in xitmp		
				236							
				237	\$e.iect						

```
MCS-96 MACRO ASSEMBLER
                          FFT_RUN
                                                                                              02/18/86
                                                                                                                PAGE
ERR LOC OBJECT
                               LINE
                                            SOURCE STATEMENT
                                238
                                                                       Multiply will provide effective divide by 2
                                              ;;;;;
                                239
                                240
                                                                       800 OUTR= (XRT + TI*COSFN(K)/2 - TR*SINFN(K)/2)
                                                              ;;;;
                                241
   23A2 FE4F4D4038242C
                                242
                                      mr:
                                              mul
                                                      tmprl, tmpr, sinfn[kptr]
   23A9 FE4F4DC2382830
                                243
                                                      tmpil, tmpi, cosfn[kptr]
                                              mul
   23B0 643034
                                244
                                              add
                                                      xrtmp, tmpil
   23B3 A43236
                                245
                                              addc
                                                      xrtmp+2, tmpi1+2
   23B6 682C34
                                246
                                              sub
                                                      xrtmp,tmprl
   23B9 A82E36
                                247
                                              subc
                                                      xrtmp+2,tmprl+2
   23BC C34D000036
                                248
                                                      xrtmp+2, outr[kptr]
                                                                              ;; OUTR = Real Output Values
                                249
                                250
251
                                                                       810 OUTI= (XIT - TI*SINFN(K)/2 - TR*COSFN(K)/2)
                                252
   23C1 FE4F4DC238242C
                                253
                                      mi:
                                                      tmprl,tmpr,cosfn[kptr]
                                              mul
   23C8 FE4F4D40382830
                                254
                                                      tmpil, tmpi, sinfn[kptr]
                                              mul
   23CF 683038
                                255
                                              sub
                                                      xitmp, tmpil
   23D2 A8323A
                                256
                                                      xitmp+2,tmpil+2
                                              subc
   23D5 682C38
                                257
                                              sub
                                                      xitmp,tmprl
   23D8 682E3A
                                258
                                              sub
                                                      xitmp+2,tmprl+2
                                259
   23DB C34D40003A
                                                      xitmp+2,outi[kptr]
                                                                               ;; OUTI = Imaginary Output values
                                260
                                261
                                262
                                                                       ;;;;
                                                                              830 MAG =SQR(OUTR*OUTR + OUTI*OUTI)
                                263
   23E0
                                264
                                      GET MAG:
                                                                               ;; Get Magnitude of Vector
   23E0 A03624
                                265
                                              1d
                                                       tmpr,xrtmp+2
   23E3 A03A28
                                266
                                                      tmpi,xitmp+2
                                              ld
                                267
   23E6 FE6C2424
                                268
                                              mul
                                                      tmpr, tmpr
                                                                               ; tmpr = tmpi**2 + tmpr**2
   23EA FE6C2828
                                269
                                                      tmpi, tmpi
                                              mul
   23EE 642824
                                270
                                              add
                                                      tmpr,tmpi
   23F1 A42A26
                                271
                                              addc
                                                      tmpr+2, tmpi+2
                                272
   23F4 32004C
                                273
                                              bbc
                                                      FFT_MODE, 2, CALC_SQRT
                                274
                                275
                                      $eject
```

```
MCS-96 MACRO ASSEMBLER
                         FFT RUN
                                                                                             02/18/86
                                                                                                               PAGE
                                                                                                                       8
ERR LOC OBJECT
                               LINE
                                           SOURCE STATEMENT
                               276
                                277
                                                      ;;;; *** CALCULATE 10 log magnitude^2 ***
                               278
                                      ; Output = 512*10*LOG(x) x=1,2,3 ... 64K
                               279
   23F7
                                280
                                     CALC LOG:
   23F7 0156
                                281
                                              clr
                                                     shft_cnt
   23F9 0F5624
                                282
                                              norml
                                                      tmpr, shft_cnt ; Normalize and get normalization factor
   23FC 990F56
                                283
                                              cmpb
                                                      shft_cnt,#15
   23FF DA04
                                284
                                              jle
                                                     LOG IN RANGE
                                                                     ; Jump if SHIFT CNT <= 15
                                285
   2401 0140
                                286
                                              clr
                                                      log
   2403 202C
                                                      LOG_STORE
                               287
                                              br
                               288
                                289
                                      LOG IN RANGE:
   2405 44565656
                               290
                                              add
                                                      shft cnt, shft cnt, shft cnt
                                                                                     ; Make shift cnt a pointer
                               291
   2409 AC274E
                                292
                                             ldbze
                                                     ptr,tmpr+3
                                                                     ; Most significant byte is table pointer
   240C 444E4E4E
                                293
                                              add
                                                     ptr,ptr,ptr
   2410 65083A4E
                                294
                                              add
                                                     ptr,# LOG TABLE-256
                                                                             ; ptr= Table + offset (offset=tmpr+3)
                               295
                                                                     ; Use -256 since tmpr+3 is always >= 128
   2414 A24F40
                               296
                                              ld
                                                      log, [ptr]+
   2417 A24E44
                                297
                                              1d
                                                     nxtloc, [ptr]
                                                                             ;; Linear Interpolation
                                298
                                299
   241A 684044
                                                     nxtloc, log
                                                                     ; nxtloc = next log - log
                                300
   241D AC263C
                                301
                                                     diff,tmpr+2
                                              1dbze
                                                                     ; diff+1 = nxtloc * tmpr+2 / 256
   2420 6C443C
                                302
                                              mulu
                                                     diff,nxtloc
                                303
   2423 0C083C
                                304
                                                      diff.#8
                                                                     ; log = log + diff/256
                                              shrl
   2426 643C40
                                305
                                              add
                                                     log, diff
                                306
   2429 080540
                                                                     ; 8192/32 * 20LOG(x) = 256 * 20LOG(x)
                                              shr
                                                     log,#5
                                307
   242C A7570A3C40
                               308
                                                     log, log offset[shft cnt]
                                                                                     ; add log of normalization factor
                               309
                               310
                                                     ;; Log (M*N) = Log M + Log N
                               311
   2431
                               312
                                      LOG STORE:
   2431 080040
                               313
                                                      log, #SCALE_FACTOR
   2434 A40040
                               314
                                              addc
                                                     log, zero
                                                                              ; Divide to prevent overflow during
   2437 674D000040
                               315
                                                      log, FFT_OUT[kptr]
                                              add
                                                                             ; averaging of outputs
   243C C34D000040
                               316
                                              st
                                                     log, FFT_OUT[kptr]
                               317
   2441 2045
                               318
                                              BR
                                                     ENDL
                               319
                                     $eject
```

```
MCS-96 MACRO ASSEMBLER
                           FFT RUN
                                                                                                02/18/86
                                                                                                                  PAGE
                                                                                                                          9
ERR LOC OBJECT
                                LINE
                                            SOURCE STATEMENT
                                 320
                                                                :::: *** CALCULATE SQUARE ROOT ***
    2443
                                 321
                                       CALC_SQRT:
                                 322
    2443 0156
                                 323
                                       clr
                                               shft cnt
    2445 OF5624
                                 324
                                               normi
                                                       tmpr, shft cnt ; Normalize and get normalization factor
                                 325
                                 326
    2448 D705
                                               jne
                                                        SQRT IN RANGE
                                                                       ; Jump if tmpr > 0
    244A C04200
                                 327
                                               st
                                                       zero,sqrt+2
SQRT_STORE
    244D 2029
                                 328
                                               br
                                 329
    244F
                                 330
                                       SQRT IN RANGE:
    244F AC274B
                                 331
                                               ldbze
                                                       ptr.tmpr+3
                                                                        : Most significant byte is table pointer
    2452 444E4E4E
2456 6508394E
                                 332
333
                                               add
                                                       ptr,ptr,ptr
                                               add
                                                       ptr,# SQ_TABLE-256
                                                                                ; ptr= Table + offset (offset=tmpr+3)
                                 334
                                                                        ; Use -256 since tmpr+3 is always >= 128
    245A A24F40
                                 335
                                               ld
                                                       sqrt, [ptr]+
                                 336
    245D A24E44
                                               ld
                                                       nxtloc, [ptr]
                                                                                ;; Linear Interpolation
                                 337
    2460 684044
                                 338
                                               sub
                                                       nxtloc,sqrt
                                                                        ; nxtloc = sqrt - next sqrt
                                 339
    2463 AC263C
                                 340
                                                       diff,tmpr+2
                                               ldbze
                                                                        ; diff+l = nxtloc * tmpr+2 / 256
                                 341
    2466 6C443C
                                               mulu
                                                       diff,nxtloc
                                 342
    2469 AC3D3C
                                 343
                                                       diff, diff+1
                                               ldbze
                                                                        ; sqrt = sqrt + delta (diff < OFFH)
    246C 643C40
                                 344
                                                       sqrt, diff
                                               add
                                 345
                                 346
    246F 44565656
                                               add
                                                       shft cnt, shft cnt, shft cnt
                                 347
                                 348
    2473 6F57C83940
                                                       sqrt,tab_sqr[shft_cnt] ; divide by normalization factor
                                 349
                                 350
                                                                        ;; mulu acts as divide since if tab2=OFFFFH
                                 351
                                                                        :: sort would remain essentialy unchanged
    2478
                                 352
                                       SQRT STORE:
    2478 080042
                                 353
                                               shr
                                                       sqrt+2, #SCALE_FACTOR
    247B A40042
                                 354
                                               addc
                                                       sgrt+2.zero
                                                                                ; Divide to prevent overflow during
    247E 674D000042
                                 355
                                               add
                                                       sqrt+2, FFT_OUT[kptr]
                          B
                                                                                ; averaging of outputs
    2483 C34D000042
                                356
                                               st
                                                       sqrt+2, FFT OUT[kptr]
                                357
                                 358
                                                               *** END OF
                                                                             LOOP ***
                                                       ;;;;
                                359
                                 360
                                                                                950 NEXT K
                                361
    2488 6502004C
                                       ENDL:
                                               add
                                                       kptr,#2
   248C 69020050
                                362
                                               sub
                                                       n sub k.#2
   2490 DF0226B4
                                363
                                               bne
                                                       UN LOOP
                                364
365
   2494 F0
                                               RET
                                366
                                      $eject
```

408 DCW

409 DCW

410 DCW

411 DCW 412

\$eject

FFT RUN

LINE

367

368

369

370

371

372 DCW

;\$nolist

BRRV:

SOURCE STATEMENT

CSEG AT 3800H

0.

; 2*bit reversal value

::::

-32767, -32137, -30273, -27245, -23170, -18204, -12539,

32767, 32137, 30273, 27245, 23170, 18204,

6393, 12539, 18204, 23170, 27245,

2*0, 2*16, 2*8, 2*24, 2*4, 2*20, 2*12, 2*28

02/18/86

18204.

32137.

6393,

27245,

6393.

-27245, -25329

-18204.

-6393,

18204.

32137,

12539,

30273,

12539,

20787

32609

25329

3212

-20787

25329

-20787

-3212

20787

32609

6393

-32137

-6393

32137

-6393

32137

6393

3212

Use 2k for tables

PAGE 10

MCS-96 MACRO ASSEMBLER

3800 0000200010003000

3996 01807782BF899395

39A6 0000F918FB301C47

39B6 FF7F897D41766D6A

3906 0000

ERR LOC OBJECT

3800

3800

	MACRO ASSEMBLER	FFT_RUN								02/18/86	•	PAGE	11
RR LO	OBJECT	LINE	S	OURCE STA	TEMENT								
		413											
390	10	414 415	MAD CO	n.	. CEEDE			0.4401777	avm\ .	0.4-01100			
334	.6	416	TAB_SQ	R:	; 60030	/(square	e root of	Z##SHFT	_CNT);	U<=SHF1	CNTC32		
	•	417	;;	1	2	4	8	16	32	64	128		
390	8 FFFF04B50080825A	418	DCW	65535,				16384.	11585.	8192.	5793		
-		419	2011	,	10010,	02100,	20110,	10001,	11000,	0102,	0133		
		420	::	256	512	1024	2048	4096	8192	16384	32768		
391	08 0010500B0008A805	421	DCW	4096.	2896.	2048.	1448.	1024.	724.	512.	362		
		422				,		,	,	,			
		423	;;	65536,	131072,	262144.	524288,						
	8 0001B50080005B00	424	DCW	256,	181,	128,	91,	64,	45,	32,	23		
391	P8 10000B0008000600	425	DCW	16,	11,	8,	6,	4,	3,	2,	1		
		426											
	_	427											
340	18	428	SQ_TAB	LE:	; squar	e root o	of n * 2*	*24 N=1	28, 129,	130	255		
		429		40041	40500								
	05B5BAB56BB621B7	430	DCW				6881, 470						
	18 97BA46BBF5BBA3BC 28 00COAAC054C1FDC1	431 432	DCW DCW				18291, 484						
	88 43C5E9C58EC633C7	432 433	DCW				19661, 49						
	18 63CAO4CBA6CB46CC	433 434	DCW				50995, 513 52294, 524						
	8 62CF00D09DD03AD1	435	DCW				3562, 53°						
	8 44D4DBD477D511D6	436	DCW				54801, 549						
	8 09D9A0D936DACCDA	437	DCW				6012, 56						
	88 B4DD47DEDBDE6EDF	438	DCW				7198, 573						
	8 46E2D7E267E3F7E3	439	DCW				8359, 58						
	8 C1E64FE7DDE76AE8	440	DCW				9498, 596						
	8 27EBB2EB3DECC7EC	441	DCW				0615, 60						
340	8 77EF00F088F010F1	442	DCW				1712, 618						
3AI	8 B4F33BF4C1F446F5	443	DCW				2790, 629						
	8 DFF763F8E7F86AF9	444	DCW				3850, 639						
3AI	8 F8FB7AFCFBFC7DFD	445	DCW				4893, 650						
		446			•		•		•				
		447	\$eject										

MCS-96 M	ACRO ASSEMBLER	FFT_RUN								02	/18/86	P	AGE	12
ERR LOC	OBJECT	LINE 448	;	SOURCE STA	TEMENT									
3808		449	IOC T	ABLE: ;	16384#	10*100/	n/198\	n-1	28,129,	120	250			
0200		450	LOU_I	, , , , , , , , , , , , , , , , , , ,	103017	10+1001(	11/120/	11-1	20,123,	130	200			
3808	00002A024F047006	451	DCW	0.	554	1103,	1648	2190	2727	3260	3789			
3B18	DA10E312E914EA16	452	DCW			5353,								
3B28	BD20A92292247826	453	DCW			9362,								
3B38	C42F973166333335	454	DCW			13158,								
3B48	063EC13F7A413043	455	DCW			16762,								
3858	954B3C4DDF4E8150	456	DCW			20191,								
3B68	8458175AA85B365D	457	DCW			23464,								
3B78	DE646066B0675D69	458	DCM			26592.								
3888	B370247294730275	459	DCVI			29588,								
	OB7C6E7DCF7E2F80	460	DCW			32463,								
3BA8	F28647889B89ED8A	461	DCW	34546,	34887,	35227,	35565,	35902,	36236,	36570,	36901			
3BB8	7091B892FF934595	462	DCW	37232,	37560,	37887,	38213,	38537,	38860,	39181,	39501			
	8B9BC89C049E3E9F	463	DCW	39819,	40136,	40452,	40766,	41079,	41390,	41700,	42009			
3BD8	4CA57EA6AFA7DEA8	464	DCW	42316,	42622,	42927,	43230,	43533,	43833,	44133.	44431			
3BE8	B9AEEOAFO7B12CB2	465	DCW	44729,	45024,	45319,	45612.	45905.	46196.	46486.	46774			
3BF8	D6B7F4B811BA2DBB	466	DCW	47062,	47348,	47633,	47917,	48200,	48482	48763,	49042			
3C08	A9C0	467	DCW	49321			-	-	-					
		468												
3COA		469	LOG_O	FFSET:	; 512*	10*LOG(	2**(15~	n)) :	n= 0,1,	2,3	15			
		470			; 512*	10*LOG(	0.5)		n= 16.1	7.18	. 31			
		471												
3COA	4F5A4A54454E3F48	472	DCW	23119,	21578,	20037,	18495,	16954,	15413,	13871,	12330			
3C1A	252A20241A1E1518	473	DCW			7706,								
		474		-	•	•		•	•					
3C2A		475	END											
ASSEMBLY	COMPLETED, NO E	RROR(S) FOU	ND.			-								



The BASIC program is used as comments in the ASM96 program. Some of the variables in the ASM96 program have slightly different names than their counter-parts in the BASIC program. This was to make the comments fit into the ASM96 code. Highlights in this section of code are a table driven square root routine and log conversion routine which can easily be adapted for use by any program.

Both the square root routine and the log conversion routine use the 32-bit value in the variable TMPR. The square root routine calculates the square root of that value in the variable SQRT+2, a 16-bit variable. In this program, the square root value is averaged and stored in a table.

The log conversion routine divides the value in TMPR by 65536 (2¹⁶) and uses table lookup to provide the common log. The result is a 16-bit number with the value 512 * 10 Log (TMPR/65536) stored in the variable LOG. This calculation is used to present the results of the FFT in decibels instead of magnitude. With an input of 63095, the output is 512*48 dB. The graph program, (Section 10), prints the output value of the plot as INPUT/512 dB.

The following descriptions of the ASM code point out some of the highlights and not-so-obvious coding:

Lines 1-104 initialize the code and declare variables. The input and output arrays of the program are declared external. Note that many of the registers are

overlayable, use caution when implementing this routine with others with overlayable registers.

Lines 116-124 calculate the power of W to be used. Note that KPTR is always incremented by 2. The multiple right shift followed by the AND mask creates an even address and the indirect look to the BR (Bit Reversal) table quickly calculates the power PWR.

Lines 130-138 perform the complex multiplications. Since WIP and WRP range from -32767 to +32767, the multiplication is easy to handle. The automatic divide by two which occurs when using the upper word only of the 32-bit result is a feature in this case.

Lines 144-163 use right shifts for a fast divide, then add or subtract the desired variables and store them in the array. Note that the upper word of TMPR and TMPI is used, and the same array is used for both the input and output of the operations.

Lines 165-189 update the loop variables and then check for errors on the complex multiplications and additions. If there are no overflows at this time the data will run smoothly through the rest of the program.

Lines 200-212 load variables with values based on the bit reversed values of pointers.

Lines 214-236 perform additions and subtractions to prepare for the next set of formulas. Note that XITMP and XRTMP are 32-bit values.



Lines 240-260 perform multiplies and summations resulting in 32-bit variables. This saves a bit or two of accuracy. The upper words are then stored as the results

Lines 263-272 generate the squared magnitude of the harmonic component as a 32-bit value.

Lines 278-310 calculate 10 Log (TMPR/65536). The 32-bit register TMPR is divided by 65536 so that the output range would be reasonable.

First, the number is normalized. (It is shifted left until a 1 is in the most significant bit, the number of shifts required is placed in SHFT_CNT.) If it had to be shifted more than 15 times the output is set to zero.

Next, the most significant BYTE is used as a reference for the look-up table, providing a 16-bit result. The next most significant BYTE is then used to perform linear interpolation between the referenced table value and the one above it. The interpolated value is added to the directly referenced one.

The 16-bit result of this table look-up and interpolation is then added to the Log of the normalization factor, which is also stored in a table. This table look-up approach works fast and only uses 290 bytes of table space.

Lines 321-357 calculate the square root of the 32-bit register TMPR using a table look-up approach.

First, the number is normalized. Next, the most significant BYTE is used as a reference for the look-up table, providing a 16-bit result. The next most significant BYTE is then used to perform linear interpolation between the referenced table value and the one above it. The interpolated value is added to the directly referenced one.

The 16-bit result of this table look-up and interpolation is then divided by the square root of the normalization factor, which is also stored in a table. This table look-up approach works fast and only uses 320 bytes of table space. The results are valid to near 14-bits, more than enough for the FFT algorithm.

Lines 352-360 average the magnitude value, if multiple passes are being performed, and then store the value in the array. The loop-counters are incremented and the process repeats itself.

This concludes the FFT routine. In order to use it, it must be called from a main program. The details for calling this routine are covered in the next section.

## 8.0 BACKGROUND CONTROL PROGRAM

The main routine is shown in Listing 3. It begins with declarations that can be used in almost any program. Note that these are similar, but not identical, to other 8096 include files that have been published. Comments on controlling the Analog to Digital converter routine follow the declarations.

```
MCS-96 MACRO ASSEMBLER FFT MAIN APNOTE
```

02/18/86

PAGE 1

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0

SOURCE FILE: :F2:FTMAIN.A96
OBJECT FILE: :F2:FTMAIN.OBJ

CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB

```
RRR LOC OBJECT
                                                                                           SOURCE STATEMENT
                                                                                $pagelength(50)
                                                                                FFT_MAIN_APNOTE MODULE MAIN, STACKSIZE(6)
                                                                                ; Intel Corporation, January 24, 1986
                                                                                ; by Ira Horden, MCO Applications
                                                                                          This program performs an FFT on real data and plots it on a printer.
                                                                                ; It uses the program modules AZDCON, PLOTSP, and FFTRUN. The adjustable
                                                                     11
                                                                                ; parameters of each of the programs are set by this main module.
                                                                     12
                                                                     13
                                                                     14
                                                                                $INCLUDE (:FO:DEMO96.INC)
                                                                                                                                                   : Include SFR definitions
                                                           =1
                                                                     15
                                                                                ; $nolist ; Turn listing off for include file
                                                          =1
                                                                    16
                                                                                : ***: | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | **** | *
                                                          =1
                                                                    17
                                                           =1
                                                                     18
                                                           =1
                                                                     19
                                                                                                                  Copyright 1985, Intel Corporation
                                                           =1
                                                                     20
                                                                                                                  October 28,1985
                                                           =1
                                                                     21
                                                                                                                  by Ira Horden, MCO Applications
                                                           =1
                                                                     22
                                                          =1
                                                                                   DEMOS6. INC - DEFINITION OF SYMBOLIC NAMES FOR THE 1/O REGISTERS OF THE 8096
                                                          =1
                                                                    24
                                                           =1
                                                                    25
                                                                                =1
                                                                     26
                                                           =1
                                                                    27
                                                                                                                              00h: WORD
                                                                                                                                                                            Zero Register
            0002
                                                                    28
                                                           =1
                                                                                AD COMMAND
                                                                                                                               02H: BYTE
                                                                                                                                                                             A to D command register
           0002
                                                          =1
                                                                    29
                                                                                AD RESULT LO
                                                                                                                  EQU
                                                                                                                              02H: BYTE
                                                                                                                                                                             Low byte of result and channel
                                                                    30
                                                                               AD_RESULT_HI
           0003
                                                           =1
                                                                                                                 EQU
                                                                                                                              O3H: BYTE
                                                                                                                                                                             High byte of result
                                                                               HSI_MODE
           0003
                                                           =1
                                                                    31
                                                                                                                  EQU
                                                                                                                              O3H: BYTE
                                                                                                                                                                            Controls HSI transition detector
           0004
                                                          =1
                                                                    32
                                                                                HSO TIME
                                                                                                                  EQU
                                                                                                                              04H: WORD
                                                                                                                                                                             HSI time tag
           0004
                                                          =1
                                                                    33
                                                                                HSI TIME
                                                                                                                  RQU
                                                                                                                              04H: WORD
                                                                                                                                                                             HSO time tag
           0006
                                                          =1
                                                                    34
                                                                               HSO COMMAND
                                                                                                                  EQU
                                                                                                                              O6H: BYTE
                                                                                                                                                                             HSO command tag
           0006
                                                          =1
                                                                    35
                                                                                HSI STATUS
                                                                                                                  EQU
                                                                                                                              O6H: BYTE
                                                                                                                                                                             HSI status register (reads fifo)
           0007
                                                           =1
                                                                    36
                                                                                SBUF
                                                                                                                  EQU
                                                                                                                              O7H: BYTE
                                                                                                                                                                             Serial port buffer
                                                                                                                                                                R/W
                                                                    37
           0008
                                                          =1
                                                                                INT MASK
                                                                                                                  RQU
                                                                                                                              08H: BYTE
                                                                                                                                                                             Interrupt mask register
           0009
                                                                    38
                                                                                INT PENDING
                                                                                                                                                                             Interrupt pending register
                                                                                                                  EQU
                                                                                                                              O9H: BYTE
           0011
                                                                    39
                                                          =1
                                                                               SPCON
                                                                                                                  BQU
                                                                                                                                                                             Serial port control register
                                                                                                                              11H: BYTE
           0011
                                                          =1
                                                                    40
                                                                               SPSTAT
                                                                                                                  EQU
                                                                                                                              11H: BYTE
                                                                                                                                                            ; R
                                                                                                                                                                             Serial port status register
           000A
                                                                    41
                                                                               WATCHDOG
                                                                                                                  EQU
                                                                                                                              OAH: BYTE
                                                                                                                                                                            Watchdog timer
```

```
MCS-96 MACRO ASSEMBLER
                          FFT_MAIN_APNOTE
                                                                                              02/18/86
                                                                                                                 PAGE
ERR LOC OBJECT
                               LINE
                                           SOURCE STATEMENT
      000A
                            =1
                                 42
                                      TIMERI
                                                       EQU
                                                             OAH: WORD
                                                                           ; R
                                                                                   Timerl register
      000C
                                                                           ; R
                            =1
                                 43
                                      TIMER2
                                                       RQU
                                                             OCH: WORD
                                                                                   Timer2 register
      000E
                            =1
                                                                           ; R
                                 44
                                      PORT0
                                                       EQU
                                                             OEH: BYTE
                                                                                   I/O port 0
      000E
                            =1
                                 45
                                      BAUD_REG
                                                             OEH: BYTE
                                                       EQU
                                                                                   Baud rate register
      000F
                            =1
                                 46
                                      PORTI
                                                       EQU
                                                             OFH: BYTE
                                                                           ; R/W
                                                                                   I/O port 1
      0010
                            =1
                                 47
                                      PORT2
                                                       ROU
                                                             10H: BYTR
                                                                           ; R/W
                                                                                   I/O port 2
      0015
                            =1
                                      IOC0
                                                       EQU
                                 48
                                                             15H: BYTE
                                                                                   I/O control register 0
      0015
                            =1
                                 49
                                      IOS0
                                                       EQU
                                                             15H: BYTE
                                                                                   I/O status register 0
      0016
                            =1
                                 50
                                      IOC1
                                                       ROU
                                                             16H: BYTE
                                                                                   I/O control register 1
      0016
                            =1
                                 51
                                      IOS1
                                                       EQU
                                                             16H: BYTE
                                                                                   I/O status register 1
                                                                           ; R
                            =1
      0017
                                 52
                                      PWM CONTROL
                                                       EQU
                                                             17H: BYTE
                                                                                   PWM control register
                            =ī
      0018
                                 53
                                                       EQU
                                                             18H: WORD
                                      SP
                                                                           ; R/W
                                                                                  System stack pointer
                            =1
                                 54
      000D
                                 55
                            =1
                                                       EQU
                                                             ODH
      000A
                            =1
                                 56
                                      LF
                                                       RQU
                                                            OAH
                            =1
                                 57
                            =1
                                 58
                                      PUBLIC ZERO, AD_COMMAND, AD_RESULT_LO, AD_RESULT_HI, HSI_MODE, HSO_TIME, HSI_TIME
                            =1
                                 59
                                      PUBLIC HSO_COMMAND
                            =1
                                      PUBLIC HSI STATUS, SBUF, INT MASK, INT PENDING, WATCHDOG, TIMER1, TIMER2
                                 60
                            =1
                                      PUBLIC BAUD_REG, PORTO, PORT1, PORT2, SPSTAT, SPCON, IOCO, IOC1, IOSO, IOS1
                                 61
                            =1
                                      PUBLIC PWM CONTROL, SP, CR, LF
                            =1
                                 63
    001C
                            =1
                                 64
                                      RSEG at 1CH
                            =1
                                 65
    001C
                            =1
                                 66
                                              AX:
                                                       DSW
                                                                           ; Temp registers used in conformance
    001E
                            =1
                                 67
                                              DX:
                                                       DSW
                                                                           ; with PIM-96(tm) conventions.
    0020
                            =1
                                 68
                                              BX:
                                                       DSW
    0022
                            =1
                                 69
                                              CX:
                                                       DSW
                            =1
                                 70
      001C
                            =1
                                 71
                                              ΑL
                                                       EQU
                                                                       : BYTE
                                                               AX
      001D
                            =1
                                 72
                                              AΗ
                                                       EQU
                                                               (AX+1) :BYTE
      0020
                            =1
                                 73
                                                       EQU
                                              BL
                                                               BX
                                                                       : BYTE
                            =1
                                 74
                            =1
                                 75
                                       public ax, bx, cx, dx, al, ah, bl
                            =1
                                 76
                            =1
                                 77
                                      $list
                                              ; Turn listing back on
                                 78
                                               ; End of include file
                                 79
                                      ; A2D UTILITY COMMANDS/RESPONSES FOR "CONTROL A2D"
                                 81
      0007
                                 82
                                      busy
                                                       equ
      0010
                                 83
                                      con b0
                                                       equ
                                                              00010000b; convert to BUFF0
      0028
                                 84
                                      dump_b0_p_s
                                                              00101000b; download BUFFO as PAIRED SIGNED data
                                 85
                                 86
      0001
                                      AVR NUM
                                                                       ; Number of times to average the waveform
                                                       equ
                                                                            AVR NUM < 256
```

MCS-96 MACRO ASSEMBLER	FFT_MAIN_APNOT	R		C	02/18/86	PAGE	3
ERR LOC OBJECT	LINE 89	SOURCE STATEMENT					
0000	90 SC 91 92	ALR_FACTOR equ			s performed on to prevent overflo	OW	
0100	93 94 PI	OM 1789	256 :	w			
080		OT_RES equ		Number of inpu	it units per plot	unit	
9100		OT_RES_2 equ OT_MAX equ	plot_res/2 plot_res*145 ;	145			
3100	97 FD	OT_MAX equ	proc_res*145 ;	145 chrs/row			
		UBLIC scale_factor, p	let wer wlet wer	2 -1-+			
	99	bblic scare_ractor, p	Tor_res, prot_res_	z, prot_max			
	100						
0024		EG at 24H : commo	n oseg area				
	102	, , , , , , ,	n once area	,			
0024	103	tmpreal:	dsl l		•		
0028	104	tmpimag:	dsl l				
002C	105	wndptr:	dsw 1				
002E	106	varptr:	dsw 1				
	107	_					
0000	108 RS	₿ <b>G</b>					
0000	109	fft_mode:	dsb l				
0001	110	error:	dab l				
0002	111	avr_cnt:	dsb 1				
		BLIC error, fft_mode					
	113						
	114	EXTRN sample_	period, control_a2	d			
	115						
****	116						
0080		G at 80h					
0080	118	XREAL:		For FFT routin			
0080	119	DEST_BUFF_BASE:		For A2D routin			
0000	120 121	XIMAG equ	XREAL+64 ;	For FFT routin	e		
		TATTO DOOR BUILD DACE	VIDEAT VINAC				
	123	JBLIC DEST_BUFF_BASE,	YERT' YTHUG				
	124						
0200		EG AT 200H					
0200	126	M A 2000					
0200	127	PLOT IN:		•			
0200	128	FFT OUT:	DSW 32 :	For FFT routin	•		
0240	129	BUFFO BASE:		For A2D routin			
0200	130	BUFF1_BASE:		For A2D routin			
	131	241.2_0/2011	J 04 ,	104111	•		
	132	PUBLIC BUFFO R	ASE, BUTFI BASE, F	FT OUT. PLOT IN	İ		
	777	ject	,	,***			
	+	• • •	•				

AP-275

OBJECT		LINE	so	URCE ST.	ATEMENT			
		134	CSRG AT	2080#				
		136	obba iii	2000				
		137		EXTRN	INIT OUTPUT, DRAW GRA	APH, CON OUT	: For Plot Ro	ıtine
		138		EXTRN	FFT CALC	• • • •		
		139		EXTRN	A2D_BUFF_UTIL		; For A2D rout	
	_							
	н							
V30100301C					AX,3000H			
701 cm			SBE_WAI					
						T FOR SBE TO CL	RAR SERIAL PORT II	VTERRUPTS
POINLY				djnz	ah,sbe_wait			
EF0000	E	147	BEGIN:	CALL	INIT OUTPUT : Ini	tialize serial	port	
		148			,			
		149	NEW_TRA	NSFORM_	SET:			
B10000	R	150		ldb _	fft_mode,#0000B	; Bit 0 - R	eal data / Tabled	data#
		151			_	; Bit 1 - W	indowed / Unwindow	ved#
		152				; Bit 2 - 1	Olog Mag^2 / Magni	tude#
		153			-	; Bit 3 - 2	56*db plot / Norms	al Plot#
B10102	R	154		ldb	avr_cnt, #avr_num			
0120		155		clr	bx			
C321000200		156	CLRRAM:	st	zero,fft_out[bx]	; clear fft	magnitude array	
65020020		157		add	bx,#2		_	
		158	-	CMD	bx,#64			
DEF1		159		blt	CLRRAM			
		160						
	R	161	C_load:	bbc	$fft_{mode,0,do_{tab}}$	; Branch if	real data is not ι	ısed
				CALL	LOAD_DATA			
2002				br	C_win			
282F			do_tab:	CALL	TABLE_LOAD			
	_							
	R		C_win:		$fft_{mode,l,calc}$	; Branch if	windowing is not ι	ısed
ZBCB				CALL	DO_WINDOW			
	_							
	R		errtrp:		error, zero			
D7FB				jne	errtrp			
PAGGA				D T100				
E00205	н			UJNZ	avr_cnt, LOAD_DATA	; repeat for	AVR_NUM counts	
RECOCC	v			CATT	DDAW CDADU			
DE 0000	а			CHTT	DUVM_GHVLH			
27CB				ממ	NEW TRANSFORM CEM			
-100		179		na	nen inanstum set			
	B10000 B10102 0120 c321000200	A30100301C  E01CFD	135	135   CSEG AT   136   136   137   138   139   140   140   141   140   141   142   143   145   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146   146		135   CSEG AT 2080H   136   137   EXTEN   INIT_OUTPUT, DRAW_GRAW_GRAW_GRAW_GRAW_GRAW_GRAW_GRAW_G	135	135

			APNOTE		02/18/86 PA
RR LOC	OBJECT	LIN		OURCE STA	ATEMENT
20C7	•	180 181		ATA:	;;;; LOAD DATA INTO RAM
		183			,,,,
20C7	B1000F	183	3	1db	port1,#00 ;**** FOR INDICATION ONLY
		184	ļ.		
20CA		188		D:	
	B11000	E 186		1db	control_a2d, #con_b0 ; Set converter for buffer0
	910100	E 18'		orb	control_a2d,#01 ; Convert channel 1
20D0	A1320000	E 188		1d	sample_period, #50 ; 100 us sample period
20D4	EF0000	B 190		CALL	a2d buff util ; Start the conversion process
20D7	3FOOFD	B 19		jbs	control a2d, busy, \$ ; wait for all conversions to be do
		192	2	•	
20DA		193			
	B12800	B 194		ldb	control_a2d, #dump_b0_p_s ; download b0 paired/signed
	EF0000	E 198		CALL	a2d_buff_util
20E0	F0	196		RET	
		197			
		198			**************************************
20R1		199			
	0120	200		clr	bx
	A102211C	201		ld	ax, #DATAO ; Load tabled data for testing
	A21D22	202		1 <b>d</b>	cx,[ax]+
	A21D1E	203		ld	dx,[ax]+
	C321800022	204		st	cx,xreal[bx]
	C321C0001E	205	i	st	dx,ximag[bx]
	65020020	206		add	bx,#2
	89400020	207	•	стр	bx,#64
20FF	DEE6	208	1	blt	LOAD
2101	F0	209	1	RET	
		210	)		•
2102		211	DATAO:		; SQUARE WAVE
		212			· · · · · · · · · · · · · · · · · · ·
2102	FF7FFF7FFF7FFF7F	213	DCW	32767,	32767, 32767, 32767, 32767, 32767, 32767, 32767
	FF7FFF7FFF7F	214	DCW	32767,	32767, 32767, 32767, 32767, 32767, 32767, 32767
	FF7FFF7FFF7FF7F	215	DCW	32767,	
2132	FF7FFF7FFF7FFF7F	216	DCM		32767, 32767, 32767, 32767, 32767, 32767, 32767
2142	0180018001800180	217	DCW	-32767,	-32767, -32767, -32767, -32767, -32767, -32767
2152	0180018001800180	218	DCW	-32767	-32767, -32767, -32767, -32767, -32767, -32767
2162	0180018001800180	219	DCW	-32767,	-32767, -32767, -32767, -32767, -32767, -32767, -32767
2172	0180018001800180	220		-32767,	-32767, -32767, -32767, -32767, -32767, -32767, -32767
		221			. , , , , , , ,
		222			

5

AP-275

```
MCS-96 MACRO ASSEMBLER
                         FFT_MAIN_APNOTE
                                                                                              02/18/86
                                                                                                                PAGE
ERR LOC OBJECT
                               LINE
                                           SOURCE STATEMENT
                                223
   2182
                                224
                                      DO WINDOW:
                                                                               ;;;; PERFORM HANNING WINDOW
   2182 012C
                                225
                                              clr
                                                      wndptr
                                226
   2184 012E
                                                                               ; Windowing provides an effective
                                              clr
                                                      varptr
   2186
                                227
                                      WINDOW:
                                                                               ; divide by 2 because of the multiply
   2186 A32DBR211C
                                228
                                              ld
                                                      ax, hanning[wndptr]
   218B A32DC02120
                                229
                                              1d
                                                      bx, hanning+2[wndptr]
   2190 FE4F2F80001C24
                                230
                                              mul
                                                       tmpreal, ax, xreal[varptr]
   2197 FE4F2FC0002028
                                231
                                                      tmpimag, bx, ximag[varptr]
                                              mul
   219E OD0124
                                232
                                              shll
                                                      tmpreal,#1
   21A1 0D0128
                                233
234
                                                      tmpimag, #1
                                              shll
                                                                                       ; Compensate for the divide by 2
   21A4 C32F800026
                                              st
                                                       tmpreal+2, xreal[varptr]
                                235
236
   21A9 C32FC0002A
                                              st
                                                      tmpimag+2, ximag[varptr]
   21AE 6504002C
                                              add
                                                      wndptr,#4
   21B2 6502002E
                                237
                                              add
                                                      varptr,#2
   21B6 8940002E
                                238
                                                      varptr,#64
                                              CIMP
   21BA D7CA
                                239
                                              jne
                                                      window
   21BC F0
                                240
                                              RRT
                                241
   21BE
                                242
                                      HANNING:
                                                      ; Windowing function
                                243
   21BE 00004F003B01C102
                                244
                                                               315,
                                                                      705,
                                      DCW
                                                   0,
                                                         79,
                                                                            1247, 1935, 2761, 3719
   21CE BF126617711CD421
                                245
                                      DCW
                                                4799.
                                                       5990,
                                                              7281,
                                                                     8660, 10114, 11628, 13187, 14778
   21DE 004045467C4C9352
                                246
                                               16384, 17989,
                                                             19580, 21139, 22653, 24107, 25486, 26777
                                      DCW
   21EE 406D787136757078
                                247
                                               27968, 29048, 30006, 30832, 31520, 32062, 32452, 32688
                                      DCW
   21FE FF7FB07FC47R3E7D
                                248
                                      DCW
                                               32767, 32688, 32452, 32062, 31520, 30832, 30006, 29048
   220E 406D99688E632B5E
                                249
                                      DCW
                                               27968, 26777, 25486, 24107, 22653, 21139, 19580, 17989
   221B 0040BA3983336C2D
                                250
                                      DCW
                                               16384, 14778, 13187, 11628, 10114, 8660, 7281, 5990
   222E BF12870EC90A8F07
                                251
                                      DCW
                                                4799, 3719, 2761, 1935, 1247,
                                                                                    705,
                                                                                                    79
                                                                                            315.
                                252
   223E 0000
                                      DCW
                                253
                                254
                                      $eject
```

-90 FL	ACRO ASSEMBLER	FFT_MAIN_A	PNOTE	02/18/86
LOC	OBJECT	LINE		SOURCE STATEMENT
		255		
3D00		256	CSEG	AT 3D00H ; ADDITIONAL TABLES FOR TESTING
2500	÷	257		; SINE 7.0 X
3D00	0000005100000000	258	DATA	
	00003351897DE270	259	DCW	0, 20787, 32137, 28898, 12539, -9512, -27245, -32609
	7BA574F31C477C7A	260	DCM	-23170, -3212, 18204, 31356, 30273, 15446, -6393, -25329
	01800F9D08E7563C	261	DCW	-32767, -25329, -6392, 15446, 30273, 31356, 18204, -3212
	7EA59F809395D8DA	262	DCM	-23170, -32609, -27245, -9512, 12539, 28898, 32137, 20787
	0000CDAE77821E8F	263	DCW	-0,-20787,-32137,-28898,-12539, 9512, 27245, 32609
	825A8C0CE4B88485	264	DCW	23170, 3212,-18204,-31356,-30273,-15446, 6393, 25329
	FF7FF162F818AAC3	265	DCW	32767, 25329, 6392, -15446, -30273, -31356, -18204, 3212
3010	825A617F6D6A2825	266 267	DCM	23170, 32609, 27245, 9512,-12539,-28898,-32137,-20787
3D80		267 268	DATA	2: ; SINE 7.5 X
3500		269	DAIA	. , JIRE 1.0 A
3080	0000F555617FCF66	270	DCW	0, 22005, 32609, 26319, 6393,-16846,-31356,-29621
	05CF1F2BE270297C	271	DCM	-12539, 11039, 28898, 31785, 18204, -4808, -25329, -32728
	7EA5B8F933519C7E	272	DCW	-23170, -1608, 20787, 32412, 27245, 7962,-15446,-30852
	BF8946C92825C96D	273	DCW	-30273,-14010, 9512, 28105, 32137, 19519, -3212,-24279
	018029A174F33F4C	274	DCW	-32767, -24279, -3212, 19519, 32137, 28105, 9512, -14010
	BF897C87AAC31A1F	275	DCW	-30273, -30852, -15446, 7962, 27245, 32412, 20787, -1608
3DE0	7BA528800F9D38ED	276	DCW	-23170, -32728, -25329, -4808, 18205, 31785, 28898, 11039
	05CF4B8C848533BE	. 277	DCM	-12539, -29621, -31356, -16845, 6393, 26319, 32609, 22005
		278		.,,,,,,
3E00		279	DATAS	3: ; .707*SINE 7.5X
		280		,
3E00	0000C63C0F5AAF48	281	DCW	0, 15558, 23055, 18607, 4520,-11910,-22169,-20942
3E10	5FDD7C1ECF4FC857	282	DCW	-8865, 7804, 20431, 22472, 12870, -3399,-17908,-23138
	03C08FFB69398459	283	DCW	-16381, -1137, 14697, 22916, 19262, 5629, -10921, -21812
	65AC4FD9451A9E4D	284	DCW	-21403, -9905, 6725, 19870, 22721, 13800, -2271, -17165
	82A5F3BC21F7E835	285	DCW	-23166,-17165, -2271, 13800, 22721, 19870, 6725, -9905
	65ACCCAA58D5FD15	286	DCW	-21403,-21812,-10920, 5629, 19262, 22916, 14696, -1137
	03C09EA50CBAB9F2	287	DCW	-16381,-23138,-17908, -3399, 12871, 22472, 20431, 7804
3E70	5FDD32AE67A97AD1	288	DCW	-8865,-20942,-22169,-11910, 4520, 18607, 23055, 15557
		289		
3E80		290	DATA4	4: ; .707*SINE(11x) /16
		291		
	0000FD04B40472FF	292	DCW	0, 1277, 1204, -142, -1338, -1119, 282, 1386
	00045CFE74FA69FC	293	DCW	1024, -420, -1420, -919, 554, 1441, 804, -683
	58FA55FD2403A105	294	DCW	-1448, -683, 804, 1441, 554, -919, -1420, -420
	00046A051A01A1FB	295	DCW	1024, 1386, 282, -1119, -1338, -142, 1204, 1277
	000003FB4CFB8E00	296	DCW	-0, -1277, -1204, 142, 1338, 1119, -282, -1386
	00FCA4018C059703	297	DCW	-1024, 420, 1420, 919, -554, -1441, -804, 683
	A805AB02DCFC5FFA	298	DCW	1448, 683, -804, -1441, -554, 919, 1420, 420
Utac	00FC96FAE6FE5F04	299	DCW	-1024, -1386, -282, 1119, 1338, 142, -1204, -1277
3F00		300 301	DATA5	5: ; .707*(SINE 7.5X + 1/16 SINE 11X)

PAGE 7

		FFT_MAIN_APNOT	02/18/86	PAGE 8
ER LOC	OBJECT	LINE	SOURCE STATEMENT	
		302		
3F0	0 0000C241C35E2148	303 DC	0, 16834, 24259, 18465, 3182,-13029,-21886,-19557	
3F1	D 5EE1D81C434A3154	304 DC	-7842, 7384, 19011, 21553, 13425, -1958,-17103,-23821	
3F2	5BBAR5F88D3C245F	305 DC		
3F3	0 65B0B9DE5F1B3F49	306 DC		
3F4	82A5F6B76DF27636	307 DC		
	0 65A870ACE4DA9419	308 DC		
	ABC548A8E8B618ED	309 DC		
	5FD9C8A84DA8D9D5	310 DC		
35 7	O SEDSCONGEDNOUSUS		-9889,-22328,-22451,-10791, 5857, 18749, 21851, 14281	
		311		
	_	312		
3F8	)	313 EN		

SERIES-III MCS-96 RELOCATOR AND LINKER, V2.0 Copyright 1983 Intel Corporation

INPUT FILES: :F2:FTMAIN.OBJ, :F2:FTTRUN.OBJ, :F2:PLOTSP.OBJ, :F2:A2DCON.OBJ OUTPUT FILE: :F2:FFTOUT CONTROLS SPECIFIED IN INVOCATION COMMAND:

- INPUT MODULES INCLUDED:
  :F2:FTMAIN.OBJ(FFT_MAIN_APNOTE) 02/18/86
  :F2:FFTRUN.OBJ(FFT_RUN) 02/18/86
  :F2:PLOTSP.OBJ(FLOT_SERTAL) 02/18/86
  :F2:AZDCON.OBJ(AZD_BUFFERING_UTILITY) 02/18/86

### SEGMENT MAP FOR : F2: FFTOUT(FFT_MAIN_APNOTE):

	TYPE	BASE	LENGTH	ALIGNMENT	MODULE NAME
**RESERVED*		0000Н	001AH		
TTIMODITYDDT	REG	001AH	001H	BYTE	PLOT_SERIAL
*** GAP ***	рал	001BH	0001H	AIIG	PLOI_SERIAL
TTT UM TTT	REG	001BH	0008H	ABSOLUTE	FFT_MAIN_APNOTE
	OVRLY	001CH 0024H	0035H	ABSOLUTE	FFT RUN
**OVERLAP**		0024H	0035H	ABSOLUTE	PLOT SERIAL
**OVERLAP**		0024H	0010H	ABSOLUTE	
*** GAP ***	OVALI	0024n 0059H	000CH	VDOOFOIR	FFT_MAIN_APNOTE
*** UAF ***	OVRLY	0059H	000EH	WORD	AGD DUDOWDTNA IMILITAN
	REG	0060H	000CH	WORD	A2D_BUFFERING_UTILITY A2D_BUFFERING_UTILITY
	REG	006CH	000CH	BYTE	
*** GAP ***	nac	006CH	0003R 0011H	AIIG	FFT_MAIN_APNOTE
*** UAF ***	DATA	H0800	0080H	ABSOLUTE	DDD 141 TN ADMOND
	STACK	0100H	001EH		FFT_MAIN_APNOTE
	DATA	0100H 011EH	0080H	WORD	FIRM DIP
*** GAP ***	DVIV	Olien Olern	0060H	WORD	FFT_RUN
*** GAP ***	DATA			ADGOTTIMO	TIPE 144 THE ADMINISTRA
*** GAP ***	DATA	0200H	0140H	ABSOLUTE	FFT_MAIN_APNOTE
*** GAP ***	CODE	0340H	1CC2H	ARGOTIMO	400 DUDWINTING IMPLIANT
*** GAP ***	CODE	2002H	0002H 007СН	ABSOLUTE	A2D_BUFFERING_UTILITY
*** GAP ***	CORP	2004H			
*** ***	CODE	2080H	01COH	ABSOLUTE	FFT_MAIN_APNOTE
*** GAP ***	CODE	2240H	0040Н		
*** GAP ***	CODE	2280H 2495H	0215H 006BH	ABSOLUTE	FFT_RUN
*** GAP ***	CORD			ABGOTTIME	DT.00. GDDT.1.
	CODE	2500H	0168H	ABSOLUTE	PLOT_SERIAL
*** ***	CODE	2668H	OOECH	BYTE	A2D_BUFFERING_UTILITY
*** GAP ***	CORR	2754H	10ACH	4 Door same	
*** ***	CODE	3800H	042AH	ABSOLUTE	FFT_RUN
*** GAP ***	CODE	3C2AH	00D6H	ATION TYPE	TOT 141 TH ADMOND
	CODE	3D00H	0280н	ABSOLUTE	FFT_MAIN_APNOTE
*** GAP ***		3F80H	C080H		

Listing 3—Main Routine (Continued)



Several constants are then setup for other routines. The purpose of centrally locating these constants was the ease of modifying the operation of the routines. Note that AVR_NUM and SCALE_FACTOR must be changed at the same time. SCALE_FACTOR is the shift count used to divide each FFT output value before it is added to the output array. AVR_NUM must be less than 2**SCALE_FACTOR or an overflow could occur. Next, the public variables are declared for the arrays and a few other parameters.

The program then begins by setting the stack pointer and waiting for the SBE-96 to finish talking to the terminal. If this is not done, there may be serial port interrupts occurring for the first twenty five milliseconds of program operation.

Initialization of the plotter is next, followed by setting the FFT_MODE byte. This byte controls the graphing, loading and magnitude calculation of the FFT data. Since FFT_MODE is declared PUBLIC in this module, and EXTERNAL in the PLOT module and FFTRUN module, the extra bits available in this byte can be used for future enhancements.

The next step is to clear the FFT output array. Since the FFT program can be set to average its results by dividing the output before adding it to the magnitude array, the array must be cleared before beginning the program.

Data is then loaded into into the FFT input array by the code at LOAD_DATA, or the code at TABLE_LOAD, depending on the value of FFT_MODE bit 0. The tabled data located at DATA0 is a square wave of magnitude 1. This waveform provides a reasonable test of the FFT algorithm, as many harmonics are generated. The results are also easy to check as the pattern contains half zeros, imaginary values which are always the same, and real values which decrease. Figure 13 shows the output in fractions, hexadecimal and decimal. The hexadecimal and decimal values are based on an output of 16384 being equal to 1.00.

Note that the magnitude is

 $SQR (REAL^2 + IMAG^2)$ 

and the dB value is

 $10 \text{ LOG} ((\text{REAL}^2 + \text{IMAG}^2)/65536)$ 

The divide by 65536 is used for the dB scale to provide a reasonable range for calculations. If this was not done, a 32-bit LOG function would have been needed.

After the data is loaded, the data is optionally windowed, based on FFT_MODE bit 1, and the FFT program is called. Once the loop has been performed AVR_CNT times, the graph is drawn by the plot routine.

Appended to the main routine is the FFTOUT.M96 Listing. This is provided by the relocator and linker, RL96. With this listing and the main program, it is possible to determine which sections of code are at which addresses.

Using the modular programming methods employed here, it is reasonably easy to debug code. By emulating the program in a relatively high level language, each routine can be checked for functionality against a known standard. The closer the high level implementation matches the ASM96 version, the more possible checkpoints there are between the two routines.

Once all of the program routines (modules) can be shown to work individually, the main program should work unless there is unwanted interaction between the modules. These interactions can be checked by verifying the inputs and outputs of each module. The assembly language locations to perform the program breaks can be retrieved by absolutely locating the main module. The other modules can be dynamically located by RL96.

The more interactive program modules are, the more difficult the program becomes to debug. This is especially true when multiple interrupts are occurring, and several of the interrupt routines are themselves interruptable. In these cases, it may be necessary to use debugging equipment with trace capability, like the VLSiCE-96. If this type of equipment is not available, then using I/O ports to indicate the entering and leaving of each routine may be useful. In this way it will be possible to watch the action of the program on an oscilloscope or logic analyzer. There are several places within this code that I/O port toggling has been used as an aid to debugging the program. These lines of code are marked "FOR INDICATION ONLY."

K	Fractional			dB	Decimal			Hexadecimal		
	REAL	IMAG	MAG ²	u D	REAL	IMAG	MAG ²	REAL	IMAG	MAG ²
0	0.0000	0.0000	0.0000	0.000	0	0	0	0	0	0
1	0.0625	-1.2722	1.2738	38.225	1024	-20843	20868	400	AE95	5184
2	0.0000	0.0000	0.0000	0.000	0	0	0	0	0	0
3	0.0625	-0.4213	0.4260	28.710	1024	-6903	6978	400	E509	1B42
4	0.0000	0.0000	0.0000	0.000	0	0	0	0	0	0
5	0.0625	-0.2495	0.2572	24.329	1024	<del>-</del> 4088	4214	400	F008	1076
6	0.0000	0.0000	0.0000	0.000	0	0	0	0	0	0
7	0.0625	-0.1747	0.1855	21.491	1024	-2862	3039	400	F4D2	BDF
8	0.0000	0.0000	0.0000	0.000	0	0	0	0	0	0
9	0.0625	-0.1321	0.1462	19.421	1024	-2165	2395	400	F78B	95B
10	0.0000	0.0000	0.0000	0.000	0	0	0	0	0	0
11	0.0625	-0.1043	0.1216	. 17.820	1024	- 1708	1992	400	F954	7C8
12	0.0000	0.0000	0.0000	0.000	0	0	0	0	0	0
13	0.0625	-0.0843	0.1049	16.540	1024	1381	1719	400	FA9B	6B7
14	0.0000	0.0000	0.0000	0.000	0	0	0	0	0	0
15	0.0625	-0.0690	0.0931	15.499	1024	-1130	1525	400	FB96	5F5
16	0.0000	0.0000	0.0000	0.000	0	0	0	0	0	0
17	0.0625	-0.0566	0.0844	14.645	1024 ,	-928	1382	400	FC60	566
18	0.0000	0.0000	0.0000	0.000	0	0	0	0.	0	0
19	0.0625	-0.0464	0.0778	13.944	1024	-759	1275	400	FD09	4FB
20	0.0000	0.0000	0.0000	0.000	0	0	0	0	0	0
21	0.0625	-0.0375	0.0729	13.374	1024	-614	1194	400	FD9A	4AA
22	0.0000	0.0000	0.0000	0.000	0	0	0	0	0	0
23	0.0625	-0.0296	0.0691	.12.918	1024	-484	1133	400	FE1C	46D
24	0.0000	0.0000	0.0000	0.000	0	0	0	0	0	0
25	0.0625	-0.0224	0.0664	12.564	1024	-366	1088	400	FE92	440
26	0.0000	0.0000	0.0000	0.000	0	0	0	0 -	0	0
27	0.0625	-0.0157	0.0644	12.305	1024	<b>-256</b>	1056	400	FF00	420
28	0.0000	0.0000	0.0000	0.000	0	0	0	0	0 '	0
29	0.0625	-0.0093	0.0632	12.135	1024	-152	1035	400	FF68	40B
30	0.0000	0.0000	0.0000	0.000	0	0	0	0	0	0
31	0.0625	-0.0031	0.0626	12.051	1024	-50	1025	400	FFCE	401

Figure 13. FFT Output for a Square Wave Input

# 9.0 ANALOG TO DIGITAL CONVERTER MODULE

The module presented in Listing 4 is a general purpose one which converts analog values under interrupt control and stores them in one of two buffers. These buffers can then be downloaded to another buffer, such as the input buffer to the FFT program. During downloading, this module can convert the data into signed or unsigned formats, and fill a linear or a paired array. A paired array is like the one used in the FFT transform program. It requires N data points placed alternately in two arrays, one starting at zero and the other at N/2.

```
MCS-96 MACRO ASSEMBLER A2D_BUFFERING_UTILITY
```

02/18/86

PAGE

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0

SOURCE FILE: :F2:A2DCON.A96
OBJECT FILE: :F2:A2DCON.ORJ

CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB

```
ERR LOC OBJECT
```

```
LINE
            SOURCE STATEMENT
       $pagelength(50)
       A2D_Buffering_Utility module stacksize(12)
   5
       ; Intel Corporation, July 16, 1985
       ; by Dave Ryan, Intel Applications Engineer
       ; This utility fills a memory buffer with A/D conversion results. The
   8
       : conversions are done under interrupt control, and are initiated when
   9
  10
       ; A2D_BUFF_Util is called. The results of the conversions are placed
  11
      ; in one of two buffers, called BUFFO and BUFF1.
  12
 13
       ; This utility provides options for the selection of the buffer lengths, data
  14
       ; format, sample period, conversion channel and time base. The utility also
       ; has a donwload routine that will load either buffer into a register file
  15
       ; buffer. Output formats can also be chosen for the downloaded buffer. The
       ; data can be formatted as signed or unsigned linear or paried arrays.
  17
  18
  19
       : RUN-TIME OPTIONS
 20
 21
      ; Rather than use the STACK to pass controls, this utility gets its directions
 22
       ; from 2 control words in memory. The utility expects that its control words
 23
       ; are valid at the time A2D_BUFF_Util is called and remain valid throughout
 24
       ; A/D interrupt executions and downloads. The control words are:
 25
 26
              Sample_Period ; WORD ; The time between samples in timer counts
 27
                                      ; where the timer used has been specified
 28
 29
 30
               Control A2D
                              ; BYTE ; Control information for the utility:
 31
 32
 33
                                         0-2 ; Channel Number
 34
                                          3
                                              ; Signed Result/Unsigned Result#
 35
                                                Convert/Download#
 36
37
38
                                                BUFF1/BUFF0# for conversions
                                                BUFFO/BUFF1# for downloads
                                              : Linear/Paired#
 39
                                              : Converter BUSY/IDLE#
 40
      $EJECT
```

Listing 4—A to D Converter Routine (Continued)

MCS-96 MACRO ASSEMBLER

A2D BUFFERING UTILITY

63

64 65

66

67

68

69

70

71

72

73

;con_bl

dump b0 1 u

;dump bllu

;dump_b0_p_u

dump_bl_p_u

:dump_b0_1 s

;dump_bl_l_s

dump b0 ps

;dumap_bl_p_s

\$eject

ERR LOC OBJECT LINE SOURCE STATEMENT 42 43 ; The following is a table of equates that can be used to simplify the ; bit diddling requirements. If you are not running conversions concurrently ; with downloads, always LDB Control A2D with the following command then 46 ; ORB Control A2D with the channel number you wish to convert if you are 47 ; starting a conversion. 48 49 Once the utility is called, care must be taken when Control A2d is 50 modified. You can cause downloads to occur while conversions are running, 51 but you cannot start conversions during a download. To do this, ORB to the ; control byte with the appropriate bits set. Do NOT change the BUFF bit or 53 ; the BUSY bit. Just set the download bit and set the data format bits to the 55 ; The BUFF bit has opposite definitions for conversions and downloads. This 56 57 allows conversions to be done into BUFFO while downloads come from BUFF1, and 58 ; vice versa. 59 60 : A2D UTILITY COMMANDS 61 62 00010000b; convert to BUFFO ; con_b0

equ

equ

equ

equ

equ

equ

equ

equ

00110000b;

01000000ь;

00100000ъ;

00000000ь:

01001000Ъ;

00101000ь;

00001000ь;

01100000b; download

01101000b; download

BUFFO

BUFF1

BUFFO

BUFF1

BUFFO

BUFF1

BUFFO

BUFF1

02/18/86

as LINEAR USIGNED data

data

PAIRED

PAIRED

as LINRAR SIGNED

PAGE

AP-275

MCS-96 MACRO ASSEMBLER A2D BUFFERING UTILITY 02/18/86 PAGE ERR LOC OBJECT LINE SOURCE STATEMENT 75 76 : ASSEMBLY-TIME OPTIONS 77 78 ; The base addresses and length of each conversion buffer and the destination 79 : buffer are DECLARED EXTRNal in this utility. Other options such as selection 80 ; of the timer used as a timebase, the length of the buffer, and the effective number of bits in the reported result are set at assembly time through use 82 ; of RQUates in this module. 83 84 85 86 The following parameters need to be provided at assembly or link time. The buffer bases are declared EXTRNal by this utility, while the buffer length shift count and HSO commands are EQUated. 87 88 BUFFO BASE ; The starting address of BUFFO 89 BUFF1 BASE ; The starting address of BUFF1 90 DEST_BUFF_BASE ; The starting address of the download 91 ; target buffer. 92 93 : The number of SAMPLES that each BUFF LENGTH 94 ; buffer must hold. must be >1 and <256 95 96 Shift count ; The number of times that the conversion result is 97 ; to be shifted right from its natural left justified 98 ; position. Setting a shift count greater than 6 will 99 ; result in lost bits to the right. Rounding is NOT 100 ; done. 101 102 CLOCK ; Specify as either TIMER1 or T2CLK. This is the 103 ; timebase used for conversions. 104 105 Samples are stored as words in the buffers. The program stores 106 conversions linearly in BUFFO and BUFFI, and linearly or paired in the 107 destination buffer as selected. If the download is to be paired, the first 108 sample is placed in location DEST BUFF BASE, the second sample is placed in 109 ; location (DEST_BUFF_BASE + BUFF_LENGTH), the third in (DEST_BUFF_BASE + 2), 110 ; the fourth in (DEST_BUFF_BASE + 2 + BUFF_LENGTH), etc. 111 112 \$eject

MCS-96 MACRO ASSEMBLER

A2D_BUFFERING_UTILITY

02/18/86

PAGE

MCS-96 MACRO ASSEMBLER

A2D BUFFERING UTILITY

02/18/86

PAGE

```
MCS-96 MACRO ASSEMBLER
                              A2D_BUFFERING_UTILITY
                                                                                                           02/18/86
                                                                                                                                PAGE
                                    LINE
175
176
177
178
ERR LOC OBJECT
                                                 SOURCE STATEMENT
    4000A
                                           Sample_Period: DSW
                                                                       1; the word that specifies the number of clock ticks
                                                                        ; that elapse between each sample
                                     179
                                           PUBLIC Control_A2D, Sample Period
                                     180
181
182
183
184
185
186
187
188
189
190
    0000
                                                     OSEG
    0000
                                           src_ptr:
                                                              DSW
                                                                       1; some overlayable temp registers
      0000
                                                     temp set src_ptr:WORD
    0002
                                           dest_ptr:
loop_count:
    0004
                                                              DSW
    2002
                                                     CSEG
                                                                       2002h
                                     191
                                     192
                                           PUBLIC A2D_DONE_Vector
                                     193
194
195
    2002 AC00
                                           DCW
                                                     A2D_DONE_Vector
                                     196
197
    0000
                                                     CSEG
                                     198
                                     199
                                           PUBLIC A2D_BUFF_Util
                                     200
201
202
                                           Load HSO Command MACRO var
                                                                                 ; Macro to load HSO
                                    203
204
205
206
                                                     LDB
                                                              hso_command, #var
                                                              hso_time, aductemp0
                                           ENDM
                                           $eject
```

```
MCS-96 MACRO ASSEMBLER
                           A2D BUFFRRING UTILITY
                                                                                                02/18/86
                                                                                                                   PAGE
ERR LOC OBJECT
                                LINE
                                            SOURCE STATEMENT
                                207
    0000
                                 208
                                       A2D_BUFF Util:
                                209
    0000 300962
                                210
                                               JBS
                                                       Control_A2D, Con_Dwn, Convert ; Select convert or download
    0003
                                211
                                       Download:
    0003 A1000000
                                212
                                               LD
                                                       src_ptr, #BUFF1_BASE
    0007 350904
                                213
                                               JBC
                                                       Control_A2D, BO_B1,
                                                                              Set Data Format
                                214
    000A
                                215
                                       Download_BUFF0:
   000A A1000000
                                216
                          E
                                               ĪD
                                                       src_ptr, #BUFFO_BASE
                                217
                                218
219
220
221
222
    000E A1000002
                                       Set_Data_Format:
                                                                                         ; Choose linear or paired
                                                       dest_ptr, #DEST_BUFF_BASE
    0012 B14004
                                               LDB
                                                       loop_count, #BUFF_LENGTH
    0015 3E091D
                                                       Control_A2D, Lin Par,
                                               JBS
                                                                                 Linear data loop
                                223
                                224
    0018 180104
                                225
                                       PAIRED: SHRB
                                                       loop_count,#1
                                                                                ; The paired data routine uses 1/2
                                226
                                                                                ; as many loops as the unpaired
    001B
                                227
                                       Paired Data loop:
    001B A20000
                                228
                                               LD
                                                       adudtemp0,[src ptr]+
                                                                                         ; Move even word
    001E C20200
                          R
                                229
                                               ST
                                                        adudtemp0, [dest ptr]
    0021 65400002
                                230
                                               ADD
                                                       dest_ptr, #BUFF_LENGTH
                                                                                ; Length = # of words = 1/2 # of bytes
                                231
    0025 A20000
                                232
                                               LD
                                                       adudtemp0,[src_ptr]+
                                                                                         ; Move odd word
    0028 C20200
                                233
                                               ST
                                                       adudtemp0, [dest ptr]+
    002B 69400002
                                234
                                               SUB
                                                       dest_ptr, #BUFF_LENGTH
                                235
    002F B004E9
                                236
                                               DJNZ
                                                       loop_count, Paired_Data_loop
                                                                                        ; Loop until done
                                237
    0032 280D
                                238
                                               CALL
                                                       Convert_Data
   0034 FO
                                239
                                               RET
                                240
                                241
    0035
                                242
                                       Linear Data loop:
                                                                                         : Move data linearly
    0035 A20000
                                243
                                               LD
                                                       adudtemp0, [src_ptr]+
    0038 C20200
                                244
245
                                               ST
                                                       adudtemp0, [dest_ptr]+
    003B R004F7
                                246
247
                                               DJNZ
                                                       loop_count, Linear_Data_loop
                                                                                        ; Loop until done
    003E 2801
                                248
                                               CALL
                                                       Convert Data
    0040 FO
                                249
                                               RET
                                250
                                       $eject
```

RR LOC	OBJECT		LINE	SOURCE ST	A PERSONAL PROPERTY AND A STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE
inn DOC	OBJECT		251	SOURCE ST	A L BAISN L
004	1		252 253	Convert_Data:	; Convert the data in the destination buffer
004	1 A1400004	R	254	LD	loop count, #BUFF LENGTH
004	5 A1000000	B	255	LD	src ptr. #DEST BUFF BASE
			256	-	
004	9 A20000	R	257	Again: LD	adudtemp0, [src ptr]
004	C 71C000	R	258	ANDB	adudtemp0,#11000000b
004	F 330909	R	259	JBC	Control_A2D, DForm, Unsigned_Result
			260	•	
005	2 .		261	Signed_Result:	
005	2 69E07F00	R	262	SUB	adudtemp0,#7fe0H
	6 0A0100	R	263	SHRA	adudtemp0, #Shift_Count
005	9 2003		264	BR	Replace_Sample
			265		
005			266	Unsigned_Result	
005	В 080100	R	267	SHR	adudtempO, #Shift_Count
			268		
005			269	Replace_Sample:	
	B C20000	R	270	ST	adudtemp0,[src_ptr]+
006	1 E004E5	R	271	DJNZ	loop_count, Again ; Loop until done
			272		
006	4 F0		273	RET	•
	1		274		· ·
			275		
006	5 .		276	Convert:	;; Prepare to Start Conversions
			277		· ·
006	5 F2		278	PUSHF	
			279		
006	6 918009	R	280	ORB	Control_A2D, #Busy ; set converter busy bit
			281		
	9 B13F08	R	282	LDB	sample_count, #BUFF_LENGTH - 1
	C A1000006	E	283	LD	top_of_buffer,#BUFFO_BASE
007	0 A1800004	B	284	LD	aductemp1,#(BUFFO_BASE + 2*BUFF_LENGTH)
			285		
	4 350908	R	286	JBC	Control_A2D, B0_B1, Start_Conversions
	7 A1000006	B	287	ITD	top_of_buffer, #BUFF1_BASE
007	B A1800004	E	288	ID	aductempl, #(BUFF1_BASE + 2*BUFF_LENGTH)
			289	\$eject	

		_	ING_UTILI				02/18/86	PAGE
LOC OBJECT		LINE 290	SC	URCE STA	TEMENT			
007F		291	Start C	onversio	ns:			
		292						
007F 51070900	E	293		ANDB	ad command, Control A2D	,#00000111Ъ	:load channe	l number
		294					•	
0083 440A0A02	R	295		ADD	aductemp0,CLOCK,Sample	_Period	start first;	conversion
		296					; one sample	time from
		297					; now	
		298						
		299		Load_HS	O_Command Start_A2D	; S1	tart A2D at Time=	aductemp0
0000 0000	_	303						
008D CC00	R	304		POP	temp	; ge	et a copy of the	PSW
		305 306						
		310		rosq_H2	O_Command HSO_O_high		et hao.O high at	
		311				; 81	tart time for ext	ernar 2/H
0095 81020200	R	312		OR	temp,#202h		nable a2d interru	
***************************************		313		OIL	temp, wzozn	, e.	mante azu interru	pra
0099 640A02	R	314		ADD	aductemp0,Sample Perio	d		
		315			dddccapo,bampic_iciio	•		
		316		Load HS	O Command Start A2D	: a1	tart second conve	rtion one
		320					ample time from t	
		321				,		
00A2 C800	R	322		PUSH	temp	; pı	it psw back on st	ack
		323			-			
		324		Load_HS	O_Command HSO_O_low	; 100	er hso.0 for exte	ernal S/H
		328						
OOAA F3		329		POPF				
OOAB FO		330		RET				
		331	\$eject					

Listing 4—A to D Converter Routine (Continued)

R LOC	OBJECT		LINE	SOURCE STAT	TEMENT	
OOAC	;		332	CSEG		
			333			
OOAC	;		334	A2D_DONE_Vector:	; A/D INTERRUPT I	ROUTING
OOAC	F2		335	PUSHF	, .,,	
	• • •		336		*	
OOAT	C60600	E	337	· STB	ad_result lo,[top of buffer]+	
	C60600	E	338	STB	ad result hi, [top of buffer]+	
	51070900	Ř	339	ANDB	ad command, Control A2D, #000001111	; load channel number
OODS	31070300	ь	340	ANUD	au_command, control_AzD, #000001110	; road channer number
0005	R00809	R	341	DJNZ		
	1708	R	341		sample_count, Sample_Again	
UUBA	1 1/08	п		Incb .	sample_count	
200	. 000400	-	343	an an		
	880406	R	344	CMP		Check top of buffer
	DF26		345	BE	Top_of_buffers	
00C1			346	POPF		
00C2	: FU		347	RET		
			348			
00C3			349	Sample_Again:		
	640A02	R	350	, ADD	aductemp0,Sample_Period ;	; Set next sample time
00C6	880406	R	351	CMP		Check top of buffer
			352			; for later jump
			353	Load_HS0	Command Start_A2D	
			357	*		
00CF	30080В	R	358	JBC	sample_count, 0, Make_HSO_High	
			359			
00D2	}		360	Make_HSO_low:		
00D2	: FD		361	nop	; wait 8	states after HSO load
			362	Load HSC	Command HSO_0_Low	
			366	<del></del>		or change of HSO to trigger S/H
00D9	DFOC		367	BE	Top_of_buffers	
OODB	F3		368	POPF	·	
OODC	F0		369	RET		
			370			
OODD			371	Make_HSO high:		
			372		Command HSO 0 High ; Load for	or change of HSO to trigger S/H
			376			
00E3	DF02		377	BE	Top_of_buffers	
00E5			378	POPF	F	
00B6			379	RET		* * * * * * * * * * * * * * * * * * * *
			380			
00B7			381	Top_of_buffers:		
	717F09	R	382	ANDB	Control_A2D, #NOT(Busy) ; Clear of	namentan Bilev hit
OORA			383	POPF	Clear (	OUAEr cel. BOSI DIC
OOBA			384			
OORC			384 385	RET END	,	



The listing contains a fairly complete description of what the program does. The block by block operations are shown below:

Lines 1-198 describe the program, declare the variables and set up equates. Several of these variables are declared as overlayable, so the user needs to be careful if using this module for other than the FFT program.

Lines 205-210 declare a macro which is used to load the HSO unit. This will be used repeatedly through the code.

Lines 212-253 determine whether a conversion or download has been requested. If a download has been requested, the data is downloaded to the destination array as either paired or linear data. Paired data has been described earlier.

Lines 255-278 contain a subroutine which converts the destination array to either signed or unsigned numbers. The numbers are also shifted right to provide the desired full-scale value as requested by SHIFT___COUNT.

Lines 279-334 initialize the conversion routine. HSO.0 is toggled with the start of each routine so that an external sample and hold can be used. The instructions in lines 308, 316, and 326 have been interweaved with the Load_HSO_Commands to provide the required 8 state delays between HSO loadings. If this was not done, NOPs would have been needed. It is easier to understand the code if these lines are thought of as being gathered at line 326.

Lines 337-353 are the actual A/D interrupt routine. The A/D results are placed BYTE by BYTE on the buffer, the A/D is reloaded, and then the number of samples taken is compared to the number needed. Note that the A/D command register needs to be reloaded even if the channel does not change. INCB on line 348 is used to insure that the DJNZ falls through on the next pass (if sample_count is not reset).

Lines 355-396 complete the routine. The HSO is set up to trigger the next conversion and provide the HSO.0 toggle for an external sample and hold. Once again, the time between consecutive loads of the HSO is 8 states minimum. Note that this section of code has been optimized for speed by reducing branches to an absolute minimum and duplicating code where needed.

This concludes the description of the A to D buffer module. In the FFT program, this module is run, then the FFT transform module, then the plot module. This allows variables to be overlaid, saving RAM space. The time cost for this is not bad, considering the printer is the limiting factor in these conversions. If more RAM

was provided, and the FFT was run with its data in external RAM, this module could be run simultaneously with the other modules.

### 10.0 DATA PLOTTING MODULE

The plot module is relatively straight-forward, and is shown in Listing 5. After the declarations, which include overlayable registers, an initialization routine is listed. This separately called routine sets up the serial port on the 8096 to talk to the printer. In this case, the port has to be set for 300 baud.

A console out routine follows. This routine can also be called by any program, but it is used only by the plot routine in this example. The write to port 1 is used to trace the program flow. The character to be output is passed to this routine on the stack. This conforms to PLM-96 requirements.

Since all stack operations on the 8096 are 16-bits wide, a multiple character feature has been added to the console out routine. If the high byte it receives is non-zero, the ASCII character in that byte is printed after the character in the low byte. If the high byte has a value between 128 and 255, the character in the low byte is repeated the number of times indicated by the least significant 7 bits of the high byte.

The print decimal number routine is next. It is called with two words on the stack. The first word is the unsigned value to be printed. The second byte contains information on the number of places to be printed and zero and blank suppression. This routine is not overflow-proof. The user must declare a sufficient number of places to be printed for all possible numbers.

The DRAW_GRAPH routine provides the plot. It first sends a series of carriage return, line feeds (CRLFs) to clear the printer and provides a margin on the paper. Each row is started with the row number, 2 spaces, and a "+". Asterisks are then plotted until

Number of asterisks > FFT Value / PLOT_RES

Recall that PLOT_RES is a variable set by the main program. When the number of asterisks hits the desired value, the value of the line is printed. If the Decibel mode is selected, the line value is divided by 512 and printed in integer + decimal part form, followed by "dB". If the number of asterisks reaches PLOT_MAX, no value is printed. The next line is then started. A line with only a "!" is printed before the next plot line to provide a more aesthetic display on the printer. If a CRT was used, this extra line would probably not be wanted.

```
Listing 5—The Plot Module
```

MCS-96 MACRO ASSEMBLER

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0

PLOT SERIAL

```
SOURCE FILE: : F2: PLOTSP. A96
OBJECT FILE: : F2: PLOTSP. OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB
ERR LOC OBJECT
                                            SOURCE STATEMENT
                                      $pagelength(50)
                                      PLOT_SERIAL MODULE STACKSIZE (6)
                                      ; Intel Corporation, December 12, 1985
                                      ; by Ira Horden, MCO Applications
                                             This program produces a plot on serially connected printer. The
                                      ; maginitude of each of the 32 input values is plotted horizontally, with one
                                      ; "!" followed by a linefeed between each plot line. Each plot line starts
                                      ; with a "+" and the entire plot begins with 3 line feeds and ends with a form
                                 12
                                      ; feed. The values to be plotted are 32 unsigned words based at the externally
                                 13
                                      ; defined pointer PLOT IN.
                                 15
                                             The routine INIT OUTPUT must be run to set up the serial port when the
                                 16
                                      ; system is turned on. CON OUT can be used by a program to output to the
                                 17
                                      ; serial port. DRAW_GRAPH is the routine that automatically plots the data.
                                 19
                                             Sizing of the graph can be done using PLOT_RES, which determines how many
                                 20
                                      ; units are needed for each dot, and PLOT MAX, which is the maximum value the
                                      ; program will be passed. Note that (PLOT_MAX/PLOT_RES) defines the maximum
                                 22
                                      ; number of columns the routine will print.
                                 23
                                 24
    0000
                                 25
                                      RSEG
                                 26
27
                                               EXTRN
                                                      iocl, baud_reg, spcon, spstat, sbuf, portl
                                               EXTRN
                                                      zero, ax, bx, cx, dx, FFT_MODE
    0000
                                 28
                                               sptmp:
                                                      dsb
                                 29
    0024
                                 30
                                      OSEG at 24H
    0024
                                 31
                                               value:
    0028
                                 32
33
34
35
36
37
38
39
                                               divisor:
                                                               dsl
    002C
                                              xptr:
                                                               dsw
    002E
                                              yptr:
    0030
                                              xval:
                                                               dsw
    0032
                                              log_val:
    0000
                                      DSEG
                                               EXTRN
                                                      PLOT IN
                                 40
                                      $eject
```

02/18/86

PAGE

MCS-96 MA	CRO ASSEMBLER	PLOT_SERIA	ւ				02/18/86	PAGE	2
ERR LOC	OBJECT	LINE 42	SOURCE ST	ATEMENT					
2500		43	CSEG at 2500H	•	;;;;	PROGRAM MOI	ULE BEGINS		
		44							
		45	PUBLIC INIT_C	UTPUT, CO	ON_OUT, DRAW GR	PAPH .			
		46	EXTRN PLOT_F	ES, PLOT	_RES_2, PLOT_MA	X			
		47							
2500		48	INIT_OUTPUT:			; INITIALIZE	SERIAL PORT		
		49							
2500	B12000	E 50	1db	iocl,#	00100000B ; set	p2.0 to txd			
		51							
027	0	52	baud_val	equ	624	; 624=300 Ъя	ud (at 12 MHz)		
		53							
800		54	Baud_high	equ	$((baud_val-1)$		; set for XT/	ALl clock	
006	ř	55	baud_low	equ	$(baud_val-1)$	MOD 256			
	-10-0-	56							
	B16F00	E 57	ldb		eg,#baud_low				
2506	B18200	B 58	1 <b>d</b> b	baud_re	eg,#baud_high				
		_ 59							
	B14900	E 60	1db		Ю1001001Ь	; enable rec			
250C	B12000	R 61	ldb	sptmp,	₱00100000B	; set TI-tmp	1		
050=		62							
250F	FO	63	RET						
		64				*			
		65	\$eject						

ICS-96 MACRO ASSEMBLI	R PLOT_SERI	AL		02	2/18/86 PAGE
RR LOC OBJECT	LINE		STATEMENT		
	66				
	67 68			UT ROUTINE	
	69		CONSULE	OUT HOUTINE	
	70		with a word narameta	r on stack. The low byt	to has the character
	71			byte has a value between	
	72			o 126 times respectively	
	73			e printed 2 times. If t	
	74			the charater represent	
	75	be r	rinted after the char	acter in the low byte.	If the high byte
	76		ains a value of zero	only the low byte will b	e printed.
	77				
2510	78			_	
2510 CC00	E 79		ax	; cx contains the	calling adress
2512 CC00	E 80		dx		
2514 3F011C	R 81		dx+1,7,onechr	; If bit 7 is set	t print one character
2517 980001	E 82				
251A DF17	83		onechr	; if highbyte=0 p	print one character
0510 000000	84				
251C 900000 251F 3500FA	K 85 R 86		sptmp, spstat	; wait for TI	
2517 35007A 2522 71DF00	R 87		sptmp,5,twochr sptmp,#11011111b	; clear TI-tmp	
2525 900000	R 88		zero.spstat	; crear il-ump ; remove possible	folso TI
2525 900000			zero,spstat	; remove possible	: Idise II
2528 B00000	E 90		sbuf, dx		
252B B00100	E 91			Load second character	
252B 1101	E 92			clear count byte	
2530 717F00	E 93			mask MSB	
2000 111100	94		un, #0.111 ,	AUSK 1422	
2533 1701	E 95		dx+1		
2535 717F01	E 96		dx+1,#7FH		
2538 900000	E 97		sptmp, spstat	; wait for TI	
253B 3500FA	R 98		sptmp,5,waitl	,	
253K 71DF00	R 99	andl	sptmp, #11011111b	; clear TI-tmp	•
2541 900000	E 100	orb	zero, spstat	; remove possible	false TI
	101			· · · · · ·	
2544 B00000	E 102		sbuf, dx		
2547 E001EE	E 103		dx+1,waitl	•	
254A E300	E 104		[ax]	; Effectively a B	<b>(ET</b>
	105				
	106	\$eject			

```
MCS-96 MACRO ASSEMBLER
                          PLOT SERIAL
                                                                                              02/18/86
                                                                                                                PAGE
ERR LOC OBJECT
                               LINE
                                           SOURCE STATEMENT
                                107
                                108
                                                              PRINT DECIMAL NUMBER ROUTINE
                                109
                                110
                                              Call with two words on stack. The first is the value to be printed.
                                111
                                              The second has mode information in the low byte.
                                112
                                                      MODE: 000 = supress all zeros
                                113
                                                              001 = print all numbers
                                114
                                                              010 = supress all zeros except rightmost
                                115
                                                              lxx = do not print leading blanks
                                116
                                117
                                              The high byte of the 2nd word = 2x the number of places to be printed
                                118
                                119
                                120
                                      PRINT_NUM:
                                                                      ; Send Decimal number to CON OUT
   254C CC00
                                121
                                              Pop
   254B CC00
                                122
                                              pop
                                                      bx
                                                                      ; bx is mode byte, bx+l is divisor pointer
   2550 AC0100
                          E
                               123
124
                                              ldbze
                                                      dx,bx+1
   2553 A300962528
                                              ld
                                                      divisor.divtab[dx]
   2558 CC24
                                125
                                              POP
                                                      value
   255A
                                126
                                      div_loop:
   255A 0126
                                127
                                              clr
                                                      value+2
   255C 8C2824
                                128
                                              divu
                                                      value, divisor
                                                                              ; divide ax, dx by divisor
   255F 380017
                                129
                                              jbs
                                                      bx,0,chr ok
                                                                              : print character regardless of value
   2562 980024
                                130
                                              CMDD)
                                                      value, zero
   2565 D70F
                                131
                                                      non_0
                                              jne
                                                                              ; jump if value is non zero
   2567
                                132
                                      Val_0:
                                                                      ; Value is zero
   2567 310003
                                133
                                              jbc
                                                      bx,1,prntsp
                                                                              ; Print space instead of 0
   256A 38280C
                                134
                                              jbs
                                                      divisor.0.chr ok
                                                                              ; If in rightmost position print 0
   256D 3A0015
                                135
                                     prntsp:
                                                                      : Do not print space if bit is set
                                              .jbs
                                                      bx.2.cont
   2570 AlF00024
                                136
                                              Ĭd
                                                      value,#0F0H
                                                                      ; OFOh+30h = 20H = space
   2574 2003
                                137
                                              br
                                                      chr_ok
                                138
   2576 910100
                               139
                                     non_0: orb
                                                      bx,#0001B
                                                                              ; Set flag so 0's will be printed
   2579 65300024
                                140
                                      chr ok: add
                                                      value,#30h
                                                                              30h + n = 0 to 9 ascii
   257D 617F0024
                                141
                                              and
                                                      value,#7Fh
                                                                      ; send least sig seven bits, clear upper word
   2581 C824
                                142
                                              push
                                                      value
   2583 2F8B
                                143
                                                                      : output ascii result (result<9)
                                              call
                                                      con out
   2585 A02624
                                144
                                     cont:
                                              ld
                                                      value, value+2
                                                                      ; load value with remainder
   2588 012A
                               145
                                              clr
                                                      divisor+2
   258A 8D0A0028
                               146
                                              divu
                                                      divisor.#10
                                                                      ; next lower power of ten
   258E 880028
                               147
                                              стер
                                                      divisor, zero
   2591 D7C7
                                148
                                                      div loop
                                              jne
   2593
                                149
                                      div_done:
   2593 R300
                               150
                                                      [cx]
                                              br
                                151
                                152
                                     DIVTAB:
                                                              Number of places for result
   2596 000001000A006400
                               153
                                                      0, 1, 10, 100, 1000, 10000
                                              dcw
                                                                                      ; divisor table - 10**n
```

				· ·
R LOC	OBJECT	LINE	SOURCE S	STATEMENT
		154		
		155		
		156	•	
		157		•
25A2		158	DRAW_GRAPH:	; Graph drawing routine
	C90D00	159	push	
	2F69	160	call	
	C90A82	161	push	
	2F64	162	call	CON_OUT
	C90000	163	push	#00
25AF	2F5F	164	call	CON_out
		165		
	012C	166	clr	xptr
	0130	167	clr	xval
25B5		168	NXT_ROW:	
25B5	C90DOA	169	push	#OAODH ; CRLF
25B8	2F56	170	call	CON OUT
25BA	C90000	171	push	
25BD	2F51	172	call	
	· ,	173		
25BF	C830	174	push	xval
25C1	C9020A	175	push	
25C4	2F86	176	call	
	•	177		· · · · · · · · · · · · · · · · · · ·
25C6	C92020	178	push	#2020H ; Print 2 spaces
25C9	2F45	179	call	
25CB	C92B00	180	push	
	2F40	181	call	
		182	Carr	
25D0	A100002R	B 183	14	<pre>yptr,*PLOT_RES_2 ; PLOT_RES_2 = PLOT_RES/2</pre>
		184		; PLOT_RES is defined 7 lines down
		185		, savi_sau to detined / Times down
2504		186	NXT COL:	; Next Column
	8B2D00002E	B 187	CED	yptr,PLOT_IN[xptr]
	D911	188	jh	PRT NUM
25DB		189	PRT_MIK:	: Print Mark
	C92A00	190	rat_mut	
	2F30	191	call	CON OUT
25B0	2.00	192	INC_CNT:	OOK_OOT
	6500002B	B 193	add	unto thior bec . Dior bec - number of insute
	8900002E	B 193 B 194		yptr, *PLOT_RES ; PLOT_RES = number of inputs per output point
	DIRA	8 194 195	CMP 4-1-	yptr, *PLOT_MAX ; PLOT_max = maximum line length
	204F	196	jnh	nxt_col
ZUBA	404F		br	MAILM
		197	\$eject	

LOC OBJECT	LINE 240	SOURCE	STATEMENT	
	241			; Setup for next line
263B C90D0A		XTLN: push		; CRLF
263E 2ED0	243	call		
2640 C90000	244	push		; nul
2643 2BCB	245	call	CON_OUT	
2645 C92086	. 246	push		; 7 spaces
2648 2EC6	247	call	CON_OUT	
264A C92100	248	push		;!
264D 2BC1	249	call	con_out	
	250		-	
264F 0730	251	inc	xval	
2651 6502002C	252	add	xptr,#2	
2655 893E002C	253	camp	xptr,#62	
2659 D2022758	254 !	ble	nxt_row	; Start printing next row
	255			
265D C90DOA		one: push		; CRLF ; Form feed for next graph
2660 2EAE	257	call		
2662 C9000C	258	push		; null,FF
2665 2EA9	259	call	con_out	
	260			
2667 F0	261	RET		
2668	262 E	ND		



At the end of the plot, a form feed is given to set the printer up for the next graph. Our printer would frequently miss the character after a CRLF. To solve this problem, a null (ASCII 0) is sent after every CRLF to make sure the printer is ready for the next line. This has been found to be a problem with many devices running at close to their maximum capacity, and the nulls work well to solve it.

With the plot completed, the program begins to run again by taking another set of A to D samples.

### 11.0 USING THE FFT PROGRAM

The program can be used with either real or tabled data. If real data is used, the signal is applied to analog channel 1. The program as written performs A/D samples at 100 microsecond intervals, collecting the 64 samples in 6.4 milliseconds. This sets the sampling window frequency at 156 Hz. If tabled data is used, 64 words of data should be placed in the location pointed to by DATAO in the TABLE_LOAD routine of the Main Module.

Program control is specified by FFT_MODE which is loaded in the main module. Also within the main module are settings which control the A to D buffer routine and the Plot routine. The intention was to have only one module to change and recompile to vary parameters in the entire program.

The program modules are set up to run one-at-a-time so that the code would be easy to understand. Additionally, the Plot routine takes so long relative to the other sections, that it doesn't pay to try to overlap code sections. If this code were to be converted to run a process instead of print a graph, it might be worthwhile to run the FFT and the A/D routines at the same time.

If the goal of a modified program is to have the highest frequency sampling possible, it might be desirable to streamline the A/D section and run it without interruption. When the A to D routine was complete the FFT routine could be started. The reasoning behind this is that at the fastest A/D speeds the processor will be almost completely tied up processing the A/D information and storing it away. Using an interrupt based A/D routine would slow things down.

A set of programs which will perform a FFT has been presented in this application note. These programs are available from the INSITE users library as program CA-26. More importantly, dozens of programing examples have been made available, making it easier to get started with the 8096. Examples of how to use the hardware on the 8096 have already appeared in AP-248, "Using The 8096". These two applications notes form a good base for the understanding of MCS-96 microcontroller based design.



### 12.0 APPENDIX A - MATRICES

Matrices are a convenient way to express groups of equations. Consider the complex discrete Fourier Transform in equation 9, with N=4.

$$Y_n = \sum_{k=0}^{3} X(k) W^{nk}$$
  $n = 0, 1, 2, 3$ 

This can be expanded to

$$Y(0) = X(0) W^0 + X(1) W^0 + X(2) W^0 + X(3) W^0$$
  
 $Y(1) = X(0) W^0 + X(1) W^1 + X(2) W^2 + X(3) W^3$   
 $Y(2) = X(0) W^0 + X(1) W^2 + X(2) W^4 + X(3) W^6$   
 $Y(3) = X(0) W^0 + X(1) W^3 + X(2) W^6 + X(3) W^9$ 

In matrix notation, this is shown as

The first step to simplifying this is to reduce the center matrix. Recalling that

$$W^N = W^N M^{OD} N$$
 and  $W^0 = 1$ 

The matrix can be reduced to have less non-trivial multiplications.

The square matrix can be factored into

$$\begin{bmatrix} Y(0) \\ Y(2) \\ Y(1) \\ Y(3) \end{bmatrix} = \begin{bmatrix} 1 & W^0 & 0 & 0 \\ 1 & W^2 & 0 & 0 \\ 0 & 0 & 1 & W^1 \\ 0 & 0 & 1 & W^3 \end{bmatrix} \begin{bmatrix} 1 & 0 & W^0 & 0 \\ 0 & 1 & 0 & W^0 \\ 1 & 0 & W^2 & 0 \\ 0 & 1 & 0 & W^2 \end{bmatrix} \begin{bmatrix} X(0) \\ X(1) \\ X(2) \\ X(3) \end{bmatrix}$$

For this equation to work, the Y(1) and Y(2) terms need to be swapped, as shown above. This procedure is a Bit Reversal, as described in the text.

Multiplying the two rightmost matrices results in

Noting that  $W^0 = -W^2$ , 2 of the complex multiplications can be eliminated, with the following results

Since  $W^1 = -W^3$ , a similar result occurs when this vector is multiplied by the remaining square matrix. The resulting equations are:

$$\begin{array}{l} Y(0) = (X(0) + X(2) W^0) + W^0 (X(0) + X(3) W^0) \\ Y(2) = (X(0) + X(2) W^0) - W^0 (X(1) + X(3) W^0) \\ Y(1) = (X(0) - X(2) W^0) + W^1 (X(1) - X(3) W^0) \\ Y(3) = (X(0) - X(2) W^0) - W^1 (X(1) - X(3) W^0) \end{array}$$

The number of complex multiplications required is 4, as compared with 16 for the unfactored matrix.

In general, the FFT requires

$$\frac{N*EXPONENT}{2} complex multiplications$$

and

N * EXPONENT complex additions

where

$$EXPONENT = Log_2 N$$

A standard Fourier Transform requires

N² complex multiplications

and

N(N-1) complex additions




### 13.0 APPENDIX B - PLOTS

The following plots are examples of output from the FFT program. These plots were generated using tabled data, but very similar plots have also been made using the analog input module. Typically, a plot made using the analog input module will not show quite as much power at each frequency and will show a positive value for the DC component. This is because it is difficult to get exactly a full-scale analog input with no DC offset.


- Plot 1 is a Magnitude plot of a square wave of period NT.
- Plot 2 is the same data plotted in dB. Note how the dB plot enhances the difference in the small signal values at the high frequencies.
- Plot 3 shows the windowed version of this data. Note that the widening of the bins due to windowing shows energy in the even harmonics that is not actually present. For data of this type a different window other than Hanning would normally be used. Many window types are available, the selection of which can be determined by the type of data to be plotted.³
- Plot 4 shows a sine wave of period NT/7 or frequency 7/NT.
- Plot 5 shows the same input with windowing. Note the signal shown in bins 6 and 8.

- Plot 6 shows a sine wave of period NT/7.5. Note the noise caused by the discontinuity as discussed earlier.
- Plot 7 uses windowing on the data used for plot 6. Note the cleaner appearance.
- Plot 8 shows a sine wave input of magnitude 0.707 and period NT/7.5.
- Plot 9 shows same input with windowing.
- Plot 10 shows a sine wave of magnitude 0.707/16 and period NT/11.
- Plot 11 shows the same input with windowing. Note that there is no power shown in bins 10 and 12. This is because at 6 dB down from 3 dB they are nearly equal to zero.
- Plot 12 uses the sum of the signals for plots 8 and 10 as inputs. Note that the component at period NT/11 is almost hidden.
- Plot 13 uses the same signal as plot 12 but applies windowing. Now the period component at NT/11 can easily be seen. The Hanning window works well in this case to separate the signal from the leakage. If the signals were closer together the Hanning window may not have worked and another window may have been needed.



Plot 1—Magnitude Plot of Squarewave






Plot 2—Decibel Plot of Squarewave




```
6.105 dB
                                                                         32.203 dB
                                                                  28.678 dB
                                                      22.690 dB
                                                  20.760 dB
                                              18.308 dB
                                           16.990 dB
                ******* 15.460 dB
                                      14.476 dB
                                    13.398 dB
                                  12.620 dB
11
                                 11.795 dB
                               11.175 dB
13
                              10.507 dB
14
                             10.000 dB
                             9.464 dB
16
                            9.039 dB
17
                           8.616 dB
18
                           8.281 dB
19
                          7.916 dB
20
                         7.628 dB
21
                         7.347 dB
22
                        7.121 dB
                        6.889 dB
24
                       6.706 dB
25
                       6.542 dB
                       6.409 dB
27
                       6.265 dB
28
                      6.191 dB
29
                      6.094 dB
                      6.082 dB
30
                      6.031 dB
                                                                                   270189-22
```

Plot 3—Plot of Squarewave with Window





Plot 4—Sin (7.0X) without Window




Plot 5—Sin (7.0X) with Window



```
14.265 dB
                                  14.444 dB
                                   14.943 dB
                                     15.865 dB
                                                                  32.441 dB
                                                                  31.971 dB
       ****** 13.943 dB
                            11.472 dB
                          9.483 dB
                       7.819 dB
                     6.402 dB
                  5.164 dB
                 4.090 dB
               3.152 dB
              2.308 dB
20
           1.546 dB
21
          0.901 dB
22
        0.300 dB
23
24
25
26
28
29
30
31
                                                                           270189-25
```


Plot 6-Sin (7.5X) without Window




Plot 7—Sin (7.5X) with Window

```
11.242 dB
                              11.417 dB
                               11.936 dB
                                 12.846 dB
                                    14.296 dB
                                                               29.425 dB
                                                              28.959 dB
                                            18.994 dB
                                   14.187 dB
                             10.936 dB
                        8.472 dB
13
                     6.468 dB
                  4.819 dB
               3.382 dB
16
            2.152 dB
17
        1.082 dB
18
19
20
21
22
23
24
25
26
27
28
29
30
31
                                                                              270189-27
```


Plot 8-0.707 * Sin (7.5X) without Window



Plot 9-0.707 * Sin (7.5X) with Window




Plot 10-0.707/16 * Sin (11X) without Window



> Plot 11—0.707/16 * Sin (11X) with Window

```
11.242 dB
                               11.425 dB
                                11.936 dB
                                  12.846 dB
                                     14.296 dB
                                                                29.425 dB
                                                               28.959 dB
                                             19.000 dB
                                   14.187 dB
                          8.472 dB
13
                      6.483 dB
14
                  4.819 dB
                3.382 dB
16
            2.152 dB
17
          1.082 dB
18
19
20
21
22
23
24
25
26
27
28
29
30
31
                                                                                 270189-31
```

Plot 12—0.707 (Sin (7.5X)  $+ \frac{1}{16}$  Sin (11X)) without Window



Plot 13—0.707 (Sin (7.5X) +  $\frac{1}{16}$  Sin (11X)) with Window



### **BIBLIOGRAPHY**

- Boyet, Howard and Katz, Ron, The 16-Bit 8096: Programming, Interfacing, Applications. 1985, Microprocessor Training Inc., New York, NY.
- Brigham, E. Oran, The Fast Fourier Transform. 1974, Prentice-Hall, Inc., Englewood Cliffs, New Jersey.
- Harris, Fredric J., On the use of Windows for Harmonic Analysis with the Discrete Fourier Transform. Proceedings of the IEEE, Vol. 66, No. 1, January 1978.
- Weaver, H. Joseph, Applications of discrete and continuous Fourier analysis. 1983, John Wiley and Sons, New York.

### INTEL PUBLICATIONS

- 1. 1986 Microcontroller Handbook, Order Number 210918-004
- 2. Using the 8096, AP-248, Order Number 270061-001
- 3. MCS-96 Macro Assembler User's Guide, Order Number 122048-001
- 4. MCS-96 Utilities User's Guide, Order Number 122049-001



## APPLICATION BRIEF

**AB-32** 

December 1987

# Upgrade Path from 8096-90 to 8096BH to 80C196



Converting applications that use an 8X9X-90 to use an 8X9XBH requires consideration of a few of the BH enhancements. Descriptions of each of the differences between the -90 and the BH follow, along with a discussion of the implications of the change.

<u>BHE</u> and INST are latched: The bus control signals <u>BHE</u> and INST are valid throughout the bus cycle on 8X9XBH devices. ON -90 devices, these signals need to be latched on the falling edge of ALE.

Byte Read following RESET rising: The bus control and buswidth options of 8X9XBH devices are selected by configuration of the chip immediately following the rising edge of RESET. During the usual 10 state reset sequence, BH parts will perform a byte read of location 2018H to acquire configuration information prior to fetching the first opcode at location 2080H. The 8X9X-90 does not perform this read.

ALE is high while in reset: The ALE/ADV pin of the 8X9XBH is driven high while the RESET pin is held low. On -90 devices, ALE is driven low while in RESET. Circuits which rely on the state of ALE while RESET is low must be modified. The reset state of ALE was changed to enable implementation of the Chip Configuration Byte read from external memory following the rising edge of RESET.

EA is latched on RESET rising: The 8X9XBH latches the value of EA on the rising edge of RESET. On -90 devices, EA was not latched and could be changed without placing the part in RESET. This change was necessary to enhance ROM/EPROM security. Circuits that rely on EA not being latched must be modified.

A/D speed increased: The 8X95BH and 8X97BH A/D converters complete conversion in 88 state times. On -90 devices with A/D converters, a conversion takes 168 state times. This translates in an increased conversion speed from 42μs on -90 parts to 22μs on BH parts running at 12MHz. Software that relies upon the speed of conversion for timing must be changed. It is also recommended that MCS-96 software be written so as to not be impacted by further changes in A/D conversion speed.

Sample/Hold on A/D: The 8X95BH and 8X97BH have a sample/hold on the input of the A/D converter. 8X9X-90 devices with A/D converters do not have sample/hold circuitry. External analog circuitry which also includes a sample/hold must provide a settled analog input within the first four state times of 8X9XBH conversion.

Duplicate Fetches: The 8X9XBH bus controller was made more aggressive when it comes to instruction fetches in order to minimize the execution speed degradation of using an 8-bit bus. As a result, instruction fetches over a 16-bit bus sometimes occur when there is no space in the prefetch queue to store the fetched opcodes. This requires another instruction fetch from the same address when space in the prefetch queue opens up.

To the external system, these occurrences appear as duplicate instruction fetches. An estimated 10 percent of all instruction fetches will be "duplicates", while overall bus loading will be approximately 65 to 70 percent, compared to an 8X9X-90 bus loading of approximately 55 to 60 percent. Execution speed is not impacted by a duplicate fetch.

Write Pulse Width: The 8X9XBH 16-bit bus write pulse width is one  $T_{\rm osc}$  longer than on the 8X9X-90, thus allowing slower memories and peripherals to be used. In order to widen the  $\overline{\rm WR}$  pulse width, the time between the end of  $\overline{\rm WR}$  and the next ALE was reduced by  $T_{\rm osc}$ . Note that the signals  $\overline{\rm WRL}$ ,  $\overline{\rm WRH}$ , and  $\overline{\rm WR}$  with an 8-bit bus are still the same width as on -90 parts.

 $V_{PP}$  Replaces  $V_{BB}$ :  $V_{PP}$  is the programming pin for EPROM devices. Systems that have this connected through a capacitor to ANGND (required on 8X9X-90 parts) do not need to change. ANGND must be held nominally at the same potential as  $V_{SS}$ , and  $V_{PP}$  must NOT be connected to  $V_{CC}$ . High voltage must NEVER be placed on the  $V_{PP}$  pin of a ROM device.

While there is almost no reason to do so, an application should not attempt to execute with the EA pin at logic zero and V_{CC} at 5.5 V_{DC} on an 879XBH EPROM device. Additionally, the design should always begin the "out of RESET" code execution from the internal EPROM, immediately after the power-on sequence.

Reserved location warning: Intel reserved addresses can not be used by applications which use 8X9XBH internal ROM/EPROM. The data read from a reserved location is not guaranteed, and a write to any reserved location could cause unpredictable results. When attempting to program Intel Reserved addresses, the data must be OFFFFH to ensure a harmless result.

Intel Reserved locations, when mapped to external memory, must be filled with OFFFFH to ensure compatibility with future parts.

A positive transition on NMI: The 8X9XBH does not clear the Watchdog Timer. The 8X9X-90 does clear the WDT on a positive transition of NMI, and both part vector to external address 0000H.

The following is the latest information on upgrading a NMOS 8096 to a CHMOS 80C196.



The chip which is the CHMOS 8096BH replacement is designated the 80C196. The part can be configured to be pin compatible with the 8096, but because of the process change and other enhancements, it may not be plug compatible in some designs. This is to say that you will not be able to arbitrarily swap out a NMOS 8096 and replace it with the 80C196. However, if a few rules are followed the changes required will be almost painless.

### **80C196 OVERVIEW**

First, some background on the 80C196 is needed. The opcode set is a true superset of the 8096, but some enhancements have been made to the peripherals and timings. The crystal is divided by 2 on the 80C196, instead of 3, as on the 8096. This means that the 80C196 running at 8 MHz will have a 250 ns state time, Just like an 8096 running at 12 MHz.

An 80C196 running at 8 MHz will emulate an 8096 at 12 MHz except that some of the instructions and peripherals will operate faster. The instructions which will be speeded up include mul, div, interrupt, call, ret, and jumps. The serial port will require a different baud value and the A to D may not run at exactly the same speed. This means that timing loops which measure instruction speed or A to D completion speed may have to be modified. The bus timings, while not nanosecond for nanosecond compatible, will work in most systems.

### **DESIGN GUIDELINES**

- Do not use undefined register areas for storage or depend on them to return a specific value if it is not stated in the Embedded Controller. Undefined registers and locations on this, or any other, part should be considered off-limits and reserved for development systems, testing or future use.
- 2. Do not base timings loops on instruction execution times, as some instructions may execute faster on the 80C196 than on the 8096, even when the 80C196 is slowed down to 8 MHz, its 8096 compatible rate. Counter-type loops should be initialized with values that can easily be changed at compile time.

- 3. Do not base critical timings on interrupt responses, A to D completions, flag settings, etc. This is for the same reason as above; some of these responses may be slightly different from those on the 8096. Timer 1 is provided for critical timings. With an 8 MHz crystal, it will increment every 2 microseconds, just as an 8096 running at 12 MHz.
- 4. The serial port baud register values should be easily changeable at compile time. Since the serial port is now capable of running at a higher frequency, a different baud rate value will be needed.
- 5. The circuitry interfacing to the chip should be capable of interfacing to the 80C196. The I/O lines on 80C196 will look a lot like those on the 80C51.
- 6. The BHE/WRH signal in eight bit and write strobe mode will go low for odd byte transfers and high for even byte transfers. The WR/WRL signal will go low for odd byte transfers and high for even byte transfers. Normally, the WR/WRL signal should go low for odd and even byte transfers since transfers are on the low byte of the data bus.
- 7. PUSH and POP operations addressed relative to the stack pointer work differently on the 80C196 than on the 8096. On the 8096, the address is calculated based on the un-updated stack pointer value, on the 80C196, the address is calculated based on the updated value. The only operations effected are: PUSH xx[sp], PUSH [sp], PUSH sp, POP xx[sp], POP [sp], POP sp.
- 8. The V_{PD} pin on the 8X9X parts is now the CDE (Clock Detect Enable) pin on the 80C196. When tied high, CDE enables a clock speed sensor and will reset the part if the Xtal1 frequency drops below a few hundred KHz. While this is perfect for most production boards, it may be desirable to have a jumper option on this function for evaluation boards.

December 1987

### **Memory Expansion for the 8096**

**DOUG YODER**ECO APPLICATIONS ENGINEER



This Application Brief presents two examples of a paging scheme for the 8096, allowing either 256K bytes of total memory, or 544K bytes of total memory. Both systems utilize PORT1 as the output for the upper address lines. Because Interrupt vectors, and other critical sections of code must always be present, addresses 0-7FFFH always refer to the same main page. The PORT1 upper addresses only affect addresses 8000-FFFFH, by slapping several 32K pages in and out.

### THE 256K SYSTEM

### **Hardware**

The hardware for the 256K system (see Figures 4 & 5, an example with 128K ROM and 128K RAM) utilizes a 74LS157 quad 2 to 1 multiplexer. The enable pin of the 74LS157 is tied to the inverted A15 signal, which is the latched addr/data 15 (AD15) signal from the 96. In this way, when A15 is low, the 74LS157 is disabled and all its outputs are low. Particularly, MA17 is low, which selects the 27512 and deselects the rams. Also, MA15 and MA16 are low, which guarantee that addresses 0-7FFFH of the 27512 are accessed.

When A15 is high, the 74LS157 is enabled to pass MA15 - MA17 values. The bank select pin of the 74LS157 is connected to the INST pin of the 96. When the INST pin is high, for a code access, INSTA15 - INSTA17 (PORT1.0 - PORT1.2) are used. When INST is low, for a data read or write, DATAA15 - DATAA17 (PORT1.3 - PORT 1.5) are used. This allows for the use of separate pages for code and data without having to change the upper address lines each time. Also, it is possible to select a ROM page for a data table, or load a RAM page with executable code downloaded from another source. PORT1.6 and PORT1.7 can still be used as I/O ports. If a -90 part were used, the INST pin would need to be latched since it is only valid during the address output on the bus pins.

This system was designed to get the maximum amount of memory with a minimum amount of hardware. The amount of ROM and RAM was picked arbitrarily, and could be reconfigured in various ways, however, this may require slight modifications or additions to the decoder circuitry. This setup has a main page at addresses 0-7FFFH, and upper pages 1-7 at addresses 8000-FFFFH. Note that upper page 0 is the same as the main page. The WRL and WRH feature of the BH part was used to allow for byte writes to RAM. If the -90 part were to be used, additional logic would be necessary to generate these signals from WR and BHE.

The RAM chips utilized were NEC uPD43256-15 32K x 8 static rams with an access time of 150ns. The ROMs were Intel 27512 64K x 8 EPROMs with an access time of 200ns. The decoder circuitry used was entirely LS TTL. Using an 8097BH running at 10MHz, there was ample time for address decoding and memory access. Timing analysis showed that 12MHz operation would also be accommodated easily. If slower memories are used, further analysis would be necessary. Also, it would be possible to switch to S TTL to greatly decrease the decoding response time.

### **Software**

When using this system there are several things to keep in mind when preparing the software.

Since ASM96 will only allow addresses from 0-FFFFH, it is necessary to generate each page of code in a separate file. These pages should not be linked together, but rather should each be used to program the proper section of the EPROM associated with that page. The main page routine should be coded with addresses from 0-7FFFH, and each of the upper pages should be coded with addresses from 8000-FFFH. Because linking is not possible, each module should contain a table of constants which defines the symbols used in other modules. These values are easily obtained from the listing file, which can be created using zeros in the table the first time. The addresses of the pages in a 27512 after splitting low and high bytes into 2 EPROMs are shown in Figure 1.

	EPROM LOCATION U5		EPROM LOCATION U6		RAM LOCATION U7		RAM , LOCATION U8
ОН	MAIN PAGE	0Н	MAIN PAGE	ОН	PAGE4 LOW	ОН	PAGE4 HIGH
3FFFH	LOW	3FFFH	HIGH	3FFFH	BYTES	3FFFH	BYTES
4000H	PAGE1 LOW	4000H	PAGE1 HIGH	4000Н	PAGE5 LOW	4000H	PAGE5 HIGH
7FFFH	BYTES	7FFFH	BYTES	7FFFH	BYTES	7FFFH	BYTES
8000H	PAGE2	8000H	PAGE2	· .	U9	` •	U10
BFFFH	LOW BYTES	BFFFH	HIGH BYTES	он	PAGE6 LOW	0Н	PAGE6 HIGH
C000H	PAGE3 LOW	С000Н	PAGE3 HIGH	3FFFH	BYTES	3FFFH	BYTES
FFFFH	BYTES	FFFFH	BYTES	4000H	PAGE7 LOW	4000H	PAGE7 HIGH
				7FFFH	BYTES	7FFFH	BYTES

Figure 1. The Current System

	EPROM LOCATION U5		EPROM LOCATION U6		EPROM LOCATION U7		EPROM LOCATION U8
0H 3FFFH	MAIN PAGE LOW	0H 3FFFH	MAIN PAGE HIGH	ОН ЗFFFH	PAGE4 LOW BYTES	он З <b>F</b> FFН	PAGE4 HIGH BYTES
4000H 7FFFH	PAGE1 LOW BYTES	4000H 7FFFH	PAGE1 HIGH BYTES	4000Н 7FFFН	PAGE5 LOW BYTES	4000H 7FFFH	PAGE5 HIGH BYTES
8000H BFFFH	PAGE2 LOW BYTES	8000H BFFFH	PAGE2 HIGH BYTES	8000H BFFFH	PAGE6 LOW BYTES	8000H BFFFH	PAGE6 HIGH BYTES
C000H FFFFH	PAGE3 LOW BYTES	C000H FFFFH	PAGE3 HIGH BYTES	C000H FFFFH	PAGE7 LOW BYTES	C000H FFFFH	PAGE7 HIGH BYTES

Figure 2. A System Using all EPROMS and no RAM

All changes to the upper instruction addresses of PORT1 must be made by code located in the main page. A listing of subroutines for use in the main page, and a listing of macros for use in all pages is provided. By invoking one of these macros the programmer can easily transfer from one page to another, or select a new data page. The subroutines should not be called directly, they should be entered by using the appropriate macro. The subroutines should be located at the addresses specified, otherwise the macros must be changed as they are written to call an absolute address in the main page. Also, any hardware changes may render the software inoperative.

Because the WRL-WRH feature of the 96BH is used, the correct Chip Configuration Register value of 0FBH must be loaded into the ROMs at address 2018H. This is done in the main code file with the following statements:

CSEG AT 2018H

CCR: DCB OFBH ; VALUE FOR CHIP

CONFIGURATION REGISTER

Finally, it is necessary to initialize the DATA address at the start of the program this can be done using the NEW_DATA_PAGE MACRO.

### THE 544K SYSTEM

### Hardware

The hardware for the 544K system (see Figures 6 & 7, an example with 288K ROM and 256K RAM) has some slight changes from the 256K system.

First, all pins of PORT1 are now in use as address lines. This allows for PORT1 to select 16 pages of memory, with a different address for instructions or data.

Second, 27128 16K x 8 EPROMS have been added for use as the main code page. In this system, the main page is physically separate from upper page 0. The 27128's are selected by A15 being low. The upper pages of memory are selected when A15 is high which enables the 74LS155 demultiplexer which is used for address decoding. When the 74LS155 is disabled, its outputs are all high, which disables all upper memories. The 74LS157 is enabled all the time, to speed up address decoding, as its outputs do not matter when the 74LS155 is disabled.

#### Software

All rules for the 256K system apply to the 544K system, except that the main page no longer overlaps page 0. However, because all of PORT1 is now in use, different macros and subroutines must now be used. These have been included also.

### THE INST PIN

The instruction pin has been verified to work correctly on the 8X9X- 90, 8X9XBH, and the 80C196. The functionality of the INST pin is as follows.

### **Instruction Fetches**

The INST pin is high during an external memory read indicating the read is an instruction fetch. This includes immediate data reads since the data is embedded in the code.

### **Data Reads and Writes**

The INST is low during an external memory read or write indicating the bus cycle is a data cycle. This would be indirect and indexed instructions which are directed at external memory.




Figure 3. The 544K Memory Map




Figure 4. 128K ROM + 128K RAM Memory




Figure 5. 128K ROM + 128K RAM Memory

:MACROS FOR 256K SYSTEM

:LONG_BRANCH IS INVOKED TO BRANCH FROM ONE PAGE TO ANOTHER. ;ADDRESS MUST HAVE A VALUE FROM 8000H TO FFFFH.

; NEW_PAGE CAN BE AN IMMEDIATE NUMBER OR A REGISTER NUMBER.

MACRO ADDRESS, NEW_PAGE LONG_BRANCH

CODE_ADDRESS, #ADDRESS ;SET UP CODE_ADDRESS REGISTER LD NEW_PAGE_NO, NEW_PAGE ;SET UP NEW_PAGE_NO REGISTER LDB

BR :BRANCH TO I_P_BRANCH

ENDM

:LONG_CALL IS INVOKED TO CALL A SUBROUTINE IN ANOTHER PAGE. ADDRESS MUST HAVE A VALUE FROM 8000H TO FFFFH.

; NEW_PAGE CAN BE AN IMMEDIATE NUMBER OR A REGISTER NUMBER.

LONG_CALL MACRO ADDRESS, NEW_PAGE

CODE_ADDRESS, #ADDRESS ;SET UP CODE_ADDRESS REGISTER LD

LDB NEW_PAGE_NO, NEW_PAGE ;SET UP NEW_PAGE_NO REGISTER

CALL 7FCOH ;CALL I_P_CALL

ENDM

:PUSH_OLD_DATAPAGE IS INVOKED TO INSTALL A NEW DATA PAGE AND SAVE THE OLD VALUE ON THE SYSTEM STACK.

; NEW_PAGE CAN BE AN IMMEDIATE NUMBER OR A REGISTER NUMBER.

PUSH_OLD_DAPAG MACRO NEW_PAGE

LDB AL, PORT1 GET OLD PAGE NUMBER... PUSH STORE IT ON THE STACK

AX AL, NEW_PAGE AL, #00000111B GET NEW DATA PAGE NUMBER... LDB

ANDB ;MASK IT...

;SHIFT IT TO PROPER POSITION... SHLB AL, #3

PORTI, #11000111B ANDB :CLEAR THE OLD ONE... ORB PORT1, AL :AND LOAD IN NEW ONE

ENDM

:POP_OLD_DATAPAGE IS INVOKED TO REINSTALL AN OLD DATA PAGE THAT WAS SAVED ON THE SYSTEM STACK BY PUSH_OLD_DATAPAGE.

POP_OLD_DAPAG MACRO

POP AX :RECALL OLD PAGE NUMBER... AX AL, #00111000B :MASK OLD ONE FOR DATA PAGE... ANDB PORT1, #11000111B CLEAR NEW DATA PAGE... ANDB

ORB PORT1, AL :AND LOAD IN OLD ONE

ENDM

:NEW_DATA_PAGE IS INVOKED TO INSTALL A NEW DATA PAGE. ; NEW_PAGE CAN BE AN IMMEDIATE NUMBER OR A REGISTER NUMBER.

NEW_DATA_PAGE MACRO NEW_PAGE

LDB AL, NEW_PAGE GET NEW DATA PAGE NUMBER...

ANDB AL, #00000111B ;MASK IT...

;SHIFT IT TO PROPER POSITION... SHLB AL #3

PORT1, #11000111B CLEAR THE OLD ONE ... ANDB ORB PORT1, AL ;AND LOAD IN NEW ONE

ENDM



;SUBROUTINES FOR 256K SYSTEM			
CSEG AT 7FCOH			
SUBROUTINE: I_P_CALL THIS SUBROUTINE ALLOWS FOR THE CALLING OF SUBROUTINES LOCATED IN A DIFFERENT PAGE OF MEMORY.			
PARAMETERS: SUBROUTINES:		CODE_ADDRESS, NEW_PAGE_NO ANY THAT ARE REQUESTED.	
i_P_CALL:	LDB PUSH ANDB ANDB ORB PUSH BR	AL, PORT1 AX PORT1, #11111000B NEW_PAGE_NO, #00000111B PORT1, NEW_PAGE_NO #I_P_RETURN [CODE_ADDRESS]	;GET OLD PAGE NUMBER ;STORE IT ON THE STACK ;CLEAR OLD INST PAGE ;MASK NEW ONE ;AND LOAD IT IN ;SAVE RETURN ADDRESS ;CALL REQUESTED ROUTINE
I_P_RETURN:	POP ANDB ANDB ORB RET	AX PORT1, #11111000B AL, #00000111B PORT1, AL	RECALL OLD PAGE NUMBER; CLEAR NEW INST PAGE; MASK OLD ONE; AND LOAD IT IN; RETURN TO CALLING ROUTINE
CSEG AT 7FFOH			
;SUBROUTINE: I_P_BRANCH; THIS SUBROUTINE ALLOWS FOR BRANCHING TO LOCATIONS IN A DIFFERENT; PAGE OF MEMORY.			
PARAMETERS: SUBROUTINES:		CODE_ADDRESS, NEW_PAGE_NO NONE	
i_P_BRANCH: ROUTINE	ANDB ANDB ORB BR	PORTI, #11111000B NEW_PAGE_NO #00000111B PORTI, NEW_PAGE_NO [CODE_ADDRESS]	




Figure 6. 288K ROM + 256K RAM Memory




Figure 7. 288K ROM + 256K RAM Memory

:MACROS FOR 544K SYSTEM

:LONG_BRANCH IS INVOKED TO BRANCH FROM ONE PAGE TO ANOTHER.

;ADDRESS MUST HAVE A VALUE FROM 8000H TO FFFFH.

:NEW_PAGE CAN BE AN IMMEDIATE NUMBER OR A REGISTER NUMBER.

MACRO ADDRESS, NEW_PAGE LONG_BRANCH

> LD CODE_ADDRESS, #ADDRESS ;SET UP CODE_ADDRESS REGISTER LDB NEW_PAGE_NO, NEW_PAGE ;SET UP NEW_PAGE_NO REGISTER

BR 7FFOH :BRANCH TO I_P_BRANCH

ENDM

LONG_CALL IS INVOKED TO CALL A SUBROUTINE IN ANOTHER PAGE.

;ADDRESS MUST HAVE A VALUE FROM 8000H TO FFFFH.

; NEW_PAGE CAN BE AN IMMEDIATE NUMBER OR A REGISTER NUMBER.

LONG_CALL MACRO ADDRESS, NEW_PAGE

> LDCODE_ADDRESS, #ADDRESS ;SET UP CODE_ADDRESS REGISTER

LDB NEW_PAGE_NO, NEW_PAGE ;SET UP NEW_PAGE_NO REGISTER

CALL 7FCOH :CALL I_P_CALL

ENDM

;PUSH_OLD_DATAPAGE IS INVOKED TO INSTALL A NEW DATA PAGE AND SAVE THE OLD ; VALUE ON THE SYSTEM STACK.

:NEW_PAGE CAN BE AN IMMEDIATE NUMBER OR A REGISTER NUMBER.

PUSH_OLD_DAPAG MACRO NEW_PAGE

LDB AL, PORT1 GET OLD PAGE NUMBER... STORE IT ON THE STACK PUSH AX

AL, NEW_PAGE AL, #4 LDB ;GET NEW DATA PAGE NUMBER:.. ;SHIFT IT TO PROPER POSITION... SHLB

PORT1, #00001111B ;CLEAR THE OLD ONE... ANDB ORB PORTI, AL ;AND LOAD IN NEW ONE

ENDM

;POP_OLD_DATAPAGE IS INVOKED TO REINSTALL AN OLD DATA PAGE THAT WAS SAVED ON THE SYSTEM STACK BY PUSH_OLD_DATAPAGE.

POP_OLD_DAPAG MACRO

POP ;RECALL OLD PAGE NUMBER... AXAL, #11110000B

;MASK OLD ONE FOR DATA PAGE...;CLEAR NEW DATA PAGE... ANDB ANDB PORT1, #00001111B ORB PORTI, AL ;AND LOAD IN OLD ONE

ENDM

:NEW_DATA_PAGE IS INVOKED TO INSTALL A NEW DATA PAGE. ; NEW_PAGE CAN BE AN IMMEDIATE NUMBER OR A REGISTER NUMBER.

NEW_DATA_PAGE MACRO NEW_PAGE

AL, NEW_PAGE LDB :GET NEW DATA PAGE NUMBER...

AL, #4 SHLB ;SHIFT IT TO PROPER POSITION... PORT1, #00001111B CLEAR THE OLD ONE... ANDR

ORB PORT1, AL ;AND LOAD IN NEW ONE

ENDM



;SUBROUTINES FOR 544K SYSTEM CSEG AT 7FCOH :SUBROUTINE: I_P_CALL THIS SUBROUTINE ALLOWS FOR THE CALLING OF SUBROUTINES LOCATED IN A DIFFERENT PAGE OF MEMORY. PARAMETERS: CODE_ADDRESS, NEW_PAGE_NO SUBROUTINES: ANY THAT ARE REQUESTED. AL, PORT1 I_P_CALL: LDB :GET OLD PAGE NUMBER... PUSH AX STORE IT ON THE STACK ANDB PORT1, #11110000B ;CLEAR OLD INST PAGE... ANDB NEW_PAGE_NO, #00001111B ;MASK NEW ONE... ORB PORT1, NEW_PAGE_NO ;AND LOAD IT IN PUSH #I_P_RETURN ;SAVE RETURN ADDRESS... BR [CODE_ADDRESS] ;CALL REQUESTED ROUTINE I_P_RETURN: POP AX :RECALL OLD PAGE NUMBER... ANDB PORT1, #11110000B ;CLEAR NEW INST PAGE... ANDB AL, #00001111B :MASK OLD ONE... ;AND LOAD IT IN ORB PORTI, AL RET RETURN TO CALLING ROUTINE

CSEG AT 7FF0H

;SUBROUTINE: I_P_BRANCH; THIS SUBROUTINE ALLOWS FOR BRANCHING TO LOCATIONS IN A DIFFERENT; PAGE OF MEMORY.

PARAMETERS: CODE_ADDRESS, NEW_PAGE_NO NONE

I_P_BRANCH: ANDB PORTI, #11110000B ;CLEAR OLD INST PAGE...
ANDB NEW_PAGE_NO, #00001111B ;MASK NEW ONE...
ORB PORTI, NEW_PAGE_NO ;AND LOAD IT IN

BR [CODE_ADDRESS] ;BRANCH TO REQUESTED ROUTINE

December 1987

# Integer Square Root Routine for the 8096

LIONEL SMITH
ECO APPLICATIONS ENGINEER



This Application Brief presents an example of calculating the square root of a 32-bit signed integer.

#### Theory

Newton showed that the square root can be calculated by repeating the approximation:

Xnew = (R/Xold + Xold)/2; Xold = Xnew

where: R is the radicand

Xold is the current approximation of the

square root

Xnew is the new approximation

until you get an answer you like. A common technique for deciding whether or not you like the answer is to loop on the approximation until Xnew stops changing. If you are dealing with real (floating point) numbers this technique can sometimes get you in trouble because it's possible to hang up in the loop with Xnew alternating between two values. This is not the case with integers. As an example of how it all works, consider taking the square root of 37 with an initial guess (Xold) of 1:

$$Xnew = (37/1 + 1)/2 = 19; Xold = 19$$

$$Xnew = (37/19 + 19)/2 = 10; Xold = 10$$

$$Xnew = (37/10 + 10)/2 = 6; Xold = 6$$

$$Xnew = (37/6 + 6)/2 = 6$$
;  $Xold = 6 - done!$ 

Note that in integer arithmetic the remainder of a division is ignored and the square root of a number is floored (i.e. the square root is the largest integer which, when multiplied by itself, is less than or equal to the radicand).

#### **Practice**

The only significant problem in implementing the square root calculation using this algorithm is that the division of R by Xold could easily be a 32 by 32 divide if R is a 32 bit integer. This is ok if you happen to have a 32 by 32 divide instruction, but most 16-bit machines (including the 8096) only provide a 32 by 16 divide. However, a little bit of creative laziness will allow us to squeeze by using the 32 by 16 bit divide on the 8096.

The largest positive integer you can represent with a 32-bit two's complement number is 07fff\$ffffh, or 2,147,483,647. The square root of this number is 0b504h, or 46,340. The largest square root that we can generate from a 32-bit radicand can be represented in 16-bits. If we are careful in picking our initial Xold we can do all of the divisions with the 32 by 16 divide instruction we have available. Picking the largest possible 16-bit number (0ffffh) will always work although it may slow the calculation down by requiring too many iterations to arrive at the correct result. The algorithm below takes a slightly more intelligent approach. It uses the normalize instruction to figure out how many leading zeros the 32-bit radicand has and picks an initial Xold based on this information. If there are 16 or more leading zeros then the radicand is less than 16 bits so an initial Xold of 0ffh is chosen. If the radicand is more than 16 bits then the initial Xold is calculated by shifting the value Offffh by half as many places as there were leading zeros in the radicand. To give credit where credit is due, I first saw this 'trick" in the January 1986 issue of Dr. Dobbs's Journal in a letter from Michael Barr of McGill University.

The routine was timed in a 12.0 Mhz 8096 as it calculated the square roots of all positive 32-bit numbers, the following numbers include the CALL and return sequence and were measured using Timer 1 of the 8096.

Minimum Execution Time:

24 microseconds

Maximum Execution Time:

236 microseconds

Average Execution Time:

102 microseconds

#### Comments

The program module which follows is part of a collection of routines which perform integer and real arithmetic on a software implemented tagged stack. The top element of the stack is call TOS and is in fixed locations in the register file. Since the square root operation only involves TOS, further details of the stack structure are not shown.



```
MCS-96 MACRO ASSEMBLER SQRT
                                                                         05/12/86 10:44:30 PAGE 1
DOS MCS-96 MACRO ASSEMBLER, V1.1
SOURCE FILE: ROOT2.A96
OBJECT FILE: ROOT2.OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB
ERR LOC OBJECT
                    LINE
                               SOURCE STATEMENT
                       1 ;
                       2 sqrt module
                        4 ; 32 bit integer square root for the 8096
                       5 ;
                                                     ; TOP← SQUARE_ROOT(TOP)
                       6 public qstk_isqrt
                       7 extrn interr:entry
                                                      ; Integer error routine
                       9 ; id stags for stack integer routines
     0019
                       10 isqrt_id equ 19h
                       11
                       12 ; error codes
                       13 ;
     0000
                       14 overflow
                                                 00h
                                         equ
     0001
                       15 paramerr
                                                 01h
                                         equ
                      16 invalid_input equ
     0002
                                                 02h
                      17
   0010
                      18
                              oseg at 1ch
                      19 ; ========
   001C
                       20 ax: dsw 1
   0010
                      21 al equ ax:byte
                      22 ah equ (ax+1):byte
   001E
                      23 dx:
                               dsw 1
   0020
                      24 cx:
                                  dsw 1
   0022
                      25 bx:
                                 dsw 1
    0018
                      26 sp
                                 equ 18h:word
                      27
                      28
                      29 oseg at 30h
30 ; =========
   0030
   0030
                      31 qstk_reg:
   0030
                      32 dsl 1 ; make sure of alignment
33 next equ qstk_reg:word ; pointer to next element in the arg stack.
    0030
    0032
                       34 tos_tag equ (qstk_reg+2):word
   0034
                       35 tos_value:
   0034
                       36
                              dsl 1
                                                     ; 32 bit integer
                       37
   0000
                       38
                              cseg
                       39
                             ====
                         bl macro param
                       40
                       41
                              bnc param
                       42
                              endm
                       43
                       44 bhe macro param
                       45
                                    param
                       46
                              endm
                       47 $eject
```



```
MCS-96 MACRO ASSEMBLER SQRT
                                                                           05/12/86 10:44:30 PAGE 2
ERR LOC OBJECT
                         LINE
                                    SOURCE STATEMENT
   0000
                           49
                                    ====
                           50
   0000
                           51
                                qstk_isqrt:
                                ; Takes the square root of the long integer in TOS
                           53
                               ; TOS→ Top of argument stack
                                ; iTOS - iSQRT(TOS)
                           54
                           55
     0020
                           56
                                    Xold set cx
   0000 A0341C
                           57
                                    1d
                                        ax,tos_value
   0003 A0361E
                                    14
                           58
                                            dx, (tos_value+2)
   0006 371F07
                           59
                                    bbc
                                           (dx+1),7,qsi05
                                                               ; if (TOS < 0)
   0009 090119
                           60
                                    push
                                            #(isqrt_id*256+paramerr)
   000C EF0000
                                                               ; Call interr.
                         61
                                    call
                                            interr
   OOOF FO
                           62
                                    ret
                                                                    Exit
   0010
                           63
                                qs105:
   0010 OF221C
                           64
                                    normal ax, bx
   0013 DF3B
                           65
                                            qstk_isqrt0
                                    be
   0015 991022
                           66
                                    cmpb
                                            bx,#16
                                                                ; if (TOS < 2**16)
   0018 DA06
                                            qsil0
                           67
                                    ble
   001A A1FF0020
                           68
                                    ld
                                            Xold, #Offh
                                                                ; Use Offh as first estimate.
   001E 200A
                           69
                                    br
                                            qstk_isqrtloop
                               qsil0:
                           70
   0020 180122
                           71
                                   shrb
                                            bx,#1
                                                               ; else
                                                                ; Base the first estimate on the
   0023 Alffff20
                           72
                                    ld
                                            Xold, #Offffh .
   0027 082220
                           73
                                    shr
                                            Xold, bx
                                                                    number of leading zeroes in TOS.
   AS00
                           74
                               qstk_isqrtloop;
   002A A0341C
                           75
                                  1d
                                            ax,tos_value
                                                                ; do
   002D A0361E
                                                                ; if (The divide will overflow)
                                   14
                           76
                                            dx, (tos_value+2)
   0030 88201E
                           77
                                    cmp
                                            dx,Xold
                                                                       The loop is done.
                                                                ;
                                            qstk_isqrt_done
                           78
                                    bhe
   0035 802010
                                                                   if ( (ax=TOS/Xold) >= Xold)
                           80
                                    divu
                                            ax,Xold
                                                                ;
   0038 882010
                           81
                                    cmp
                                            ax,Xold
                                                                       The loop is done.
                                            qstk_isqrt_done
                           82
                                    bhe
   003D 0122
                           84
                                    clr
                                            bх
                                                                    Xold=(ax+Xold)/2
   003F 641C20
                           85
                                    add
                                            Xold,ax
   0042 A40022
                           86
                                    addc
                                            bx,0
   0045 000120
                           87
                                    shrl
                                            Xold,#1
   0048 27E0
                           88
                                    br
                                            qstk_isqrtloop
                                                                ; while (The loop is not done)
   004A
                           89
                                qstk_isqrt_done:
   004A A02034
                           90
                                    ld
                                            tos_value,Xold
                                                                : TOS=00:Xold
   004D A00036
                           91
                                    1d
                                            (tos_value+2),0
   0050
                           92
                                qstk_isqrt0:
   0050 F0
                           93
                                    ret
                                                                ; Exit
   0051
                           94
                                    end
ASSEMBLY COMPLETED. NO ERROR(S) FOUND.
```

December 1987

## MCS®-96 Analog Acquisition Primer

DAVID P. RYAN
INTEL CORPORATION



### THE MCS®-96 ANALOG ACQUISITION PRIMER

#### INTRODUCTION

As technology advances, embedded control applications continue to reduce chip-count and demand microcontrollers with increased features to assist system-cost reduction. Since every embedded control application interfaces with the physical world, and the physical world is an analog process, it was inevitable that microcontrollers would include integrated analog acquisition capabilities.

The first such integration of standard microcontroller and A/D converter occurred on Intel's 8022 in 1978. This opened the door to cost reduction of high volume applications that required analog inputs. The device fit well into applications that needed processing of analog data. But this chip, with its 8-bit CPU, could not perform in high-end applications requiring analog inputs, or in applications that had computationally demanding analog tasks.

With the introduction of the MCS®-96 family of 16-bit microcontrollers in 1982, the combined CPU and A/D performance became available to greatly reduce the system cost of mid- and high-performance embedded control applications. These are applications which were customarily implemented with 16-bit microprocessor chip-sets teamed with analog acquisition chip sets.

There are less obvious avenues for system cost reduction when a 16-bit CPU is teamed with an on-chip analog acquisition system. For example, closed-loop servo control had been implemented almost exclusively by using analog methods. When an MCS-96 device is designed into such an application, it is not only replacing a microcontroller or microprocessor, but it also replaces closed-loop analog circuitry which never before came in contact with the digital system.

To take full advantage of this new level of integration, digital designers must become familiar with analog acquisition, and analog designers must become familiar with digital methods of processing analog signals. This Application Note assists with the first task—understanding of an analog acquisition system.

Designers experienced with analog design, or analog acquisition systems, may find no revelations herein. To those unfamiliar with analog acquisition systems, this Ap Note provides a tutorial on the subject and will serve as a handy reference.

Answering the limitless number of analog circuit design questions is beyond the scope of this Ap Note. Suffice it to say that the effort placed on the design of analog circuits should increase with a decreasing error budget.

At a minimum, the applications literature of op-amp manufacturers and analog design manuals are a good place to start. Furthermore, the applications literature of monolithic analog acquisition system manufacturers should be consulted since the suggestions presented therein are largely transportable to any A/D system.

This Ap Note is organized in the following sections. The components of an analog acquisition system and the errors associated with each is first explained. Then, interfacing suggestions and ideas for getting more resolution are presented. Finally, a set of appendices provides back-up information, a bibliography, actual converter data and some program listings.

The definitions of terms used, and the examples presented, are drawn from the body of applications literature publicly available on the components of an analog acquisition system. There is usually no single meaning for a particular term or specification used to describe analog acquisition. However, there is, in most cases, a generally accepted definition which is most often used. To the extent possible, we have adopted the most used definition. To avoid any ambiguity, Appendix A lists the dictionary of terms as used to refer to the analog acquisition systems of MCS-96 devices.

For any users of an MCS-96 analog acquisition system (experienced or not), this document contains very useful information. It should be considered mandatory reading in addition to the latest Embedded Controller Handbook and MCS-96 data sheet for the actual device in use prior to the actual design.



### WHAT IS AN ANALOG ACQUISITION SYSTEM?

An analog acquisition system is a collection of individual units which, when logically configured, form a system capable of converting an analog input to a digital value.

The typical components of an Analog Acquisition Unit (Figure 1) include an Analog-to-Digital Converter (A/D), a Sample-and-Hold (S/H) and an Analog Multiplexer (MUX). The A/D converts the infinitely varying analog voltage present on the S/H into a digital representation for use by the digital system. The S/H is required so a "snapshot" of a changing analog input can be stored for conversion by the A/D. The MUX is used to leverage the investment in the A/D by allowing a large number of isolated analog input channels to use the same converter.

The conversion result of an MCS-96 device is a 10-bit ratiometric representation of the input voltage. This produces a stair-stepped transfer function when the output code is plotted versus input voltage. See Figure 2.

The resulting digital codes can be taken as simple ratiometric information, or they can be used to provide information about absolute voltages or relative voltage changes on the inputs. The more demanding the application is on the A/D converter, the more important it is to fully understand the converter's operation. For simple applications, knowing the absolute error of the converter is sufficient. However, controlling a closed loop with analog inputs necessitates a detailed understanding of an A/D converter's operation and errors.

The errors inherent in an analog-to-digital conversion process are many: quantizing error; zero offset; fullscale error; differential non-linearity; and non-linearity. These are "transfer function" errors related to the A/D converter. In addition, the S/H and MUX may induce channel dissimilarities and sampling error (described later).

Fortunately, one "Absolute Error" specification is available which describes the sum total of all deviations between the actual conversion process and an ideal converter. The various sub-components of error are, however, important in many applications. These error components are described in Appendix A and in the text below where ideal and actual converters are compared.

#### A/D Converter

There are at least three well-recognized methods for converting an analog voltage to a digital value—flash, dual slope and successive approximation.

Flash A/Ds are the fastest, and most expensive converters for a given accuracy. Flash converters typically resolve bits of the result in parallel to achieve fast conversions. Flash converter speeds are measured in tensof-nanoseconds.

Dual slope converters are the slowest, but most accurate. Dual slope conversion is rather insensitive to noise on the input, but conversion times are measured in milliseconds.

Successive approximation converters provide a balanced tradeoff between speed and accuracy. Successive approximation conversion times are measured in tensof-microseconds, and converter implementations are very economical for a given accuracy.




Figure 1. An Analog Acquisition System




Figure 2. Ideal A/D Characteristic

MCS-96 converters use successive approximation. A successive approximation conversion is performed by comparing a sequence of reference voltages to the analog input in a binary search for the reference voltage that most closely matches the input. The ½ full-scale reference voltages is the tested first. This corresponds to a 10-bit result where the most significant bit is zero, and all other bits are ones (0111 1111 11b). If the analog input is less than the test voltage, bit 10 of the result is left a zero, and a new test voltage of 1/4 full-scale (0011 1111 11b) is tried. If this test voltage is lower than the analog input, bit 9 of the result is set and bit 8 is cleared for the next test (0101 1111 11b). This binary search continues until 10 tests have occurred, at which time the valid 10-bit conversion result resides in a register where it can be read by software.

The voltages used during the binary search are generated from an internal Digital-to-Analog Converter similar to Figure 3. The figure shows eight resistors being used as a three-bit D to A. The first resistor tap is taken from the center of the first resistor to guarantee that a zero input voltage will always output a zero code. Each successive tap then provides a reference voltage  $V_{REF}/8$  (one LSB) from the previous tap. When the analog input is above the voltage of the seventh tap, the A/D will resolve to its full-scale value of 111b. Therefore, an eighth tap is not needed, and the A/D's 110b to 111b code transition will occur when  $V_{ANIN}$  equals  $V_{REF}-1\frac{1}{2}$  LSB.

The first error seen in this process is unavoidable, and results from the conversion of a continuous voltage to






Figure 3. A Three-Bit D-to-A

an integer digital representation. This error is called quantizing error, and is always  $\pm 0.5$  LSB. Quantizing error is the only error seen in a perfect A/D converter, and is obviously present in actual converters. Figure 2 shows the transfer function for an ideal 3-bit A/D converter (i.e. the Ideal Characteristic).

Note that in Figure 2 the Ideal Characteristic possesses unique qualities: it's first code transition occurs when the input voltage is 0.5 LSB; it's full-scale code transition occurs when the input voltage equals the full-scale reference minus 1.5 LSB; and it's code widths are all exactly one LSB. These qualities result in a digitization without offset, full-scale or linearity errors. In other words, a perfect conversion.

Figure 4 shows an Actual Characteristic of a hypothetical 3-bit converter which is not perfect. When the Ideal Characteristic is overlaid with the imperfect characteristic, the actual converter is seen to exhibit errors in the location of the first and final code transitions and code widths. The deviation of the first code transition from ideal is called "zero offset". The deviation of the final code transition from ideal is "full-scale error".

The deviation of the code widths from ideal causes two types of errors. Differential Non-Linearity and Non-Linearity. Differential Non-Linearity is a local linearity error measure, whereas Non-Linearity is an overall linearity error measure. For example, Figure 5a shows a transfer function with a large differential non-linearity and a little non-linearity. In contrast, Figure 5b shows a characteristic with small differential errors but a large overall linearity error.

Differential Non-Linearity is the degree to which actual code widths differ from the ideal width. Differential Non-Linearity gives the user a measure of how much the input voltage may have changed in order to produce a one count change in the conversion result.

If the absolute value of an input voltage is less important than the amount that the input changes, the differential non-linearity (DNL) specification of a converter is very important. For example, if the differential non-linearity of a converter is less than  $\pm$  0.5 LSB, a one count change in the digital result means that the input voltage changed at most 1.5 LSB (1 LSB ideal  $\pm$  0.5 LSB DNL). This is a much more accurate description of the input voltage change than would be available if the differential non-linearity of the converter was not known.




Figure 4. Actual and Ideal Characteristics




Figure 5. Types of Linearity Errors



Non-Linearity is the worst case deviation of code transitions from the corresponding code transitions of the Ideal Characteristic. Non- Linearity describes how much Differential Non-Linearities could add to produce an overall maximum departure from a linear characteristic.

If the Differential Non-Linearity errors are large enough, it is possible for an A/D converter to miss codes or exhibit non-monotonicity. Neither behavior is desirable in a closed-loop system. A converter has no missed codes if there exists for each output code a unique input voltage range that produces that code only. A converter is monotonic if every subsequent code change represents an input voltage change in the same direction. Figure 6a shows a converter with missed codes. Figure 6b shows a non-monotonic converter.

Differential Non-Linearity and Non-Linearity are quantified by measuring the Terminal Based Linearity Errors. A Terminal Based Characteristic results when an Actual Characteristic is shifted and scaled to eliminate zero offset and full-scale error (see Figure 7). The Terminal Based Characteristic is similar to the Actual Characteristic that would be seen if zero offset and full-scale error were externally trimmed away. In practice, this is done by using input circuits which include gain and offset trimming. (See the Application Hints section for more details.)




Figure 6. Undesirable Converter Operation

An often overlooked characteristic of A/D converters is that code transitions do not really occur instantaneously at some finite set of input voltages. Specific code transitions can be analyzed by doing repeated conversions around the transition point using a high accuracy input voltage. When this is done, we find that there is actually a range of voltages around code transitions where both the lower and upper codes occur for repeated conversions on the same input voltage.

Figure 8 shows this "repeatability" error. At the lower end of the region of repeatability error the lower code is most prevalent, but the upper code will occur in a small percentage of the conversion attempts. As the input voltage increases slightly, a point is reached where both lower and upper codes occur with 50 percent probability. As the input voltage moves slightly higher, the upper code occurs most often with the lower code showing up in a small percentage of conversions.

The repeatability error is due to the fundamental ability of the comparator in the A/D to resolve very similar voltages. Random noise also contributes to repeatability errors. On MCS-96 devices, the width of the region of repeatability error has been found to be typically 1 mV to 1.25 mV. Since this error is specified, all other errors are specified assuming the code transitions occur at the voltage where adjacent codes are equally likely.




Figure 8. Repeatability Error

#### The Multiplexer

The eight channel multiplexer is implemented as a collection of eight MOS switches. Only one of eight can be closed at any instant in time. Figure 1 shows the multiplexer with the switches acting as resistors when closed and as small parasitic capacitors when open. The input protection devices on the analog input pins are also considered a part of the multiplexer.




Figure 7. Terminal Based Characteristic

The resistance of a closed switch is typically 1K to 2K ohms and the D.C. leakage due to the input protection is typically 3 microamps maximum. Both values depend upon the process used and day-to-day fabrication variations. The channel resistance and the D.C. leakage can also vary from channel-to-channel on the same device. These variations can be seen in the conversion process and are described by the channel-to-channel matching specification.

Channel-to-channel matching specifies the input voltage differences induced by mismatched elements of the multiplexer. This error is quantified by measuring the difference between the input voltages necessary to cause the same code transition to occur through different multiplexer channels under identical test conditions.

Matching errors are more complex than a simple voltage offset between channels, and thus are difficult to

externally cancel. Fortunately, multiplexer channels typically match to within one millivolt.

A multiplexer that has the potential to short two inputs together is not very attractive. To keep this from happening, the circuitry that selects the active channel is designed to guarantee that all channels are deselected before a new channel is selected. Thus, the multiplexer is said to be Break-Before-Make.

In addition to Break-Before-Make channel selection, an analog multiplexer must be able to keep deselected channels isolated from the selected channel. 'As shown in Figure 1, there are parasitic capacitances coupling every deselected channel to the multiplexer output. The quantification of coupling is called Off-Isolation. Offisolation is the multiplexer's ability to attenuate signals on deselected channels.



#### Sample-and-Hold

The sample-and-hold of an analog acquisition system can be built using an analog switch and a sample capacitor. As with the multiplexer, there is also a parasitic capacitance coupling the switch input to the sample capacitor when the switch is open (Figure 1).

The resistance of the sample-and-hold switch combines with the series resistance of the multiplexer to impede the current necessary to charge the sample capacitor. For example, with a 5K ohm total input resistance from the pin to the 2 pf sample capacitor, the RC time constant is 10 nS (2 pf × 5K ohms).

During the one microsecond that the sample capacitor is connected to the input, 100 time constants elapse (1 microsecond/10 nS). This means that the sample capacitor is 100 percent of the voltage on the input pin (1-e⁻¹⁰⁰), assuming a zero source impedance.

If a source impedance of 2K ohms is assumed, the RC time constant of the sampling process would be 14nS (7K ohms × 2 pf). Thus, 71.4 time constants would pass in one microsecond resulting in the sample capacitor being charged to within 99.9 percent of its final value. Source impedances above 2K ohms would begin to degrade the conversion accuracy due to D.C. leakage (described later).

Figure 9 shows the actual input voltage and the sampled voltage approaching the input voltage. Once the sample-and-hold switch closes, the sample window begins. The sample window extends for four state times and ends with the sample-and-hold switch opening on MCS-96 devices (except 8X9X-90, which is 8 state times and has no sample-hold). Figure 9 also shows the sample delay, which is the delay from the time a start conversion signal is generated to the time a conversion process begins.

It is important to understand the uncertainties associated with the timing of the sample-and-hold. Digital signal processing algorithms rely upon the "spectral purity" of the sampling process. If the sample window jumps around with respect to the start conversion signal, or if the start conversion signal cannot be generated at precise times, consecutive samples of input data will not be equally spaced in time (i.e. sampling will be spectrally impure).




Figure 9. Sample-and-Hold Voltage

To improve the spectral purity of the sampling in digital signal processing applications, sequential MCS-96 start conversion signals can be generated with less than 50 nanoseconds of jitter using the HSO unit. The sample delay and sample time are also a constant number of state times to within 50 nanoseconds each.

Once the sample window closes, it is desired that all further changes on any input channel be isolated from the sample capacitor. The multiplexer's off-isolation is responsible for isolating deselected channels, while the sample-and-hold switch must attenuate changes on the selected channel. This source of error is described as Feedthrough. Feedthrough is quantified as the ability of the sample-and-hold to reject unwanted signals on its input.

Other factors that affect a real A/D Converter system include sensitivity to temperature. Temperature sensitivities are described by the change in typical specifications with a change in temperature.

#### The MCS®-96 Conversion Sequence

The MCS-96 Analog Acquisition System includes an eight channel analog multiplexer, sample-and-hold circuit and 10-bit analog to digital converter (Figure 10). An MCS-96 device can therefore select one of eight analog inputs, sample-and-hold the input voltage and convert the voltage into a digital value. Each conversion takes 22 microseconds (8097BH), including the time required for the sample-hold (with XTAL1 = 12 MHz). The method of conversion is successive approximation.






Figure 10. A/D Converter Block Diagram

The conversion process is initiated by the execution of HSO command OFH, or by writing a one to the GO Bit in the A/D Control Register. Either activity causes a start conversion signal to be sent to A/D control logic. If an HSO command was used, the conversion process will begin when Timer 1 increments. This aids applications attempting to approach spectrally pure sampling, since successive samples spaced by equal Timer 1 delays will occur with a variance of about  $\pm 50$  ns (assuming a stable clock on XTAL1). However, conversion initiated by writing a one to the ADCON register GO Bit will start within three state times after the instruction has completed execution, resulting in a variance of about 0.75  $\mu$ s (XTAL1 = 12 MHz).

Once the A/D unit receives a start conversion signal, there is a one state time delay before sampling (sample delay) while the successive approximation register is reset and the proper multiplexer channel is selected. After the sample delay, the multiplexer output is connected to the sample capacitor and remains connected for four state times (sample time). After this four state time "sample window" closes, the input to the sample capacitor is disconnected from the multiplexer so that changes on the input pin will not alter the stored charge while

the conversion is in progress. The sample delay and sample time uncertainties are each approximately  $\pm 50$  ns, independent of clock speed.

To perform the actual analog-to-digital conversion the MCS-96 implements a successive approximation algorighm. The converter hardware consists of a 256-resistor ladder, a comparator, coupling capacitors and a 10-bit successive approximation register (SAR) with logic that guides the process. The resistor ladder provides 20 mV steps (V_{REF} = 5.12V), while capacitive coupling is used to create 5 mV steps within the 20 mV ladder voltages. Therefore, 1024 internal reference voltages are available for comparison against the analog input to generate a 10- bit conversion result. Appendix B contains a detailed description of the method used to generate 1024 voltages from a 256-resistor chain.

The total number of state times required for a 10-bit conversion varies from one MCS-96 version to the next. Attempting to short-cycle the 10-bit conversion process by reading A/D results before the done bit is set may work on some versions of MCS-96 devices, however it is not recommended. Short-cycling is not tested, nor is it guaranteed. Furthermore, it may not work on future MCS-96 devices.



#### **APPLICATION HINTS**

The analog signals that must be converted by an analog acquisition system vary widely. The analog input may arrive at the controller as a voltage or current. The range may be 0 to 1 volt or  $\pm 30$  volts, or some other arbitrary range. The input may be linear, logarithmic, non-linear, or perturbated in some bizarre fashion. Although interfacing to such signals could be considered an art form, some simple suggestions are contained in this section.

#### **Analog Inputs**

The external interface circuitry to an analog input is highly dependent upon the application, and can impact converter characteristics. In the external circuit's design, important factors such as input pin leakage, sample capacitor size and multiplexer series resistance from the input pin to the sample capacitor must be considered.




Figure 11. Idealized A/D Sampling Circuitry




Figure 12. Suggested A/D Input Circuit

For the 8096BH, these factors are idealized in Figure 11. The external input circuit must be able to charge a sample capacitor ( $C_S$ ) through a series of resistance ( $R_I$ ) to an accurate voltage given a D.C. leakage ( $I_L$ ). On the 8096BH,  $C_S$  is around 2 pF,  $R_I$  is around 5 K $\Omega$  and  $I_L$  is specified at 3  $\mu$ A maximum. In determining the source impedance  $R_S$ ,  $V_{BIAS}$  is not important.

External circuits with source impedances of 1 K $\Omega$  or less will be able to maintain an input voltage within a

tolerance of about  $\pm 0.61$  LSB (1.0 K $\Omega \times 3.0$   $\mu A = 3.0$  mV) given the D.C. leakage. Source impedances above 2 K $\Omega$  can result in an external error of at least one LSB due to the voltage drop caused by the 3  $\mu A$  leakage. In addition, source impedances above 25 K $\Omega$  may degrade converter accuracy as a result of the internal sample capacitor not being fully charged during the 1  $\mu$ s (12 MHz clock) sample window.

Placing an external capacitor on each analog input will reduce the sensitivity to noise, as the capacitor combines with source resistance in the external circuit to form a low-pass filter. In practice, one should include a small series resistance prior to an external low leakage capacitor on the analog input pin and choose the largest capacitor value practical, given the frequency of the signal being converted. This provides a low-pass filter on the input, while the resistor will also limit input current during over-voltage conditions.

Figure 12 shows a simple analog interface circuit based upon the discussion above. The circuit in the figure also provides limited protection against over-voltage conditions on the analog input (limits to 2.6 mA with 270 $\Omega$  (0.7/270)). The circuit induces leakage from the diodes, which should be kept small.

The wide range of possible analog environments that must be interfaced to, or the existence of stringent accuracy requirements, makes the consideration of alternative input buffer configurations necessary. The most popular input buffer is a single op-amp in the non-inverting or inverting configurations of Figure 13.

In the non-inverting circuit of Figure 13 (a), the analog input is scaled by the buffer gain to output 5 volts when the input is at its maximum positive input. When the buffer input is 0 volts, the output will also be 0 volts.

In the inverting circuit of Figure 13 (b), a reference equal to the maximum possible input voltage is placed on the non-inverting input of the op-amp and the actual analog input is placed on the inverting input. The output voltage of the buffer is then proportional to the deviation of analog input from its maximum possible value. For example, when the analog input equals  $V_{\rm MAX}$ , the buffer output will equal 0 zero volts. When the analog input equals its minimum value, the buffer output equals 5 volts. The digital result from the A/D converter might, of course, have to be complemented before being used.

The circuits of Figure 13 show only feedback resistors that set the gain of the buffer. In practice, it will often be necessary to include offset adjustments, gain trimming, temperature or frequency stability compensation, or components to build an active filter.

Figure 14 depicts a generalized non-inverting input buffer that offsets the analog input and scales the input



to a 5 volt range. The course offset is set by the ratio of  $R_{BIG1}$  and  $R_{BIG2}$ , while offset fine tuning is done by adjusting  $R_{TRIM}$ . The course gain is set by the ratio of  $R_{G1}$  and  $R_{G2}$  while gain trimming is done with  $R_{GTRIM}$ .




Figure 13

By trimming the offset and gain, not only can external component errors be zeroed out, but the offset and full scale error of the A/D converter can be nulled.

The procedure for nulling offset and gain is simple. First, a voltage is applied to  $V_{\rm IN}$  which corresponds to the ideal first code transition of the A/D.  $R_{\rm TRIM}$  is adjusted so that 50 percent of the conversion results are 0 while 50 percent are 1. Second, a voltage is applied to  $V_{\rm IN}$  which corresponds to the ideal final code transition of the A/D converter.  $R_{\rm GTRIM}$  is then adjusted until 50 percent of the conversion results are 3FEH and 50 percent are 3FFH. Once this adjustment is complete, the converter zero offset and full-scale errors are nulled, and could be ignored (except for temperature variation). This allows the system to rely upon the tighter, more descriptive converter specifications for Terminal Based Non- Linearity and Differential Non-Linearity.




Figure 14. Trimming Offset and Gain

#### **Analog References**

Reference supply levels strongly influence the absolute accuracy of the conversion. For this reason, it is recommended that the ANGND pin be tied to a clean ground, as close to the power supply as possible. Bypass capacitors should also be used between V_{REF} and ANGND. ANGND should be connected to V_{SS} only at the chip. V_{REF} should be well regulated and used only for the A/D converter. The V_{REF} supply can be between 4.5V and 5.5V and needs to be able to source around 5 mA. Figure 15 shows all of these connections.

Note that if only ratiometric information is desired,  $V_{REF}$  can be connected to  $V_{CC}$ . In addition, if the A/D converter is not being used,  $V_{REF}$  must be connected to  $V_{CC}$  and ANGND to  $V_{SS}$  for Port0 to work as a digital port.




Figure 15. Supply Decoupling



#### **Getting More Resolution**

Given that the A/D converter can convert an analog input ranging from 0 volts to 5 volts into 1024 steps of 5 millivolts each, the desire for more resolution can come from three basic needs – need extra LSB, need extra MSB, need BOTH.

The configuration shown in Figure 16 can be used to solve each of the "more resolution" problems. This setup requires the use of two input channels with different offsets and gains.

When the 5 millivolt step size of the A/D is too large for the application requirements, but the 5 volt range is sufficient, the system needs an "extra LSB". For example, an application requiring 2.5 millivolt steps over a 5 volt range needs an 11-bit conversion result. The 11th bit needs to be added to the least significant side of the 10-bit result (the "right"). This can be achieved using the circuit of Figure 16.

If both channels are set for a gain of 2, with channel 1 offset to 2.5 volts, the 5 volt input range is split into 2.5 volt ranges that are amplified by two before being input to the A/D. While  $V_{\rm IN}$  is between 0 and 2.5 volts, channel 0 will be providing a proportional voltage between 0 volts and 5 volts to the A/D converter. Channel 1 will be clamped to 5 volts. When  $V_{\rm IN}$  rises above 2.5 volts, channel 1 will begin to output a proportional voltage between 0 volts and 5 volts to the A/D converter and channel 0 will be clamped at 5 volts. Using this method, an 11-bit (2048 step) result is created with 2.5 millivolt steps (i.e. an extra LSB).




Figure 16. A Flexible Input Circuit

It is useful to note that only one conversion per sample will be required if the software keeps track of which channel is active. The only time that two conversions will be required for one sample is when the voltage crosses the midpoint.

The second reason that "more resolution" is requested is the need for an "extra MSB". When the converter's input voltage range is too small (5 volts when 10 volts is needed), but 5 millivolt steps over the actual input voltage range is sufficient, an extra bit is needed on the most significant ("left") side of the 10-bit result. The circuit of Figure 16 can also be used, with different gains and offsets, to satisfy this extra MSB need by splitting the 10 volt range into 5 volt ranges.

If both channels of Figure 16 are set for unity gain, and channel 1 is offset to 5 volts, an 11-bit conversion result with 5 millivolt steps is available. While  $V_{\rm IN}$  is in the lower half of its range (0 volts to 5 volts), channel 0 will be active. While  $V_{\rm IN}$  is in the upper half of its range (5 volts), channel 1 will be active. Thus, an extra MSB is created.

For applications requiring multiple extra bits of result, the solutions can become more "elegant" (i.e. elaborate). However, it is profitable to first squeeze the most out of the now familiar circuit in Figure 16.

Assume that the analog input,  $V_{\rm IN}$ , ranges from 0 volts to 10 volts, and it is desired to measure this range in 2.5 millivolt steps. This requires two extra bits of result – one extra MSB and one extra LSB. A simple extrapolation of the preceding discussion of creating extra bits might have the designer planning to tieup four channels of the multiplexer needlessly. Needlessly, that is, if the application is a typical control application where the high accuracy requirements are only important in the "normal" operating range of the process. Outside of the normal operating range is the "possible" operating range which must be measured, but with less stringent requirements.

Since the requirements of the normal range set the necessary LSB weight, and the extent of the possible range sets the maximum voltage span, it follows that only two channels need to be used (Figure 16). Channel 0 would be set with a gain that compressed the possible V_{IN} range to 5 volts, while channel 1 would be offset to the normal operating range and would have a gain of two to expand this region of critical interest. With this ap-



proach, 100 percent of the normal operating range is digitized in 2.5 millivolt steps, while 100 percent of the possible range is digitized in 10 millivolt steps.

Unfortunately, not all high resolution applications can be described as a process with a small region of in-control operation, where the process is out-of-control outside of that small region. For example, it is necessary to measure airflow in an engine controlling carburetion. The air flow at idle is likely to be several orders-of-magnitude lower than the airflow at full RPM. The process needs to be in tight control over the entire range, not only when the engine is at half-speed.

When it is desired to measure a process with a fixed percent of error throughout a range spanning several orders-of-magnitude, a non-linear input buffer becomes attractive. For example, assume that the analog signal that needs to be digitized can vary from 1 millivolt to 25 volts and describes a physical process that must be represented digitally with 1 percent error at any point in the possible input range. A linear solution to this application would require a converter with a 10 microvolt LSB (1% × 1 mV), and a resolution of 22 bits (25 V/10 microvolts). This is clearly undesirable.

The use of a log input buffer to compress the 25 volt range logarithmically to 5 volts would satisfy the application requirements. The input would range from 1 millivolt to 25 volts with the output ranging from 0 volts to 5 volts proportionally to the log of  $V_{\rm IN}/{\rm Im}V$ . Each one-percent change in the input voltage would change the output voltage by 5 millivolts (one count). The antilog could be taken in software using a lookup table, or the control calculations could be performed in a log base.

Simple inexpensive log-amps can be built as in Figure 17, or high- accuracy, self-contained log-amps can be purchased. Which is chosen depends upon the application tradeoffs of price and performance.




Figure 17. A Low-Cost Log Amplifier

Other techniques become available for consideration in systems that have slow sample rate requirements, but very high resolution requirements. In addition to the methods described above, which require external hardware, software filtering or other post-processing of the conversion results can be productive. Each method relies upon the ability to sample the analog input much faster than the system requires an analog input.

When resolution is limited by filterable noise, perhaps the most straightforward approach to post-processing is to oversample the input by a factor of N and digitally low-pass filter the data (i.e. weighted rolling average). A result would be reported to the rest of the system every N samples (Figure 18). A low-pass filter can increase the signal- to-noise ratio (SNR) by a factor of N (see bibliography). However, care must be taken to be certain that the input voltage varies slowly with respect to the sampling rate.




Figure 18. A Low Pass Filter




Figure 19. Dither

Another approach to creating more resolution is called "synchronized dither". Figure 19 shows an input voltage that is constant somewhere between two code transition points. This input is "dithered" by adding a small periodic waveform (½ LSB steps) to the input while performing an A/D conversion synchronized with each dither step. Every time the dither completes a full cycle, the eight conversion results are averaged to form one digitized value. Since the dither is periodic and symmetrical about 0 volts, its average impact on the input voltage is 0 volts.

The creation of extra resolution can be seen with the example shown in Figure 19. Without dither, the input voltage would always convert to 37H. With dither, one-eighth of the conversions would be 38H and  $\frac{7}{8}$  of the conversions would be 37H. If every eight conversions were averaged, the result would be 37H +  $\frac{1}{8}$  LSB. The possible results given a four level dither, where the input voltage was always within the 37H code width, would be

 $36H + \frac{5}{8}$   $36H + \frac{7}{8}$  37H + 0  $37H + \frac{1}{8}$  $37H + \frac{3}{8}$ 

Hence, four new levels exist (two bits).

Dither will only create more resolution up to the limit of the A/D converter comparator's ability to distinguish voltages. Since MCS-96 converter repeatability error is typically around 1 millivolt to 1.25 millivolts, \(^1/4\) LSB dither is the practical limit if no other processing is done. Figure 20 shows a simple method by which

the input voltage could be dithered under software control.




Figure 20. Software Controlled Offset and Gain

While only a few of the more obvious interfacing techniques were described here, there are as many innovative interfacing tricks as there are designers.

#### CONCLUSION

This application note provides a fundamental understanding of MCS-96 analog acquisition for the digital designer. Since answering the limitless number of analog circuit design questions is beyond the scope of this document, it is expected that analog design manuals and the large body of publicly available applications literature will be consulted for detailed design hints. Furthermore, the applications literature of monolithic analog acquisition system manufacturers should be consulted since the suggestions presented therein are largely transportable to any A/D system.



#### APPENDIX A A/D GLOSSARY OF TERMS

Figures 2, 4 and 7 display many of these terms.

ABSOLUTE ERROR—The maximum difference between corresponding actual and ideal code transitions. Absolute Error accounts for all deviations of an actual converter from an ideal converter.

ACTUAL CHARACTERISTIC—The characteristic of an actual converter. The characteristic of a given converter may vary over temperature, supply voltage, and frequency conditions. An Actual Characteristic rarely has ideal first and last transition locations or ideal code widths. It may even vary over multiple conversions under the same conditions.

BREAK-BEFORE-MAKE—The property of a multiplexer which guarantees that a previously selected channel will be deselected before a new channel is selected. (e.g. the multiplexer will not short inputs together.)

CHANNEL-TO-CHANNEL MATCHING—The difference between corresponding code transitions of actual characteristics taken from different channels under the same temperature, voltage and frequency conditions.

CHARACTERISTIC—A graph of input voltage versus the resultant output code for an A/D converter. It describes the transfer function of the A/D converter.

**CODE**—The digital value output by the converter.

**CODE CENTER**—The voltage corresponding to the midpoint between two adjacent code transitions.

CODE TRANSITION—The point at which the converter changes from an output code of Q, to a code of Q+1. The input voltage corresponding to a code transition is defined to be that voltage which is equally likely to produce either of two adjacent codes.

**CODE WIDTH—**The voltage corresponding to the difference between two adjacent code transitions.

CROSSTALK-See "Off-Isolation".

D.C. INPUT LEAKAGE—D.C. Leakage current of an analog input pin.

**DIFFERENTIAL NON-LINEARITY—The** difference between the ideal and actual code widths of the terminal based characteristic of a converter.

FEEDTHROUGH—Attenuation of a voltage applied on the selected channel of the A/D converter after the sample window closes.

FULL-SCALE ERROR—The difference between the expected and actual input voltage corresponding to the full-scale code transition.

**IDEAL CHARACTERISTIC**—A characteristic with its first code transition at  $V_{\rm IN}=0.5$  LSB, its last code transition at  $V_{\rm IN}=(V_{\rm REF}-1.5$  LSB) and all code widths equal to one LSB.

**INPUT RESISTANCE**—The effective series resistance from the analog input pin to the sample capacitor.

LSB - LEAST SIGNIFICANT BIT—The voltage value corresponding to the full-scale voltage divided by 2n, where n is the number of bits of resolution of the converter. For a 10-bit converter with a reference voltage of 5.12 volts, one LSB is 5.0 mV. Note that this is different than digital LSBs, since an uncertainty of two LSBs, when referring to an A/D converter, equals 10 mV. (This has been confused with an uncertainty of two digital bits, which would mean four counts, or 20 mV.)

MONOTONIC—The property of successive approximation converters which guarantees that increasing input voltages produce adjacent codes of increasing value, and that decreasing input voltages produce adjacent codes of decreasing value.

NO MISSED CODES—For each and every output code, there exists a unique input voltage range which produces that code only.

NON-LINEARITY—The maximum deviation of code transitions of the terminal based characteristic from the corresponding code transitions of the actual characteristic of a converter.

OFF-ISOLATION—Attenuation of a voltage applied on a deselected channel of the A/D converter. (Also referred to as Crosstalk.)



**REPEATABILITY**—The difference between corresponding code transitions from different actual characteristics taken from the same converter on the same channel at the same temperature, voltage and frequency conditions.

**RESOLUTION**—The number of input voltage levels that the converter can unambiguously distinguish between. Also defines the number of useful bits of information which the converter can return.

**SAMPLE DELAY**—The delay from receiving the start conversion signal to when the sample window opens.

SAMPLE DELAY UNCERTAINTY—The variation in the Sample Delay.

**SAMPLE TIME—The time that the sample window is open.** 

**SAMPLE TIME UNCERTAINTY—**The variation in the sample time.

SAMPLE WINDOW—Begins when the sample capacitor is attached to a selected channel and ends when the sample capacitor is disconnected from the selected channel.

SUCCESSIVE APPROXIMATION—An A/D conversion method which uses a binary search to arrive at the best digital representation of an analog input.

**TEMPERATURE COEFFICIENTS**—Change in the stated variable per degree centigrade temperature change. Temperature coefficients are added to the typical values of a specification to see the effect of temperature drift.

TERMINAL BASED CHARACTERISTIC—An Actual Characteristic which has been rotated and translated to remove zero offset and full-scale error.

 $V_{CC}$  REJECTION—Attenuation of noise on the  $V_{CC}$  line to the A/D converter.

**ZERO OFFSET**—The difference between the expected and actual input voltage corresponding to the first code transition.



# APPENDIX B CAPACITIVE INTERPOLATION

A successive approximation A/D converter needs an internal D/A converter of the same resolution as the desired A/D result. A 10-bit D/A could have been made using a string of 1024 resistors connected from the analog reference at one end to ground at the other end. Although this would be technically ideal, such a circuit would be enormous. Therefore, a method was developed to generate the needed reference voltages using a small area of silicon so that an on-chip 10-bit A/D converter would be economical.

The method used relies upon a 256-resistor chain to generate reference voltages in 20mV (5.12V/256) steps while two ratioed capacitors are used to capacitively "interpolate" voltages in-between the resistor tap voltages. The area of the 256-resistor chain together with the capacitors is one-fourth the area of the would-be 1024 resistor chain.

Before beginning a detailed description of the capacitive part of the conversion process, it is necessary to understand a few details about the resistor chain.

There are 256 resistors connected in series from the analog reference to analog ground. The actual value of the resistors only impacts the current through the reference pin. If every resistor in the chain is the same value the converter will function properly.

To reduce resistor-to-resistor variation, the chain is folded in half, and then in an accordion fashion to produce a  $16 \times 16$  block of resistors. This minimizes the sensitivity of the array to processing gradients, while also allowing the array to be addressed roughly similar to a  $16 \times 16$  memory array.

As explained earlier, it is desired for the A/D converter to have its first code transition at  $\frac{1}{2}$  LSB followed by subsequent code widths 1 LSB wide.

To accomplish this, each resistor is tapped in its center rather than between resistors. For example, the first resistor tap is half-way up the first resistor. This means that the zero resistor tap will output 10mV (20mV/2). When calculating the voltage on a certain resistor tap, you must add 10mV to the product of the tap number and 20mV.

The internal connections while an analog input is being sampled are shown in Figure B1a. Once sampling is complete, the analog input is disconnected and the comparator inputs are no longer clamped to  $V_{BIAS}$  (Figure B1b).

During the sample window (Figure B1a),  $V_{ANIN}$  and  $V_{OFS}$  control the amount of charge stored in  $C_A$  and  $C_B$  ( $V_{OFS}$  controls the converter offset). Once the sample window closes (Figure B1b), voltages applied to  $V_{IN}$  and  $V_{IN2}$  will add or subtract charge proportional to ( $V_{ANIN}-V_{IN}$ ) on  $C_A$  and ( $V_{OFS}-V_{IN2}$ ) on  $C_B$ . Unless a voltage is applied to  $V_{IN}$  and  $V_{IN2}$ . The inverting comparator input of Figure B1b will remain at  $V_{BIAS}$  due to the charges on  $C_A$  and  $C_B$ . The noninverting comparator input will always remain at  $V_{BIAS}$  and serves as a reference.

If a  $V_{IN}$ ,  $V_{IN2}$  combination is applied which causes the non-inverting input to drop below  $V_{BIAS}$  the comparator will output to a 1 to indicate that the applied voltage was lower than the original  $V_{ANIN}$ . To better understand how the circuit works, Figure B2 shows the superposition analysis used to form the equation for  $V_{OUT}$ , given initial charge on  $C_A$  and  $C_B$  and new input voltages  $V_{IN}$  and  $V_{IN2}$ .

Adding the independent effects shown in Figure B2 we have:

$$V_{OUT} = V1 + V2 + V3 + V4$$

$$V_{OUT} = V_{IN} \left( \frac{C_A}{C_A + C_B} \right) + V_{IN2} \left( \frac{C_B}{C_A + C_B} \right) + V_{AI} \left( \frac{C_A}{C_A + C_B} \right) + V_{BI} \left( \frac{C_B}{C_A + C_B} \right)$$

$$V_{OUT} = (V_{IN} + V_{AI}) \frac{C_A}{C_A + C_B} + (V_{IN2} + V_{BI}) \frac{C_B}{C_A + C_B}$$
(I)

The initial conditions on  $C_A$  and  $C_B$  are set-up as shown in Figure B3.

We can see that:

$$V_{AI} = V_{BIAS} - V_{ANIN} \tag{II}$$

$$V_{BI} = V_{BIAS} - V_{OFS} \tag{III}$$




Figure B1

Substituting II and III into I we get:

$$\begin{split} V_{OUT} &= (V_{IN} + V_{BIAS} - V_{ANIN}) \frac{C_A}{C_A + C_B} + \\ & (V_{IN2} + V_{BIAS} - V_{OFS}) \frac{C_B}{C_A + C_B} \end{split} \tag{IV}$$

 $V_{OUT}$  becomes the input voltage to the comparator which ideally presents no load. The only way to make  $V_{OUT}$  approach the value of  $V_{BIAS}$  (after  $V_{BIAS}$  is removed) is to apply a voltage combination which makes equation IV evaluate to  $V_{BIAS}$ . If we had an infinitely variable internal voltage reference to use, we could just set the reference on  $V_{IN}$  to the value of  $V_{ANIN}$  and make  $V_{INZ} = V_{OFS}$ .

We would then have, from IV:

$$V_{IN} = V_{ANIN}, V_{IN2} = V_{OFS}$$

However, using a 256-resistor chain to provide references, we can find a  $V_{IN},\,V_{INZ}$  combination which can bring  $V_{OUT}$  close to the value of  $V_{BIAS}.$  The 256-resistor chain provides a reference voltage in 20 mV steps. We can then take separate taps of the resistor chain and connect them to  $V_{IN}$  and  $V_{IN2}.$  The voltage attached to  $V_{IN}$  will couple to  $V_{OUT}$  by a factor of  $C_A/(C_A+C_B)=8/9$  from EQN IV. The voltage attached to  $V_{IN2}$  will couple to  $V_{OUT}$  by a factor of  $C_B/(C_A+C_B).$  The ratio of the impacts on  $V_{OUT}$  of  $V_{IN}$  versus  $V_{IN2}$  is:

$$\left(\frac{\partial V_{OUT}}{\partial V_{IN}}\right) \div \left(\frac{\partial V_{OUT}}{\partial V_{IN2}}\right) = (8/9)/(1/9) = 8$$

Therefore, a voltage change on  $V_{\rm IN}$  will affect the voltage seen at  $V_{\rm OUT}$  eight times more than the same change placed on  $V_{\rm IN2}$ .




Figure B2. Superposition Analysis of comparator input voltage




Figure B3. Initial Conditions



For example, assume the actual input voltage  $V_{ANIN}$  was 2.50mV during the sample window. Using EQN IV, and assuming  $V_{BIAS}=3V$  and  $V_{OFS}=70\text{mV}$ , we substitute and find:

$$V_{OUT} = (V_{IN} + 2.9975) \times (8/9) + (V_{IN2} + 2.93) \times (1/9)$$
 (V)

Using successive approximation, the first trial input voltage attempted corresponds to the digital code 0111 1111 11b (127  $\times$  20mV + 10mV). This means that the voltage applied to  $V_{IN}$  will be the 0111 1.111b tap and the voltage applied to  $V_{IN2}$  will be the 0110b tap (6  $\times$  20mV + 10mV = 3 LSB). Substituting these values into EQN V we have:

$$V_{OUT} = (2.550 + 2.9975) \times (8/9) + (0.130 + 2.93) \times (1/9)$$
  
 $V_{OUT} = 4.931 + 0.34 = 5.271$  (V)

Since the 3V reference is lower than V_{OUT} with these inputs, the comparator will output a 0 which is placed in the MSB of the successive approximation register. The next most significant bit of the SAR is then zero'd

and the new ladder tap applied to  $V_{\rm IN}$ . The result of this second comparison, and the subsequent comparisons are shown in Table B1. The C program used to generate Table B1 is listed in Listing B1.

The value selected for  $V_{OFS}$  during the sample window may not be obvious. The purpose of  $V_{OFS}$  is to inject a constant offset in the sampling process so that the converter's first code transition will occur at 2.5mV.

Using EQN IV we can quickly see why  $V_{OFS}$  is chosen to be the fourth resistor tap (4  $\times$  20mV + 10mV = 70mV). For  $V_{ANIN} = 2.5$ mV, we want  $V_{OUT}$  to evaluate to  $V_{BIAS}$  when the SAR is OH.

$$V_{OUT} = \{(0.20 \text{ mV} + 10 \text{ mV}) + (V_{BIAS} - 2.5 \text{ mV})\} \times (8/9) + \{(0.20 \text{ mV} + 10 \text{mV}) + (V_{BIAS} - 70 \text{ mV})\} \times (1/9)$$

$$V_{OUT} - V_{BIAS} = 7.5 \text{ mV} \times (8/9) - 60 \text{ mV} \times (1/9) = 0$$

Therefore, if  $V_{OFS} = 70$  mV, the converter's first code transition will be when  $V_{ANIN} = 2.5$  mV.

#### **Table B1. Conversion Simulation**

```
A to D simulator. (center taps) . . With
V_{IN} = 0.002500
V_{CENT} = 3.000000 V_{OFF} = 0.070000
SAR = 1FFH (511)
                       V_{OUT} = 5.271111
                       V_{OUT} = 4.133333
SAR =
        FFH (255)
SAR =
        7FH ( 127)
                       V_{OUT} = 3.564444
SAR =
        3FH
                       V_{OUT} = 3.280000
                63)
SAR =
        1FH
                       V_{OUT} = 3.137778
                31)
SAR =
         FΗ
                15)
                       V_{OUT} = 3.066667
         7H
SAR =
                  7)
                       V_{OUT} = 3.031111
SAR =
         3H
                  3)
                       V_{OUT} = 3.013333
SAR =
         1H
                 1)
                       V_{OUT} = 3.004444
                       V_{OUT} = 3.000000
SAR =
         OH (
                 0)
SAR =
         1H (
                        which means 0.005000 volts
```

```
#include "CTYPE.H"
#include "STDIO.H"
/* example invocation lines
  a2dsim 0.0025 3.0
                        0.07
                                 print to screen and lp
               Vbias Vofs
          Vin
  a2dsim 0.0075 3.0
                        0.07
          Vin Vbias Vofs
                                 print to screen only
int main(k. argv)
int k;
char *argv():
                                                /* main */
        FILE *fp, *fopen():
        double initial_conditions, vin. vout, vcent, voff, v89, v19;
        unsigned int sar = 0x3FF;
        unsigned int mask = 0x200;
        unsigned int count = 0;
        unsigned int printon;
        if (strcmp(argv[0], "run") == 0)
                count++:
        1f ((k != (4 + count)) & (k != (5 + count)))
                printf("\nInvocation error!\n");
                return;
        count++;
        sscanf(argv(count++), "%lf", &vin);
        sscanf(arqv(count++), "%lf", &vcent);
        sscanf(arqv[count++], "%lf", &voff);
        if (count == k)
                printon = 0;
        else printon = 1;
        printf("A to D simulator.(center taps)..");
        if (printon)
                if ((fp = fopen("\prn:", "w")) == 0)
                        printf("\nCan't open printer\n");
                        return;
         if (printon)
                 fprintf(fp, "A to D simulator..");
         printf(" with \nVin = %f\nVcent = %f\nVoff = %f\n", vin, vcent, voff);
        if (printon)
                 fprintf(fp, " with \nVin = %f\nVcent = %f\nVoff = %f\n",
                        vin. vcent, voff);
         initial_conditions = ((8.0 / 9.0) * (vcent - vin))
             + ((1.0 / 9.0) * (vcent - voff));
         v89 = 8.0 / 9.0;
         v19 = 1.0 / 9.0:
                                                                              270365-A5
```

Listing B1. A/D Converter Simulator

```
sar *= mask:
printf("SAR = %3xR (%4d))t", sar, sar);
if (printon)
       fprintf(fp, "SAR = %3xH (%4d)\t", sar, sar);
for (count = 0; count ( 10; count++)
       vout = (v89 * (((double) (sar )) 2)) * 0.02 * 0.01))
            + (v19 * (((double) ((sar & 3) (( 1)) * 0.02 + 0.01))
            + initial_conditions;
       if (vout ( vcent)
               sar |= mask;
       mask )>= 1;
       sar *= mask;
       printf("Vout = %f\nSAR = %3xH (%4d)\t", vout, sar, sar);
       if (printon)
               fprintf(fp, "Vout = %f\nSAR = %3xH (%4d)\t",
                       vout, sar, sar);
printf(" which means %f volts\n\n", (double) sar * 0.005);
if (printon)
       fprintf(fp, " which means %f volts\n\n", (double) sar * 0.005);
return;
                                       /* main */
1
                                                                      270365-A6
```

Listing B1. A/D Converter Simulator (Continued)



#### APPENDIX C ERROR FORMULAS

The following C program listing contains the routines used to calculate A/D performance in the Embedded Controller Applications lab. Most of the routines require floating point arrays to operate upon. In the listings, the array x[] contains the input voltages corresponding to each code transition of the converter. The array dx[] contains the width of the region in which each code transition of the converter could occur. For example, an input voltage of 0.003V may cause code 0 and code 1 to be equally likely outputs. x[0] would then contain 0.0030000. However, 0-to-1 code transitions might be observed infrequently through a range of input voltages from 0.0025V to 0.0035V. dx[0] would then contain 0.0010000 to indicate that there is a 1 millivolt window in which either code could occur. x[] and dx[] are generated by hardware doing repeated conversions using precision voltage standards to provide the input voltages. The array dd[] is used throughout as temporary storage.

Generally, typical data is drawn from x[] only. When minimum and maximum data is desired, x[] and dx[] are used to find the range of possible input voltages that could cause each code. For example, typical zero offset is found by simply subtracting 0.5 LSB from the value of x[0]. But, the minimum and maximum zero offset would be calculated as x[0] - 0.5 LSB  $\pm dx[0]/2$ .

The listings are provided to show exactly how performance data is calculated. They are not meant to be compiled by the reader. In fact, they are too incomplete to compile correctly, as some support routines and global data structures are not provided.

```
#include "\DPR\ADTMAC.A"
#include "\DPR\TDBASE.H"
#include "\DPR\RDBASE.H"
#define LSB (now.avcc/(pow(2.nbits)))
#define FCT (int)(pow(2,nbits) - 2)
#undef min
Wundef max
#undef abs
double pow(a, b)
int a, b;
                                                /* pov */
        double temp:
        int 1:
        temp = 1.0;
        for (i = 1; i (= ((int) b); i++, temp = temp * a)
        return (temp);
                                                /* pow */
double fabs(a)
double a;
        if (a ( 0)
                return (-a);
        else return (a);
int min(a, b)
double a. b;
        if (a ( b)
               return (1);
        else if (a > b)
                return (2);
        else return (0);
int max(a, b)
double a. b:
        return (min(b, a));
double typsoff(x, dx)
float x[]. dx[]:
       double pov();
       return (x[0] - (0.5 * LSB));
double maxcoff(x, dx)
float x[]. dx[];
       double pov();
       return (x[0] + (dx[0] / 2.0) - 0.5 * LSB);
double mingoff(x, dx)
                                                            270365-A7
```

Listing C1. Error Formulas

```
float x[]. dx[];
      double pov();
       return (x(0) - (dx(0) / 2.0) - 0.5 * LSB);
double typise(x, dx)
float x(), dx();
       double pov();
       return (x[FCT] - (nov.avcc - (1.5 * LSB)));
double minfse(x, dx)
float x(), dx();
       return ((x(FCT) - (dx(FCT) / 2.0)) - (nov.avcc - (1.5 * LSB)));
double maxise(x, dx)
float x(), dx():
       double pov():
       return ((x[FCT] + (dx[FCT] / 2.0)) - (nov.avcc - (1.5 * LSB)));
int xabserror(x, dx, dd, start, stop) /* transition absolute error */
float x[], dx[], dd[];
unsigned int start, stop;
       double pov(), fabs();
       int 1, worst;
       for (i = worst = start; i (= stop; i++)
               dd[i] = x[i] - ((double) i + 0.5) * LSB;
                if (fabs(dd[1]) > fabs(dd[vorst]))
                       worst = 1:
       return (vorst);
int mabserrordm(m, dm, dd, start, stop) /* transition absolute error w/dm */
float x[], dx[], dd[];
unsigned int start, stop;
       double pov(), fabs();
        int i, worst;
       double t1, t2:
       for (1 = worst = start; 1 (= stop; 1++)
                t1 = (x[1] - (dx[1] / 2.0)) - (((double) 1 + 0.5) * LSB);
               t2 = (x[1] + (dx[1] / 2.0)) - (((double) 1 + 0.5) * LSB);
                if (fabs(tl) > fabs(t2))
                       dd(1) = t1;
                else dd[i] = t2;
                if (fabs(dd[1]) > fabs(dd[worst]))
                       vorst = 1;
       return (vorst);
                                                                            270365-A8
```

Listing C1. Error Formulas (Continued)

```
int thnonlin(x, dx, dd, start, stop) /* th nonlin using x only */
float x[], dx[], dd[]:
unsigned int start, stop;
       int 1, worst;
       double pow(), typzoff(), typfse(), fabs();
       double oadj, gadj;
       oad) = typsoff(x, dx);
       qadj = 1.0 + ((typfse(x, dx) - oadj) / x(stop)):
        for (1 = worst = start; 1 (= stop; 1++)
                dd[i] = (x[i] - oadj) * qadj - (((double) i + 0.5) * LSB);
               if (fabs(dd[1]) > fabs(dd[vorst]))
                       worst = 1;
        return (vorst);
int thnonlindx(x. dx, dd, start, stop) /* th nonlin using x and dx */
float x[]. dx[], dd[];
unsigned int start, stop;
        int 1, vorst;
       double pow(), typzoff(), typfse(), fabs();
       double oadj, gadj, tl, t2;
       oadj = typzoff(x. dx);
       qadj = 1.0 + ((typise(x, dx) - oadj) / x(stop));
                                                                        270365-A9
```

Listing C1. Error Formulas (Continued)



```
for (1 = worst = start; 1 (= stop; 1++)
               t1 = (x[i] - (dx[i] / 2.0) - oadj) * qadj - (((double) i + 0.5) * LSB);
               t2 = (x[i] + (dx[i] / 2.0) - oadj) * gadj - (((double) 1 + 0.5) * LSB);
               if (fabs(t)) > fabs(t2))
                       dd[1] = tl;
               else dd[i] = t2;
               if (fabs(dd[i]) > fabs(dd[worst]))
                       vorst = 1;
       return (worst);
int xdnl(x, dx, dd, start, stop)
                                     /* using x only */
float x[], dx[], dd();
int start. stop;
        int 1, worst;
        double pow(), fabs();
        double oadj, qadj;
       double typise(), typzoff();
        oadj = typmoff(x, dx);
        gadj = 1.0 + ((typfse(x, dx) - oadj) / x[stop]);
        worst = start;
        if (start == 0)
                dd(01 = 0.0;
                start++;
        for (i = start; i (= stop; i++)
                dd\{i\} = (x\{i\} - oadj) * gadj
                        -(x(i-1)-oadj)*gadj
                        - LSB:
                if (fabs(dd[i]) > fabs(dd[worst]))
                        worst = 1;
        return (vorst);
                                    /* using x and dx */
int rdnldrix. dr. dd, start, stop)
float x(), dx(), dd[]:
int start, stop;
         int 1, vorst;
        double pow(). fabs();
        double tl, t2;
        double oadj, gadj;
        double typfse(), typgoff();
        oadi = typsoff(x. dx);
         qadj = 1.0 + ((typfse(x, dx) - oadj) / x[stop]);
         worst = start;
         if (start == 0)
                 dd[0] = dx[0] / 2.0;
                                                                                     270365-B0
```

Listing C1. Error Formulas (Continued)

```
for (i = start; 1 (= stop; 1++)
               t1 = (x[1] - (dx[1] / 2.0) - oadj) * qadj
               -(x[i-1] + (dx[i-1] / 2.0) - oadj) * qadj
               - LSB:
               t2 = (x[i] + (dx[i] / 2.0) - oadj) * gadj
               -(x[i-1] - (dx[i-1] / 2.0) - oadj) * qadj
               - LSB;
               if (fabs(tl) > fabs(t2))
                      dd(1) = t);
               else dd[1] = t2;
               if (fabs(dd[i]) > fabs(dd[worst]))
                      worst = 1;
       return (worst);
int resleve)s(x, dx) /* finds resolution in levels */
float x[], dx[];
       int i. levels, n;
       double pov();
       levels = 1:
       n = (int) pow(2, nbits) - 1;
       1f ((x[0] - (dx[0] / 2.0) > 0.0))
              levels++;
       for (1 = 1; 1 ( n; 1++)
               1f ((x[i-1] + (dx[i-1] / 2.0))
                      ( (x[1] - (dx[1] / 2.0) - tparms.fine step))
                      levels++;
       return (levels);
                                                                 270365-B1
```

Listing C1. Error Formulas (Continued)



## APPENDIX D SAMPLE CONVERTER DATA

The following pages include printouts describing the performance of an 8097BH. The data shown is for one device and is provided for illustrative purposes only. Users should only rely upon data sheet specifications for the exact device they are designing with.

Table D1 summarizes many performance measures for one converter at 25 C, 12 MHz,  $V_{CC} = 5.00$  volts and

V_{REF} = 5.120 volts. Following Table D2 are several error plots that describe Absolute Error, Terminal-based Non-Linearity, Differential Non-Linearity and Repeatability for the test device code-by-code. The y-axis in the plots is the error in volts for each code transition, where code transitions make up the x-axis.

## **Table D1. Sample Converter Data**

```
Test ID = DOH
sN: 4130 (1022H)
T = 25.000000
V_{CC} = 5.000000, A_{VCC} = 5.120000
Freq = 12.000000
Chan. = 3
States = 188
               Mode = OH
X0.15 1/28/87
Transition Characterization Parameter Listing
Large Step = 0.001000 V
Small Step = 0.000100 \text{ V}
Endpoints when (1/100) are wrong
Center is 50 percent
Typical Offset Error = -0.001923
Maximum Offset Error = -0.002460
Maximum Offset Error = -0.001385
Typical FS Error = -0.000566
Maximum FS Error = -0.001254
Minimum FS Error = -0.000120
Absolute Error (typ) 40 = 0.004157
Absolute Error (max) 40 = 0.004795
Absolute Error (min) 325 = 0.001111
Diff. Non. Lin. Error (max) 40 = 0.003747
Diff. Non. Lin. Error (min) FF = -0.001071
Term. Non. Lin. Error (max) 325 = -0.004102
Term. Non. Lin. Error (min) 40 = 0.002148
Maximum Reliability Error 3D1 = 0.001875
Minimum Reliability Error 3A7 = 0.000974
Resolution is 1024 levels.
```



ymin=			ymax=
-0.0052	+ 0 -		0.0052
0: 0.002460:			
1: 0.002214:		* -	
2: 0.002257:	i		
3: 0.002171:	•	<b>*</b> •	
4: 0.002597:	1		
5: 0.002201:	1		
6: 0.002334:	!		
7: 0.002172:	!	1 1	
8: 0.002579: 9: 0.002136:	;		
A: 0.002263:	1	1	
B: 0.002219:	i		
C: 0.002652:	i	*	
n: 0.002230:	I .	t	
E: 0.002280:	. !	. *	
F: 0.002062:	ļ.	<b>t</b>	
10: 0.002581: 11: 0.002203:	1		
12: 0.002440:	ì	1	
13: 0.002165:	i	*	
14: 0.002578:	İ	t	
15: 0.002129:	•	1	
16: 0.002262:	1	#	
17: 0.002192:	!	*	
l8: 0.002533: 19: 0.002223:	;	•	
1A: 0.002223:			
lB: 0.002300:	i	t	
1C: 0.002473:	1	1	
1D: 0.002268:	1	<b>t</b>	
1E: 0.002418:	!		
1F: 0.001994: 20: 0.002741:	<u>!</u>		
21: 0.002392:	; ;		
22: 0.002516:	i	t	•
23: 0.002392:	i	t	
24: 0.002713:	i	<b>±</b>	
25: 0.002588:	ŧ	t	
26: 0.002612:	į.		
27: 0.002299: 28: 0.002687:	!	ī .	
29: 0.002580:	1	t t	
2A: 0.002673:	i	±	
2B: 0.002424:	į	ŧ	
2C: 0.002787:	1	ŧ	
2D: 0.002487:	ļ.	*	
28: 0.002733:	<u>.</u>		
2F: 0.002246: 30: 0.002865:		1 1	F
31: 0.002534:	 	T ž	
32: 0.002605:		•	
33: 0.002155:	•		

Absolute Error, SN = 4130



35: 0.002515: 36: 0.002507: 37: 0.002527: 38: 0.002527: 38: 0.002527: 38: 0.00238: 39: 0.00238: 39: 0.002759: 30: 0.002599: 30: 0.002599: 30: 0.002599: 30: 0.002599: 40: 0.004794: 41: 0.004299: 41: 0.004299: 42: 0.004522: 43: 0.004334: 44: 0.004566: 45: 0.004566: 45: 0.004566: 46: 0.004566: 47: 0.004573: 48: 0.0045173: 48: 0.004282: 46: 0.004584: 48: 0.004284: 48: 0.004285: 50: 0.004489: 48: 0.004286: 48: 0.004287: 50: 0.004489: 50: 0.004489: 50: 0.004189: 51: 0.004091: 52: 0.004189: 53: 0.004692: 54: 0.004599: 55: 0.004199: 55: 0.004199: 55: 0.004199: 55: 0.004199: 56: 0.004599: 57: 0.004199: 58: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59:			,
36: 0.002509: 37: 0.002527: 38: 0.002945: 39: 0.00225: 38: 0.00235: 38: 0.002759: 38: 0.0027599: 30: 0.002899: 30: 0.002899: 31: 0.002899: 31: 0.002899: 41: 0.002499: 41: 0.004591: 41: 0.004299: 42: 0.004532: 43: 0.004334: 44: 0.004666: 45: 0.004686: 46: 0.004527: 47: 0.004173: 48: 0.004681: 48: 0.004686: 48: 0.004686: 48: 0.004686: 48: 0.004686: 48: 0.004686: 49: 0.004686: 40: 0.004686: 41: 0.004686: 42: 0.004686: 43: 0.004686: 44: 0.004686: 45: 0.004686: 46: 0.004686: 47: 0.004191: 52: 0.004191: 53: 0.004201: 55: 0.004091: 55: 0.004091: 55: 0.004091: 55: 0.004091: 56: 0.004278: 56: 0.004278: 56: 0.004278: 56: 0.004278: 56: 0.004376: 56: 0.004376: 56: 0.004376: 56: 0.004376: 56: 0.004376: 56: 0.004376: 56: 0.004376: 56: 0.004376: 56: 0.004376: 57: 0.004376: 58: 0.004376: 58: 0.004376: 59: 0.003996: 68: 0.003996: 68: 0.003996: 68: 0.003996: 68: 0.003996: 68: 0.003996: 68: 0.003996: 68: 0.0039976: 68: 0.0039976: 68: 0.0039976: 68: 0.0039976: 68: 0.0039976: 68: 0.0039976: 68: 0.0039976: 68: 0.0039976: 68: 0.0039976: 68: 0.0039976: 68: 0.0039976: 68: 0.0039976: 68: 0.0039976: 68: 0.0039976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.0003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68: 0.003976: 68			•
37: 0.002527; 38: 0.002045; 39: 0.002025; 39: 0.002255; 30: 0.002295; 30: 0.002295; 30: 0.002295; 31: 0.003106; 37: 0.00219; 41: 0.004194; 41: 0.004616; 42: 0.004522; 43: 0.004334; 44: 0.004616; 45: 0.004526; 47: 0.004173; 48: 0.004517; 49: 0.004524; 41: 0.004646; 41: 0.004646; 42: 0.004548; 43: 0.004584; 44: 0.004646; 45: 0.004566; 47: 0.004173; 48: 0.004586; 49: 0.004586; 40: 0.004586; 41: 0.004066; 42: 0.004586; 43: 0.004066; 44: 0.004066; 45: 0.004066; 46: 0.004586; 47: 0.004149; 48: 0.004066; 49: 0.004149; 40: 0.004149; 41: 0.004149; 42: 0.004066; 43: 0.004066; 44: 0.004066; 45: 0.004586; 46: 0.004586; 47: 0.003958; 48: 0.004066; 49: 0.003958; 50: 0.004510; 51: 0.004071; 52: 0.004102; 53: 0.004102; 54: 0.004772; 55: 0.004072; 55: 0.004072; 56: 0.004206; 57: 0.004172; 58: 0.004396; 58: 0.004396; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58: 0.003966; 58:	35:	0.002515:	<b>t</b>
38: 0.002945: 39: 0.002732: 3A: 0.003036: 3B: 0.002755: 3C: 0.002959: 3D: 0.002799: 3B: 0.003106: 3F: 0.002199: 41: 0.004794: 41: 0.004299: 42: 0.004532: 43: 0.004532: 43: 0.004531: 44: 0.004646: 45: 0.004001: 46: 0.004526: 47: 0.00411/3: 48: 0.004643: 48: 0.004643: 48: 0.004643: 48: 0.0046443: 48: 0.004646: 49: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501: 50: 0.004501:	36:	0.002698:	t
39: 0.002823:	37:	0.002527:	t .
39: 0.002823:		•	t
3a: 0.003036: 3B: 0.002755: 3C: 0.002959: 3D: 0.002879: 3E: 0.00219: 4: 3F: 0.002419: 41: 0.004794: 41: 0.004502: 42: 0.004502: 43: 0.004334: 44: 0.004616: 45: 0.004001: 46: 0.004526: 47: 0.004173: 48: 0.004517: 49: 0.004224: 4A: 0.004443: 4B: 0.004645: 4F: 0.004501: 4F: 0.004501: 4F: 0.004501: 4F: 0.004501: 4F: 0.004501: 4F: 0.004501: 4F: 0.004501: 4F: 0.004501: 4F: 0.004501: 4F: 0.004501: 5F: 0.004501:			<b>t</b>
38: 0.002755; 30: 0.002899; 31: 0.003106; 3F: 0.002419; 40: 0.004794; 41: 0.004299; 42: 0.004522; 43: 0.004334; 44: 0.004666; 45: 0.004666; 45: 0.004626; 47: 0.004173; 48: 0.004517; 49: 0.004224; 4A: 0.004243; 4B: 0.004282; 4C: 0.004286; 4C: 0.004286; 4C: 0.004286; 4C: 0.0042878; 50: 0.004319; 51: 0.004278; 55: 0.004012; 55: 0.004012; 55: 0.004012; 55: 0.004019; 55: 0.004278; 55: 0.004012; 55: 0.004017; 55: 0.004017; 55: 0.004019; 55: 0.004319; 55: 0.004019; 55: 0.004019; 55: 0.004019; 55: 0.004019; 55: 0.004020; 56: 0.004319; 57: 0.004319; 55: 0.004019; 56: 0.004319; 57: 0.004019; 57: 0.004319; 58: 0.004071; 59: 0.004071; 50: 0.003906; 50: 0.003966; 60: 0.003976; 61: 0.003976; 61: 0.003976; 61: 0.003976; 61: 0.0039779; 61: 0.0039779; 61: 0.0039779; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979; 61: 0.003979;			
3C: 0.002959; 3B: 0.002879; 3B: 0.002419; 4C: 0.004794; 4I: 0.004529; 42: 0.004522; 43: 0.004334; 44: 0.004646; 45: 0.004626; 47: 0.004173; 48: 0.004524; 48: 0.004524; 48: 0.004524; 48: 0.004526; 47: 0.004183; 48: 0.004586; 49: 0.004586; 40: 0.004586; 40: 0.004586; 41: 0.004686; 42: 0.004586; 43: 0.004686; 44: 0.004686; 45: 0.004686; 45: 0.004686; 46: 0.004686; 47: 0.003958; 50: 0.004191; 52: 0.004191; 53: 0.004012; 54: 0.004202; 54: 0.004270; 55: 0.004132; 56: 0.004278; 56: 0.004233; 56: 0.004239; 57: 0.004132; 58: 0.004015; 58: 0.004015; 59: 0.004015; 59: 0.0040172; 59: 0.0040172; 59: 0.0040172; 59: 0.0040172; 59: 0.0040173; 50: 0.0040173; 50: 0.0040174; 50: 0.003596; 50: 0.003596; 60: 0.003596; 60: 0.003596; 60: 0.003579; 60: 0.003579; 60: 0.003579; 60: 0.003579; 60: 0.003579; 60: 0.003579; 60: 0.003579; 60: 0.003579; 60: 0.003579; 60: 0.003579; 60: 0.003579; 60: 0.003579; 60: 0.003579; 60: 0.003579;		·	•
30: 0.002879; 3E: 0.002106: 3F: 0.002419: 40: 0.004794: 41: 0.004299; 42: 0.004522: 43: 0.004532: 44: 0.004666: 45: 0.004801: 46: 0.004566: 47: 0.004173: 48: 0.004173: 48: 0.004217: 49: 0.004224: 4A: 0.004423: 4E: 0.004282: 4C: 0.004286: 4E: 0.00486: 4F: 0.00486: 4F: 0.00486: 5F: 0.00486: 5F: 0.00456: 5F: 0.0046:			· •
38: 0.003106: 37: 0.002419: 40: 0.004799: 41: 0.004299: 42: 0.004532: 43: 0.004334: 44: 0.004646: 45: 0.004626: 47: 0.004173: 48: 0.004173: 48: 0.004213: 49: 0.004224: 4A: 0.004465: 47: 0.004465: 48: 0.004599: 48: 0.004519: 48: 0.004866: 47: 0.004189: 50: 0.004191: 52: 0.004191: 53: 0.004001: 54: 0.004278: 55: 0.004191: 55: 0.004191: 55: 0.004191: 55: 0.004191: 55: 0.004191: 55: 0.004191: 55: 0.004191: 55: 0.004191: 55: 0.004191: 55: 0.004191: 55: 0.004191: 55: 0.004191: 55: 0.004191: 55: 0.004191: 55: 0.004191: 55: 0.004599: 56: 0.004278: 57: 0.004192: 58: 0.004191: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.004599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599: 59: 0.003599:			•
3F: 0.002419: 40: 0.004794: 41: 0.004299: 42: 0.004532: 43: 0.004334: 44: 0.004666: 45: 0.004001: 46: 0.004732: 47: 0.004173: 48: 0.004517: 49: 0.004242: 41: 0.004843: 48: 0.004843: 48: 0.004843: 48: 0.00486: 4F: 0.00486: 4F: 0.00486: 4F: 0.00498: 50: 0.004101: 51: 0.00401: 51: 0.00401: 52: 0.00419: 53: 0.004020: 54: 0.004278: 55: 0.004099: 56: 0.004278: 57: 0.004132: 58: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004099: 59: 0.004099: 59: 0.004139: 59: 0.004099: 59: 0.004139: 59: 0.004099: 59: 0.004139: 59: 0.004099: 59: 0.004139: 59: 0.004099: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004139: 59: 0.004149: 59: 0.004149: 59: 0.004149: 59: 0.004149: 59: 0.004149: 59: 0.004149: 59: 0.004149: 59: 0.004149: 59: 0.004149: 59: 0.004149: 59: 0.004149: 59: 0.004149: 59: 0.00446: 60: 0.004599: 60: 0.004599: 60: 0.004599: 60: 0.004599: 60: 0.004599: 60: 0.004599: 60: 0.004599: 60: 0.004599: 60: 0.004599: 60: 0.004599: 60: 0.004599: 60: 0.004599: 60: 0.004599: 60: 0.004599: 60: 0.0045			
40: 0.004799:			* .
11   0.004299:			
42: 0.004532:			
43: 0.004334;			t
44: 0.004606:			<b>1</b>
45: 0.004081:	43:	0.004334:	<b>.</b>
46: 0.004526:			<b>1</b> ,
47: 0.0041/3:	45:	0.004081:	±
48: 0.004527: 49: 0.004224: 41: 0.004430: 48: 0.004282: 4C: 0.004584: 4D: 0.004486: 4F: 0.003956: 50: 0.0045181: 51: 0.0045181: 51: 0.0045181: 51: 0.0045181: 52: 0.004191: 53: 0.004020: 54: 0.004278: 55: 0.004028: 55: 0.004059: 56: 0.004220: 57: 0.004132: 58: 0.004291: 59: 0.004105: 59: 0.004105: 59: 0.004105: 59: 0.004105: 59: 0.004105: 59: 0.004071: 50: 0.004030: 50: 0.004071: 50: 0.004030: 50: 0.004071: 50: 0.004030: 50: 0.004071: 50: 0.004030: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071: 50: 0.004071	<b>4</b> 6:	0.004526:	<b>t</b>
## 0.004527: ## 0.004224: ## 1	47:	0.004173:	t
49: 0.004224: 4A: 0.004443: 4B: 0.004282: 4C: 0.004584: 4D: 0.004149: 4E: 0.004486: 4F: 0.003958: 50: 0.004518: 51: 0.004301: 52: 0.004191: 53: 0.004020: 54: 0.004278: 55: 0.004059: 56: 0.004220: 57: 0.004132: 58: 0.004132: 59: 0.004191: 59: 0.004304: 59: 0.004306: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.00459: 59: 0.004071: 50: 0.003959: 50: 0.003959: 50: 0.003959: 50: 0.003959: 50: 0.003753: 50: 0.003753: 50: 0.003759: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.003509: 50: 0.00350			<b>t</b>
4A: 0.004443: 4B: 0.004202: 4C: 0.004504: 4B: 0.00419: 4B: 0.00419: 4F: 0.003958: 5C: 0.004518: 5C: 0.004301: 5C: 0.00419: 5C: 0.00419: 5C: 0.00419: 5C: 0.004278: 5C: 0.004278: 5C: 0.00420: 5C: 0.00420: 5C: 0.00419: 5C: 0.00420: 5C: 0.00420: 5C: 0.00420: 5C: 0.00420: 5C: 0.00420: 5C: 0.00420: 5C: 0.00420: 5C: 0.00420: 5C: 0.00420: 5C: 0.00420: 5C: 0.00420: 5C: 0.00420: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.004319: 5C: 0.00417: 5C: 0.00417: 5C: 0.00417: 5C: 0.00417: 5C: 0.00417: 5C: 0.00417: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509: 5C: 0.003509:			<b>.</b>
##: 0.004282: 4C: 0.004584:  ##: 0.004486:  ##: 0.004586:  50: 0.004518:  51: 0.004301:  \$2: 0.004191:  53: 0.004020:  54: 0.004278:  55: 0.004278:  55: 0.004278:  56: 0.004278:  57: 0.004189:  58: 0.004319:  59: 0.004112:  58: 0.004319:  59: 0.004012:  59: 0.004059:  60: 0.004778:  1			<b>±</b>
4C: 0.004584: 4D: 0.004149: 4E: 0.004486: 4F: 0.003958: 50: 0.004518: 51: 0.004001: 52: 0.004191: 53: 0.004020: 54: 55: 0.004028: 55: 0.004059: 56: 0.004220: 57: 0.004132: 58: 0.004132: 59: 0.004012: 59: 0.004012: 51: 0.004012: 52: 0.004012: 53: 0.004012: 54: 0.004185: 55: 0.004018: 58: 0.004319: 59: 0.004319: 59: 0.004172: 51: 0.003958: 51: 0.003956: 61: 0.003956: 62: 0.003956: 63: 0.003969: 64: 0.003969: 65: 0.003988: 67: 0.003788: 67: 0.003793: 68: 0.003793: 68: 0.003793: 68: 0.003793: 68: 0.003793: 68: 0.003793: 68: 0.003793: 69: 0.003793: 69: 0.003793:			t
4D: 0.004149: 4E: 0.004466:  4F: 0.003958: 5D: 0.004518: 51: 0.004301: 52: 0.004191: 53: 0.004020: 54: 0.004278: 55: 0.004059: 56: 0.00428: 57: 0.004132: 58: 0.004132: 58: 0.004185: 59: 0.004012: 51: 0.004185: 51: 0.004185: 52: 0.004071: 53: 0.004071: 54: 0.004185: 55: 0.004071: 56: 0.003958: 57: 0.003908: 58: 0.003996: 58: 0.003956: 59: 0.003956: 59: 0.003956: 59: 0.003969: 59: 0.003969: 59: 0.003969: 59: 0.003969: 59: 0.003969: 59: 0.003969: 59: 0.003969: 59: 0.003969: 59: 0.003956: 59: 0.003956: 59: 0.003956: 59: 0.003956: 59: 0.003956: 59: 0.003956: 59: 0.003956: 59: 0.003956: 59: 0.003956: 59: 0.003956: 59: 0.003956: 59: 0.003956: 59: 0.003956: 59: 0.003956: 59: 0.003956: 59: 0.003956: 59: 0.0039579: 59: 0.003579: 59: 0.003579: 59: 0.003579: 59: 0.003579: 59: 0.003579: 59: 0.003579: 59: 0.003579: 59: 0.003579: 59: 0.003579: 59: 0.003579: 59: 0.003579: 59: 0.003579: 59: 0.003579: 59: 0.003579: 59: 0.003579: 59: 0.003579: 59: 0.003579: 59: 0.003579: 59: 0.003560: 59: 0.003579: 59: 0.003560: 59: 0.003579: 59: 0.003560: 59: 0.003579: 59: 0.003560: 59: 0.003579: 59: 0.003560: 59: 0.003579: 59: 0.003560: 59: 0.003579: 59: 0.003560: 59: 0.003579: 59: 0.003560: 59: 0.003560: 59: 0.003579: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003579: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003579: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 59: 0.003560: 50: 0.003560: 50: 0.003560: 50: 0.003560: 50: 0.003560: 50: 0.003560: 50: 0.003560: 50: 0.003560: 5			<u>.</u>
4E: 0.00486:			• -
#			· .
50: 0.004518: 51: 0.004301: 52: 0.004191: 53: 0.004020: 54: 0.004278: 55: 0.004059: 56: 0.004220: 57: 0.004132: 58: 0.004319: 59: 0.004012: 59: 0.004012: 59: 0.004012: 59: 0.004012: 59: 0.004012: 59: 0.004012: 59: 0.004334: 50: 0.004378: 50: 0.003976: 61: 0.003753: 62: 0.003956: 63: 0.003869: 64: 0.003768: 64: 0.003769: 65: 0.003869: 66: 0.003788: 67: 0.003666: 68: 0.003798: 69: 0.003671: 68: 0.003799: 69: 0.003601:		·	
51: 0.004301:			* .
52: 0.004191:			•
53: 0.004020: 54: 0.004278: 55: 0.004059: 56: 0.004220: 57: 0.004132: 58: 0.004319: 59: 0.004018: 59: 0.004185: 58: 0.00434: 50: 0.004334: 50: 0.003908: 50: 0.003908: 50: 0.003908: 50: 0.003908: 50: 0.003908: 50: 0.003908: 50: 0.003908: 50: 0.003908: 50: 0.003908: 50: 0.003908: 50: 0.003908: 50: 0.003908: 50: 0.003908: 50: 0.003908: 50: 0.003908: 50: 0.003908: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50: 0.003589: 50:			<b>.</b>
54: 0.004278: 55: 0.004059: 56: 0.004220: 57: 0.004132: 58: 0.004319: 59: 0.0040185: 58: 0.004071: 50: 0.004071: 50: 0.004308: 50: 0.003908: 50: 0.003908: 50: 0.003976: 61: 0.003976: 61: 0.003976: 62: 0.003956: 63: 0.003849: 64: 0.003969: 65: 0.003588: 67: 0.003588: 67: 0.003579: 68: 0.003579: 69: 0.003404:			1
55: 0.004059:			<b>1</b>
56: 0.004220:			· •
57: 0.004132:			<b>*</b>
58: 0.004319:			t
59: 0.004012:	57:	0.004132:	<b>t</b>
5A: 0.004071:	58:	0.004319:	<b>1</b>
5B: 0.004071:	59:	0.004012:	<b>±</b>
5C: 0.004334:	5A:	0.004185:	<b>±</b>
5C: 0.004334:	5B:	0.004071:	<b>t</b> '
5D: 0.003908:			t t
5E:       0.004172;               a         5F:       0.003589;               ±         60:       0.003976;               ±         61:       0.003753;               ±         62:       0.003956;               ±         63:       0.003849;               ±         64:       0.003969;               ±         65:       0.003566;               ±         66:       0.003788;               ±         67:       0.003671;               ±         69:       0.003404;               ±			±
5F: 0.003589:			•
60: 0.003976:			•
61: 0.003753:			•
62: 0.003956:			# ·
63: 0.003849:		·	*.
64: 0.003969:			<b>i</b> .
65: 0.003566:		·	•
66: 0.003788:			t
67: 0.003671:		·	<b>t</b>
68: 0.003579:			<b>.</b>
68: 0.003579:	67:	0.003671:	<b>*</b>
69: 0.003404:			<b>t</b>
			±
			t
68: 0,003459: 1 A			±
6C: 0.003583: ±			•
6D: 0.003245:			• • • • • • • • • • • • • • • • • • •
			*
6E: 0.003450:			
6F: 0.003200:			<b>T</b>
70: 0.003408; t	70:	0.003408:	
270365-			270365–70

Absolute Error, SN = 4130 (Continued)



		And the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second s
71.	÷ 009203.	•
	0.003203: 1 0.003238: 1	•
	0.003201:	•
	0.003281:	•
1	0.002882:	•
	0.003161:	•
	0.003112:	•
•	0.003000:	•
	0.002833:	
1	0.002989:	•
	0.002932:	•
	0.002924:	1
	0.002716:	*
1	0.002759:	
	0.002027:	ŧ
	0.003422:	t e
	0.003129:	1
1	0.003322:	±
	0.003169:	•
	0.003202:	<b>.</b>
	0.002953:	<u>.</u>
1	0.003086:	· · · · · · · · · · · · · · · · · · ·
	0.002897:	•
<b>,</b>	0.003038:	* **
l .	0.002446:	<u> </u>
	0.002983:	•
	0.002623:	, <u>, , , , , , , , , , , , , , , , , , </u>
	0.002813:	•
	0.002593:	•
	0.002485:	•
1	0.002415:	- •
	0.002791:	•
	0.002647:	<b>t</b> .
92:		1
	0.002576:	•
	0.002682:	t
	0.002514:	
	0.002711:	<b>t</b>
	0.002405:	<b>t</b>
98:	0.002593:	t .
1	0.002268:	t
9A:		i
	0.002340:	t
	0.002412:	1
9D:	0.002118:	t
9K:	0.002303:	i
9F:	0.001754:	<b>t</b>
AO:	0.002191:	i
Al:	0.001893:	<b>.</b>
A2:	0.002259:	<b>i</b> .
A3:		<b>t</b>
A4:		<b>.</b>
	0.001881:	±
A6:		1
	0.001933:	t
A8:		
A9:		* ************************************
1	0.001967:	1
AB:	0.001776:	* *
1	0.001864:	1
, no.		270365–71
L		

Absolute Error, SN = 4130 (Continued)



AD	: 0.001592:	1
AE	: 0.001781:	<b>*</b>
AF	: 0.001538:	, *
80	: 0.001906:	j ±
191	: 0.001724:	į
B2	: 0.001887:	1 *
• ВЗ	: 0.001773:	1 ±
B4	: 0.001585:	<b>1</b> •
85	: 0.001598:	1 *
B6	: 0.001650:	<b>1</b> • • • • • • • • • • • • • • • • • • •
B7	: 0.001554:	*
,	: 0.001715:	<u> </u>
B9	: 0.001545:	<b>1</b>
	: 0.001653:	1
BB	: 0.001474:	<b>1</b>
BC	: 0.001467:	1 1
BD	: 0.001384:	<b>*</b>
BE	: 0.001588:	t *
	: 0.001028:	1 *
	: 0.003214:	<b>1</b> • • • • • • • • • • • • • • • • • • •
	: 0.002914:	* ,
	: 0.002966:	1
сз	: 0.002779:	<b>!</b>
· C4	: 0.003087:	<b>*</b>
C5	: 0.002717:	
	: 0.003096:	<b>*</b>
C7	: 0.002806:	<b>!</b> •
C8:	: 0.003030:	<b>!</b>
C9:	: 0.002796:	1
	: 0.002642:	<u> </u>
CB.	: 0.002885:	1 * · ·
	: 0.003040:	<b>*</b>
	: 0.002719:	<u> </u>
	: 0.002878:	<b>1</b> •
	: 0.002742:	<b>!</b>
DO:	0.002845:	į ±
D1:	: 0.002546:	<b>!</b>
	0.002790:	1 *
D3:	: 0.002395:	<u> </u>
D4:	0.002848:	<b>!</b>
	0.002487:	<u> </u>
D6:	0.002768:	<b>t</b>
	: 0.002700:	<b>!</b>
	0.002681:	<b>)</b>
	0.002617:	1 *
	0.002755:	<b>*</b>
	0.002643:	į
DC:	0.002684:	<b>!</b>
	0.002398:	
	0.002553:	<b>!</b>
	0.002223:	<b>1</b> • • • • • • • • • • • • • • • • • • •
	0.002483:	•
	0.001878:	<b>!</b>
	0.002439:	I +
	0.002206:	<b>!</b>
	0.002083:	<b>!</b>
	0.002055:	<b>t</b>
	0.002288:	į ±
	0.002144:	<b>!</b>
€8:	0.002356:	
		270365–72
· · · · · · · · · · · · · · · · · · ·		

Absolute Error, SN = 4130 (Continued)



E9:	0.002225:	*
II.	0.002263;	•
EB:	0.002113:	•
	0.002233:	1
	0.002172:	į •
	0.002369:	1 1
	0.002149:	i e
	0.002216:	1
1	0.001841:	
	0.002051:	•
1	0.001935:	
4	0.001965:	1 1
	0.001729:	,
	0.001979: 0.001899:	!
1		
I .	0.001589:	<u>.</u>
1	0.001718:	<u> </u>
1 .	0.001935:	<u> </u>
	0.001756:	*
1	0.001975:	1 *
•	0.001832:	
	0.001920:	<b>,</b> *
FF:	0.001041:	į <b>*</b>
100:	0.002291:	1
101:	0.002008:	1 *
102:	0.002296:	<u> </u>
103:	0.001975:	1 1
104:	0.001946:	1
105:	0.001874:	
	0.001884:	i .
	0.001817:	<u> </u>
	0.002135:	, <b>t</b>
	0.001921:	1
	0.002009:	
	0.001832:	1 +
	0.001903:	
	0.001694:	
	0.001838:	!
1	0.001537:	<u> </u>
T .		<u> </u>
1	0.001681:	*
1	0.001436:	
1	0.001730:	<u> </u>
1	0.001631:	1
1	0.001636:	<u>.</u>
I .	0.001374:	<b>*</b>
1 .	0.001550:	ļ <b>t</b>
	0.001500:	<b>*</b>
	0.001530:	<b>!</b>
	0.001411:	į ±
	0.001390:	1 *
	0.001271:	<b>!</b>
	0.001321:	<b>!</b> •
	0.001074:	j •
118:	0.001268:	*
	0.000814:	*
,	0.001401:	
	0.001052:	, 
	0.001193:	i •
	0.001106:	·
	0.001253:	!
124.	*********	270365-73

Absolute Error, SN = 4130 (Continued)



1.	E. A AAATEN	
	5: 0.000758: 6: 0.000953:	j * ;
1	7: 0.000976:	i * *
	8: 0.001080:	1 1
1	9: 0.000937:	1 1
	A: 0.001181:	
1	B: 0.001018:	· ·
l .	C: 0.000959:	<b>*</b> • • • • • • • • • • • • • • • • • • •
12	D: 0.000862:	<b>1</b> • •
12	E: 0.000812:	1
12	F: 0.000813:	1
II	0: 0.000933:	<b>*</b>
	1: 0.000671:	j ±
	2: 0.000811:	1
1	3: 0.000634:	1 1
1	4: 0.000929:	* *
1	5: -0.000647: *	1
	6: 0.000888: 7: 0.000539:	
	8: 0.001027:	† * ! *
	9: 0.000850:	,
	A: 0.000749:	
	B: 0.000809:	
	C: 0.001032:	, j
	D: 0.000788:	į *
13	E: 0.000963:	j ±
	F: -0.000681: *	I
	0: 0.002218:	<b>1</b> • • • • • • • • • • • • • • • • • • •
	1: 0.002186:	<b>*</b>
	2: 0.002327:	*
1	3: 0.002196:	*
1	4: 0.002447:	1 *
l e	5: 0.002267:	j <u>*</u>
	6: 0.002435: 7: 0.002385:	;
1 .	8: 0.002554:	
	9: 0.002284:	,   *
	A: 0.002420:	1
1	B: 0.002482:	i` .
	C: 0.002523;	i *
	D: 0.002299:	<b>*</b>
14		į ź
	F: 0.002097:	<b>1</b> • • • • • • • • • • • • • • • • • • •
1	0: 0.002267:	j #
I	1: 0.002127:	1
15		*
15		1
	4: 0.002264:	, T
15 15		# 1
t .	7: 0.002034:	; * * * * * * * * * * * * * * * * * * *
	8: 0.00235:	
	9: 0.001959:	
	A: 0.002071:	1
	B: 0.002048:	
	C: 0.002104:	1
	D: 0.001998:	•
	B: 0.002110:	
15	F: 0.001935:	1 · · · · · · · · · · · · · · · · · · ·
	0: 0.002075:	<b>!</b>
	4	270365-74

Absolute Error, SN = 4130 (Continued)



	•	
	161: 0.001755:	1 1
	162: 0.001922:	<b>1</b>
	163: 0.001706:	*
	164: 0.001984:	j t
	165: 0.001481:	<b>,</b> •
	166: 0.001830:	<b>1 1</b>
	167: 0.001812:	1 *
	168: 0.001987:	1 1
	169: 0.001880:	1 1
	16A: 0.002022:	į t
	16B: 0.001736:	į t
	16C: 0.001073:	1
	160: 0.001595:	i s
·	16E: 0.001620:	
	16F: 0.001649:	
	170: 0.001770:	
	171: 0.001492:	-
	172: 0.001635:	
	173: 0.001572:	
	174: 0.001725:	
	175: 0.001534:	*
}	176: 0.001601:	<b>*</b>
	177: 0.001527:	<b>*</b>
	178: 0.001743:	j *
	179: 0.001443:	1 *
	17A: 0.001623:	1 *
	17B: 0.001578:	1 *
	17C: 0.001528:	•
	17D: 0.001386:	į t
	17E: 0.001466:	i •
	17F: 0.001457:	i •
	180: 0.001971:	i t
	181: 0.001741:	i *
	182: 0.001816:	i e
	183: 0.001707:	
	184: 0.001894:	
	185: 0.001598:	}
	186: 0.001600:	
	187: 0.001498:	*
	188: 0.001771:	<u> </u>
	189: 0.001478:	*
,	18A: 0.001654:	<u> </u>
	18B: 0.001591:	*
	18C: 0.001732:	<b>!</b>
	18D: 0.001404:	<b>*</b>
	18E: 0.001536:	<b>!</b>
	18F: 0.001411:	<b>*</b>
	190: 0.001811:	.*
	191: 0.001467:	<u> </u>
	192: 0.001372:	<b>*</b>
	193: 0.001370:	i *
	194: 0.001323:	i *
	195: 0.001306:	1
	196: 0.001429:	*
	197: 0.001025:	
	198: 0.001585:	1 *
1		
	199: 0.001281:	
	19A: 0.001465:	
	19B: 0.001323:	*
	19C: 0.001540:	070005 75
		270365-75

Absolute Error, SN = 4130 (Continued)



```
190: 0.001262:
19E: 0.001245:
19F: 0.001201:
1A0: 0.001413:
1A1: 0.001170:
lA2: 0.001361:
143: 0.001321:
1A4: 0.001181:
145: 0.000872:
146: 0.001086:
1A7: 0.001080:
148: 0.001195:
149: 0.001138:
IAA: 0.001204:
1AB: 0.001230:
1AC: 0.001210:
1AD: 0.000971:
1AE: 0.001083:
1AF: 0.001274:
1BO: 0.001211:
181: 0.001133:
182: 0.001069:
183: 0.001095:
1B4: 0.001065:
185: 0.001081:
186: 0.001124:
187: 0.001079:
1B8: 0.001040:
189: 0.001081:
IBA: 0.001183:
1BB: 0.001297:
1BC: 0.001124:
1BD: 0.001006:
1BE: 0.001046:
1BF: 0.001061:
1CO: 0.002475:
1C1: 0.002358:
102: 0.002538:
103: 0.002457:
1C4: 0.002712:
1C5: 0.002415:
106: 0.002579:
107: 0.002436:
108: 0.002796:
109: 0.002388:
JCA: 0.002368:
1CB: 0.002426:
1CC: 0.002661:
1CD: 0.002462:
1CE: 0.002497:
1CF: 0.002396:
IDO: 0.002617:
101: 0.002399:
102: 0.002503:
103: 0.002453:
1D4: 0.002623:
1D5: 0.002414:
ID6: 0.002423:
107: 0.002490:
108: 0.002606:
                                                                              270365-76
```

Absolute Error, SN = 4130 (Continued)



ID9:	
104: 0.002439:	
106: 0.002309:	
IUC: 0.002426:	
100: 0.002376:	
IDE: 0.002443:	
IDF: 0.002531:	
180: 0.002583:	
161: 0.002038:	
1E2: 0.002371:	
183:   0.002043:	
184:   0.002350:	
1E5: 0.002166:	
186: 0.002351:	
187: 0.002363:	
168: 0.002455:	
189: 0.002002:	
1EA: 0.002299:	
TEB: 0.002146:	
1EC: 0.002279:	
IED: 0.002072:	
IEE: 0.001960:	
1EF: 0.002221:	
1F0: 0.002314:	
1F1:       0.001940:       #         1F2:       0.002086:       #         1F3:       0.002108:       #         1F4:       0.002188:       #         1F5:       0.00205:       #         1F6:       0.002065:       #         1F7:       0.002267:       #         1F8:       0.002187:       #         1F9:       0.002120:       #         1FA:       0.002120:       #         1FB:       0.002133:       #         1FC:       0.002156:       #         1FD:       0.001937:       #         1FF:       0.001409:       #         200:       0.001879:       #         201:       0.001707:       #         202:       0.001905:       #         203:       0.001557:       #	
1F2:       0.002086:       #         1F3:       0.002310:       #         1F4:       0.002188:               #         1F5:       0.002075:               #         1F6:       0.002065:               #         1F7:       0.002267:               #         1F8:       0.002187:               #         1F9:       0.002020:               #         1F8:       0.002133:               #         1F0:       0.002133:               #         1F0:       0.002137:               #         1F0:       0.001937:               #         1FF:       0.002079:               #         1FF:       0.001409:               #         200:       0.001879:               #         201:       0.001707:               #         202:       0.001905:               #         203:       0.001557:               #	
1F3: 0.002310:	
1F4:       0.002188:	
1F6:       0.002065:       #         1F7:       0.002267:       #         1F8:       0.002187:               #         1F9:       0.002002:               #         1F9:       0.002130:               #         1F0:       0.002138:               #         1F0:       0.001937:               #         1FE:       0.002079:               #         1FF:       0.001409:               #         200:       0.001879:               #         201:       0.001707:               #         202:       0.001905:               #         203:       0.001557:               #	
1F7:       0.002267:	
1F8: 0.002187:	
1F9:       0.002002:	
1FA:       0.002120:	
1FB:       0.002133:	
1FC:       0.002158:	
1FD:       0.001937:	
1FE:       0.002079:	
1FF: 0.001409:	
200:       0.001879:         *         201:       0.001707:         *         202:       0.001905:         *         203:       0.001557:         *	
201: 0.001707:	
202: 0.001905: 1 * 203: 0.001557: 1 *	
203: 0.001557:	
·	
204: 0.001658:	
205: 0.001661:	
206: 0.001683:	
207; 0.001595;	
208: 0.001535:	
209: 0.001179:	
20A: 0.001610:	
208: 0.001454:	
20C: 0.001370:	
200: 0.001262:	
20E: 0.001179:	
20F: 0.000983:	
210: 0.001405:	
211: 0.001074:	
212: 0.001166:	
213: 0.001193:	
214: 0.001420:	
270365-77	

Absolute Error, SN = 4130 (Continued)



215: 0.00162; 216: 0.001256; 217: 0.001266; 218: 0.001276; 218: 0.00170; 218: 0.00170; 218: 0.00170; 218: 0.00156; 218: 0.00165; 218: 0.00166; 218: 0.00166; 218: 0.00166; 228: 0.001006; 228: 0.001007; 228: 0.001006; 228: 0.001007; 228: 0.001006; 228: 0.001007; 228: 0.001006; 229: 0.001006; 229: 0.00008; 2210 0.00008; 2211 0.00008; 2212 0.00008; 2212 0.00008; 2213 0.00008; 2214 0.00008; 2215 0.00008; 2216 0.00008; 2217 0.00008; 2218 0.00008; 2219 0.00008; 2219 0.00008; 2219 0.00008; 2219 0.00008; 2210 0.00008; 2210 0.00008; 2210 0.00008; 2211 0.00008; 2212 0.00008; 2213 0.00008; 2214 0.00008; 2215 0.00008; 2216 0.00008; 2217 0.00008; 2218 0.00008; 2219 0.00008; 2219 0.00008; 2219 0.00008; 2219 0.00108; 2219 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319 0.00008; 2319		
2266 0.001263:	•	
2266 0.001263:	215: 0.001162:	j *
217: 0.001266: 218: 0.001247: 214: 0.001366: 218: 0.001170: 211: 0.00165: 218: 0.001170: 211: 0.00165: 218: 0.001216: 218: 0.001216: 218: 0.001216: 218: 0.001216: 218: 0.001216: 218: 0.001216: 218: 0.001216: 219: 0.000088: 221: 0.000088: 222: 0.0010199: 225: 0.001018: 228: 0.00118: 229: 0.00118: 229: 0.00118: 221: 0.00118: 221: 0.00118: 221: 0.00118: 221: 0.00118: 222: 0.00118: 223: 0.00118: 224: 0.0010199: 225: 0.001018: 226: 0.001018: 227: 0.001018: 228: 0.001018: 229: 0.000098: 230: 0.001214: 231: 0.000988: 230: 0.001214: 231: 0.000988: 232: 0.001214: 231: 0.000988: 232: 0.001214: 231: 0.000988: 232: 0.001214: 232: 0.000988: 233: 0.000988: 234: 0.001203: 235: 0.001203: 236: 0.000988: 237: 0.001203: 238: 0.000988: 239: 0.001203: 231: 0.000988: 232: 0.001203: 232: 0.001203: 232: 0.001203: 232: 0.001203: 232: 0.001203: 232: 0.001203: 232: 0.001203: 232: 0.001203: 232: 0.001203: 232: 0.001203: 232: 0.001203: 232: 0.001203: 232: 0.001203: 232: 0.001203: 232: 0.001205: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206: 232: 0.001206:		- · · · · · · · · · · · · · · · · · · ·
218.   0.001246;   1		•
219: 0.00147: 218: 0.001170: 2119: 0.001551: 2119: 0.001551: 2119: 0.001265: 2119: 0.001265: 2119: 0.001265: 2119: 0.001266: 2119: 0.001266: 2119: 0.001266: 2119: 0.001266: 2119: 0.001266: 2119: 0.001266: 2119: 0.001266: 2119: 0.001277: 2119: 0.001266: 2119: 0.001277: 2119: 0.001266: 2119: 0.001277: 2119: 0.001266: 2119: 0.001267: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2119: 0.001268: 2		•
214: 0.001036: 218: 0.001170: 21C: 0.001551: 21B: 0.00126: 21B: 0.00266: 21B: 0.00266: 21C: 0.00566: 22C: 0.001088: 22T: 0.001287: 223: 0.001086: 224: 0.00177: 225: 0.001097: 225: 0.001097: 227: 0.00998: 228: 0.001097: 228: 0.001098: 228: 0.001098: 228: 0.001098: 228: 0.001098: 228: 0.001098: 228: 0.001098: 228: 0.001098: 228: 0.001098: 228: 0.001098: 228: 0.001098: 228: 0.001098: 228: 0.001098: 228: 0.001098: 228: 0.001098: 228: 0.001098: 228: 0.001098: 228: 0.001099: 228: 0.001099: 228: 0.001099: 228: 0.001099: 228: 0.001099: 228: 0.001099: 228: 0.001099: 228: 0.001099: 228: 0.001099: 228: 0.001099: 228: 0.001099: 228: 0.001099: 228: 0.001099: 228: 0.001099: 228: 0.001099: 239: 0.001099: 239: 0.001099: 239: 0.001099: 239: 0.001099: 239: 0.001099: 239: 0.001099: 239: 0.001099: 239: 0.001099: 239: 0.001099: 239: 0.001099: 239: 0.001099: 239: 0.001099: 239: 0.001099: 239: 0.001099: 239: 0.001099: 239: 0.001099: 239: 0.001099: 239: 0.001099: 239: 0.001099: 240: 0.001099: 241: 0.001998: 242: 0.001998: 243: 0.002097: 244: 0.00219: 245: 0.001998: 246: 0.002191: 248: 0.002199: 248: 0.002217: 249: 0.002217: 249: 0.002217: 241: 0.002217: 241: 0.002217: 241: 0.002219: 242: 0.002219: 242: 0.002219: 243: 0.002219: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002219: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199: 244: 0.002199:		i •
218: 0.001170: 210: 0.001055: 218: 0.001266: 218: 0.0002666: 220: 0.001201: 221: 0.000988: 222: 0.001207: 223: 0.001066: 224: 0.001079: 225: 0.001029: 226: 0.001029: 226: 0.000991: 227: 0.000988: 228: 0.001029: 228: 0.001029: 228: 0.000991: 228: 0.000991: 228: 0.000991: 228: 0.000991: 228: 0.000991: 228: 0.000991: 228: 0.001189: 229: 0.000981: 229: 0.000981: 229: 0.001189: 229: 0.001189: 221: 0.001189: 221: 0.001189: 221: 0.001203: 231: 0.001203: 232: 0.001203: 233: 0.000978: 234: 0.001203: 235: 0.001001: 237: 0.001001: 237: 0.001001: 237: 0.001003: 238: 0.001003: 239: 0.001001: 239: 0.001003: 239: 0.001003: 239: 0.001003: 239: 0.001003: 239: 0.001003: 239: 0.001003: 239: 0.001003: 239: 0.001003: 239: 0.001003: 239: 0.001003: 239: 0.001003: 239: 0.001003: 244: 0.001203: 245: 0.001006: 249: 0.001203: 244: 0.001203: 245: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249: 0.001006: 249:		
21C: 0.001551: 21B: 0.001265: 21B: 0.001266: 22C: 0.001006: 22C: 0.001008: 22C: 0.001008: 22C: 0.001207: 22S: 0.001007: 22S: 0.001079: 22S: 0.001079: 22S: 0.001079: 22S: 0.000971: 22P: 0.000990: 22R: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 22P: 0.001051: 23P: 0.001066: 23P: 0.001066: 23P: 0.001066: 23P: 0.001066: 23P: 0.001066: 23P: 0.001066: 23P: 0.001066: 23P: 0.001066: 23P: 0.001066: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 23P: 0.001061: 24P: 0.001262: 24P: 0.001262: 24P: 0.001217: 24P: 0.001217: 24P: 0.001217: 24P: 0.001217: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0.001218: 24P: 0		<b>.</b>
2119: 0.001055: 2118: 0.0002665: 2129: 0.0002808: 2121: 0.00030808: 2121: 0.00030808: 2122: 0.0012077: 2123: 0.0010065: 2124: 0.0010079: 2125: 0.0010209: 2126: 0.0009791: 2127: 0.0009608: 2128: 0.0009609: 2128: 0.0010209: 2129: 0.0009609: 2120: 0.0011819: 2120: 0.0011819: 2121: 0.0001809: 2121: 0.0001809: 2121: 0.0011819: 2121: 0.0001809: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2121: 0.0011819: 2221: 0.0011819: 2231: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.0011819: 2331: 0.001819: 2331: 0.001819: 2331: 0		i ±
218: 0.001216:		,
220: 0.001201:		<b>i</b> •
221: 0.00088:	21F: 0.000666:	į •
221: 0.00088:	220: 0.001304:	j t
224: 0.001066:	221: 0.000988:	j ±
224: 0.001079;	222: 0.001207:	į ±
225: 0.001297;	223: 0.001066:	<b>t</b>
226: 0.000971;	224: 0.001079;	1 ±
227: 0.000968:		*
227: 0.000968:	226: 0.000971;	1 *
229: 0.00026:	227: 0.000968:	<b>+</b>
22A: 0.001051:       1         22B: 0.001161:       1         22C: 0.001181:       1         22D: 0.000887:       1         22E: 0.001199:       2         22F: 0.000738:       2         230: 0.001214:       1         231: 0.000978:       2         232: 0.001203:       1         234: 0.001203:       1         234: 0.001203:       1         235: 0.001003:       2         237: 0.001033:       2         238: 0.001033:       1         238: 0.001235:       1         238: 0.001235:       1         239: 0.000705:       1         230: 0.001066:       2         231: 0.001067:       1         232: 0.001067:       1         238: 0.001067:       1         239: 0.000765:       1         240: 0.002137:       2         241: 0.001968:       1         242: 0.002196:       1         243: 0.002027:       2         244: 0.002162:       2         247: 0.001871:       1         248: 0.002060:       1         249: 0.002217:       2         240: 0.002217:       2 <th>228: 0.001203:</th> <th>į t</th>	228: 0.001203:	į t
22B:       0.001051:       #         22C:       0.00118:       #         22B:       0.00149:       #         22F:       0.001238:       #         230:       0.00124:       #         231:       0.000920:       #         232:       0.001203:       #         233:       0.000978:       #         234:       0.001203:       #         235:       0.001001:       #         236:       0.001003:       #         237:       0.001003:       #         238:       0.001005:       #         239:       0.00105:       #         238:       0.001066:       #         238:       0.001000:       #         238:       0.001000:       #         238:       0.001006:       #         238:       0.001006:       #         238:       0.001006:       #         239:       0.001006:       #         240:       0.002137:       #         241:       0.00166e:       #         242:       0.002196:       #         243:       0.002027:       #		<b>1</b> *
22C:       0.00116:       1         22B:       0.00149:       1         22F:       0.00124:       1         230:       0.00121:       1         231:       0.00290:       1         232:       0.00120:       1         233:       0.00978:       1         234:       0.01203:       1         235:       0.001001:       1         236:       0.001003:       1         237:       0.00123:       1         238:       0.00123:       1         238:       0.00125:       1         238:       0.00106:       1         238:       0.00106:       1         239:       0.000705:       1         230:       0.001087:       1         230:       0.001087:       1         230:       0.001087:       1         240:       0.002137:       1         241:       0.00137:       1         241:       0.002196:       1         243:       0.00207:       1         244:       0.002196:       1         245:       0.00131:       2         246: </th <th>22A: 0.001026;</th> <th>į t</th>	22A: 0.001026;	į t
22D:       0.000887:       *         22E:       0.000130:       *         230:       0.001214:       *         231:       0.00020:       *         232:       0.001203:       *         233:       0.000970:       *         234:       0.001203:       *         235:       0.001001:       *         236:       0.001003:       *         237:       0.00153:       *         238:       0.001235:       *         239:       0.000705:       *         238:       0.001066:       *         238:       0.001067:       *         238:       0.001006:       *         238:       0.001006:       *         238:       0.001006:       *         238:       0.001006:       *         238:       0.001066:       *         239:       0.000785:       *         240:       0.002137:       *         241:       0.001466:       *         242:       0.002196:       *         243:       0.002075:       *         244:       0.002162:       *	. 228: 0.001051:	1 * *
22E: 0.001149;		j to the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contr
22F: 0.000738:	22D: 0.000887:	1 4
230: 0.001214: 231: 0.000920:		<b>,</b> •
231: 0.000920:	22F: 0.000738:	*
232: 0.001203; 233: 0.000978; 234: 0.001203; 235: 0.001001; 236: 0.001003; 237: 0.001053; 238: 0.001235; 239: 0.001235; 239: 0.000705; 23h: 0.0000924; 23h: 0.001006; 23h: 0.001006; 23h: 0.001006; 23h: 0.001006; 23h: 0.001066; 23h: 0.001066; 23h: 0.001067; 23h: 0.001068; 23h: 0.001068; 23h: 0.001068; 23h: 0.001068; 23h: 0.001068; 23h: 0.001068; 24h: 0.002108; 241: 0.002196; 242: 0.00217; 243: 0.00207; 244: 0.002162; 245: 0.001918; 246: 0.002060; 247: 0.001871; 248: 0.002060; 249: 0.002106; 241: 0.002106; 242: 0.002106; 243: 0.002060; 244: 0.002106; 245: 0.002106; 246: 0.002106; 247: 0.002106; 248: 0.002106; 248: 0.002106; 248: 0.002106; 248: 0.002106; 248: 0.002106; 248: 0.002106; 248: 0.002106; 248: 0.002109; 248: 0.002206; 248: 0.002217; 248: 0.002217; 248: 0.002217; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 248: 0.002219; 249: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.002219; 240: 0.		<b>t</b> • • • • • • • • • • • • • • • • • • •
233: 0.000978; 234: 0.001203:		j *
234: 0.001203:		<b>1 *</b> '
235: 0.001081:		<b>!</b> *
236: 0.001003; 237: 0.001053; 238: 0.001235: 239: 0.000705: 23A: 0.001066; 23B: 0.000924: 23C: 0.001087; 23B: 0.001000: 23E: 0.001000: 23E: 0.001006: 23F: -0.000785: 240: 0.002137; 241: 0.001968: 242: 0.002196: 243: 0.002027; 244: 0.002162: 245: 0.001918: 246: 0.002075: 247: 0.001871: 248: 0.002060: 249: 0.002108: 241: 0.002108: 2422: 0.002108: 2433: 0.002060: 2444: 0.002108: 2455: 0.002108: 2455: 0.002108: 2455: 0.002108: 2465: 0.002108: 2477: 0.001217: 248: 0.002108: 248: 0.002060: 249: 0.002108: 248: 0.002060: 249: 0.00217: 248: 0.002060: 249: 0.00217: 248: 0.002060: 249: 0.002196: 241: 0.002060: 242: 0.00217: 243: 0.002060: 244: 0.002100: 245: 0.002060: 245: 0.002190: 246: 0.002217: 247: 0.002190: 248: 0.002245: 248: 0.002245: 248: 0.002245: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190:		<b>!</b> • * *
237: 0.001053; 238: 0.001235; 239: 0.000705:		1 *
238: 0.001235: 239: 0.000705: 23A: 0.001066: 23B: 0.001087: 23C: 0.001087: 23B: 0.001000: 23E: 0.001006: 23F: -0.00785: 240: 0.002137: 241: 0.001968: 242: 0.002196: 243: 0.00207: 244: 0.002162: 245: 0.001871: 246: 0.002075: 247: 0.001871: 248: 0.002060: 249: 0.002108: 248: 0.002060: 248: 0.002055: 248: 0.002055: 248: 0.002055: 248: 0.002055: 248: 0.002055: 248: 0.002055: 248: 0.002055: 248: 0.002055: 248: 0.002055: 248: 0.002055: 248: 0.002055: 248: 0.002055: 248: 0.002055: 248: 0.002055: 248: 0.002217: 248: 0.002055: 248: 0.002217: 249: 0.002190: 248: 0.002217: 249: 0.002190: 248: 0.002217: 249: 0.002217: 249: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002190: 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.		<b>*</b>
239: 0.000705: 23A: 0.001066: 23B: 0.000924: 23C: 0.001087: 23B: 0.001000: 23E: 0.001006: 23F: -0.000785: 240: 0.002137: 241: 0.001488: 242: 0.002196: 243: 0.002027: 244: 0.002162: 245: 0.001871: 246: 0.002075: 247: 0.001871: 248: 0.002060: 249: 0.002108: 241: 0.002108: 242: 0.002108: 243: 0.002060: 244: 0.002108: 245: 0.002060: 247: 0.002108: 248: 0.002060: 249: 0.002217: 248: 0.002245: 248: 0.002245: 248: 0.002245: 249: 0.002245: 249: 0.002245: 240: 0.002245: 241: 0.002190: 242: 0.002245: 242: 0.002245: 243: 0.002245: 244: 0.002190: 245: 0.002245: 246: 0.002245:		· · · · · · · · · · · · · · · · · · ·
23A: 0.001066: 23B: 0.000924: 23C: 0.001087: 23B: 0.001000: 23S: 0.001006: 23F: -0.000785: 240: 0.002137: 241: 0.001968: 242: 0.002196: 243: 0.002072: 244: 0.002162: 245: 0.001918: 246: 0.002075: 247: 0.001871: 248: 0.002060: 249: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248:		<u>.</u> •
23R: 0.000924: 23C: 0.001087: 23B: 0.001000: 23E: 0.001006: 23F: -0.000785: 240: 0.002137: 241: 0.001968: 242: 0.002196: 243: 0.002027: 244: 0.002162: 245: 0.001918: 246: 0.002075: 247: 0.001871: 248: 0.002060: 249: 0.002108: 249: 0.002108: 248: 0.002100: 248: 0.002060: 248: 0.002217: 240: 0.002217: 240: 0.002235: 241: 0.002190: 242: 0.002190: 242: 0.002190: 243: 0.002190: 245: 0.002190: 246: 0.002190: 247: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190:		ļ <b>1</b>
23C: 0.001087: 23B: 0.001000: 23K: 0.001006: 23F: -0.000785: 240: 0.002137: 241: 0.001968: 242: 0.002196: 243: 0.002027: 244: 0.002162: 245: 0.001918: 246: 0.002075: 247: 0.001871: 248: 0.002060: 249: 0.002060: 249: 0.002060: 249: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 248: 0.002060: 249: 0.002060: 249: 0.002060: 249: 0.002060: 249: 0.002060: 249: 0.002060: 249: 0.002060: 249: 0.002060: 249: 0.002060: 249: 0.002060: 249: 0.002060: 249: 0.002060: 240: 0.002060: 240: 0.002060: 240: 0.002060: 240: 0.002060: 240: 0.002060: 240: 0.002060: 240: 0.002017: 240: 0.002035: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002218:		*
23B: 0.001000:		
23E: 0.001006: 23F: -0.000785: 240: 0.002137: 241: 0.001968: 242: 0.002196: 243: 0.002027: 244: 0.002162: 245: 0.001918: 246: 0.002075: 247: 0.001871: 248: 0.002060: 249: 0.002108: 241: 0.002108: 242: 0.002108: 243: 0.002108: 244: 0.002217: 245: 0.002217: 246: 0.002217: 247: 0.000205: 248: 0.002217: 249: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002217: 240: 0.002218: 241: 0.0022190: 242: 0.002245: 243: 0.002190: 244: 0.002190: 245: 0.002190: 246: 0.002190: 247: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190: 248: 0.002190:		
23F: -0.000785:		! !
240: 0.002137:		,
241: 0.001968:		· ·
242: 0.002196:		, x
243: 0.002027:		T
244: 0.002162:		1
245: 0.001918:		T
246: 0.002075:		, , , , , , , , , , , , , , , , , , ,
247: 0.001871:		*
248: 0.002060:		* * * * * * * * * * * * * * * * * * *
249: 0.002108:		! * * * * * * * * * * * * * * * * * * *
24A: 0.002100:		j
24B: 0.002060:		:
24C: 0.002217:		•
24D: 0.002035:		,
24E: 0.002245:		1 *
24F: 0.002190:		
250: 0.002415:		,
		1
270000 70	F564 6466213;	270365-78
		2,000

Absolute Error, SN = 4130 (Continued)



251: 0.002013:	
252: 0.00259:	
253: 0.002068: 254: 0.002370: 255: 0.002213: 256: 0.002314: 257: 0.002207: 258: 0.002259: 258: 0.00259: 259: 0.002090: 25A: 0.001956: 25B: 0.002095: 25B: 0.002095: 25B: 0.002096: 25B: 0.002097: 25B: 0.002096: 25B: 0.002086: 25B: 0.002086: 25B: 0.002086: 25B: 0.002090: 25F: 0.001972: 260: 0.002137: 261: 0.001808: 262: 0.002022: 263: 0.001944: 264: 0.002053: 265: 0.001856: 266: 0.002020: 267: 0.001940: 268: 0.002020: 269: 0.001762:	
254: 0.002370:	
255: 0.00213:	
256: 0.002314:	
257: 0.002207:	
258: 0.002259:	
259: 0.002090:	
25A: 0.001956: 25B: 0.002095: 25C: 0.002377: 25D: 0.002086: 25E: 0.002090: 25F: 0.001972: 260: 0.002137: 261: 0.001808: 262: 0.002022: 263: 0.001944: 264: 0.002053: 265: 0.001866: 266: 0.001866: 267: 0.001866: 269: 0.001940: 269: 0.001940: 269: 0.001762:	
25B: 0.002095:	
25C: 0.002377:	
25D: 0.002086:	
25E: 0.002090:	
25F: 0.001972:	
260: 0.002137:	
261: 0.001808:	
262: 0.002022:	
263: 0.001944:	
264: 0.002053:	
265: 0.001856:	
266: 0.002042:	
267: 0.001940:	
268: 0.002020:	
269: 0.001762:	
26A: 0.001820: *	
26B: 0.001773:   *	
26C: 0.001850:	
26D: 0.001685: 1 *	
26E: 0.001910:	
26F: 0.001794:	
270: 0.001748:	
271: 0.001653:	
272: 0.001632:	
273: 0.001540:	
274: 0.001677:	
275: 0.001356:	
276: 0.001582:	
277: 0.001630:	
278: 0.001505:   t	
279: 0.001403:	
27A: 0.001464:	
278: 0.001402:	
27C: 0.001620:	
270: 0.001106:	
27E: 0.001437:	
27F: 0.001276:	
280: 0.001913:	
281: 0.001950:	
282: 0.002095:	
283: 0.001620:	
284: 0.002096: j t	
285: 0.001850:	
286: 0.001951:	
287: 0.001836: 1 ±	
288: 0.001726:	
289: 0.001690:	
28A: 0.001743:	
288: 0.001775:	
28C: 0.001551:   #	
270365-79	

Absolute Error, SN = 4130 (Continued)



288: 0.001599:	<del></del>		
288: 0.001599: 289: 0.001558: 290: 0.001558: 291: 0.001427: 292: 0.001437: 293: 0.001455: 294: 0.001422: 295: 0.001451: 296: 0.00155: 297: 0.00155: 298: 0.00158: 299: 0.00158: 299: 0.00158: 299: 0.001012: 299: 0.001012: 299: 0.001012: 299: 0.001012: 299: 0.001012: 299: 0.001012: 299: 0.001013: 299: 0.001013: 299: 0.001013: 299: 0.001066: 299: 0.001066: 299: 0.001066: 299: 0.001066: 299: 0.001066: 299: 0.001066: 299: 0.001066: 299: 0.001066: 299: 0.001066: 299: 0.001066: 299: 0.001066: 299: 0.001066: 299: 0.001066: 299: 0.001066: 299: 0.001066: 210: 0.001079: 220: 0.001079: 240: 0.000179: 241: 0.000179: 241: 0.000179: 241: 0.000179: 241: 0.000179: 241: 0.000179: 241: 0.000179: 242: 0.000179: 243: 0.000179: 244: 0.000179: 245: 0.000179: 246: 0.000179: 247: 0.000179: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.000171: 248: 0.0000171: 248: 0.0000171: 248: 0.0000171: 248: 0.0000171: 248: 0.0000171: 248: 0.0000171: 248:			
28F: 0.001556: 291: 0.001623: 292: 0.001627: 293: 0.001627: 294: 0.001621: 295: 0.001621: 295: 0.001151: 295: 0.001151: 295: 0.001111: 299: 0.001125: 299: 0.001125: 299: 0.001125: 299: 0.001125: 299: 0.001125: 299: 0.001125: 299: 0.001125: 299: 0.001125: 299: 0.001125: 299: 0.001125: 299: 0.001125: 299: 0.00125: 299: 0.00125: 299: 0.00125: 299: 0.00125: 299: 0.00056: 299: 0.00056: 299: 0.00056: 299: 0.00056: 299: 0.00059: 242: 0.0010122: 243: 0.000101: 246: 0.000971: 245: 0.000101: 246: 0.000971: 247: 0.000072: 248: 0.001122: 249: 0.000102: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000720: 248: 0.000681: 249: 0.000681: 249: 0.000681: 249: 0.000681: 249: 0.000682: 249: 0.000681: 249: 0.000682: 249: 0.000682: 249: 0.000682: 249: 0.000682: 249: 0.000682: 249: 0.000683: 249: 0.000682: 240: 0.000682: 241: 0.000682: 242: 0.000683: 243: 0.000682: 243: 0.000682: 244: 0.000683: 245: 0.000683: 247: 0.000682: 248: 0.000683: 249: 0.000683: 249: 0.000683: 249: 0.000683: 249: 0.000683: 249: 0.000683: 249: 0.000683: 249: 0.000683: 249: 0.000683: 249: 0.000683: 249: 0.000683: 249: 0.000683: 249: 0.000683: 249: 0.000683: 249: 0.000683: 249: 0.000683: 240: 0.000683: 240: 0.000683: 241: 0.000683: 242: 0.000683: 243: 0.000683: 244: 0.000683: 245: 0.000683: 245: 0.000683: 247: 0.000683: 248: 0.000683: 249: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683: 240: 0.000683:	28D: 0.0	01620:	1 .*
290: 0.001586:			1
291: 0.0014231 292: 0.0014251 294: 0.0014231 295: 0.001151: 296: 0.001306: 297: 0.001311: 298: 0.001308: 299: 0.001125: 298: 0.001308: 299: 0.001255: 298: 0.001308: 299: 0.001256: 298: 0.001269: 298: 0.001561: 298: 0.001570: 298: 0.001570: 298: 0.001570: 298: 0.001570: 299: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000750: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 209: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0.000760: 200: 0	28F: 0.0	01536:	1
292: 0.001437:	290: 0.0	01558:	<b>1 1</b>
2931 0.001255: 2944 0.001421 295 0.001151: 296: 0.001306: 297: 0.001306: 299: 0.001125: 294: 0.001125: 294: 0.001124: 295: 0.001124: 296: 0.001124: 296: 0.001124: 296: 0.001299: 299: 0.001095: 296: 0.001095: 296: 0.001095: 297: 0.0000966: 298: 0.001095: 207: 0.0000988: 2A1: 0.000099: 2A2: 0.001122: 2A3: 0.000131: 2A4: 0.000971: 2A5: 0.000199: 2A7: 0.000199: 2A7: 0.000199: 2A7: 0.000199: 2A8: 0.000199: 2A8: 0.000199: 2A8: 0.000199: 2A8: 0.000199: 2A8: 0.000199: 2A8: 0.000199: 2A8: 0.0001010: 2A8: 0.0001010: 2A8: 0.0001010: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011: 2A8: 0.0001011	291: 0.0	01423:	1 *
294: 0.001423:	292: 0.0	01437:	1 +
295: 0.001351: 296: 0.001361: 297: 0.001311: 298: 0.001308: 299: 0.001125: 29A: 0.0011060: 29B: 0.001134: 29C: 0.001134: 29C: 0.001095: 29B: 0.0000956: 29R: 0.001095: 29R: 0.0001990: 2A0: 0.0009808: 2A1: 0.00009808: 2A1: 0.00009808: 2A1: 0.00009808: 2A2: 0.001122: 2A3: 0.000913: 2A4: 0.000971: 2A5: 0.000710: 2A6: 0.000077: 2A7: 0.000087: 2A8: 0.001102: 2A9: 0.000720: 2A8: 0.0001727: 2A8: 0.000173: 2A8: 0.000173: 2A8: 0.000173: 2A8: 0.000173: 2A8: 0.000173: 2A8: 0.000173: 2A8: 0.000174: 2B8: 0.000668: 2B7: -0.000668: 2B7: -0.000668: 2B7: -0.000668: 2B7: -0.000668: 2B8: -0.000668: 2B8: -0.000668: 2B8: -0.000668: 2B8: -0.000668: 2B8: -0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000708: 2B8: 0.000707: 2B8: 0.000708: 2B8: 0.000708: 2B8: 0.000707: 2B8: 0.000708: 2B8: 0.000707: 2B8: 0.000708: 2B8: 0.000707: 2B8: 0.000708: 2B8: 0.000707: 2B8: 0.000708: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000708: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000708: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000708: 2B8: 0.000708: 2B8: 0.000707: 2B8: 0.000708: 2B8: 0.000707: 2B8: 0.000708: 2B8: 0.000707: 2B8: 0.000708: 2B8: 0.000707: 2B8: 0.000708: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000708: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000708: 2B8: 0.000707: 2B8: 0.000707: 2B8: 0.000708: 2B8: 0.000707: 2B8: 0.000708: 2B8: 0.000708: 2B8: 0.000708: 2B8: 0.000708: 2B8: 0.000708: 2B8: 0.000708: 2B8: 0.000708: 2B8: 0.000708: 2B8: 0.000708: 2B8: 0.000708: 2B8: 0.000708: 2B8: 0.0000708: 2B8: 0.0000708: 2B8: 0.000708: 2B8: 0.000708: 2B8: 0.000708: 2B8: 0.00008:	293: 0.0	01255:	<b>1</b> *
296: 0.001361:	294: 0.0	01423:	1 +
297: 0.001311: 298: 0.001308: 299: 0.001125: 29A: 0.001069: 29B: 0.001134: 29C: 0.001209: 29D: 0.000256: 29S: 0.000299: 24C: 0.000299: 24C: 0.000299: 24C: 0.000299: 24C: 0.000299: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0.000291: 24C: 0	295: 0.0	01151:	1 *
298: 0.001361: 299: 0.001125: 298: 0.00134: 299: 0.001290: 299: 0.001290: 299: 0.000285: 299: 0.001095: 299: 0.000285: 299: 0.000298: 240: 0.000298: 241: 0.000298: 241: 0.000298: 241: 0.000298: 242: 0.001122: 243: 0.000112: 245: 0.000710: 246: 0.000710: 246: 0.000710: 247: 0.00087: 247: 0.00087: 248: 0.0011402: 249: 0.000720: 24A: -0.000620: 24A: -0.000620: 24B: 0.000720: 24A: -0.000620: 24B: 0.000721: 24B: 0.000721: 24B: 0.000721: 24B: 0.000721: 24B: 0.000721: 24B: 0.000721: 24B: 0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000685: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681: 24B: -0.000681	296: 0.0	01336:	j *
299: 0.001125:	297: 0.0	01311:	j ±
298: 0.001606: 298: 0.001209: 299: 0.001209: 299: 0.001095: 296: 0.001095: 297: 0.000790: 2A01: 0.000888: 2A1: 0.000839: 2A2: 0.00122: 2A3: 0.000710: 2A5: 0.000710: 2A6: 0.000679: 2A7: 0.000679: 2A7: 0.000679: 2A7: 0.000679: 2A8: 0.000710: 2A6: 0.000679: 2A7: 0.000679: 2A7: 0.000679: 2A8: 0.000710: 2A8: 0.000710: 2A8: 0.000710: 2A8: 0.000710: 2A8: 0.000710: 2A8: 0.000720: 2A8: 0.000720: 2A8: 0.000799: 2A8: 0.000799: 2A8: 0.000799: 2A8: 0.000799: 2A8: 0.000799: 2A8: 0.000713: 2A9: 0.000713: 2B1: 0.000683: 2B2: 0.000684: 2A9: 0.000683: 2B3: 0.000704: 2B3: 0.000704: 2B3: 0.000704: 2B3: 0.000707: 2B3: 0.000708: 2B3: 0.000708: 2B3: 0.000708: 2B3: 0.000708: 2B3: 0.000708: 2B3: 0.000708: 2B3: 0.000708: 2B3: 0.000708: 2B3: 0.000708: 2B3: 0.000708: 2B4: 0.000683: 2B5: 0.000683: 2B5: 0.000707: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000707: 2B5: 0.000708: 2B5: 0.000707: 2B5: 0.000708: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.0000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.0000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.0000707:	298: 0.0	01308:	
298: 0.001606: 298: 0.001209: 299: 0.001209: 299: 0.001095: 296: 0.001095: 297: 0.000790: 2A01: 0.000888: 2A1: 0.000839: 2A2: 0.00122: 2A3: 0.000710: 2A5: 0.000710: 2A6: 0.000679: 2A7: 0.000679: 2A7: 0.000679: 2A7: 0.000679: 2A8: 0.000710: 2A6: 0.000679: 2A7: 0.000679: 2A7: 0.000679: 2A8: 0.000710: 2A8: 0.000710: 2A8: 0.000710: 2A8: 0.000710: 2A8: 0.000710: 2A8: 0.000720: 2A8: 0.000720: 2A8: 0.000799: 2A8: 0.000799: 2A8: 0.000799: 2A8: 0.000799: 2A8: 0.000799: 2A8: 0.000713: 2A9: 0.000713: 2B1: 0.000683: 2B2: 0.000684: 2A9: 0.000683: 2B3: 0.000704: 2B3: 0.000704: 2B3: 0.000704: 2B3: 0.000707: 2B3: 0.000708: 2B3: 0.000708: 2B3: 0.000708: 2B3: 0.000708: 2B3: 0.000708: 2B3: 0.000708: 2B3: 0.000708: 2B3: 0.000708: 2B3: 0.000708: 2B3: 0.000708: 2B4: 0.000683: 2B5: 0.000683: 2B5: 0.000707: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000708: 2B5: 0.000707: 2B5: 0.000708: 2B5: 0.000707: 2B5: 0.000708: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.0000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.0000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.000707: 2B5: 0.0000707:	299: 0.0	01125:	1 *
298: 0.00134: 290: 0.000856: 291: 0.000856: 291: 0.000790: 201: 0.000988: 201: 0.000988: 201: 0.000939: 202: 0.000710: 203: 0.000971: 204: 0.000710: 205: 0.000710: 205: 0.000710: 206: 0.000079: 2 207: 0.000007: 2 208: 0.000720: 2 208: 0.000720: 2 208: 0.000720: 2 208: 0.000720: 2 208: 0.000720: 2 208: 0.000720: 2 208: 0.000720: 2 208: 0.000720: 2 208: 0.000720: 2 208: 0.000720: 2 208: 0.000720: 2 208: 0.000720: 2 208: 0.000081: 2 209: 0.000713: 2 209: 0.000713: 2 209: 0.000713: 2 209: 0.000713: 2 209: 0.000713: 2 209: 0.000713: 2 209: 0.000601: 2 209: 0.000601: 2 209: 0.000704: 2 209: 0.000601: 2 209: 0.000704: 2 209: 0.000601: 2 209: 0.000704: 2 209: 0.000601: 2 209: 0.000704: 2 209: 0.000601: 2 209: 0.000704: 2 209: 0.000601: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 209: 0.000704: 2 200: 0.000704: 2 200: 0.000704: 2 200: 0.000704: 2 200: 0.000704:			į s
290: 0.001209:			1
299: 0.001095: 298: 0.001095: 299: 0.001095: 299: 0.000790: 240: 0.000122: 243: 0.00013: 244: 0.000371: 245: 0.000710: 246: 0.000879: 247: 0.000807: 248: 0.00102: 249: 0.000720: 240: 0.000720: 241: 0.000601: 248: 0.000991: 241: 0.000601: 248: 0.00013: 248: 0.00013: 248: 0.000601: 248: 0.000601: 248: 0.000601: 248: 0.000601: 248: 0.000727: 248: 0.000601: 248: 0.00073: 252: 0.000601: 253: 0.00074: 254: 0.00074: 255: 0.000601: 258: 0.000764: 258: 0.000764: 258: 0.000764: 258: 0.000764: 259: 0.00061: 259: 0.00061: 259: 0.00061: 259: 0.00061: 259: 0.00061: 259: 0.00061: 259: 0.00061: 259: 0.00061: 259: 0.00061: 259: 0.00061: 259: 0.00061: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 259: 0.000661: 250: 0.000661: 250: 0.000661: 250: 0.000661: 250: 0.00	-		i •
29%: 0.001905:			4
29F: 0.000790;			i *
2A0: 0.000808:			1 *
2A1: 0.000839: 2A2: 0.001122:			1 *
2A2: 0.00122:			1 1
2A3: 0.000913:			1
2A4: 0.000971:			·1
2A5: 0.000710:			-
2A6: 0.000879:			
2A7: 0.000807: 2A8: 0.001102: 2A9: 0.000720: 2A1: -0.000620: 2A2: 0.000799: 2A2: 0.000991: 2A2: 0.000991: 2A2: 0.000633: 2B2: 0.000633: 2B2: 0.000641: 2B2: 0.000601: 2B2:			
2A8: 0.001102: 2A9: 0.000720:			
2A9: 0.000720:			
2AA: -0.000620:			1 "
ZAB: 0.000799:			
2AC: 0.000991; 2AD: 0.000727; 2AE: 0.000684; 2AF: 0.000683; 2B0: 0.000713; 2B1: -0.000782; 2B2: 0.000601; 2B3: -0.000704; 2B4: 0.000647; 2B4: 0.000647; 2B5: -0.00085; 2B7: -0.00085; 2B7: -0.000764; 2B8: -0.000680; 2B9: -0.000764; 2B8: -0.000681; 2B9: -0.000763; 2B8: -0.000763; 2BF: 0.000763; 2BF: 0.000248; 2CC: 0.000248; 2CC: 0.00248; 2CC: 0.002275; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002171; 2CS: 0.002266;			
2AB:       0.000684:       i       i         2AF:       0.000683:       i       i         2B0:       0.0007013:       i       i         2B1:       -0.000782:       i       i         2B2:       0.000601:       i       i         2B3:       -0.000761:       i       i         2B4:       0.000685:       i       i         2B6:       -0.000685:       i       i         2B8:       0.000760:       i       i         2B8:       0.000764:       i       i         2B8:       -0.000781:       i       i         2B8:       0.000781:       i       i         2B0:       0.000707:       i       i         2BB:       0.000706:       i       i         2BB:       0.000707:       i       i         2BF:       0.000844:       i       i         2C0:       0.00246:       i       i         2C1:       0.00246:       i       i         2C1:       0.00217:       i       i         2C2:       0.002183:       i       i         2C2:       0.002366:       i			
2AE: 0.000684: 2AF: 0.000683: 2B0: 0.000713: 2B1: -0.000782: 2B2: 0.000601: 2B3: -0.000704: 2B4: 0.000647: 2B5: -0.000815: 2B7: -0.000716: 2B7: -0.000716: 2B8: 0.000685: 2B7: -0.000764: 2B8: 0.000661: 2B8: 0.000764: 2B8: 0.000764: 2B8: 0.000764: 2B8: 0.000766: 2B8: -0.000766: 2B8: -0.000761: 2B8: -0.000763: 2B8: 0.000763: 2BF: 0.000844: 2C0: 0.00248: 2C1: 0.001988: 2C2: 0.002171: 2C3: 0.002075: 2C4: 0.002275: 2C5: 0.002183: 2C6: 0.002171: 2C6: 0.002366: 2 4 2 4 2C7: 0.002171: 2 5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6			
ZAF: 0.000683: ZB0: 0.000713:			
ZB0: 0.000713: ZB1: -0.000782:			, =
281: -0.000782:		•	1 -
282: 0.000601: 283: -0.000704: 284: 0.000647: 285: -0.000815: 286: -0.000865: 287: -0.000688: 289: -0.000764: 288: 0.000764: 288: -0.000761: 288: -0.000761: 288: -0.000761: 288: 0.000763: 287: 0.000763: 287: 0.000844: 287: 0.000844: 287: 0.000844: 287: 0.000844: 287: 0.000844: 287: 0.000844: 287: 0.000248: 287: 0.002275: 288: 0.002275: 289: 0.002366:			1
283: -0.000704:			
284: 0.000647: 285: -0.000815:			
285: -0.000815:			
286: -0.000685:			! ·
2B7: -0.000716:			
2B8: 0.000688:			
289: -0.000764:		******	
28A: -0.000661:			
288: -0.000781:			!
28G: 0.000904:			
28D: 0.000707:		******	!
2BE: 0.000763:			<u> </u>
28F: 0.000844: 2C0: 0.002248: 2C1: 0.001988: 2C2: 0.002117: 2C3: 0.00205: 2C4: 0.002275: 2C5: 0.002183: 2C6: 0.002092: 2C7: 0.002171: 2C8: 0.002171:			1 *
2C0: 0.00248:			1 4
2C1: 0.001988:	, '		! *
2C2: 0.002117:			1
2C3: 0.002005:			<u>*</u>
2C4: 0.002275:			*
2C5: 0.002183:			1
2C6: 0.002092:			<u> </u>
2C7: 0.002171:			<u> </u>
208: 0.002366:			1 *
208: 0.002366:   # 270365-80			<u> </u>
270365-80	208: 0.0	02366:	± 270005 00
			2/0365-80

Absolute Error, SN = 4130 (Continued)



2C9:       0.002047:       1       4         2CB:       0.002142:       1       2         2CC:       0.002308:       1       2         2CD:       0.002226:       1       2         2CE:       0.001961:       2       2         2D0:       0.002298:       1       2         2D1:       0.001963:       1       2         2D2:       0.002106:       1       2         2D3:       0.002014:       1       2         2D4:       0.002136:       1       2         2D5:       0.001849:       1       2         2D6:       0.002152:       1       2         2D8:       0.002205:       1       2         2D9:       0.001866:       1       2         2DB:       0.002304:       1       2         2DB:       0.002308:       1       2         2DE:       0.002155:       1       2
2Ca:       0.00247:
2Ca:       0.00247:       1       1       2       2       2       2       2       2       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3       3 <td< th=""></td<>
2CB:       0.002142:       #         2CC:       0.002308:       #         2CD:       0.00226:       #         2CE:       0.002106:       #         2D0:       0.002298:       #         2D1:       0.001963:       #         2D2:       0.002106:       #         2D3:       0.002014:       #         2D4:       0.002136:       #         2D5:       0.002152:       #         2D6:       0.002152:       #         2D7:       0.002205:       #         2D8:       0.002087:       #         2D9:       0.001866:       #         2D8:       0.002304:       #         2D0:       0.002308:       #         2D0:       0.001769:       #         2DE:       0.002155:       #
2CC:       0.002308:       #         2CD:       0.002226:       #         2CE:       0.002106:       #         2D0:       0.002298:       #         2D1:       0.001963:       #         2D2:       0.002106:       #         2D3:       0.002104:       #         2D4:       0.002136:       #         2D5:       0.001849:       #         2D6:       0.002152:       #         2D7:       0.002205:       #         2D8:       0.002087:       #         2D9:       0.001866:       #         2D0:       0.002304:       #         2D0:       0.002308:       #         2D0:       0.001769:       #         2DE:       0.002155:       #
2CD: 0.002226: 2CE: 0.002106: 2CF: 0.001931: 2D0: 0.002298: 2D1: 0.001963: 2D2: 0.002106: 2D3: 0.002106: 2D4: 0.002136: 2D5: 0.001849: 2D6: 0.002152: 2D7: 0.002205: 2D8: 0.002087: 2D9: 0.001866: 2D9: 0.00234: 2D9: 0.00234: 2D9: 0.00234: 2D9: 0.00234: 2D9: 0.00234: 2D9: 0.00238: 2D0: 0.00238: 2D0: 0.002155:
2CE: 0.002106:
2CF: 0.001931: 2D0: 0.002298: 2D1: 0.001963: 2D2: 0.002106: 2D3: 0.002104: 2D4: 0.002136: 2D5: 0.001849: 2D6: 0.002152: 2D7: 0.002205: 2D8: 0.002087: 2D9: 0.001866: 2D9: 0.002304: 2D8: 0.002304: 2D8: 0.002308: 2D8: 0.002308: 2D9: 0.001769: 2D8: 0.002155:
2D0: 0.002298:
2D1: 0.001963:
2D2: 0.002106:
2D3: 0.002014:
2D4: 0.002136:
2D5: 0.001849:
2D6: 0.002152:
2D7: 0.002205:
208: 0.002087:
2D9: 0.001866:
20A: 0.002304:
2DB: 0.002234:
2DC: 0.002308:
2DD: 0.001769: 1
2DE: 0.002155:
2DF: 0.002034:
2E0: 0.001801:
281: 0.001788:
2E2: U.001813:
263: 0.001724:
2E4: 0.001537:
2E5: 0.001622:
266: 0.001797:
2E7: 0.001799: *
288: 0.001720:
2E9: 0.001537:
2EA: 0.001715: ; *
2KB: 0.001385:
2EC: 0.001687:
2BD: 0.001464:
2EE: 0.001508:
26F: 0.001373: ( a
2FU: 0.001488:
2F1: 0.001379:
2F2: 0.001508:
2F3: 0.001325:
2F4: 0.001385:
2F5: 0.001225:
2F6: 0.001381:   ±
2F7: 0.001301:   *
2F8: 0.001168:   *
2F9: 0.001136:
2FA: 0.001032:
2FB: 0.000957:   ±
2FC: 0.001102:
2FD: 0.001088:   *
2FE: 0.000999:
2FF: 0.001571:
300: 0.001484:
301: 0.001278:
302: 0.001463:
303: 0.001298:
304: 0.001282:
270365-81

Absolute Error, SN = 4130 (Continued)



,	
305: 0.001267:	1 *
306: 0.001317:	j +
307: 0.001154:	
308: 0.001373:	1
309: 0.001001:	*
30A: 0.001208:	į ž
30B: 0.001134:	<b>!</b> *
30C: 0.001258:	1 *
30D: 0.001135:	<b>1</b> • • •
30E: 0.001168:	•
30F: 0.000971:	<b>!</b>
310: 0.001021:	1 *
311: 0.000689:	1 *
312: 0.000990:	1 *
313: 0.000857:	1 *
314: 0.000944:	<b>1</b> • • • • • • • • • • • • • • • • • • •
315: 0.000651:	1 1
316: 0.000794:	<u> </u>
317: 0.000744:	
318: 0.000790:	1 *
319: 0.000702:	1 *
31A: 0.000724:	, ±
31B: 0.000613:	1 *
310: 0.000823:	1 *
31D: 0.000691:	1 *
31E: C.000789:	1 *
31F: -0.000870:	1
320: -0.000695:	1
321: -0.000923:	1
322: -0.000764:	1
323: -0.000845:	
324: -0.000707:	
325: -0.001111:	!
326: -0.000776:	
327: -0.000991:	!
328: -0.000893: t	!
329: -0.001089:	!
32A: -0.000888:	!
32B: -0.001001: *	
32C: 0.001505:	1
320: 0.001350:	<u> </u>
32E: 0.001438:	*
32F: 0.001356:	*
330: 0.001612:	1
331: 0.001368:	1
332: 0.001645:	*
333: 0.001482:	1
334: 0.001753:	
335: 0.001664:	1
336: 0.001732:	*
337: 0.001582:	*
338: 0.001661:	*
339: 0.001472: _	<u> </u>
33A: 0.001472:	* '
33B: 0.001522:	*
33C: 0.001702:	
33D: 0.001371:	1
338: 0.001545:	1
33F: 0.001281:	! * ·
340: 0.002960:	270365-82
1	2/0305-82

Absolute Error, SN = 4130 (Continued)



341:	0.002709:	į .	
	0.002828:	. 1	
1	0.002542:		
	0.002784:	1 1	
ł .	0.002719:		
	0.002590:		
1	0.002871:	1 *	
	0.003014:	<u> </u>	
	0.003003:	*	
	0.002773:	1	
	0.002744:	1	
	0.003031:	*	
	0.002672:		
	0.002854:		
	0.002906:	1	
	0.002960:	1	*
	0.002742:		
i e	0.002836:	•	
	0.002754:		
	0.003072:	!	•
1	0.002821:	!	
i	0.003011:	<u> </u>	
1	0.003037:	<u> </u>	
1	0.002763:		
1	0.002649:	*	
1	0.002595:	1	*
1	0.002773:	*	
I .	0.002793:	1	
1	0.002479:	*	
1	0.002709;		
1	0.002716:		
1	0.002505:		
,	0.002437:		
	0.002451:	1	
	0.002320:		
	0.002448:		
I .	0.002264:	!	
	0.002375:	•	
	0.002312:	<b>!</b>	
	0.002421:		
	0.002251:	*	
	0.002330:	*	
	0.002272:	*	
	0.002269:		
	0.001925:		
	0.002158:		
	0.002229:	<u> </u>	
l .	0.002246:	. *	
	0.001929:		
I .	0.002095:		,
	0.002046:	<u>.</u>	
I .	0.002085:	<b>1</b>	
	0.001876:	1	
	0.001926:	<u>.</u>	
1	0.002039:	•	
	0.001967:		
	0.001932:		
	0.002019:	*	
	0.001950:	*	
370:	0.001922:		270365-83
1			270305-83

Absolute Error, SN = 4130 (Continued)



270.	0.001815:	
)	0.001689:	1 *
		,
	0.002200:	, *
	0.002064:	,
S .	0.001764:	*
	0.001910:	*
	0.001945:	
1	0.001913:	*
	0.001866:	
	0.001889:	, *
	0.001800:	1 *
	0.001779:	
389:	0.001454:	, *
384:	0.001584:	
38B;	0.001477:	<b>*</b>
38C:	0.001469:	į <u>t</u>
	0.001268:	
	0.001562:	<b>.</b>
	0.001268:	
	0.001568:	i t
1	0.000946:	,
	0.001423:	1
	0.001232:	· · · · · · · · · · · · · · · · · · ·
		•
	0.001499:	
	0.001255:	*
	0.001087:	! *,
	0.001265:	*
	0.001421:	*
	0.001169:	<u> </u>
1	0.001269:	<b>1</b>
	0.001245:	<b>t</b>
	0.001440:	<b>*</b>
	0.001153:	<b>,</b>
39E:	0.001402:	į
39F:	0.001260:	j t
3A0:	0.001363:	<b>.</b>
3A1:	0.001145:	*
3A2:	0.001221:	
	0.001155:	i t
1	0.001452:	i e
I .	0.001302:	<u> </u>
1	0.00138:	j .
1	0.001079:	
	0.001378:	
ł	0.001043:	_
1		*
	0.001145:	,
I .	0.001207:	*
	0.001161:	*
i .	0.001133:	<u> </u>
•	0.001137:	<b>t</b>
	0.001175:	1 *
	0.001159:	
	0.000747:	į <b>*</b>
	0.000927:	į <b>t</b>
3B3:	0.000883:	<b>!</b>
3B4:	0.001127:	
	0.000784:	
1	0.001002:	į į
	0.001058:	· · · · · · · · · · · · · · · · · · ·
	0.000907:	
350:	*********	270365-84
	and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second s	

Absolute Error, SN = 4130 (Continued)



200		
	0.000752:	<b>!</b>
	0.000941:	1 *
	0.000972:	<b>, ,</b>
3BC:	0.000949:	)
36D:	0.000972:	<b>                                     </b>
3BE:	0.000996:	<b>.</b>
	0.001226:	i •
	0.001963:	•
	0.001554:	
		•
	0.001804:	<u>.</u>
	0.001950:	
	0.002170:	
305:	0.001896:	
306:	0.002087:	•
	0.001877:	#
	0.002183:	•
		•
	0.002084:	•
	0.002163:	•
	0.002036:	*
3CC:	0.002131:	<b>1</b>
3CD:	0.002017:	±
	0.001908:	*
	0.001909:	•
	0.002159:	•
		• •
	0.002189:	T .
	0.001986:	1
	0.001811:	<b>.</b>
3D4:	0.001939:	<b>.</b>
305:	0.001809:	<b>*</b>
306:	0.001920:	t
	0.001776:	
		•
	0.002066:	•
	0.001764:	*
	0.001874:	t
3DB:	0.001881:	•
3DC:	0.001942:	•
	0.001808:	
	0.001838:	
	0.001993:	•
	0.001739:	<u>,                                    </u>
	0.001712:	í
	0.001616:	<b>1</b>
3K3:	0.001576:	<b>*</b>
364:	0.001812:	<b>±</b>
365:	0.001652:	t
	0.001872:	•
	0.001730:	•
	0.001548:	
		•
	0.001693:	<b>1</b>
	0.001857:	<b>t</b>
	0.001638:	•
	0.001738:	•
3ED:	0.001581:	ė .
	0.001579:	t
	0.001780:	•
3F0:		-
	0.001451:	*
	0.001411:	*
3F2:	0.001342:	t
	0.001439:	<b>*</b>
3F4:	0.001508:	270365-85
3F5:	0.001163:	1
	0.001341:	- •
2001	0.001021:	*
	0.001340:	1
	0.001373:	<u>*</u>
	0.001098:	<b>1</b>
JFA:	0.001106:	<b>t</b>
	0.001245;	* · · · · · · · · · · · · · · · · · · ·
	0.001320:	•
	0.001084:	
JEN:		•
000		
3FE:		•
	0.000000:	270365–86


Absolute Error, SN = 4130 (Continued)



```
Won. Lin. Error. SW = 4130
               vmin=
                                                                                                vnax=
              -0.0037
                                                     + 0 -
                                                                                               0.0037
 0: -0.000000:
 1: -0.000297:
 2: -0.000256:
 3: -0.000343:
 4: 0.000031:
 5: -0.000266:
 6: -0.000134:
 7: -0.000397:
 8: 0.000007:
 9: -0.000386:
 A: -0.800210:
 B: -0.000256:
 C: 0.000075:
 D: -0.000247:
 E: -0.000199:
 F: -0.000468:
 10: -0.000000:
11: -0.000330:
12: -0.000094:
13: -0.000320:
14: 0.000040:
15: -0.000409:
16: -0.000277:
17: -0.000349:
18: -0.000009:
19: -0.000270:
IA: -0.000112:
1B: -0.000296:
1C: -0.000124:
1D: -0.000281:
.1E: -0.000132:
1F: -0.000607:
20: 0.000137:
21: -0.000162:
22: -0.000039:
23: -0.000215:
24: 0.000104:
25: 0.000028:
26: 0.000000:
27: -0.000313:
28: 0.000123:
29: -0.000085:
2A: 0.000056:
28: -0.000143:
2C: 0.000217:
20: -0.000083:
2E: 0.000061:
2F: -0.000276:
30: 0.000290:
31: 0.000008:
32: 0.000078:
33: -0.000323:
34: 0.000211:
                                                                                                    270365-30
```

Non. Lin. Error, SN = 4130





Non. Lin. Error, SN = 4130 (Continued)



```
71: 0.000442:
72: 0.000576:
73: 0.000537:
74: 0.000616:
75: 0.000216:
76: 0.000493:
77: 0.000393:
78: 0.000330:
79: 0.000111:
7A: 0.000216:
7B: 0.000158:
7C: 0.000148:
7D: -0.000060:
7E: 0.000081:
7F: -0.000601:
80: 0.000691:
81: 0.000447:
82: 0.000588:
83: 0.000434:
84: 0.000566:
85: 0.000265:
86: 0.000397:
87: 0.000157:
88: 0.000396:
89: -0.000196:
8A: 0.000339:
8B: -0.000021:
8C: 0.000166:
8D: -0.000104:
8E: -0.000163:
8F: -0.000285:
90: 0.000089:
91: -0.000055:
92: 0.000057:
93: -0.000129:
94: 0.000025:
95: -0.000194:
96: -0.000048:
97: -0.000255:
98: -0.000119:
99: -0.000445:
9A: -0.000214:
98: -0.000376:
9C: -0.000305:
9D: -0.000650:
9R: -0.000467:
9F: -0.000967:
A0: -0.000481:
Al: -0.000830:
A2: -0.000416:
A3: -0.000790:
A4: -0.000574:
A5: -0.000848:
A6: -0.000709:
A7: -0.000898:
A8: -0.000774:
A9: -0.000892:
AA: -0.000768:
AB: -0.000911:
AC: -0.000824:
                                                                  270365-35
```

Non. Lin. Error, SN = 4130 (Continued)



```
AD: -0.001097:
AE: -0.000960:
AF: -0.001154:
BO: -0.000787:
B1: -0.001021:
B2: -0.000909:
B3: -0.001024:
B4: -0.001064:
B5: -0.001152:
B6: -0.001051:
B7: -0.001199:
B8: -0.001089:
B9: -0.001260:
BA: -0.001104:
BB: -0.001284:
BC: -0.001242:
BD: -0.001376:
BE: -0.001174:
BF: -0.001735:
CO: 0.000398:
C1: 0.000097:
C2: 0.000248:
C3: 0.000109:
C4: 0.000316:
C5: -0.000054:
C6: 0.000322:
C7: -0.000018:
C8: 0.000254:
C9: 0.000018:
CA: -0.000086:
CB: 0.000005:
CC: 0.000208:
CD: -0.000113:
CE: 0.000094:
CF: -0.000093:
DO: 0.000058:
Di: -0.000191:
D2: -0.000049:
D3: -0.000445:
D4: 0.000056:
D5: -0.000306:
D6: 0.000023:
D7: -0.000145:
D8: -0.000116:
D9: -0.000231:
DA: -0.000044:
DB: -0.000158:
DC: -0.000168:
DD: -0.000455:
DE: -0.000301:
DF: -0.000633:
E0: -0.000324:
R1: -0.000830:
E2: -0.000421:
E3: -0.000605:
E4: -0.000729:
E5: -0.000709:
E6: -0.000527:
E7: -0.000672:
E8: -0.000462:
                                                               270365-36
```

Non. Lin. Error, SN = 4130 (Continued)



```
E9: -0.000694:
 EA: -0.000557:
 BB: -0.000709:
 EC: -0.000540:
 ED: -0.000752:
 BE: -0.000557:
 EF: -0.000728:
 FO: -0.000612:
 F1: -0.000989:
 F2: -0.000780:
 F3: -0.000947:
 F4: -0.000868:
 F5: -0.001156:
 F6: -0.000807:
 F7: -0.001038:
 F8: -0.001200:
 F9: -0.001222:
 FA: -0.000956:
 FB: -0.001087:
 FC: -0.000919:
 FD: -0.001063:
 FE: -0.000977:
 FF: -0.001857:
100: -0.000509:
101: -0.000843:
102: -0.000606:
103: -0.000828:
104: -0.000859:
105: -0.000982:
106: -0.000973:
107: -0.001042:
108: -0.000775:
109: -0.001040:
10A: -0.000904:
108: -0.000982:
10C: -0.000912:
10D: -0.001173:
10E: -0.001030:
10F: -0.001382:
110: -0.001240:
111: -0.001386:
112: -0.001093:
113: -0.001244:
114: -0.001240:
115: -0.001503:
116: -0.001328:
117: -0.001480:
118: -0.001401:
119: -0.001521:
11A: -0.001494:
11B: -0.001614:
11C: -0.001565:
11D: -0.001814:
11E: -0.001621:
11F: -0.002076:
120: -0.001541:
121: -0.001841:
122: -0.001701:
123: -0.001790:
124: -0.001644:
                                                              270365-37
```

Non. Lin. Error, SN = 4130 (Continued)

```
125: -0.002140:
126: -0.001946:
127: -0.001975:
128: -0.001772:
129: -0.001967:
12A: -0.001774:
128: -0.001888:
12C: -0.001948:
12D: -0.002097:
12E: -0.002048:
12F: -0.002148:
130: -0.001980:
131: -0.002243:
132: -0.002054:
133: -0.002233:
134: -0.002039:
135: -0.002342:
136: -0.002083:
137: -0.002333:
138: -0.001896:
139: -0.002125:
13A: -0.002177:
138: -0.002168:
13C: -0.001897:
130: -0.002142:
13E: -0.002018:
13F: -0.002490:
140: -0.000666:
141: -0.000700:
142: -0.000560:
143: -0.000692:
144: -0.000493:
145: -0.000724:
146: -0.000607:
147: -0.000659:
148: -0.000441:
149: -0.000712:
14A: -0.000578:
14B: -0.000517:
14C: -0.000527:
14D: -0.000753:
146: -0.000650:
14F: -0.000857:
150: -0.000688:
151: -0.000880:
152: -0.000746:
153: -0.000917:
154: -0.000747:
155: -0.000986:
156: -0.000929:
157: -0.000931:
158: -0.000731:
159: -0.001008:
15A: -0.000898:
15B: -0.000972:
15C: -0.000867:
15D: -0.001075:
15E: -0.000914:
15F: -0.001140:
160: -0.001002:
                                                              270365-38
```

Non. Lin. Error, SN = 4130 (Continued)



161: -0.001273:	* (	•
162: -0.001057:	* 1	
163: -0.001275:	* I	
164: -0.001048:	* 1	
165: -0.001502:	* 1	
166: -0.001155:	# · · · · · · · · · · · · · · · · · · ·	
167: -0.001274:	* 1	
168: -0.001100:	* 1	
169: -0.001259:	* 1	
16A: -0.000968:		
16B: -0.001205:	* - 1	
16C: -0.001170:	* '1	
16D: -0.001449:	* 1	
16E: -0.001375:	*	
16F: -0.001347:		
170: -0.001278:	± j	
171: -0.001557:	ı j	
172: -0.001365:	· i	
173: -0.001430:	<b>*</b> .	
174: -0.001328:	· • •	
175: -0.001520:	* 1	
176: -0.001455:	± į	
177: -0.001480:		
178: -0.001315:	. i	
179: -0.001617:	* j	
17A: -0.001338:	* ;	
17B: -0.001484:	* j	•
17C: -0.001486:	ı i	·
17D: -0.001679:	a j	
178: -0.001500:		
17F: -0.001611:	ı i	
180; -0.001098:		,
181: -0.001379:	* · j	
182: -0.001306:	· • • • • • • • • • • • • • • • • • • •	
183: -0.001366:	* i	
184: -0.001230:	± j	
185: -0.001478:	± į	
186: -0.001377:	ı i	
187: -0.001480:	. i	
188: -0.001309:		•
189: -0.001553:	± į	
18A: -0.001378:	* i	* 1
18B: -0.001493;	ı j	
18C: -0.001353:	i	
18D: -0.001682;	± į	•
18E: -0.001502:	* i	
18F: -0.001678:	* j	
190: -0.001229:	* i	
191: -0.001624:	· i	•
192: -0.001671:	± į	
193: -0.001674:	· i	
194: -0.001672:	t j	
195: -0.001841:	± į	
196: -0.001669:	± į	
197: -0.002024:		
198: -0.001466:	* '	
199: -0.001871:	*	
19A: -0.001688:	* i	
198: -0.001782:	•	
190: -0.001516:	•	
	•	270365-39

Non. Lin. Error, SN = 4130 (Continued)



```
19D: -0.001845:
19E: -0'.001864:
19F: -0.001909:
140: -0.001698:
IA1: -0.001943:
1A2: -0.001803:
1A3: -0.001894:
144: -0.001936:
145: -0.002146:
1A6: -0.001983:
147: -0.002040:
148: -0.001877:
149: -0.002035:
1AA: -0.001921:
1AB: -0.001896:
1AC: -0.001867:
1AD: -0.002108:
1AE: -0.001997:
1AF: -0.001807:
180: -0.001822:
181: -0.002051:
1B2: -0.001916:
183: -0.001991:
184: -0.001973:
185: -0.002108:
186: -0.002067:
187: -0.002013:
1B8: -0.002053:
189: -0.002113:
1BA: -0.001913:
18B: -0.001950:
IBC: -0.001974:
1BD: -0.002144:
1BE: -0.002055:
1BF: -0.002041:
100: -0.000629:
1C1: -0.000747:
1C2: -0.000569:
1C3: -0.000701:
1C4: -0.000497:
1C5: -0.000746:
106: -0.000533:
107: -0.000677:
1C8: -0.000419:
109: -0.000728:
1CA: -0.000699:
1CB: -0.000643:
1CC: -0.000509:
ICD: -0.000759:
1CE: -0.000676:
1CF: -0.000678:
1DO: -0.000508:
ID1: -0.000778:
102: -0.000675:
103: -0.000726:
1D4: -0.000558:
1D5: -0.000768:
106: -0.000760:
1D7: -0.000645:
108: -0.000580:
                                                               270365-40
```

Non. Lin. Error, SN = 4130 (Continued)



```
109: -0.000836:
1DA: -0.000750:
1DB: -0.000758:
1DC: -0.000715:
IDD: -0.000816:
1DE: -0.000701:
IDF: -0.000714:
1E0: -0.000663:
1E1: -0.001060:
1E2: -0.000828:
1E3: -0.001107:
1E4: -0.000802:
125: -0.001037:
1E6: -0.000803:
1E7: -0.000843:
188: -0.000702:
169: -0.001156:
1EA: -0.000861:
1EB: -0.000965:
IEC: -0.000933:
1ED: -0.001142:
16E: -0.001205:
1EF: -0.000995:
1F0: -0.000954:
1F1: -0.001179:
1F2: -0.001084:
1F3: -0.001061:
1F4: -0.001035:
1F5: -0.001099:
1F6: -0.001111:
1F7: -0.000960:
1F8: -0.000991:
1F9: -0.001178:
1FA: -0.001061:
1FB: -0.001099:
1FC: -0.001026:
IFD: -0.001248:
1FE: -0.001157:
1FF: -0.001828:
200: -0.001360:
201: -0.001583:
202: -0.001386:
203: -0.001636:
204: -0.001536:
205: -0.001584:
206: -0.001514:
207: -0.001703:
208: -0.001714:
209: -0.002021:
20A: -0.001592:
20B: -0.001799:
20C: -0.001884:
20D: -0.001994:
20E: -0.002028:
20F: -0.002225:
210: -0.001805:
211: -0.002137:
212: -0.001994:
213: -0.002071:
214: -0.001795:
                                                               270365-41
```

Non. Lin. Error, SN = 4130 (Continued)



```
215: -0.002104:
216: -0.001945:
217: -0.002001:
218: -0.001974:
219: -0.002175:
21A: -0.002187:
21B: -0.002104:
210: -0.001725:
21D: -0.002212:
21E: -0.002012:
21F: -0.002564:
220: -0.002027:
221: -0.002294:
222: -0.002127:
223: -0.002269:
224: -0.002157:
225: -0.002308:
226: -0.002268:
227: -0.002372:
228: -0.002039:
229: -0.002344:
22A: -0.002218:
22B: -0.002244:
22C: -0.002179:
22D: -0.002361:
22E: -0.002101:
22F: -0.002463:
230: -0.002088:
231: -0.002333:
232: -0.002052:
233: -0.002328:
234: -0.002104:
235: -0.002278:
236: -0.002357:
237: -0.002259:
238: -0.002078:
239: -0.002559:
23A: -0.002199:
23B: -0.002343:
23C: -0.002181:
23D: -0.002369:
23E: -0.002265:
23F: -0.002833:
240: -0.001187:
241: -0.001357:
242: -0.001130:
243: -0.001301:
244: -0.001167:
245: -0.001462:
246: -0.001157:
247: -0.001412:
248: -0.001224:
249: -0.001278:
24A: -0.001187:
24B: -0.001278:
24C: -0.001023:
24D: -0.001256:
24E: -0.001147:
24F: -0.001204:
250: -0.000930:
                                                             270365-42
```

Non. Lin. Error, SN = 4130 (Continued)



```
251: -0.001283:
252: -0.001088:
253: -0.001281:
254: -0.000930:
255: -0.001188:
256: -0.001039:
257: -0.001147:
258: -0.001096:
259: -0.001217:
25A: -0.001302:
258: -0.001214:
25C: -0.001084:
25D: -0.001276:
25E: -0.001273:
25F: -0.001343:
260: -0.001229:
261: -0.001509:
262: -0.001297:
263: -0.001426:
264: -0.001318:
265: -0.001517:
266: -0.001282:
267: -0.001485:
268: -0.001357:
269: -0.001616:
26A: -0.001509:
26B: -0.001558:
26C: -0.001582:
260: -0.001748:
26E: -0.001524:
26F: -0.001692:
270: -0.001589:
271: -0.001786:
272: -0.001708:
273: -0.001751:
274: -0.001716:
275: -0.001988:
276: -0.001813:
277: -0.001816:
278: -0.001943:
279: -0.002046:
27A: -0.001936:
27B: -0.002000:
27C: -0.001783:
270: -0.002248:
27E: -0.001869:
27F: -0.002131:
280: -0.001496:
281: -0.001510:
282: -0.001316:
283: -0.001792:
284: -0.001318:
285: -0.001615:
286: -0.001465:
287: -0.001632;
288: -0.001643:
289: -0.001730:
28A: -0.001629:
28B: -0.001698:
28C: -0.001823:
                                                              270365-43
```

Non. Lin. Error, SN = 4130 (Continued)



```
28D: -0.001855:
28E: -0.001778:
28F: -0.001942:
290: -0.001871:
291: -0.002008:
292: -0.001945:
293: -0.002128:
294: -0.001962:
295: -0.002235:
296: -0.002101:
297: -0.002178:
298: -0.002132:
299: -0.002366:
29A: -0.002433:
298: -0.002360:
290: -0.002236:
29D: -0.002541:
29E: -0.002403:
29F: -0.002609:
2A0: -0.002413:
2Al: -0.002563:
242: -0.002381:
2A3: -0.002542:
2A4: -0.002435:
2A5: -0.002697:
2A6: -0.002530:
2A7: -0.002653:
2A8: -0.002459:
2A9: -0.002742:
2AA: -0.002860:
2AB: -0.002666:
2AC: -0.002525:
2AD: -0.002741:
2AE: -0.002785;
2AF: -0.002737:
280: -0.002709:
2B): -0.003031:
2B2: -0.002823:
2B3: -0.002906:
284: -0.002780:
285: -0.003019:
286: -0.002941:
287: -0.002923:
2B8: -0.002794:
289: -0.002973:
2BA: -0.002872:
28B: -0.002943:
2BC: -0.002584:
2BD: -0.002832:
2BE: -0.002777:
2BF: -0.002698:
200: -0.001295:
201: -0.001557:
202: -0.001429:
203: -0.001542:
2C4: -0.001274:
2C5: -0.001417:
206: -0.001409:
207: -0.001382:
208: -0.001138:
                                                             270365-44
```

Non. Lin. Error, SN = 4130 (Continued)

```
209: -0.001450:
2CA: -0.001409:
2CB: -0.001366:
2CC: -0.001201:
2CD: -0.001385:
2CB: -0.001406:
2CF: -0.001532:
2D0: -0.001166:
2D1: -0.001503:
2D2: -0.001411:
2D3: -0.001554:
204: -0.001334:
205: -0.001622:
206: -0.001370:
207: -0.001369:
2D8: -0.001438:
209: -0.001660:
2DA: -0.001324:
2DB: -0.001395:
2DC: -0.001273:
ZDD: -0.001813:
2DE: -0.001428:
2DF: -0.001550:
2E0: -0.001685:
281: -0.001799:
2E2: -0.001725:
2E3: -0.001766:
264: -0.001954:
2E5: -0.001920:
2K6: -0.001747:
257: -0.001796:
2E8: -0.001776:
2F9: -0.002011:
2EA: -0.001834:
2BB: -0.002115:
2EC: -0.001915:
2ED: -0.002089:
2EE: -0.002046:
2EF: -0.002132:
2F0: -0.002069:
2F1: -0.002229:
2F2: -0.002101:
2F3: -0.002236:
2F4: -0.002177:
2F5: -0.002388:
2F6: -0.002284:
2F7: -0.002315:
2F8: -0.002449:
2F9: -0.002533:
2FA: -0.002538:
2FB: -0.002564:
2FC: -0.002471:
2FD: -0.002486:
2FE: -0.002576:
2FF: -0.002006:
300: -0.001994:
301: -0.002301:
302: -0.002168:
303: -0.002284:
304: -0.002251:
                                                             270365-45
```

Non. Lin. Error, SN = 4130 (Continued)



```
305: -0.002417:
306: -0.002269:
307: -0.002483:
308: -0.002265:
309: -0.002589:
30A: -0.002383:
30B: -0.002508:
300: -0.002336:
30D: -0.002560:
30R: -0.002428:
30F: -0.002677:
310: -0.002528:
3)1: -0.002861:
312: -0.002612:
313: -0.002746:
314: -0.002710:
315: -0.002955:
316: -0.002813:
317: -0.002864:
318: -0.002770:
319: -0.002959:
31A: -0.002888:
31B: -0.002901:
31C: -0.002742:
310: -0.002975:
31E: -0.002878:
31F: -0.003165:
320: -0.002991:
321: -0.003220:
322: -0.003083:
323: -0.003195:
324: -0.003109:
325: -0.003314:
326: -0.003130:
327: -0.003246:
328: -0.003301:
329: -0.003397:
32A: -0.003247:
32B: -0.003362:
32C: -0.002182:
32D: -0.002338:
32E: -0.002251:
32F: -0.002332:
330: -0.001979:
331: -0.002225:
332: -0.002099:
333: -0.002164:
334: -0.001894:
335: -0.002134:
336: -0.002018:
337: -0.002019:
338: -0.001991:
339: -0.002182:
33A: -0.002183:
338: -0.002134:
33C: -0.002005:
33D: -0.002338:
33E: -0.002115:
33F: -0.002380:
340: -0.000653:
                                                             270365-46
```

Non. Lin. Error, SN = 4130 (Continued)



```
341: -0.001006:
342: -0.000888:
343: -0.001175:
344: -0.000834:
345: -0.000951:
346: -0.001030:
347: -0.000951:
348: -0.000710:
349: -0.000672:
34A: -0.000854:
34B: -0.000934:
34C: -0.000648:
34D: -0.001008:
34B: -0.000828:
34F: -0.000777:
350: -0.000774:
351: -0.000994:
352: -0.000901:
353: -0.000985:
354: -0.000618:
355: -0.000920:
356: -0.000731:
357: -0.000707:
358: -0.000832:
359: -0.001047:
35A: -0.001003:
358: -0.000976:
35C: -0.000957:
35D: -0.001273:
35E: -0.000994:
35F: -0.001038:
360: -0.001150:
361: -0.001320:
362: -0.001257:
363: -0.001390:
364: -0.001263:
365: -0.001498:
366: -0.001388:
367: -0.001453:
368: -0.001295:
369: -0.001416:
36A: -0.001389:
36B: -0.001498:
36C: -0.001502:
36D: -0.001797:
36E: -0.001566:
36F: -0.001596:
370: -0.001531:
371: -0.001799:
372: -0.001684:
373: -0.001735:
374: -0.001647:
375: -0.001857:
376: -0.001809:
377: -0.001697:
378: -0.001770:
379: -0.001956:
37A: -0.001821:
37B: -0.001841:
37C: -0.001820:
                                                              270365-47
```

Non. Lin. Error, SN = 4130 (Continued)



```
37D: -0.001979:
37E: -0.002106:
37F: -0.001597:
380: -0.001784:
381: -0.002085:
382: -0.001840:
383: -0.001907:
384: -0.001890:
385: -0.001989:
386: -0.001867:
387: -0.001957:
388: -0.002029:
389: -0.002256:
38A: -0.002177:
38B: -0.002285:
38C: -0.002294:
38D: -0.002497:
38E: -0.002204:
38F: -0.002499:
390: -0.002201:
391: -0.002774:
392: -0.002398:
393: -0.002591:
394: -0.002325:
395: -0.002570:
396: -0.002590:
397: -0.002513:
398: -0.002409:
399: -0.002662:
39A: -0.002513:
39B: -0.002588:
39C: -0.002345:
39D: -0.002633:
39E: -0.002485:
39F: -0.002579:
3A0: -0.002427:
3A1: -0.002646:
3A2: -0.002572:
3A3: -0.002639:
3A4: -0.002393:
3A5: -0.002494:
3A6: -0.002609:
3A7: -0.002570:
3A8: -0.002522:
3A9: -0.002809:
3AA: -0.002658:
3AB: -0.002698:
3AC: -0.002645:
3AD: -0.002724:
3AE: -0.002721:
3AF: -0.002685:
3BO: -0.002752:
3B1: -0.003015:
382: -0.002837:
383: -0.002932:
384: -0.002689:
3B5: -0.003034:
386: -0.002817:
3B7: -0.002812:
388: -0.002965:
                                                              270365-48
```

Non. Lin. Error, SN = 4130 (Continued)



```
389: -0.003071:
3BA: -0.002884:
3BB: -0.002953:
3BC: -0.002878:
3BD: -0.002906:
3BE: -0.002784:
3BF: -0.002605:
3C0: -0.001870:
3C1: -0.002229:
3C2: -0.001980:
3C3: -0.001986:
3C4: -0.001668:
305: -0.001943:
3C6: -0.001804:
307: -0.001915:
3C8: -0.001660:
309: -0.001761:
3CA: -0.001633:
3CB: -0.001861:
3CC: -0.001768:
3CD: -0.001883:
3CE: -0.001943:
3CF: -0.001944:
300: -0.001795:
3D1: -0.001966:
302: -0.001921:
303: -0.002097:
304: -0.001970:
3D5: -0.002102:
3D6: -0.001992:
307: -0.002137:
308: -0.001848:
309: -0.002102:
3DA: -0.001942:
3DB: -0.002087:
3DC: -0.002028;
3DD: -0.002113:
3DE: -0.002034:
3DF: -0.001931:
3E0: -0.002086:
3E1: -0.002314:
3E2: -0.002311:
383: -0.002303:
3E4: -0.002068:
385: -0.002280:
386: -0.002111:
3E7: -0.002154:
388: -0.002338:
3E9: -0.002344:
3EA: -0.002181:
3EB: -0.002252:
3EC: -0.002153:
3ED: -0.002361:
3EE: -0.002264:
3EF: -0.002215:
3F0: -0.002445:
3F1: -0.002536:
3F2: -0.002507:
3F3: -0.002561:
3F4: -0.002493:
                                                              270365-49
3F5: -0.002690:
3F6: -0.002563:
3F7: -0.002565:
3F8: -0.002533:
3F9: -0.002810:
3FA: -0.002753:
3FB: -0.002666:
3FC: -0.002592:
3FD: -0.002829:
3FE: -0,002710:
3FF: 0.000000:
                                                              270365-50
```

Non. Lin. Error, SN = 4130 (Continued)



```
ONG Error, Sh = 4130
              ymin=
                                                                                              ymax=
              -0.0026
                                                    + 0 -
                                                                                             0.0026
 0: 6.000000:
 1: -0.000297:
 2: 0.000041:
 3: -0.000087:
 4: 0.000374:
 5: -0.000297:
 6: 0.000131:
 7: -0.000263:
 8: 0.000405:
 9: -0.000394:
 A: 0.000175:
 B: -0.000045:
 C: 0.000331:
 D: -0.000323:
 E: 0.000048:
 F: -0.000269:
10: 0.000467:
11: -0.000329:
12: 0.000235:
13: -0.000226:
14: 0.000361:
15: -0.000450:
16: 0.000131:
17: -0.000071:
18: 0.000339:
19: -0.000261:
1A: 0.000158:
1B: -0.000184:
IC: 0.000171:
1D: -0.000356:
1E: 0.000148:
1F: -0.000475:
20: 0.000745:
21: -0.000300:
22: 0.000122:
23: -0.000175:
24: 0.000319:
25: -0.000076:
26: -0.000027:
27: -0.000314:
28: 0.000436:
29: -0.000208:
2A: 0.000141:
2B: -0.000200:
2C: 0.000361:
2D: -0.000301:
2E: 0.000144:
2F: -0.000338:
30: 0.000567:
31: -0.000282:
32: 0.000069:
33: -0.000401:
34: 0.000534:
                                                                                                  270365-87
```

DNL Error, SN = 4130



```
35: -0.000277:
36: 0.000231:
37: -0.000272:
38: 0,000516:
39: -0.000223:
3A: 0.000211:
38: -0.000232:
3C: 0.000202:
3D: -0.000081:
3E: 0.000225:
3F: -0.000788:
40: 0.002423:
41: -0.000496:
42: 0.000331:
43: -0.000199:
44: 0.000210:
45: -0.000516:
46: 0.000443:
47: -0.000304:
48: 0.000292:
49: -0.000294:
4A: 0.000217:
4B: -0.000212:
4C: 0.000250:
4D: -0.000286:
4B: 0.000185:
4F: -0.000379:
50: 0.000508:
51: -0.000218:
52: -0.000111:
53: -0.000072:
54: 0.000256:
55: -0.000270:
56: 0.000109:
57: -0.000139:
58: 0.000185:
59: -0.000258:
5A: 0.000221:
5B: -0.000115:
5C: 0.000161:
5D: -0.000327:
5E: 0.000212:
5F: -0.000584:
60: 0.000485:
61: -0.000274:
62: 0.000201:
63: -0.000208:
64: 0.000118:
65: -0.000304:
66: 0.000170:
67: -0.000218:
68: 0.000056:
69: -0.000176:
6A: -0.000006:
68: 0.000008:
6C: 0.000122:
6D: -0.000339:
6E: 0.000203:
6F: -0.000201:
70: 0.000206:
                                                                                              270365-88
```

DNL Error, SN = 4130 (Continued)



```
71: -0.000356:
72: 0.000133:
73: -0.000038:
74: 0.000078:
75: -0.000400:
76: 0.000277:
77: -0.000100:
78: -0.000063:
79: -0.000218:
7A: 0.000104:
7B: -0.000058:
70: -0.000009:
7D: -0.000209:
7E: 0.000141:
7F: -0.000683:
80: 0.001293:
81: -0.000244:
82: 0.000141:
83: -0.000154:
84: 0.000131:
85: -0.000300:
86: 0.000131:
87: -0.000240:
88: 0.000239:
89: -0.000593:
8A: 0.000535:
88: -0.000361:
8C: 0.000188:
80: -0.000271:
8E: -0.000059:
8F: -0.000121:
90: 0.000374:
91: -0.000145:
92: 0.000113:
93: -0.000187:
94: 0.000154:
95: -0.000219:
96: 0.000145:
97: -0.000207:
98: 0.000136:
99: -0.000326:
9A: 0.000230:
98: -0.000161:
90: 0.000070:
90: -0.000345:
9E: 0.000183:
9F: -0.000500:
AU: 0.000485:
Al: -0.000349:
A2: 0.000414:
A3: -0.000374:
A4: 0.000215:
A5: -0.000273:
A6: 0.000138:
A7: -0.000189:
A8: 0.000124:
A9: -0.000118:
AA: 0.000123:
AB: -0.000142:
AC: 0.000086:
                                                                              270365-89
```

DNL Error, SN = 4130 (Continued)

```
AD: -0.000273:
AE: 0.000137:
AF: -0.000194:
BO: 0.000366:
B1: -0.000233:
B2: 0.000111:
B3: -0.000115:
B4: -0.000039:
B5: -0.000088:
B6: 0.000100:
B7: -0.000147:
B8: 0.000109:
B9: -0.000171:
BA: 0.000156:
BB: -0.000180:
BC: 0.000041:
BD: -0.000134:
BE: 0.000202:
BF: '-0.000561:
CO: 0.002134:
C1: -0.000301:
C2: 0.000150:
C3: -0.000138:
C4: 0.000206:
C5: -0.000371:
C6: 0.000377:
C7: -0.000341:
C8: 0.000272:
C9: -0.000235:
CA: -0.000105:
CB: 0.000091:
CC: 0.000203:
CD: -0.000322:
CE: 0.000207:
CF: -0.000187:
DO: 0.000151:
D1: -0.000250:
D2: 0.000142:
D3: -0.000396:
D4: 0.000501:
D5: -0.000362:
D6: 0.000329:
D7: -0.000169:
D8: 0.000029:
D9: -0.000115:
DA: 0.000186:
DB: -0.000113:
DC: -0.000010:
DD: -0.000287:
DE: 0.000153:
DF: -0.000331:
EO: 0.000308:
El: -0.000506:
E2: 0.000409:
E3: -0.000184:
B4: -0.000124:
E5: 0.000020:
E6: 0.000181:
E7: -0.000145:
E8: 0.000210:
                                                                                           270365-90
```

**DNL Error, SN = 4130** (Continued)



```
E9: -0.000232:
 EA: 0.000136:
 EB: -0.000151:
 EC: 0.000168:
 ED: -0.000212:
 EE: 0.000195:
 EF: -0.000171:
 FO: 0.000115:
 F1: -0.000376:
 F2: 0.000208:
 F3: -0.000167:
 F4: 0.000078:
 F5: -0.000287:
 F6: 0.000348:
 F7: -0.000231:
 F8: -0.000161:
 F9: -0.000022:
 FA: 0.000265:
 FB: -0.000130:
 FC: 0.000167:
 FD: -0.000144:
 FE: 0.000086:
 FF: -0.000880:
100: 0.001348:
101: -0.000334:
102: 0.000236:
103: -0.000222:
104: -0.000030:
105: -0.000123:
106: 0.000008:
107: -0.000068:
108: 0.000266:
109: -0.000265:
10A: 0.000136:
108: -0.000078:
10C: 0.000069:
10D: -0.000260:
10E: 0.000142:
10F: -0.000352:
110: 0.000142:
111: -0.000146:
112: 0.000292:
113: -0.000150:
114: 0.000003:
115: -0.000263:
116: 0.000174:
117: -0.000151:
118: 0.000078:
119: -0.000120:
11A: 0.000027:
11B: -0.000120:
11C: 0.000048:
11D: -0.000248:
11E: 0.000192:
11F: -0.000455:
120: 0.000535:
121: -0.000300:
122: 0.000139:
123: -0.000088:
124: 0.000145:
                                                                                270365-91
```

DNL Error, SN = 4130 (Continued)



```
125: -0.000496:
126: 0.000193:
127: -0.000028:
128: 0.000202:
129: -0.000194:
12A: 0.000192:
128: -0.000114:
12C: -0.000060:
12D: -0.000148:
12E: 0.000048:
12F: -0.000100:
130: 0.000168:
131: -0.000263:
132: 0.000188:
133: -0.000178:
134: 0.000193:
135: -0.000303:
136: 0.000259:
137: -0.000250:
138: 0.000436:
139: -0.000228:
13A: -0.000052:
138: 0.000008:
13C: 0.000271:
130: -0.000245:
13E: 0.000123:
13F: -0.000471:
140: 0.001823:
141: -0.000033:
142: 0.000139:
143: -0.000132:
144: 0.000199:
145: -0.000231:
146: 0.000116:
147: -0:000051:
148: 0.000217:
149: -0.000271:
14A: 0.000134:
14B: 0.000060:
14C: -0.000010:
14D: -0.000225:
14E: 0.000102:
14F: -0.000207:
150: 0.000168:
151: -0.000191:
152: 0.000133:
153: -0.000171:
154: 0.000170:
155: -0,000239:
156: 0.000056:
157: -0.000001:
158: 0.000199:
159: -0.000277:
15A: '0.000110:
15B: -0.000074:
15C: 0.000104:
15D: -0.000207:
15E: 0.000160:
15F: -0.000226:
160: 0.000138:
                                                                                       270365-92
```

DNL Error, SN = 4130 (Continued)

```
161: -0.000271:
162: 0.000215:
163: -0.000217:
164: 0.000226:
165: -0.000454:
166: 0.000347:
167: -0.000119:
168: 0.000173:
169: -0.000158:
16A: 0.000290:
16B: -0.000237:
16C: 0.000035:
160: -0.000279:
16E: 0.000073:
16F: 0.000027:
170: 0.000069:
171: -0.000279:
172: 0.000191:
173: -0.000064:
174: 0.000101:
175: -0.000192:
176: 0.000065:
177: -0.000025:
178: 0.000164:
179: -0.000301:
17A: 0.000278:
178: -0.000146:
17C: -0.000001:
17D: -0.000193:
17E: 0.000178:
17F: -0.000110:
180: 0.000512:
181: -0.000281:
182: 0.000073:
183: -0.000060:
184: 0.000135:
185: -0.000247:
186: 0.000100:
187: -0.000103:
188: 0.000171:
189: -0.000244:
18A: 0.000174:
18B: -0.000114:
18C: 0.000139:
18D: -0.000329:
18E: 0.000180:
18F: -0.000176:
190: 0.000448:
191: -0.000395:
192: -0.000046:
193: -0.000003:
194: 0.000001:
195: -0.000168:
196: 0.000171:
197: -0.000355:
198: 0.000558:
199: -0.000405:
19A: 0.000182:
19B: -0.000093:
19C: 0.000265:
                                                                    270365-93
```

DNL Error, SN = 4130 (Continued)



```
190: -0.000329:
19E: -0.000018:
19F: -0.000045:
1A0: 0.000210:
1A1: -0.000244:
1A2: 0.000139:
1A3: -0.000091:
144: -0.000041:
1A5: -0.000210:
146: 0.000162:
1A7: -0.000057:
1A8: 0.000163:
149: -0.000158:
1AA: 0.000114:
1AB: 0.000024:
IAC: 0.000028:
1AD: -0.000240:
1AE: 0.000110:
1AF: 0.000189:
1BO: -0.000014:
181: -0.000229:
1B2: 0.000134:
183: -0.000075:
184: 0.000018:
185: -0.000135:
1B6: 0.000041:
187: 0.000053:
188: -0.000040:
1B9: -0.000060:
1BA: 0.000200:
1BB: -0.000037:
1BC: -0.000024:
IBD: -0.000169:
1BE: 0.000088:
1BF: 0.000013:
1CO: 0.001412:
1C1: -0.000118:
1C2: 0.000178:
103: -0.000132:
IC4: 0.000203:
1C5: -0.000248:
106: 0.000212:
107: -0.000144:
108: 0.000258:
109: -0.000309:
ICA: 0.000028:
1CB: 0.000056:
1CC: 0.000133:
1CD: -0.000250:
ICE: 0.000083:
1CF: -0.000002:
100: 0.000169:
1D1: -0.000269:
102: 0.000102:
103: -0.000051:
1D4: 0.000168:
105: -0.000210:
1D6: 0.000007:
107: 0.000115:
1D8: 0.000064:
                                                                                 270365-94
```

DNL Error, SN = 4130 (Continued)

```
1D9: -0.000256:
IDA: 0.000086:
1DB: -0.000008:
10C: 0.000042:
1DD: -0.000101:
IDE: 0.000115:
1DF: -0.000013:
1EO: 0.000050:
1E1: -0.000396:
162: 0.000231:
1E3: -0.000279:
1E4: 0.000305:
1E5: -0.000235:
1B6: 0.000233:
1E7: -0.000039:
1E8: 0.000140:
1E9: -0.000454:
1BA: 0.000295:
1EB: -0.000104:
1EC: 0.000031:
1ED: -0.000208:
1EE: -0.000063:
1EF: 0.000209:
lF0: 0.000041:
IF1: -0.000225:
1F2: 0.000094:
1F3: 0.000023:
1F4: 0.000025:
1F5: -0.000064:
IF6: -0.000011:
1F7: 0.000150:
1F8: -0.000031:
1F9: -0.000186:
1FA: 0.000116:
1FB: -0.000038:
1FC: 0.000073:
1FD: -0.000222:
1FE: 0.000090:
1FF: -0.000671:
200: 0.000468:
201: -0.000223:
202: 0.000196:
203: -0.000249:
204: 0.000099:
205: -0.000048:
206: 0.000070:
207: -0.000189:
208: -0.000011:
209: -0.000307:
20A: 0.000429:
20B: -0.000207:
200: -0.000085:
200: -0.000109:
20B: -0.000034:
20F: -0.000197:
210: 0.000420:
211: -0.000332:
212: 0.000142:
213: -0.000076:
214: 0.000275:
                                                                   270365-95
```

DNL Error, SN = 4130 (Continued)



```
215: -0.000309:
216: 0.000159:
217: -0.000056:
218: 0.000026:
219: -0.000200:
21A: -0.000012:
218: 0.000082:
21C: 0.000379:
210: -0.000487:
21R: 0.000199:
21F: -0.000551:
220: 0.000536:
221: -0.000267:
222: 0.000167:
223: -0.000142:
224: 0.000111:
225: -0.000151:
226: 0.000040:
227: -0.000104:
228: 0.000333:
229: -0.000305:
22A: 0.000125:
22B: -0.000026:
22C: 0.000065:
22D: -0.000182:
22E: 0.000260:
22F: -0.000362:
230: 0.000374:
231: -0.000245:
232: 0.000281:
233: -0.000276:
234: 0.000223:
235: -0.000173:
236: -0.000079:
237: 0.000098:
238: 0.000180:
239: -0.000481:
23A: 0.000359:
23B: -0.000143:
230: 0.000161:
23D: -0.000188:
23E: 0.000104:
23F: -0.000568:
240: 0.001646:
241: -0.000170:
242: 0.000226:
243: -0.000170:
244: 0.000133:
245: -0.000295:
246: 0.000305:
247: -0.000255:
248: 0.000187:
249: -0.000053:
24A: 0.000090:
24B: -0.000091:
24C: 0.000255:
24D: -0.000233:
24E: 0.000108:
24F: -0.000056:
250: 0.000273:
                                                                                    270365-96
```

DNL Error, SN = 4130 (Continued)



```
251: -0.000353:
252: 0.000194:
253: -0.000192:
254: 0.000350:
255: -0.000258:
256: 0.000149:
257: -0.000108:
258: 0.000050:
259: -0.000120:
25A: -0.000085:
25B: 0.000087:
25C: 0.000130:
25D: -0.000192:
25E: 0.000002:
25F: -0.000069:
260: 0.000113:
261: -0.000280:
262: 0.000212:
263: -0.000129:
264: 0.000107:
265: -0.000198:
266: 0.000234:
267: -0.000203:
268: 0.000128:
269: -0.000259:
26A: 0.000106:
26B: -0.000048:
26C: -0.000024:
26D: -0.000166:
26E: 0.000223:
26F: -0.000167:
270: 0.000102:
271: -0.000196:
272: 0.000077:
273: -0.000043:
274: 0.000035:
275: -0.000272:
276: 0.000174:
277: -0.000003:
278: -0.000126:
279: -0.000103:
27A: 0.000109:
27B: -0.000063:
270: 0.000216:
27D: -0.000465:
278: 0.000379:
27F: -0.000262:
280: 0.000635:
281: -0.000014:
282: 0.000193:
283: -0.000476:
284: 0.000474:
285: -0.000297:
286: 0.000149:
287: -0.000166:
288: -0.000011:
289: -0.000087:
28A: 0.000101:
288: -0.000069:
28C: -0.000125:
                                                                      270365-97
```

DNL Error, SN = 4130 (Continued)



```
28D: -0.000032:
288: 0.000077:
28F: -0.000164:
290: 0.000070:
291: -0.000136:
292: 0.000062:
293: -0.000183:
294: 0.000166:
295: -0.000273:
296: 0.000133:
297: -0.000076:
298: 0.000045:
299: -0.000234:
29A: -0.000066:
29B: 0.000072:
29C: 0.000123:
29D: -0.000304:
29E: 0.000137:
29F: -0.000206:
240: 0.000196:
2A1: -0.000150:
2A2: 0.000181:
2A3: -0.000160:
244: 0.000106:
2A5: -0.000262:
246: 0.000167:
2A7: -0.000123:
2A8: 0.000193:
2A9: -0.000283:
2AA: -0.000117:
2AB: 0.000193:
2AC: 0.000140:
2AD: -0.000215:
ZAE: -0.000044:
2AF: 0.000047:
280: 0.000028:
281: -0.000322:
2B2: 0.000207:
283: -0.000082:
2B4: 0.000125:
285: -0.000239:
286: 0.000078:
287: 0.000017:
288: 0.000128:
289: -0.000179:
2BA: 0.000101:
2BB: -0.000071:
2BC: 0.000359:
28D: -0.000248:
2BE: 0.000054:
2BF: 0.000079:
200: 0.001402:
201: -0.000261:
202: 0.000127:
203: -0.000113:
2C4: 0.000268:
205: -0.000143:
2C6: 0.000007:
207: 0.000027:
208: 0.000243:
                                                                                270365-98
```

**DNL Error, SN = 4130** (Continued)



```
209: -0.000312:
2CA: 0.000040:
2CB: 0.000043:
2CC: 0.000164:
2CD: -0.000183:
2CE: -0.000021:
2CF: -0.000126:
200: 0.000365:
2D1: -0.000336:
2D2: 0.000091:
203: -0.000143:
2D4: 0.000220:
205: -0.000288:
206: 0.000251:
2D7: 0.000001:
208: -0.000069:
2D9: -0.000222:
2DA: 0.000336:
208: -0.000071:
2DC: 0.000122:
2DD: -0.000540:
2DE: 0.000384:
2DF: -0.000122:
2E0: -0.000134:
2B1: -0.000114:
2B2: 0.000073:
2E3: -0.000040:
2E4: -0.000188:
225: 0.000033:
2E6: 0.000173:
2R7: -0.000049:
2E8: 0.000019:
2E9: -0.000234:
2EA: 0.000176:
2EB: -0.000281:
2EC: 0.000200:
2ED: -0.000174:
2EE: 0.000042:
2EF: -0.000086:
2F0: 0.000063:
2F1: -0.000160:
2F2: 0.000127:
2F3: -0.000134:
2F4: 0.000058:
2F5: -0.000211:
2F6: 0.000104:
2F7: -0.000031:
2F8: -0.000134:
2F9: -0.000083:
2FA: -0.000005:
2FB: -0.000026:
2FC: 0.000093:
2FD: -0.000015:
2FB: -0.000090:
2FF: 0.000570:
300: 0.000011:
301: -0.000307:
302: 0.000133:
303: -0.000116:
304: 0.000032:
                                                                     270365-99
```

**DNL Error, SN = 4130** (Continued)



```
305: -0.000166:
306: 0.000148:
307: -0.000214:
308: 0.000217:
309: -0.000323:
30A: 0.000205:
30B: -0.000125:
30C: 0.000172:
30D: -0.000224:
30%: 0.000131:
30F: -0.000248:
310: 0.000148:
311: -0.000333:
312: 0.000249:
313: -0.000134:
314: 0.000035:
315: -0.000244:
316: 0.000141:
317: -0.000051:
318: 0.000094:
319: -0.000189:
31A: 0.000070:
31B: -0.000012:
31C: 0.000158:
31D: -0.000233:
31E: 0.000096:
31F: -0.000286:
320: 0.000173:
321: -0.000229:
322: 0.000137:
323: -0.000112:
324: 0.000086:
325: -0.000205:
326: 0.000183:
327: -0.000116:
328: -0.000054:
329: -0.000096:
32A: 0.000149:
32B: -0.000114:
32C: 0.001180:
32D: -0.000156:
32E: 0.000086:
32F: -0.000081:
330: 0.000352:
331: -0.000245:
332: 0.000125:
333: -0.000064:
334: 0.000270:
335: -0.000240:
336: 0.000116:
337: -0.000001:
338: 0.000027:
339: -0.000190:
33A: -0.000001:
33B: 0.000048:
33C: 0.000128:
33D: -0.000332:
33R: 0.000222:
33F: -0.000265:
340: 0.001727:
                                                                                     270365-A0
```

DNL Error, SN = 4130 (Continued)



```
341: -0.000352:
342: 0.000117:
343: -0.000287:
344: 0.000340:
345: -0.000116:
346: -0.000079:
347: 0.000078:
348: 0.000241:
349: 0.000037:
34A: -0.000181:
348: -0.000080:
34C: 0.000285:
34D: -0.000360:
34E: 0.000180:
34F: 0.000050:
350: 0.000002:
351: -0.000219:
352: 0.000092:
353: -0.000083:
354: 0.000366:
355: -0.000302:
356: 0.000188:
357: 0.000024:
358: -0.000125:
359: -0.000215:
35A: 0.000044:
35B: 0.000026:
35C: 0.000018:
35D: -0.000315:
35E: 0.000278:
35F: -0.000044:
360: -0.000112:
361: -0.000169:
362: 0.000062:
363: -0.000132:
364: 0.000127:
365: -0.000235:
366: 0.000109:
367: -0.000064:
368: 0.000157:
369: -0.000121:
36A: 0.000027:
36B: -0.000109:
36C: -0.000004:
36D: -0.000294:
36E: 0.000231:
36F: -0.000030:
370: 0.000065:
371: -0.000268:
372: 0.000114:
373: -0.000050:
374: 0.000087:
375: -0.000210:
376: 0.000048:
377: 0.000111:
378: -0.000073:
379: -0.000186:
37A: 0.000135:
37B: -0.000020:
37C: 0.000020:
                                                                  270365-A1
```

DNL Error, SN = 4130 (Continued)

```
37D: -0.000158:
37E: -0.000127:
37F: 0.000509:
380: -0.000187:
381: -0.000301:
382: 0.000244:
383: -0.000066:
384: 0.000016:
385: -0.000098:
386: 0.000121:
387: -0.000090:
388: -0.000072:
389: -0.000226:
38A: 0.000078:
38B: -0.000107:
38C: -0.000009:
38D: -0.000202:
38E: 0.000292:
38F: -0.000294:
390: 0.000298:
391: -0.000572:
392: 0,000375:
393: -0.000192:
394: 0.000265:
395: -0.000245:
396: -0.000019:
397: 0.000076:
398: 0.000104:
399: -0.000252:
39A: 0.000148:
39B: -0.000075:
39C: 0.000243:
39D: -0.000288:
39E: 0.000147:
39F: -0.000093:
3A0: 0.000151:
3A1: -0.000219:
3A2: 0.000074:
3A3: -0.000066:
344: 0.000245:
3A5: -0.000101:
3A6: -0.000114:
3A7: 0.000038:
348: 0.000047:
3A9: -0.000286:
3AA: 0.000150:
3AB: -0.000039:
3AC: 0.000052:
3AD: -0.000079:
3AE: 0.000003:
3AF: 0.000036:
380: -0.000067:
3B1: -0.000262:
3B2: 0.000178:
383: -0.000095:
3B4: 0.000242:
3B5: -0.000344:
386: 0.000216:
3B7: 0.000004:
3B8: -0.000152:
                                                                    270365-A2
```

DNL Error, SN = 4130 (Continued)

```
3B9: -0.000106:
3BA: 0.000187:
388: -0.000069:
3BC: 0.000075:
3BD: -0.000028:
3BE: 0.000122:
3BF: 0.000178:
3CO: 0.000735:
3C1: -0.000359:
3C2: 0.000248:
3C3: -0.000005:
3C4: 0.000318:
3C5: -0.000274:
306: 0.000139:
307: -0.000111:
3C8: 0.000254:
309: -0.000100:
3CA: 0.000127:
3CB: -0.000228:
3CC: 0.000093:
3CD: -0.000115:
3CE: -0.000060:
3CP: -0.000000:
3D0: 0.000148:
3D1: -0.000171:
302: 0.000045:
303: -0.000176:
304: 0.000126:
305: -0.000131:
3D6: 0.000109:
397: -0.000145:
3D8: 0.000288:
309: -0.000253:
30A: 0.000159:
3DB: -0.000145:
3DC: 0.000059:
3DD: -0.000085:
3DE: 0.000078:
3DF: 0.000103:
3E0: -0.000155:
3E1: -0.000228:
3R2: 0.000003:
3E3: 0.000008:
3E4: 0.000234:
3E5: -0.000211:
3E6: 0.000168:
3E7: -0.000043:
3E8: -0.000183:
3E9: -0.000005:
3EA: 0.000162:
3EB: -0.000070:
3EC: 0.000098:
3ED: -0.000208:
3EE: 0.000096:
3EF: 0.000049:
3F0: -0.000230:
3F1: -0.000091:
3F2: 0.000029:
3F3: -0.000054:
3F4: 0.000067:
                                                                       270365-A3
3F5: -0.000196:
3F6: 0.000126:
3F7: -0.000002:
3F8: 0.000031:
3F9: -0.000276:
3FA: 0.000056:
3FB: 0.000087:
3FC: 0.000073:
3FD: -0.000237:
3FR: 0.000118:
3FF: 0.000000:
                                                                      270365-A4
```

DNL Error, SN = 4130 (Continued)



DX A1	ray, SW = 4130			
	y <b>a</b> in=		+ + +	ymax=
	-0.0020	+ 0 -		0.0020
_	·			
	0.001074:	!	t·	
	0.001175:	!	*	
	0.001175: 0.001175:			
	0.001275:	:		
	0.001075:		*	
6:	0.001075:	i	4	
	0.001275:	j		
	0.001275:	i	*	
9:	0.001175:	l l	<b>±</b>	
A:	0.001075:	1 ,	t	
	0.001075:	ļ .	• •	
	0.001275:			
	0.001075:	!		* *
	0.001075:	!	*	
	0.001175:	!		
	0.001275: 0.001175:	1	•	
	0.001175:			
	0.001075:	ľ	•	
	0.001175:	i		
	0.001175:	i	<b>*</b> .	
	0.001175:	i	*	
17:	0.001175:	į į		
18:	0.001175:	1	*	
	0.001075:	1	•	
	0.001075:	!	•	*
	0.001275:	´ !		
	0.001275:	•	N.	
	0.001175: 0.001175:	!		
	0.001175:		•	
	0.001275:	, ;	•	
,	0.001175:	ï		
	0.001175:	ì	<b>±</b>	
	0.001275:	i	<b>*</b> ,	
	0.001275:	i	<b>*</b>	
25:	0.001175:	1		
26:	0.001275:	1	<b>*</b>	
	0.001275:	1	•	
	0.001175:	ı	*	•
29:	0.001375:	!		
2A:	0.001275:	!		
	0.001175:	!	, <b>1</b>	
	0.001175:	!	I .	
	0.001175: 0.001375:	!	*	
	0.001375: 0.001075:	,		
	0.001075: 0.001175:	i	•	
	0.001075:	i	t	
	0.001075:	i	* *	
	0.000975:	i	t	
	0.001275:	i		

Repeatability Error, SN = 4130



j5:	0.001175:	1	t	
36:		1	<b>*</b>	
37:	0.001275:	1	ž.	
	0.001075:	!	* .	
1	0.001275:	!	*	
3A:	0.001275:	!		
3B: 3C:	0.001175: 0.001175:	!		
3D:	0.001175:	!	•	
3R:	0.001175:	ì	<u>-</u>	
3F:	0.001375:	i		
40:	0.001275:	ì	1	
41:	0.001275:	i	*	
42:	0.001075:	j	t	
43:	0.001075:	1	*	
44:	0.001275:	1	t	
45:	0.001175:	ł	t	
46:	0.001175:	į.	ŧ	
47:	0.001075:	ļ.	* .	
48:	0.001175:	!	<b>1</b>	
49:	0.001175:	!	#	
4A:	0.001175:	!	<b>1</b>	
4B: 4C:	0.001275: 0.001375:	!	1	
4D:	0.001075:	1		
4E:	0.001375:	i	*	
4F:	0.001075:	i	*	
50:	0.001175:	i	t	
51:	0.001175:	i	t	
52:	0.001175:	i	t	
53:	0.000975:	+	t	
54:	0.000975:	I	t	
55:	0.001075:	ı	± .	
56:	0.001175:	1	t	
57:	0.001275:	!	t	
58:	0.001275:	!		
1	0.001175:		*	
II.	0.001075: 0.001075:	1		
	0.001275:	r I	* *	
50:	0.001075:	i		
58:	0.001175:	i	t	
	0.001175:	i	t	
	0.000975:	i	±	•
l .	0.001075:	ĺ	, <b>±</b>	
62:	0.001075:	1	<b>1</b>	
1	0.001275:	1		
	0.001275:	ı	± .	
65:	0.001075:	!	<b>*</b>	
66:	0.001175:	!	*	
	0.001375:	ţ	<b>t</b>	
	0.001075:			
	0.001075: 0.001075:	ļ		
	0.001075:	1	•	
	0.001175:	1		
	0.001175:	1	•	
	0.001175:	;	<u>-</u>	
	0.001075:	i	t .	
	0.001075:	ï	±	
1		•	2703	65-52

Repeatability Error, SN = 4130 (Continued)



71:	0.001375:	
72:	0.001175:	· .
73:		1
74:	0.001175:	1
75:		1
76:		1 4
77:		
78:	0.00)175:	
79:	0.001275:	•
7A:		· •
7B:		
70:	0.001375:	, <u> </u>
7D:	0.001375:	•
7E:	0.001175:	1
7F:	0.001075:	, 1
80:	0.001275:	*
81:	0.001175:	•
82:	0.001275:	<u>.</u>
83:	0.001275:	,
84:		!
85:		i *
86:	0.001175:	
87:		
1	0.001075:	
1	0.001075:	
	0.001075:	<b>.</b>
	0.001075:	
8C:	0.001075:	
1	0.001175:	
85:	0.001075:	
1	0.001175:	i
	0.001175:	*
	0.001175:	±
l .	0.001275:	*
	0.001175:	
ı	0.001075:	•
	0.001175:	
1	0.001275:	<b>.</b>
i i	0.001075:	
l .	0.001175:	* •
I .	0.001175:	
i	0.001275:	
	0.001175:	,   •
	0.001175:	
	0.001275:	±
	0.001275:	
	0.001175:	*
	0.001075:	1
Al:	0.001175:	]
, A2:	0.001075:	
	0.001275:	· •
l l	0.001075:	• • • • • • • • • • • • • • • • • • •
	0.001175:	· 
	0.001275:	
	0.001375:	
	0.001375:	
	0.001075:	1
	0.001175:	1
	0.001075:	
1	0.001075:	1
	·	270365-53
1		

Repeatability Error, SN = 4130 (Continued)



AD: 0.00175; AE: 0.00175; AE: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0.00175; BF: 0				
AP: 0.00175; AP: 0.00175; BP: 0				
AP: 0.00175; BP: 0	AD:	0.001075:	i	t .
AF 0.001075:	1		i	<b>t</b>
Bil: 0.001075; Bil: 0.001275; Bil: 0.001275; Bil: 0.000275; Bil: 0.000975; Bil: 0.000975; Bil: 0.001075; Bil: 0.001075; Bil: 0.001275; Bil: 0.001275; Bil: 0.001275; Bil: 0.001175; Bil: 0.00175; Bil: 0.001175; Bil: 0.			i	±
B31			i	<b>t</b>
Nat	II .		i	±
831 0.001275: 842 0.000975: 853 0.001175: 864 0.001275: 875 0.001275: 886 0.001275: 887 0.001275: 888 0.001175: 888 0.001175: 889 0.001275: 881 0.001175: 881 0.001175: 881 0.001175: 882 0.001175: 883 0.001175: 884 0.001175: 885 0.001175: 886 0.001175: 887 0.001175: 887 0.001175: 888 0.001175: 889 0.001175: 889 0.001175: 889 0.001175: 889 0.001175: 880 0.001175: 880 0.001175: 880 0.001175: 881 0.001175: 882 0.001175: 883 0.001175: 884 0.001175: 885 0.001175: 886 0.001175: 887 0.001175: 888 0.001175: 889 0.001175: 899 0.001175: 899 0.001175: 899 0.001175: 899 0.001175: 899 0.001175: 899 0.001175: 899 0.001175: 899 0.001275: 899 0.001175: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.001275: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175: 899 0.00175	B2:			ŧ
Bell 0.000975: Bell 0.00175: Bell 0.00175: Bell 0.00175: Bell 0.001275: Bell 0.001275: Bell 0.001275: Bell 0.00175: Cell 0.00175	II .		İ	<b>*</b>
BS: 0.00175: BS: 0.00175: BS: 0.00175: BS: 0.00175: BS: 0.00175: BS: 0.00175: BS: 0.00175: BS: 0.00175: BS: 0.00175: BS: 0.00175: BS: 0.00175: BS: 0.00175: BS: 0.00175: BS: 0.00175: BS: 0.00175: BS: 0.00175: BS: 0.00175: BS: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0.00175: CC: 0			i	<b>t</b>
BE: 0.00175: B2: 0.001275: B3: 0.001275: B3: 0.001275: B4: 0.001175: B5: 0.001175: B5: 0.001175: B6: 0.001075: B7: 0.00175: B8: 0.001175: B8: 0.001175: B8: 0.001175: B8: 0.001175: B8: 0.001175: B8: 0.001175: B8: 0.001275: C1: 0.001275: C2: 0.001275: C3: 0.00175: C4: 0.00175: C5: 0.00175: C6: 0.00175: C7: 0.001275: C8: 0.00175: C8: 0.00175: C9: 0.00175: C1: 0.00175: C1: 0.00175: C2: 0.00175: C3: 0.00175: C4: 0.00175: C5: 0.00175: C6: 0.00175: C7: 0.00175: C8: 0.00175: C8: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C9: 0.00175: C	1		į	<b>t</b>
BF: 0.00175: BR: 0.001275: BR: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO: 0.00175: CO:	II .		i	*
B8:	I .		i	ż
B91	!		i	*
Ba: 0.001175:	,		i	<b>*</b>
BB: 0.00175: BC: 0.00175: BC: 0.00175: BC: 0.00175: BC: 0.00175: BC: 0.00175: CC: 0.001275: CC: 0.001275: CC: 0.001275: CC: 0.00175: CC			i	<b>1</b>
BC: 0.001075: BB: 0.001175: BB: 0.001175: BF: 0.001175: CO: 0.001275: C1: 0.001275: C2: 0.001075: C3: 0.000175: C4: 0.001175: C5: 0.001175: C5: 0.001175: C6: 0.001175: C7: 0.001275: C7: 0.001275: C8: 0.001175: C8: 0.001175: C9: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C9	l .		i	t
BD: 0.001175: BE: 0.001175: BF: 0.001175: C1: 0.001275: C1: 0.001275: C2: 0.001075: C3: 0.000975: C4: 0.001175: C5: 0.001175: C6: 0.001175: C6: 0.001175: C7: 0.001275: C8: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C9			i	<b>±</b>
BE: 0.001175:       *         BF: 0.001175:       *         C1: 0.001275:       *         C1: 0.001275:       *         C2: 0.001075:       *         C4: 0.001175:       *         C5: 0.001175:       *         C7: 0.001275:       *         C8: 0.001175:       *         C9: 0.001175:       *         C9: 0.001175:       *         C9: 0.001175:       *         C8: 0.001175:       *         C8: 0.001175:       *         C8: 0.001275:       *         D0: 0.001275:       *         D1: 0.001075:       *         D2: 0.001275:       *         D3: 0.001275:       *         D4: 0.001175:       *         D5: 0.001175:       *         D6: 0.001175:       *         D7: 0.001275:       *         D8: 0.001175:       *         D8: 0.001175:       *         D9: 0.001275:       *         D8: 0.001175:       *			i	<b>t</b>
BF: 0.00175:	·		i	<b>*</b>
C0: 0.001275:			i	ŧ
C1: 0.001275:			i	<b>t</b>
C2: 0.001075:			i	•
C3: 0.00975: C4: 0.001175:				<b>t</b>
C4: 0.001175: C5: 0.001175: C6: 0.001175: C7: 0.001275: C8: 0.001175: C9: 0.001175: C9: 0.001175: C9: 0.001175: C1: 0.001275: C8: 0.001375: C8: 0.001375: C8: 0.001375: C8: 0.001275: C8: 0.001275: C8: 0.001275: C8: 0.001275: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.001175: C8: 0.00175: C8: 0.001275: C8:			i	<b>#</b>
CS: 0.001175; C6: 0.001175; C7: 0.001275; C8: 0.001175; C9: 0.001175; C9: 0.001175; C1: 0.001275; C2: 0.001275; C3: 0.001375; C4: 0.001375; C5: 0.001275; C6: 0.001275; C7: 0.001275; C8: 0.001175; C9: 0.001275; C9	1		i	*
C6: 0.00175;	1		i	±
C7: 0.001275:			i	ż
CG: 0.001175:	1		i	<b>*</b>
C9: 0.00175:			i	*
CA: 0.001075: CB: 0.001375: CC: 0.001275: CC: 0.001275: CE: 0.001175: CE: 0.001175: CF: 0.001275:  DO: 0.001775:  DI: 0.001075:  DI: 0.001075:  DI: 0.001275:  DI: 0.001275:  DI: 0.001275:  DI: 0.001275:  DI: 0.001175:  DI: 0.001275:  DI: 0.001175:		i	<b>t</b>	
CB: 0.001375;			j	*
CC: 0.001275:			İ	<b>1</b>
CD: 0.001275; CE: 0.001175; CF: 0.001275; DO: 0.001275; DI: 0.001075; DI: 0.001075; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001275; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI: 0.001175; DI			i	<b>t</b>
CE: 0.00175: CF: 0.001275: D0: 0.00175: D1: 0.001075: D2: 0.001275: D3: 0.001275: D4: 0.001175: D5: 0.001175: D6: 0.00175: D7: 0.001275: D8: 0.001175: D8: 0.001175: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0			i	
CF: 0.001275:			j	<b>*</b>
D0: 0.00175: D1: 0.001075: D2: 0.001275: D3: 0.001275: D4: 0.001175: D5: 0.001175: D6: 0.001075: D7: 0.001275: D8: 0.001175: D8: 0.001175: D8: 0.001175: D9: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8: 0.001275: D8:			i	*
D2: 0.001275:	,		i	<b>±</b>
D2: 0.001275:	D1:	0.001075:	1	<b>±</b>
D4: 0.001175: D5: 0.001175: D6: 0.001075:  D7: 0.001275: D8: 0.001175:  D8: 0.001175:  D9: 0.001275:  D9: 0.001275:  D8: 0.001175:  D8: 0.001275:  D9: 0.001275:  D9: 0.001275:  D1: 0.001275:  D2: 0.001275:  D3: 0.001275:  D4: 0.001275:  D5: 0.001275:  D6: 0.001275:  D7: 0.001275:  D8: 0.001275:  D8: 0.00175:  D9: 0.001275:  9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0.001275: D9: 0			1	ŧ
D5: 0.00175: D6: 0.001075: D7: 0.001275: D8: 0.001175: D9: 0.001275:  D8: 0.001175:  D9: 0.001275:  D8: 0.001175:  D8: 0.001275:  D8: 0.00175:  D8: 0.00175:  D8: 0.00175:  D8: 0.00175:  D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00175: D8: 0.00	D3:	0.001275:	1	±
D6: 0.001075:			1	± .
D7: 0.001275: D8: 0.001175: D9: 0.001275:  D8: 0.001175:  D8: 0.001175:  D8: 0.001175:  D8: 0.001175:  D8: 0.001275:  D9: 0.001275:  D9: 0.001275:  D9: 0.001275:  D9: 0.001275:  D9: 0.001275:  D9: 0.001275:  D9: 0.001275:  D9: 0.001275:  D9: 0.001175:  D9: 0.00	D5:	0.001175:	1	*
D7: 0.001275: D8: 0.001175: D9: 0.001275:  D8: 0.001175:  D8: 0.001175:  D8: 0.001175:  D8: 0.001175:  D8: 0.001275:  D9: 0.001275:  D9: 0.001275:  D9: 0.001275:  D9: 0.001275:  D9: 0.001275:  D9: 0.001275:  D9: 0.001275:  D9: 0.001275:  D9: 0.001175:  D9: 0.00	II .		1	±
D9: 0.001275:			1	
D9: 0.001275:	D8:	0.001175:	ŧ	±
DA: 0.001175:  DB: 0.001175:  DC: 0.001275:  DD: 0.001275:  DE: 0.001275:  DF: 0.001275:  E0: 0.001275:  E0: 0.00175:  E1: 0.000975:  E2: 0.001275:  E3: 0.001175:  E4: 0.00175:  E5: 0.00175:  E6: 0.00175:  E7: 0.00175:  E8: 0.00175:  E8: 0.00175:  E8: 0.00175:  E8: 0.00175:  E8: 0.00175:  E8: 0.00175:  E8: 0.00175:  E8: 0.00175:  E8: 0.00175:  E8: 0.00175:  E8: 0.00175:  E8: 0.00175:  E8: 0.00175:			1	<b>*</b>
DC: 0.001275:			1	t
DD: 0.001275:	DB:	0.001175:	1	•
DE: 0.001275:	DC:	0.001275:	1	*
DF: 0.001275: E0: 0.001175: E1: 0.000975: E2: 0.001275: E3: 0.001175: E3: 0.001175: E4: 0.001175: E5: 0.001075: E5: 0.001075: E5: 0.00175: E6: 0.001175: E7: 0.001175: E8: 0.001175: E8: 0.001175: E8: 0.001175: E8: 0.001175:	DD:		1	*
DF: 0.001275: E0: 0.001175: E1: 0.000975: E2: 0.001275: E3: 0.001175: E3: 0.001175: E4: 0.001175: E5: 0.001075: E5: 0.001075: E5: 0.00175: E6: 0.001175: E7: 0.001175: E8: 0.001175: E8: 0.001175: E8: 0.001175: E8: 0.001175:	II .		1	· • •
E1: 0.000975:	DF:		1	±
E2: 0.001275:			1	<b>t</b>
E3: 0.001175:			1	*
E4: 0.001175:			1	±
E5: 0.001075:	E3:	0.001175:	ŧ	<b>*</b> ,
E6: 0.001175:	E4:	0.001175:	1	<b>t</b>
E7: 0.001175:			l .	<b>t</b>
E8: 0.001175:			1	<b>t</b>
E8: 0.001175:   ± 270365-54			•	<b>*</b>
270365-54	E8:	0.001175:	1	1
				2/0365-54

Repeatability Error, SN = 4130 (Continued)



£9:	0.001375:	1	
	0.001175:	i	*
EB:	0.001175:	i	•
EC:	0.001075:	i	<b>t</b>
ED:	0.001375:	i	1
	0.001375:	i	1
EF:	0.001275:		, <b>t</b>
FO:	0.001175:	ı	<b>±</b>
F1:	0.001175:	1	*
F2:	0.001175:	ı	±
F3:	0.001275:	į	*
F4:	0.001175:	1	
F5:	0.001275:	1 .	*
F6:	0.001075:	1	*
F7:		į	±
	0.001075:	1	± į
1	0.001375:	1	*
	0.001275:	l l	*
FB:	0.001175:	1	*
	0.001275:	1	*
FD:	0.001275:	· ·	*
	0.001275:	i	*
I .	0.001275:	!	. *
	0.001075:		<b>t</b> .
	0.001175:	!	*
	0.001275:	<u> </u>	. *
P .	0.001075:	<u>.</u>	*
1	0.001075:		* _
	0.001175: 0.001175:		1
		;	:
	0.001175: 0.001275:	:	·•
1	0.001375:	1	•
•	0.001275:	i	± -
	0.001075:	i	<u>.                                      </u>
1	0.001075:	i	<u>.</u>
	0.001175:	i	
1	0.001175:	í	
	0.001275:	i	· •
	0.001275:	i e	ŧ
	0.001075:	1	t .
	0.001075:		•
	0.001175:	i	*
•	0.001175:	İ	*
	0.001175:	1	*
	0.001175:	1	*
	0.001375:	1	. ★
118:	0.001275:	1	*
	0.001275:	1	•
lla:	0.001175:	l l	±
11B:	0.001175:	1	•
	0.001175:	*	<b>t</b>
	0.001175:	\$	•
	0.001175:	1	*
	0.001175:	1	*
	0.001275:	!	*
	0.001175:	!	•
	0.001175:	!	
	0.001175:	1	
124:	0.001175:	I	\$ 270365-55
			210303-33

Repeatability Error, SN = 4130 (Continued)



125: 0.001175:	
125: 0.001175:	
126: 0.001175:	
127: 0.001275:	
128: 0.001075:	
129: 0.001175:	
12A: 0.001275:	
12B: 0.001175:	
12C: 0.001175:	
12D: 0.001275:	
12E: 0.001075:	
12F: 0.001275:	
130: 0.001175:	
131: 0.001175:	
132: 0.001075:	
133: 0.001075:	
134: 0.001275:	
135: 0.001275:	
136: 0.001275:	
137: 0.001075:	
138: 0.001175:	
139: 0.001275:	
13A: 0.001175:	
138: 0.001275:	
13C: 0.001175:	
130: 0.001175:	
138: 0.001275:	
13F: 0.001075:	
140: 0.001075:	
141: 0.001075:	
142: 0.001075:	
143: 0.001075:	
144: 0.001175:	
145: 0.001275:	
146: 0.001375:	
147: 0.001375:	
148: 0.001275:	
149: 0.001275:	
14A: 0.001275:	
14B: 0.001275: 1 ±	
14C: 0.001375:	
14D: 0.001375:	
14E: 0.001175:	
14F: 0.001175:	
150: 0.001175:	
151: 0,001275: t	
152; 0.001375;	
153: 0.001275:   t	
154: 0.001275: } #	
155: 0.001175:	
156: 0.001175:	
157: 0.001275:	
150: 0.001175:	
159: 0.00175: 1 15A: 0.00175: 1	
15A: 0.001175:	
150: 0.001275: 1 t	
150: 0.00175: 1 150: 0.001375: 1	
150: 0.001575; ±	
15E: 0.001275:	
160: 0.001375:	
270365-	56
270005-	

Repeatability Error, SN = 4130 (Continued)



	161.	0.001275:	
		0.001175:	
		0.001175:	'
		0.001275:	
1		0.001175:	
1		0.001175:	1
1		0.001375:	
		0.001375:	
	169:	0.001475:	
	16A:	0.001175:	j ±
		0.001075:	<b>t</b>
		0.001275:	. •
		0.001275:	<b>!</b>
		0.001175:	<b>,</b>
		0.001175:	. •
		0.001275:	*
		0.001275:	
		0.001175:	
1		0.001175:	*
ŀ		0.001275: 0.001275:	
		0.001275:	
		0.001175:	
		0.001275:	•
		0.001275:	
		0.001075:	
İ		0.001275:	•
		0.001175:	
		0.001275:	
	17E:	0.001075:	±
*		0.001275:	. •
		0.001275:	<b>!</b>
		0.001375:	
		0.001375:	•
	183:		<b>.</b>
		0.001375; 0.001275;	, "
		0.001275:	* · · · ·
1		0.001075:	
		0.001275:	•
İ		0.001175:	
1		0.001175:	
1.		0.001275:	, <b>.</b>
		0.001275:	<b>.</b>
	18D:	0.001275:	i • • • • • • • • • • • • • • • • • • •
	18E:	0.001175:	<u> </u>
		0.001275:	±
		0.001175:	, <b>*</b>
1		0.001275:	
		0.001175:	t t
1		0.001175:	. *
		0.001075:	*
		0.001375:	,*
		0.001275: 0.001175:	· · · · · · · · · · · · · · · · · · ·
		0.001175:	* .
		0.00175:	• •
1		0.001375:	. <u> </u>
		0.001275:	,
		0.001175:	<u>*</u>
			270365–57

Repeatability Error, SN = 4130 (Continued)



190			
199: 0.001275:   1 199: 0.001275:   2 1A01: 0.001275:   2 1A12: 0.001375:   4 1A13: 0.001275:   4 1A13: 0.001475:   4 1A14: 0.001275:   4 1A15: 0.00175:   4 1A15: 0.00175:   4 1A16: 0.00175:   4 1A17: 0.001275:   4 1A18: 0.001275:   4 1A18: 0.001275:   4 1A19: 0.001275:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001			
199: 0.001275:   1 199: 0.001275:   2 1A01: 0.001275:   2 1A12: 0.001375:   4 1A13: 0.001275:   4 1A13: 0.001475:   4 1A14: 0.001275:   4 1A15: 0.00175:   4 1A15: 0.00175:   4 1A16: 0.00175:   4 1A17: 0.001275:   4 1A18: 0.001275:   4 1A18: 0.001275:   4 1A19: 0.001275:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001375:   4 1A19: 0.001	19D:	0.001275:	<b>*</b>
IAI: 0.001275:			<b>.</b>
IAL: 0.001275:	19F:	0.001275:	j *
1.42	140:	0.001275:	j t
List   0.00175;   1			<b>*</b>
1.44	1		<b>1</b>
1.65   0.00175;	1		į
1A6: 0.001275:			1 *
1A7: 0.001275:			1
LAS: 0.001375:			
1AS    0.001375;			
1AA:   0.001275:	1		<b>.</b>
1AB:   0.001275;			
1AC:   0.001175:	1		
ADC   0.001175;	II.		. *
LAR: 0.001175:			
1AF.   0.00175;	1		•
180: 0.001375:	1		
181: 0.001375:	1		
182: 0.000975:			"
183:   0.00175:			· ·
184   0.001075;	i		•
185: 0.001375:	f .		" " " " " " " " " " " " " " " " " " "
186: 0.001375:			
167: 0.001175:			•
188:   0.001175:			<b>t</b>
189: 0.00175:	I.		į .
1BA:       0.001475:       #         1BC:       0.001475:       #         1BD:       0.001275:       #         1BB:       0.001175:       #         1BF:       0.001175:       #         1C0:       0.001175:       #         1C1:       0.001175:       #         1C2:       0.001175:       #         1C3:       0.001275:       #         1C4:       0.001275:       #         1C5:       0.001275:       #         1C6:       0.001175:       #         1C7:       0.001175:       #         1C8:       0.001375:       #         1C9:       0.001175:       #         1C0:       0.001375:       #         1C1:       0.001275:       #         1C2:       0.001275:       #         1C3:       0.001275:       #         1C4:       0.001275:       #         1C5:       0.001275:       #         1C6:       0.001275:       #         1C7:       0.001275:       #         1C8:       0.001275:       #         1C9:       0.001275:       #			
1BC: 0.001175:			*
1BB: 0.001275:	1		*
18E: 0.001175:	IBC:	0.001175:	1
18F: 0.001175:	1BD:	0.001275:	<b>.</b>
100: 0.001175:	1BE:	0.001175:	<b>!</b>
1C1: 0.001175:	18F:	0.001175:	1
1C2:       0.00175:       #         1C3:       0.001275:       #         1C4:       0.001375:       #         1C5:       0.00175:       #         1C6:       0.001175:       #         1C7:       0.00175:       #         1C8:       0.00175:       #         1C8:       0.001075:       #         1C8:       0.001075:       #         1CC:       0.001275:       #         1CF:       0.001275:       #         1D1:       0.001275:       #         1D2:       0.001275:       #         1D3:       0.001275:       #         1D4:       0.001275:       #         1D5:       0.001275:       #         1D5:       0.001275:       #         1D5:       0.001275:       #			<b>!</b>
1C3: 0.001275:			l
1C4:       0.001375:			<b>*</b>
1C5: 0.001275:			<b>!</b>
1C6: 0.001175:			<b>!</b>
1C7: 0.001175:			*
1C8:       0.001375:       #         1C9:       0.001075:       #         1CA:       0.001075:               #         1CB:       0.001275:               #         1CC:       0.001375:               #         1CE:       0.001275:               #         1CF:       0.001075:               #         1D1:       0.001275:               #         1D2:       0.001275:               #         1D3:       0.001275:               #         1D4:       0.001275:               #         1D5:       0.001275:               #         1D5:       0.001275:               #	1		*
1C9: 0.001175:		•	•
1CA:       0.001075:               #         1CB:       0.001075:               #         1CC:       0.001275:               #         1CB:       0.001275:               #         1CF:       0.001075:               #         1D0:       0.001175:               #         1D1:       0.001275:               #         1D2:       0.001275:               #         1D3:       0.001275:               #         1D4:       0.001275:               #         1D5:       0.001275:               #			•
1CB:       0.001075:               #         1CC:       0.001275:               #         1CD:       0.001275:               #         1CF:       0.001075:               #         1D0:       0.001175:               #         1D1:       0.001275:               #         1D2:       0.001275:               #         1D3:       0.001275:               #         1D4:       0.001275:               #         1D5:       0.001275:               #         1D5:       0.001275:               #	1	·	·
1CC:       0.001275:               #         1CB:       0.001275:               #         1CF:       0.001075:               #         1D0:       0.001175:               #         1D1:       0.001275:               #         1D2:       0.001275:               #         1D3:       0.001275:               #         1D4:       0.001275:               #         1D5:       0.001275:               #         1D5:       0.001275:               #			<u>-</u>
1CD:       0.001375:			
1CE:       0.001275:			*
1CF:       0.001075:			. * ·
1D0:       0.001175:               ±         1D1:       0.001275:               ±         1D2:       0.001275:               ±         1D3:       0.001275:               ±         1D5:       0.001275:               ±         1D5:       0.001275:               ±			,
1D1:       0.001275:               #         1D2:       0.001275:               #         1D3:       0.001275:               #         1D4:       0.001275:               #         1D5:       0.001275:               #			•
1D2: 0.001275:			•
1D3: 0.001275:			•
1D4: 0.001275:   ± 1D5: 0.001275:   ±			
1D5: 0.001275:			
			<b>.</b>
			· • *
107: 0.001175:			<b>*</b>
1D8: 0.001275:			<b>*</b>
270365-58			270365-58

Repeatability Error, SN = 4130 (Continued)



109:	0.001275:	<b>*</b> *
IDA:	0.001275:	<u> </u>
1DB:	0.001175:	I
1DC:	0.001175:	<b>!</b>
1DD:	0.001275:	<b>*</b>
IDE:	0.001175:	į
1DF:	0.001375:	<b>,</b>
1£0:	0.001375:	j *
	0.001075:	1 1
ł	0.001275:	į t
	0.001175:	<b>.</b>
1	0.001175:	<b>.</b>
1	0.001275:	į t
	0.001175:	į ·
ł	0.001275:	į ±
	0.001175:	<u>.</u>
	0.001175:	
	0.001175:	` <b>.</b>
	0.001075:	<u>.</u>
l e e e e e e e e e e e e e e e e e e e	0.001275:	i •
	0.001275:	i ·
	0.001175:	
	0.001275:	i •
	0.001375:	
i e	0.001075:	
	0.001175:	•
	0.001574:	,
	0.001275:	,
l e e e e e e e e e e e e e e e e e e e	0.001175:	
	0.001175:	·
	0.001275:	, !
	0.001175:	, 1
	0.001175:	1
1	0.001175:	
	0.001275:	, !
i e	0.001275:	*
	0.001175:	-
l .	0.001275:	- 1
1	0.001275:	•
1	0.001275:	
	0.001375:	*
	0.001375:	• • • • • • • • • • • • • • • • • • •
	0.001175:	•
	0.001175:	•
i e	0.001275:	•
	0.001175:	
ì	0.001375:	*
	0.001275:	*
	0.001175:	# # # # # # # # # # # # # # # # # # #
	0.001175:	* .
	0.001275:	* ·
	0.001275:	
	0.001275:	!
	0.001175:	<u>.</u>
	0.001175:	*
	0.001175:	*
	0.001175:	*
	0.001075:	<b>*</b>
	0.001275:	•
214:	0.001175:	<b>*</b>
		270365-59

Repeatability Error, SN = 4130 (Continued)

215: 0.001275; 216: 0.401275; 217: 0.001275; 218: 0.001275; 219: 0.001275; 2110: 0.001275; 2111: 0.001275; 2112: 0.001275; 2112: 0.001275; 2113: 0.001275; 2114: 0.001275; 2115: 0.001275; 2116: 0.001275; 2117: 0.001275; 2118: 0.001275; 2119: 0.001275; 2110: 0.001275; 2110: 0.001275; 2110: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 2111: 0.001275; 211				*	
210: 0.001275:					
210: 0.001275:	215.	0.001275+			
217: 0.001275: 218: 0.001275: 219: 0.001275: 2118: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2119: 0.001275: 2	1		1		
218   0.001275;			1	•	
2191   0.001975;			!		
21At 0.00175;			1		
218   0.001275;	1		ì	t	
21C;	•		i		
21D: 0.00175: 21F: 0.00175: 21F: 0.00175: 22P: 0.001375: 221: 0.001375: 221: 0.001375: 222: 0.001375: 223: 0.001375: 224: 0.00175: 225: 0.001375: 226: 0.00175: 227: 0.001375: 228: 0.00175: 227: 0.00175: 228: 0.00175: 229: 0.001275: 220: 0.001275: 221: 0.00175: 222: 0.00175: 223: 0.00175: 224: 0.00175: 225: 0.00175: 226: 0.00175: 227: 0.00175: 228: 0.00175: 229: 0.00175: 221: 0.00175: 221: 0.00175: 221: 0.00175: 221: 0.00175: 222: 0.00175: 223: 0.00175: 224: 0.00175: 225: 0.00175: 226: 0.00175: 227: 0.00175: 228: 0.00175: 229: 0.00175: 231: 0.00175: 231: 0.00175: 232: 0.00175: 233: 0.00175: 234: 0.00175: 235: 0.00175: 236: 0.00175: 237: 0.00175: 238: 0.00175: 239: 0.00175: 239: 0.00175: 239: 0.00175: 239: 0.00175: 239: 0.00175: 239: 0.00175: 239: 0.00175: 239: 0.00175: 239: 0.00175: 239: 0.00175: 239: 0.00175: 239: 0.00175: 239: 0.00175: 239: 0.00175: 239: 0.00175: 230: 0.00175: 231: 0.00175: 232: 0.00175: 233: 0.00175: 234: 0.00175: 235: 0.00175: 236: 0.00175: 237: 0.00175: 238: 0.00175: 239: 0.00175: 240: 0.00175: 241: 0.00175: 242: 0.00175: 243: 0.00175: 244: 0.00175: 245: 0.00175: 246: 0.00175: 247: 0.00175: 248: 0.00175: 249: 0.00175: 240: 0.00175: 241: 0.00175: 242: 0.00175: 243: 0.00175: 244: 0.00175: 245: 0.00175: 246: 0.00175: 247: 0.00175: 248: 0.00175: 249: 0.00175: 240: 0.00175: 241: 0.00175: 242: 0.00175: 243: 0.00175: 244: 0.00175: 245: 0.00175: 246: 0.00175: 247: 0.00175: 248: 0.00175: 249: 0.00175: 240: 0.00175: 241: 0.00175: 242: 0.00175: 243: 0.00175: 244: 0.00175: 245: 0.00175: 246: 0.00175: 247: 0.00175: 248: 0.00175: 249: 0.00175: 249: 0.00175: 240: 0.00175: 241: 0.00175: 241: 0.00175: 242: 0.00175: 243: 0.00175: 244: 0.00175: 245: 0.00175: 246: 0.00175: 247: 0.00175: 248: 0.00175: 249: 0.00175: 249: 0.00175: 241: 0.00175: 241: 0.00175: 241: 0.00175: 242: 0.00175: 243: 0.00175: 244: 0.00175: 245: 0.00175: 246: 0.00175: 247: 0.00175: 248: 0.00175: 249: 0.00175: 249: 0.00175: 249: 0.00175: 249: 0.00175: 240: 0.00175: 241: 0.00175: 241: 0.00175: 242: 0.00175: 243: 0.00175: 244: 0.00175: 245: 0.			i		
21E: 0.00175;       1         21F: 0.001275;       221: 0.001375;         221: 0.001375;       1         222: 0.001375;       1         223: 0.001375;       1         224: 0.001375;       1         225: 0.001375;       1         226: 0.001375;       1         227: 0.001375;       1         228: 0.001275;       1         229: 0.001275;       2         220: 0.001275;       1         220: 0.00175;       1         221: 0.00175;       1         222: 0.00175;       1         223: 0.00175;       1         231: 0.00175;       1         232: 0.00175;       1         233: 0.00175;       1         234: 0.00175;       1         235: 0.00175;       1         236: 0.00175;       1         237: 0.00175;       1         238: 0.00175;       1         239: 0.00175;       1         239: 0.00175;       1         231: 0.00175;       1         232: 0.00175;       1         233: 0.00175;       1         234: 0.00175;       1         238: 0.00175;       1     <			i		
21F:       0.001375:			i	<b>t</b>	
220: 0.001275; 221: 0.001275; 222: 0.001375; 223: 0.001375; 224: 0.001175; 225: 0.001375; 226: 0.001175; 227: 0.001375; 228: 0.001375; 228: 0.001275; 229: 0.001275; 220: 0.001275; 221: 0.001275; 222: 0.001275; 222: 0.001275; 223: 0.001275; 224: 0.001275; 225: 0.00175; 226: 0.00175; 227: 0.001275; 228: 0.00175; 229: 0.00175; 230: 0.001275; 231: 0.001275; 231: 0.001275; 232: 0.001275; 233: 0.001275; 234: 0.001275; 235: 0.001275; 236: 0.001275; 237: 0.001275; 238: 0.001275; 239: 0.001275; 239: 0.001375; 239: 0.001375; 239: 0.001375; 231: 0.001275; 231: 0.001275; 232: 0.001375; 233: 0.001275; 234: 0.001275; 235: 0.001375; 236: 0.001275; 237: 0.001275; 238: 0.001275; 239: 0.001375; 239: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 231: 0.00175; 23			i		
221: 0.001275:			ì	t	
222: 0.001375:			i		
223: 0.001375:			ì		
224: 0.00175:	1		ì		
225.   0.001375;	1		i	ŧ	
226:       0.00175:       *         227:       0.00175:       *         228:       0.00175:       *         22A:       0.00175:       *         22B:       0.00175:       *         22B:       0.00175:       *         22D:       0.00175:       *         22F:       0.001075:       *         23D:       0.001275:       *         231:       0.00175:       *         232:       0.00175:       *         232:       0.00175:       *         233:       0.001275:       *         234:       0.001275:       *         235:       0.001375:       *         237:       0.001275:       *         238:       0.001275:       *         239:       0.001175:       *         239:       0.001175:       *         230:       0.001175:       *         231:       0.001175:       *         232:       0.001175:       *         231:       0.001175:       *         232:       0.001175:       *         231:       0.00175:       *         2			i		
227: 0.001375:			i	ż	
228: 0.001175:       *         229: 0.001275:       *         228: 0.001275:       *         228: 0.001275:       *         220: 0.001175:       *         220: 0.001175:       *         228: 0.001175:       *         230: 0.001275:       *         231: 0.001175:       *         232: 0.001175:       *         233: 0.001275:       *         234: 0.001275:       *         235: 0.001375:       *         236: 0.001375:       *         237: 0.001275:       *         238: 0.001175:       *         239: 0.001175:       *         230: 0.001175:       *         230: 0.001175:       *         230: 0.001175:       *         230: 0.001175:       *         230: 0.001175:       *         231: 0.001275:       *         232: 0.001175:       *         233: 0.001175:       *         234: 0.001175:       *         235: 0.001175:       *         236: 0.001175:       *         237: 0.001275:       *         240: 0.001275:       *         241: 0.001275:       * <th>1</th> <th></th> <th>i</th> <th></th> <th></th>	1		i		
229: 0.001275:			i		
224: 0.001175:       *         228: 0.001275:       *         220: 0.001175:       *         228: 0.001175:       *         228: 0.001175:       *         229: 0.001075:       *         231: 0.001175:       *         231: 0.001175:       *         232: 0.001175:       *         234: 0.001275:       *         235: 0.001375:       *         236: 0.001375:       *         237: 0.001275:       *         238: 0.001275:       *         239: 0.001175:       *         230: 0.001175:       *         230: 0.001175:       *         231: 0.001175:       *         232: 0.001175:       *         233: 0.001175:       *         234: 0.001175:       *         236: 0.001175:       *         237: 0.001275:       *         240: 0.001275:       *         241: 0.001275:       *         242: 0.001275:       *         243: 0.001275:       *         244: 0.001275:       *         245: 0.001375:       *         246: 0.00175:       *         247: 0.001175:       *			i	ŧ	
22B:       0.001275:         *         22C:       0.001175:         *         22B:       0.001175:         *         22F:       0.001075:         *         230:       0.001275:         *         231:       0.001175:         *         232:       0.001175:         *         233:       0.001275:         *         234:       0.001275:         *         235:       0.001375:         *         236:       0.001375:         *         237:       0.001275:         *         238:       0.00175:         *         239:       0.001175:         *         230:       0.001175:         *         230:       0.001175:         *         231:       0.001275:         *         232:       0.001175:         *         231:       0.001275:         *         232:       0.001275:         *         231:       0.001275:         *         241:       0.001275:         *         242:       0.001275:         *         243:       0.001275:         *         244:       0.00	1		i	<b>t</b>	
22C:       0.001275:         2         22B:       0.001175:         1         22F:       0.001075:         2         230:       0.001275:         2         231:       0.001175:         2         232:       0.001175:         2         233:       0.001275:         2         234:       0.001275:         2         235:       0.001375:         2         237:       0.001275:         2         238:       0.001275:         2         239:       0.001175:         2         238:       0.001175:         2         238:       0.001175:         2         239:       0.001175:         2         230:       0.001175:         2         230:       0.001275:         2         230:       0.001275:         2         240:       0.001275:         2         241:       0.001275:         2         242:       0.001275:         2         243:       0.001275:         2         244:       0.001275:         2         245:       0.001275:         2         246:       0.0			i	<b>±</b>	
22B: 0.00175:	1		i	<b>t</b>	
22E:       0.00175:               t         22P:       0.001275:               t         231:       0.001175:               t         232:       0.001275:               t         233:       0.001275:               t         234:       0.001275:               t         235:       0.001375:               t         237:       0.001275:               t         238:       0.001275:               t         239:       0.001175:               t         238:       0.001175:               t         238:       0.001175:               t         238:       0.001175:               t         238:       0.001175:               t         230:       0.001375:               t         230:       0.001275:               t         230:       0.001275:               t         240:       0.001275:               t         241:       0.001275:               t         242:       0.001275:               t         244:       0.001275:			ì	t	
22F:       0.001075:         *         230:       0.001275:         *         231:       0.001175:         *         232:       0.001275:         *         233:       0.001275:         *         234:       0.001275:         *         235:       0.001375:         *         237:       0.001275:         *         238:       0.001275:         *         238:       0.001175:         *         230:       0.001175:         *         238:       0.001175:         *         230:       0.001175:         *         230:       0.001175:         *         230:       0.001175:         *         230:       0.001175:         *         231:       0.001275:         *         240:       0.001275:         *         241:       0.001275:         *         242:       0.001275:         *         243:       0.001275:         *         244:       0.001275:         *         245:       0.001375:         *         246:       0.001075:         *         247:       0.0			i	t	
230: 0.001275:			i	t	
231: 0.001175:	1		i	t t	
232: 0.001175:			i		
233: 0.001275:	1		i	*	
234: 0.001275:			i	*	
235: 0.001375:			i .	*	
236: 0.001375:			i	<b>t</b>	
238: 0.001275: 239: 0.001175: 23A: 0.001175: 23B: 0.001175: 23B: 0.001175: 23C: 0.001175: 23D: 0.001375: 23E: 0.001275: 23F: 0.001275: 24F: 0.001275: 241: 0.001275: 242: 0.001275: 243: 0.001275: 244: 0.001275: 245: 0.001275: 246: 0.001375: 247: 0.001275: 248: 0.001375: 249: 0.001375: 249: 0.001375: 240: 0.001375: 241: 0.001275: 242: 0.001275: 243: 0.001275: 244: 0.001275: 245: 0.001375: 246: 0.001375: 247: 0.001175: 248: 0.001175: 248: 0.001275: 249: 0.001375: 249: 0.001375: 240: 0.001175: 241: 0.001175: 242: 0.001375: 243: 0.001275: 2441: 0.001275: 2441: 0.001275: 2441: 0.001275: 2441: 0.001275: 2441: 0.001275: 2441: 0.001275: 245: 0.001275: 246: 0.001275: 247: 0.001275: 248: 0.001275: 249: 0.001275: 249: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 241: 0.001275: 241: 0.001275: 242: 0.001275: 243: 0.001275: 2445: 0.001275: 245: 0.001275: 246: 0.001275: 247: 0.001275: 248: 0.001275: 248: 0.001275: 249: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275:			i	ŧ	
238: 0.001275: 239: 0.001175: 23A: 0.001175: 23B: 0.001175: 23B: 0.001175: 23C: 0.001175: 23D: 0.001375: 23E: 0.001275: 23F: 0.001275: 24F: 0.001275: 241: 0.001275: 242: 0.001275: 243: 0.001275: 244: 0.001275: 245: 0.001275: 246: 0.001375: 247: 0.001275: 248: 0.001375: 249: 0.001375: 249: 0.001375: 240: 0.001375: 241: 0.001275: 242: 0.001275: 243: 0.001275: 244: 0.001275: 245: 0.001375: 246: 0.001375: 247: 0.001175: 248: 0.001175: 248: 0.001275: 249: 0.001375: 249: 0.001375: 240: 0.001175: 241: 0.001175: 242: 0.001375: 243: 0.001275: 2441: 0.001275: 2441: 0.001275: 2441: 0.001275: 2441: 0.001275: 2441: 0.001275: 2441: 0.001275: 245: 0.001275: 246: 0.001275: 247: 0.001275: 248: 0.001275: 249: 0.001275: 249: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 241: 0.001275: 241: 0.001275: 242: 0.001275: 243: 0.001275: 2445: 0.001275: 245: 0.001275: 246: 0.001275: 247: 0.001275: 248: 0.001275: 248: 0.001275: 249: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275: 240: 0.001275:	ı		i	t	
23A: 0.001175: 23B: 0.001175: 23C: 0.001175: 23D: 0.001375: 23B: 0.001275: 23F: 0.001275: 23F: 0.001275: 24C: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0.001275: 24I: 0	I .		i		
238:       0.001175:       #         230:       0.001375:       #         23B:       0.001175:       #         23F:       0.001275:       #         240:       0.001275:       #         241:       0.001275:       #         242:       0.001275:       #         243:       0.001275:       #         244:       0.001275:       #         245:       0.001375:       #         247:       0.00175:       #         249:       0.001375:       #         248:       0.00175:       #         248:       0.001275:       #         249:       0.001275:       #         240:       0.001275:       #         241:       0.001275:       #         242:       0.001275:       #         243:       0.001275:       #         244:       0.001375:       #         245:       0.001375:       #         246:       0.001375:       #         247:       0.001375:       #         248:       0.001375:       #         248:       0.001375:       #	239:	0.001175:	i	± .	
23C: 0.001175: 23B: 0.001375: 23E: 0.001275: 23F: 0.001275: 24C: 0.001275: 241: 0.001275: 242: 0.001275: 243: 0.001275: 244: 0.001275: 245: 0.001375: 246: 0.001375: 247: 0.001175: 248: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 248: 0.001375: 249: 0.001375: 248: 0.001375: 249: 0.001375: 248: 0.001375: 248: 0.001375: 248: 0.001375: 248: 0.001375: 248: 0.001375: 248: 0.001375: 248: 0.001375: 248: 0.001375: 248: 0.001375: 248: 0.001375: 248: 0.001375: 248: 0.001375: 248: 0.001375: 248: 0.001375: 248: 0.001375:	23A:	0.001175:	i .	t	
23D: 0.001375: 23E: 0.001175: 23F: 0.001275: 240: 0.001275: 241: 0.001275: 241: 0.001275: 242: 0.001275: 243: 0.001275: 244: 0.001275: 245: 0.001375: 246: 0.001375: 247: 0.001175: 248: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 241: 0.001375: 242: 0.001375: 243: 0.001375: 244: 0.001375: 245: 0.001375: 246: 0.001375: 247: 0.001175: 248: 0.001375: 249: 0.001375: 240: 0.001375: 241: 0.001375: 242: 0.001375: 243: 0.001375: 244: 0.001375: 245: 0.001375: 246: 0.001375: 247: 0.001375: 248: 0.001375: 249: 0.001375: 249: 0.001375: 240: 0.001375: 240: 0.001375: 241: 0.001375: 242: 0.001375: 243: 0.001375: 244: 0.001375: 245: 0.001375: 246: 0.001375: 247: 0.001375: 248: 0.001375: 249: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0.001375: 240: 0	238:	0.001175:	1	*	
23E: 0.001175: 23F: 0.001275: 240: 0.001275: 241: 0.001275: 242: 0.001275: 242: 0.001275: 243: 0.001275: 244: 0.001275: 245: 0.001375: 246: 0.00175: 247: 0.001175: 248: 0.001175: 248: 0.00175: 249: 0.00175: 248: 0.00175: 249: 0.00175: 248: 0.00175: 248: 0.00175: 248: 0.00175: 248: 0.00175: 248: 0.00175: 248: 0.00175: 248: 0.00175: 248: 0.00175: 248: 0.00175: 248: 0.00175: 248: 0.00175: 249: 0.00175: 240: 0.00175: 241: 0.00175: 242: 0.00175: 242: 0.00175: 243: 0.00175: 244: 0.00175: 245: 0.00175: 246: 0.00175: 247: 0.00175: 248: 0.00175: 248: 0.00175:	23C:	0.001175:	1	t	
23F: 0.001275: 240: 0.001275: 241: 0.001275: 242: 0.001275: 243: 0.001275: 244: 0.001275: 244: 0.001275: 245: 0.001375: 246: 0.001375: 247: 0.001175: 248: 0.001175: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 240: 0.00175: 241: 0.001375: 242: 0.001375: 243: 0.001375: 244: 0.001375: 245: 0.001375: 247: 0.001375: 248: 0.001375: 248: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 249: 0.001375: 240: 0.001375: 241: 0.001375: 242: 0.001375: 243: 0.001375: 244: 0.001375: 245: 0.001375: 246: 0.001375: 247: 0.001375: 248: 0.001375:	23D:	0.001375:	<b>†</b>	t	
240: 0.001275:	23E:	0.001175:	1	*	
241: 0.001275:	23F:	0.001275:	i	t	
242: 0.001275:	1		1	ŧ	
243: 0.001275:	I .		1	t	
244: 0.001275:	1		1	ż	
245: 0.001375:			1	t	
246: 0.001075:	1		1	ŧ	* *
247: 0.001175:	]		ı	ŧ	
248: 0.001175:			1	*	
249: 0.001375:			ı	-	
24A: 0.001175:			1		
24B:       0.001275:               ±         24C:       0.001075:               ±         24B:       0.001375:               ±         24F:       0.001375:               ±         250:       0.001275:               ±			I	#	
24C: 0.001075:			1	ŧ	
24D: 0.001175:			1	t	
24E: 0.001375:			1	t	
24F: 0.001375:			!		
250: 0.001275:			4	*	
			!	-	
270365-60	250:	0.001275:	1		70005 00
					2/0365-60

Repeatability Error, SN = 4130 (Continued)



F		
2511	0.001175:	l #
	0.001275:	*
1	0.001275:	-
1	0.001275:	
1		•
	0.001375:	•
	0.001275:	*-
I .	0.001275:	
1	0.001275:	*
	0.001175:	*
I .	0.001075:	<b>.</b>
25B:	0.001175:	<b>!</b>
25C:	0.001475:	<b>,                                    </b>
25D:	0.001275:	<b>!</b>
25E:	0.001275:	<u> </u>
25F:	0.001175:	<b>.</b>
260:	0.001275:	
	0.001175:	*
I .	0.001175:	, <b>*</b>
I .	0.001275:	*
I	0.001275:	
I .	0.001275:	
	0.001175:	
	0.001175:	
l .		
	0.001275:	
	0.001275:	
	0.001175:	* *
1	0.001175:	
1	0.001375:	· •
1	0.001375:	
	0.001375:	<b>,</b>
26F:	0.001475:	<u> </u>
270:	0.001175:	±
271:	0.001375:	<b>1</b>
272:	0.001175:	<b>.</b>
273:	0.001075:	. *
	0.001275:	<b>1</b>
1	0.001175:	*
1	0.001275:	
I .	0.001375;	•
1	0.001375:	•
1	0.001375:	- •
	0.001375:	· •
1		, *
	0.001275:	*
1	0.001275:	, * ,
	0.001175:	, *
1	0.001075:	
la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la control de la	0.001275:	<u>.</u>
	0.001275:	<b>.</b>
	0.001375:	<b>.</b>
	0.001275:	t t
283:	0.001275:	) <b>*</b>
284:	0.001275:	<b>t</b>
285:	0.001375:	<b>*</b>
	0.001275:	<b>.</b>
	0.001375:	<b>*</b>
	0.001175:	<b>*</b>
	0.001275:	•
	0.001175:	<b>.</b>
	0.001375:	•
	0.001175:	· •
200:	*********	270365-61
1		270000-01

Repeatability Error, SN = 4130 (Continued)



28D:	0.001375;	1	*
1	0.001175:		Ì
28F:	0.001375:		*
290:	0.001275:	j :	t .
291:	0.001275:		ı.
292:	0.001175:	j <b>*</b>	
293:	0.001175:	<b>!</b> *	
294:	0.001175:	į	
295:	0.001175:	1	
296:	0.001275:	1	•
	0.001375:	1	<b>*</b>
	0.001275:	<b>j</b>	ı e
	0.001375:	l	*
1	0.001375:	1	*
	0.001375:	l	*
1	0.001275:	!	•
	0.001175:	1	
	0.001375:		<b>t</b>
1	0.001175:	! !	
II .	0.001175:	! :	
II .	0.001175:	! !	_
	0.001375:		
	0.001275: 0.001175:	!	
	0.001175: 0.001175:		
	0.001175:	! !	
1	0.001475:	, ,	` •
1	0.001275:	; ]	, -
,	0.001175:	•	·
I .	0.001275:		,
l .	0.001375:		•
	0.001275:	, 	
	0.001275:	,	
	0.001175:	<b>.</b>	
	0.001175:	t	
I .	0.001175:	<b>.</b>	İ
	0.001175:		
	0.001275:	j	
1	0.001175:	ŧ	
1	0.001275:	1	
T .	0.001175:		
2B7:	0.001275:		
288:	0.001275:		
	0.001275:	1	
	0.001275:		
	0.001375:	1	t
	0.001275:		
	0.001375:		±
	0.001375:		<b>t</b>
	0.001375:	,	*
	0.001375:		<b>*</b>
	0.001375:		1
	0.001375:		<b>1</b>
	0.001375:		<b>t</b>
	0.001375:		*
205:	0.001475:		*
	0.001275:		
	0.001375:		1
200:	0.001275:	•	270365-62
			270000-02

Repeatability Error, SN = 4130 (Continued)



209	0.001375:	1 *
2CA:		•
2CB		•
	0.001275:	1
	0.001475:	•
2CE:		- \
1	0.001175:	1
	0.001175:	1
201		
202:		•
203		•
204:		•
205:		1
206		•
207		1
208:		•
209		1
2DA:		•
2DB:		•
200:		į *
200:		•
2DE:		•
2DF:		
2E0:		i •
2E1:		•
2B2:		i .
2E3:		*
	0.001175:	*
	0.001275:	<b>*</b> .
2E6:		<b>i</b> •
	0.001375:	*
	0.001175:	i *
289:	0.001275;	
28A:	0.001275:	t .
2EB:	0.001175:	<b>#</b> .
2EC:	0.001375:	<b>t</b>
2ED:	0.001275:	* *
2EE:	0.001275:	<b>*</b>
2EF:	0.001175:	<b>*</b>
2F0:	0.001275:	<b>*</b>
2F1:	0.001375:	<b>*</b> *
	0.001375:	<b>*</b>
2F3:	0.001275:	1
2F4:	0.001275:	*
2F5:	0.001375:	į
2F6:	0.001475:	1
2F7:	0.001375:	1
2F8:	0.001375:	*
2F9:	0.001475:	t .
2FA:	0.001275:	<b>±</b>
2FB:	0.001175:	<b>*</b> * *
	0.001275:	<b>*</b>
2FD:	0.001275:	
	0.001275:	*
2FF:	0.001275:	I to the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second
300:	0.001075:	<b>*</b>
	0.001275:	<b>*</b>
	0.001375:	<u>t</u>
	0.001275:	
	0.001175:	<b>*</b>
		270365-63

Repeatability Error, SN = 4130 (Continued)



305:	0.001475:	1	ż
306:		i	<b>#</b>
307:		í	t .
308:	0.001375:	j	<b>±</b>
309:	0.001275:	1	<u> </u>
:AOE	0.001275:	1	ŧ
30B:	0.001375:	1	t
30C:	0.001275:	1	i
30D:	0.001475:	1	<b>t</b>
306:	0.001275:	1	1
30F:	0.001375:	1	<b>t</b>
310:	0.001175:	1	•
311:	0.001175:	ı	<b>t</b>
312:		ı	<b>t</b> .
313:	0.001275;	1	#
314:		ı	•
315:		1	<b>*</b> .
316:		ı	<b>*</b>
317:		ļ.	*
318:	•	i	1
319:		ı	•
31A:		ļ.	<b>t</b>
31B:		!	•
31C:		ļ.	*
31D:		!	<b>t</b>
31E:		!	
31F:		!	<b>t</b>
320:			•
321:			
1	0.001375:	' !	
323:		!	
I .	0.001174:	!	ž.
325:		!	
1	0.001275:	. !	* .
	0.001475:	!	. *
	0.001174:		*
	0.001375:	1	
	0.001275: 0.001275:	1	
32C:	0.001275:	1	• •
1	0.001375:	1	
1			<u>:</u>
1	0.001375: 0.001375:	! !	
330:	0.001375: 0.001174:	1	*
331:		· '	•
1	0.001475:	1	•
	0.001275:	1	• •
	0.001275:		•
335:	0.001575:	ï	-
336:	0.001475:	;	f
1	0.001174:	i	±
	0.001275:	i	
	0.001275:	i	±
	0.001275:	i	<u>.</u>
	0.001275:	1	<b>.</b>
	0.001375:	1	<u>-</u>
	0.001375:	1	<u>.</u>
	0.001275:	,	<u>-</u>
	0.001275:	,	<u>.</u>
	0.001174:	i	<u>.</u>
310.		•	270365-64
L			

Repeatability Error, SN = 4130 (Continued)



	0.001375:	<b>t</b>
	0.001375:	1
1	0.001375:	<b>1</b>
	0.001174:	<b>!</b>
f .	0.001275:	<b>!</b>
	0.001174:	•
	0.001575:	<b>1</b>
1	0.001375:	<b>t</b>
	0.001275:	<b>!</b>
34A:	0.001174:	<b>!</b>
34B:	0.001275:	<b>!</b>
34C:	0.001275:	<b>!</b>
34D:	0.001275:	<b>i</b>
34E:	0.001275:	• <b>t</b>
34F:	0.001275:	<b>.</b>
350:	0.001375:	<b>*</b>
351:	0.001375:	<b>*</b>
352:	0.001375:	<b>*</b>
353:	0.001375:	. *
	0.001275:	<b>*</b>
	0.001375;	*
	0.001375:	<b>.</b>
	0.001375:	• • • • • • • • • • • • • • • • • • •
	0.001074:	*
1	0.001275:	
	0.001074:	i
I .	0.001375:	<b>.</b>
1	0.001375:	
1	0.001375:	*
	0.001275:	<b>1</b>
· ·	0.001375:	* •
	0.001174:	1 *
1	0.001375:	i
l .	0.001275:	I *
	0.001275:	i
1	0.001275:	• *
1	0.001375:	•
	0.001375:	•
	0.001375:	
	0.001275:	
	0.001174:	•
1	0.001275:	•
1	0.001375:	'
	0.001375:	•
	0.001275:	•
1	0.001275:	, , , , , , , , , , , , , , , , , , ,
	0.001475:	, - I ±
	0.001375:	,
1	0.001275:	•
	0.001375:	• • • • • • • • • • • • • • • • • • • •
1	0.001375:	t
l	0.001375:	, ·
	0.001275:	,
	0.001275:	
	0.001275:	,
		; <del>*</del> ! <del>!</del>
	0.001275: 0.001575:	;
		;
	0.001475: 0.001375:	;
	0.001375: 0.001275:	, *
3/0:	0.001713:	₹ 270365–65
		270303-03

Repeatability Error, SN = 4130 (Continued)

370:	0.001375:	i	t
	0.001375:	i	<b>t</b>
	0.001375:	i	<b>1</b>
	0.001475:	i	ž.
l .	0.001475:	i	t
	0.001275:	i	<b>t</b>
1	0.001475:	i	ŧ
II.	0.001375:	1	<b>1</b>
385:	0.001475:	i	±
386:	0.001275:	i	•
387:	0.001275:	1	<b>*</b>
388:	0.001375:	i	<b>±</b>
389:	0.001174:	1	<b>t</b>
38A:	0.001275:	i	<b>t</b>
38B:	0.001275:	1	t
38C:	0.001275:	1	<b>t</b>
38D:	0.001275:	i	<b>t</b>
38E:	0.001275:	1	ŧ
38F:	0.001275:	1	<b>t</b>
390:	0.001275:	1	<b>±</b>
391:	0.001174:	1	<b>ž</b>
392:	0.001375:	}	i
393:	0.001375:	1	<b>*</b>
394:	0.001375:	1	<b>*</b>
395:	0.001375:	1	t
396:	0.001074:	1	<b>1</b>
397:	0.001275:	1	<b>t</b>
398:	0.001375:	1	
399:	0.001375:	1	t .
1	0.001275:	1	<b>±</b>
	0.001375:	ŀ	<b>*</b>
	0.001275:	1	<b>#</b>
39D:	0.001275:	i i	2
	0.001475:	ı	<b>t</b>
	0.001375:	1	<b>±</b>
3A0:	0.001275:	ı	<b>t</b>
	0.001275:	ı	<b>±</b>
3A2:	0.001275:	1	t
	0.001275:	1	<b>t</b>
i e	0.001375:	1	* #
1	0.001275:	1	<b>*</b>
	0.001174:	1	
	0.000974:	1	<b>t</b>
1	0.001475:	l l	<b>t</b>
l .	0.001375:	l l	<b>*</b>
	0.001275:	f	<b>±</b>
	0.001475:	1	
E .	0.001275;	!	<b>t</b>
1	0.001375:	!	t
	0.001375:	!	<b>1</b>
	0.001375:	!	t
	0.001475:	!	
	0.001174:	į.	<b>t</b>
	0.001174:	!	<b>t</b>
	0.001275:	ļ	<b>t</b>
l .	0.001275:	!	<b>t</b>
	0.001275:	!	<b>.</b>
1	0.001275:	į.	<b>*</b>
	0.001375:	į.	<b>.</b>
388:	0.001375:	ł	<b>1</b>
			270365-66

Repeatability Error, SN = 4130 (Continued)



	0.001275:	
	0.001275:	* .
	0.001475:	
	0.001275: 0.001375:	<u> </u>
	: 0.001375: : 0.001174:	!
	: 0.001174: : 0.001275:	¦
300.	0.001275:	
301	0.001174:	
	0.001174:	;
	: 0.001475:	
	0.001275:	i •
	0.001275:	•
	0.001375:	i i
	0.001174:	<u>,                                      </u>
	0.001275:	
	0.001275;	
3CA:	0.001174:	1 1
	0.001375:	1 *
	0.001375:	<u>.</u>
	0.001375:	1 *
3CE:	0.001275:	1
3CF:	0.001275:	1
300:	0.001475:	
	0.001875:	1
	0.001375:	
	0.001375:	1
	0.001375:	1
	0.001375:	! ! !
	0.001375:	! !
	0.001375:	
	0.001375:	
	0.001275: 0.001174:	
	0.001475;	· .
	0.001475:	:
	0.001375:	· ·
	0.001275:	i ı
	0.001375:	
	0.001174:	1
	0.001575:	
3E2:	0.001375:	1 •
3E3:	0.001275:	
	0.001275:	<u> </u>
	0.001375:	1
	0.001475:	1
	0.001275:	
	0.001275:	
	0.001575:	!
	0.001575:	
	0.001275:	
	0.001275:	1
	0.001375:	1
	0.001174: 0.001475:	
	0.001275:	
	0.001275:	: · · ·
	0.001174:	·
	0.001475:	
	0.001475:	270365-67
3F5:	0.001174:	1 2/0303-0/
	0.001275:	
	0.001275:	*
	0.001275:	<u> </u>
	0.001275:	<u> </u>
	0.001174:	! *.
	0.001275:	* .
	0.001275:	! <u>*</u>
	0.001275:	*
JPB:	0.001375:	270365-68

Repeatability Error, SN = 4130 (Continued)



#### APPENDIX E BIBLIOGRAPHY

A/D Processing with Microcontrollers, Katausky, Horden, Smith

Apfel, R., et. al., "Signal-Processing Chips enrich telephone line- card Architecture". Electronics, May 5, 1982.

Analog Devices - Data-Acquisition Databook 1984, Volume 1

Blahut, Richard E., "Fast algorithms for digital signal processing", Addison Wesley Publishing Company, Inc., 1985.

Boyes, ed. - Syncro and Resolver Conversion, 1980

Brown, Robert Grover, "Introduction to random signal analysis and Kalman filtering". John Wiley & Sons, Inc., 1983.

Burr-Brown Application Note, Testing of Analog-to-Digital Converters

Burton and Dexter - Microprocessor Systems Handbook, 1977

Candy, J., et. al., "The Structure of Quantization Noise from Sigma-Delta Modulation", IEEE Transaction on Comm. Vol. Com. 29, No. 9, Sept. 1981.

Candy, J., et. al., "Using Triangularly Weighted Interpolation to Get 13-Bit PCM from a Sigma-Delta Modulator", IEEE Transaction on Comm., Nov. 1976.

Electronic Analog-to-Digital Converters, Seitzer, Pretzl, Handy

Handbook of Electronic Calculations, Chapter 15, Analog-Digital Conversion

Harris Analog and Telecom Data Book

**IEEE 162** 

IEEE STD. 746-1984

Intel Application Note AP-124 - High-Speed Digital Servos for Motor Control Using the 2920/21 Signal Processor

Intel Application Note AP-125 - Designing Microcontroller Systems for Electrically Noisy Environments

Irwensen, J., "Calculated Quantization Noise of Single - Integration Delta Modulation Coders" BSTJ Sept. 1969.

ITT Digital 2000 VLSI Digital TV System, MAA 2300 Audio A/D Converter, Edition 1983/9.

MIL-M-38510/135 June 4, 1984

MIL-M-38510/135 May 6, 1985

Modern Electronic Circuits Reference Manual

NBS Staff Reports, May/June 1981 P.22/23

Sheingold, ed. - Analog-Digital Conversion Handbook, 1972

Sheingold, ed. - Analog-Digital Conversion Notes, 1977

Sheingold, ed. - Non-Linear Circuits Handbook, 1974

Sheingold, ed. - Transducer Interfacing Handbook, 1980

Steele, R., "Delta Modulation Systems", Pentech Press Limited, 1975.

Taylor, Fred U., "Digital filter design handbook", Marcel Dekker, Inc., 1983.

Terminology Related to the Perf of S/H, A/D, D/A Circuits, IEEE Transactions



## APPLICATION NOTE

**AP-428** 

May 1989

# Distributed Motor Control Using the 80C196KB

TIM SCHAFER
MICHAEL CHEVALIER
80C196KB APPLICATIONS



#### 1.0 INTRODUCTION

Distributed control of servo motors has a wide range of applications including industrial control, factory automation and robotics. The tasks involved in controlling a servo motor include position and velocity measurement, implementation of control algorithms, detection of overrun and stress conditions, and communication back to a central controller. The 80C196KB high performance microcontroller provides a low cost solution for handling these required control tasks.

The 80C196KB microcontroller is a highly integrated and high performance member of the MCS®-96 family. The part is available in ROM (83C196KB) and EPROM (87C196KB) versions. A block diagram of the 80C196KB is shown in Figure 2. The availability of a variety of on board peripherals such as timer/counters, A/D, PWM, Serial Port and High Speed Input and Output capture/compare timer subsystem provides for a flexible architecture for control applications at a reasonable cost.




Figure 1. Control Tasks for Distributed Control of a Servo Motor




Figure 2. 80C196KB Block Diagram



This application note describes several different methods for motor control using the on board peripherals of the 80C196KB. Hardware and Software techniques are addressed to generate PWMs for driving motors and to measure position from the output of precision optical encoders.

A Proportional, Integral and Differential (PID) algorithm controls both the position and velocity of the motor. The PID algorithm employs proportional, integral and differential feedback to control the system characteristics of the motor. The motor can be moved either manually or under the control of a velocity profile. The mode used to position the motor is determined by commands received from a master controller.

Communication to the master controller was implemented using the onboard serial port of the 80C196KB. The application of distributed control to position and program a six axis robot arm using six separate motors will be described. Each 80C196KB motor controller acts as a slave under control of the master. An IBM PCTM was selected as the master controller for the robot. Turbo PrologTM was used to develop the human interface. A robot programming language and control screen was produced to program movements of each individual motor.

The motor control hardware, taking full advantage of the peripheral features of the 80C196KB, will be discussed first. The control software will be discussed later.

#### 2.0 HARDWARE

The hardware tasks required to control a servo motor under the command of a centralized controller include the following:

- 1) Feedback of the motor position and direction.
- 2) Control of the motor speed and direction.

- 3) Detection of motor overrun conditions.
- 4) Communication from/to a master controller.

Two different hardware interface examples for controlling a servo motor are shown in Figures 3 and 4. The first example controls one motor using TIMER2 and the dedicated PWM unit on the 80C196KB and would best fit a high performance, high resolution application. Example number 2 uses the HSI (High Speed Inputs) and the HSO (High Speed Outputs) to control two motors. The second method can control up to four motors by trading off some performance and resolution.

This section deals with the hardware and software requirements of acquiring position feedback from incremental shaft encoders and generating outputs to drive DC servo motors. A current limiting circuit which is useful in determining when the motor has stalled is also presented. Current monitoring can also control the torque to prevent the motor from crushing an object. The closed loop digital control algorithms are discussed in the software section.

#### 2.1 Optical Encoders

Optical encoders can be used to measure the position of rotating equipment. They provide a cost effective solution for digital position and velocity feedback to a microcontroller. Encoders produce two pulse trains which give an incremental position count. Velocity and acceleration may be calculated by measuring the number of counts in a given sample period. Or, in a slow speed system, velocity and acceleration can be measured directly from the time between edges of the pulse train. Acceleration and velocity calculations are discussed in detail in the software section.




Figure 3. Block Diagram of Motor Control Hardware using PWM and TIMER2






Figure 4. Block Diagram of Motor Control Hardware using HSO and HSI

Pulse trains from an encoder can vary from two pulses per revolution for low cost applications, to over 5000 pulses per revolution for high resolution requirements. Figure 5 shows an eight line encoder along with the associated waveforms. A small amount of external logic and a few discrete components decode a position count and a direction indication from phase A and phase B.

External logic for encoders is shown in Figure 6. Figure 7 shows a timing diagram of the circuit. Bold type denotes the input and desired output waveforms. The phases from an encoder are mechanically produced electrical signals. When the motor rotates slowly, the phases inherently exhibit slow rise and fall times. The four Schmitt triggers in the circuit protect against oscillation in the digital circuit due to these long rise and fall times.




Figure 5. Eight Line Encoder






Figure 6. External Logic for Encoders




Figure 7. Timing Diagram for Logic Circuit

A simple one-shot is constructed with an RC circuit and an XOR gate to generate a pulse on each edge of each phase. ASHOT clocks phase B and BSHOT clocks phase A. This technique of digital filtering insures repetitive edges on a single phase without an edge on the other phase are not passed on to the processor. Repetitive edges occur when the motor changes direction.

Further logic obtains a direction or UP/DN bit. Note the first edge after a direction change is lost. A lost edge does not affect the count since the first transition is lost in both directions. Since an edge is lost in each direction, the circuit has an absolute resolution of one edge.



#### 2.2 Interfacing to TIMER2

COUNT indicates an incremental position count on both its rising and falling edge. TIMER2 on the 80C196KB is a 16 bit externally clocked up/down counter clocked on the rising and falling edge of its input signal. A one or zero on port pin 2.6 determines whether TIMER2 counts up or down. By interfacing an optical encoder to TIMER2 as shown in Figure 8, an up/down counter is realized. No software intervention is required to keep track of position or direction changes with the 16 bit TIMER2. The CPU is free to concentrate on executing the control algorithm.




Figure 8. TIMER2 and Encoder Interface Circuitry

For designs requiring greater resolution, a 32-bit up/down counter may be realized with the same circuit and minimal software overhead. TIMER2 can cause an interrupt on an overflow condition. However, an overflow interrupt is not the safest way to implement a 32-bit up/down counter. Repetitive overflow interrupts could happen when the motor oscillates about a position where the LSW (Least Significant Word) is zero, or TIMER2 keeps overflowing and underflowing. For this method, the total software overhead required for a 32-bit up/down counter is dependent on the position and set point of the motor and would be difficult to predict.

A much better way to implement a 32-bit up/down counter is shown in Figure 9. TIMER2 is only read at the beginning of the control algorithm, or once a sample time. This does not present an accuracy problem for a digital control algorithm. TIMER2 is read into a temporary register. The temporary value is then subtracted from TIMER2, rather than clearing TIMER2, ensuring no counts will be missed. The 16-bit temporary value is sign extended to form a two's complement 32-bit value and added to the old 32-bit position value to form the current position value. This 32-bit up/down counter provides the accuracy needed for a control loop while keeping software overhead constant under all conditions.

A Pittman motor with a Hewlett Packard HEDS - 5310 512 line incremental shaft encoder was interfaced to TIMER2. Even at a maximum shaft rotation of 6000




Figure 9. Control Algorithm for TIMER2

RPM, the edges are only clocked into TIMER2 at a period of about  $5\mu s$ .

(6000 R/M) * (1/60 M/SEC) * (512 LINE) * (4 EDGES/LINE) = 204,800 edges per second

TIMER2 has a minimum transition period of once a state time, or 167 ns @ 12 Mhz, in the fast increment mode. Obviously, much higher resolutions and speeds may be obtained.

#### 2.3 Interfacing to the HSI

The HSI can interface more than one motor to the 80C196KB. COUNT is input into an HSI pin which is configured to recognize events on both the rising and falling edge of its input signal. UP/DN is input to a port pin to determine direction. Up to four motors can be interfaced to the 80C196KB using the four input pins of the HSI. The disadvantage of using the HSI is an ISR (Interrupt Service Routine) must be executed on each edge. Considerable software overhead could occur if edges are clocked into the HSI faster than about one every  $150\mu s$ .

Two Pittman motors with 2 line encoders were interfaced to the HSI to generate two 32-bit up/down counters as an example. With both motors turning at a maximum velocity of 6000 RPM, an edge will occur every 625 $\mu$ s. The ISR in Figure 10 processes the edges from the encoders and updates the position values and executes in about 15 $\mu$ s @ 12 MHZ on the 80C196KB. This still allows 97.6% (1 - 15/1250) of the total processing time to implement control algorithms and other I/O functions.



```
HSI INTERRUPT SERVICE ROUTINE
hsi_data_int:
        pushf
        orb
               iosl bak, iosl
                                          ;test for any data received
         jbc
               iosl_bak,7,no_data
more in fifo:
        andb
               ios1 bak, #01111111b
mot 4 cnt:
              hsi_status, 0, mot_5_cnt
                                          ;test for count of motor 4
         jbc
             port1,0,mot_4_up

mot_4_pos,#1

mot_4_pos+2,#0

mot_5_cnt
                                          ;test for up/dn bit
         jbs
        sub
                                          ;decrement motor 4 position
        subc
        br
mot 4 up:
              mot_4_pos,#1
mot_4_pos+2,#0
        add
                                          ;increment motor 4 position
        addc
mot 5 cnt:
             hsi_status,4,test_again
port1,1,mot_5_up
        jbc
        jbs
              mot_5_pos, #1
mot_5_pos+2, #0
        sub
                                         ;decrement motor 5 position
        subc
              test_again
        br
mot 5 up:
              mot_5_pos, #1
mot_5_pos+2, #0
        add
                                         ;increment motor 5 position
        addc
test again:
        14
              ax, hsi time
                                         ; read hsi time to step fifo
        nop
                                          ; wait 8 state times for
        nop
                                         ;holding register to be loaded
        nop
        nop
              ios1 bak,ios1
        orb
                                         ;make sure fifo is flushed
        jbs
              ios1 bak, 7, more in fifo
no data:
        popf
        ret
                                                                             270701-10
```

Figure 10. HSI Interrupt Service Routine

The HSI approach does add flexibility. Since the HSI records a TIMER1 value with each transition, velocity and acceleration can be calculated on every edge.

#### 2.4 Driving a DC Servo Motor

Figure 11 shows the circuit used to drive the motors. A digital output from the 80C196KB is converted into an analog signal capable of driving a DC servo motor. POWER is a PWM output from the 80C196KB. DIRECTION is a port bit which qualifies the +15 or -15 supply. A signal diagram is shown in Figure 12. Isolation between the motor power supply and the digital supply is provided by the two optical isolators preventing any inductive glitches caused by the motor turning on and off from effecting the digital circuit. The optical isolators in turn drive the two V_{FETS}. Size of

the  $V_{FET}$ s was determined by the current specifications of the motors. Heat sinks were used to protect the  $V_{FET}$ s. The  $V_{FET}$ s are protected from voltage spikes by the MOV, (Metal Oxide Varistor), a type of transient absorber.

#### 2.5 Using the Dedicated PWM Output

The PWM output unit on the 80C196KB is an 8 bit counter which increments every state time. The output is driven high when the counter equals zero and driven low when the counter matches the value in the PWM_CONTROL register. Typical PWM waveforms are given in Figure 13. A prescaler can allow the PWM counter to increment every two state times. With a 12 Mhz crystal, the PWM has a fixed output frequency of 23.6 Khz, or 11.8 Khz with the prescaler enabled.






Figure 11. Motor Drive Circuitry




Figure 12. Motor Drive Waveforms




Figure 13. PWM Output Waveforms



The PWM unit along with pin 2.7 was used to drive one motor at a fixed output frequency of 23.6 Khz. By driving the motor at this frequency, motor whine in the audible range was eliminated. Note that a 00 value in the PWM register applies full power to the motor; the desired 8 bit output value must be inverted before it is loaded into the PWM_CONTROL register to obtain the correct output.

#### 2.6 Using the HSO to Generate PWMs

The HSO (High Speed Outputs) of the 80C196KB can generate up to four PWMs. The HSO triggers events at specified times based on TIMER1 or TIMER2. For the specific purpose of generating PWMs, the event is driving an output pin high or low. HSO commands are loaded onto the CAM, (Content Addressable Memory), which specify the time and event to take place. The CAM is eight positions deep. The HSO triggers the event on a successful compare with the associated timer.

The 80C196KB can optionally lock commands onto the CAM. This feature is very useful for generating PWMs using TIMER2 as the time base. Figure 14 shows an example of two PWM outputs using locked commands in the CAM. TIMER2 is clocked externally at a frequency which determines the resolution of the PWMs. TIMER2 can be clocked at a maximum frequency of once every eight state times (1.33µs @ 12 Mhz) when used with the HSO. The RESET TIMER2 @ T4 command specifies the output frequency of the PWMs. By changing the external TIMER2 clock frequency and the value of T4, the HSO can generate a wide range of PWMs.

T0 and T1 specify when the output pins will be driven low. By varying T0 and T1, the duty cycle of the output waveforms are changed. Both pins are driven high by the same command at the same time TIMER2 is reset. Since there are still four positions open in the CAM, two more PWMs could be generated and one position would still be left open in the CAM.

For this ap-note, two Pittman motors were controlled using the HSO along with port pins 2.6 and 2.7. It was desired to keep the output frequency the same as the output frequency of the on-board PWM. To accomplish this, TIMER2 was clocked every 8 state times and reset when it reached 31 counts. This makes the output frequency 23.6 Khz @ 12 Mhz with 5 bits of resolution. CLKOUT was externally divided by 16 and input into TIMER2. Since TIMER2 counts on both the positive and negative edge of its input signal, a square wave with a 16 state period clocks TIMER2 every 8 state times.

The ISR used to load commands onto the CAM is shown in Figure 15. When the control algorithm determines an output has changed, a RESET TIMER2 command gets loaded onto the CAM to generate an interrupt. The interrupt vectors to this routine and updates the CAM. To clear a locked entry from the CAM, the entire CAM must be flushed by setting IOC2.7. Care must be taken to reload all of the commands. This includes any commands not locked on the CAM.




Figure 14. Two PWMs Using HSO Locked Entries



```
timer2 reset:
                                                  ;clear the CAM
             IOC2, #11000000b
       1db
       ld
             hso command, #11001110b
                                                  ;load reset timer2 command
       ld
             hso time, #31
       nop
       nop
       ldb
             hso command, #11100110b
                                                  ;this command will set both
                                                  ; hso lines for the PWM
       ld
             hso time, #31
                                                  ;load mot 4 power value
                                                  ;if power is 1fh, do not load
       cmpb
              mot_4_power,#31
                                                  ; this command, it will cancel
              check 4
       jе
             hso_command, #11000000b
       ldb
                                                  ; with the set command
       ldbze hso_time, mot_4_power
check 4:
                                                  ;load mot 5 power value
              mot_5_power, #31
                                                  ; if power is 1fh, do not load
       cmpb
              sanity check
                                                  ;this command, it will cancel
        jе
       ldb
             hso_command, #11000001b
                                                  ; with set command
       ldbze hso_time, mot_4_power
sanity_check:
       cmp
             TIMER2, #32
                                                  ; sanity check to make sure
       jnh
              sane
                                                  ;TIMER2 is not greater than 3:
       clr
             TIMER2
sane:
       1db
              hso command, #39h
                                                  ; reload software timer 1
       add
              swt1_period_bak, #swt1_dly_period
       ld
             hso time, swtl period bak
       ldb
              port2, port2 bak
                                                  ;load direction bits
       popf
       ret
                                                                             270701-15
```

Figure 15. HSO Interrupt Service Routine

There is the potential for commands to be missed when they are flushed and reloaded on the CAM. For example, an HSO command is loaded on the CAM to clear HSO pin 3 when TIMER2 = 23 and the CAM is flushed when TIMER2 = 22. A new HSO command is then loaded onto the CAM to clear HSO.3 when TIMER2 = 21. This command will not execute until TIMER2 is cleared and counts back up to 21. Missed commands are difficult to avoid without excessive software overhead. Software must take missed commands into account and minimize the effects on the application.

The ISR in Figure 15, insures if an output edge is missed for one period of TIMER2, the HSO pin will remain high. A logical one applies no power to the motor. Also, at the end of the routine a sanity check makes sure TIMER2 is not greater than 31.

#### 2.7 Current Limiting

When a motor is stalled, or excessively loaded, it will draw a lot of current. Current limiting can be used to keep the motor from damaging itself, or anything in its path. Several options exist to the user on what to do about a high current condition. Less power could be applied, or the motor could shut off entirely. This section only explains how to recognize a high current condition in a DC servo motor, not what to do about it.

Figure 16 shows a way to convert the current from the motor into a voltage which can be read by the 80C196KB onboard A/D converter. Again, an optoisolator keeps the motor and digital power supplies separate. When enough current flows through the optoisolator, the A/D input voltage will drop down to about .7 volts. The current to the opto-isolator is varied by changing the values of the two resistors, R1 and R2, which split the current flow. By changing R1 and R2, this circuit can be adjusted to work properly with different motors and load conditions.






Figure 16. Current Sensing Circuitry

Motor startup current must be considered when testing for a high current condition. When a motor is started, it will draw a great deal of current. This current surge can last for a few milliseconds. Software must decide if the motor is drawing excessive current because it is stalled, or just starting. The section of code in Figure 17 executes during the control algorithm. The current must be above ad_limit for 30 sample times before software recognizes a high current condition. Of course, these values must be adjusted up or down depending on the motor and load conditions.

```
;do a current limit check
                                          ;if A/D still running, skip
             ad command, 3, motor around
       jbs
             ad result hi, ad limit
       cmpb
       jh
             current_ok
                                          ; want to do 30h A/D conversions
             ad_count
       incb
                                          ; before acting because of motor
             ad count, #30
       cmpb
                                          ; startup' current
             current maybe ok
       ine
; here is where the user inserts his code on what to do
;about a high current condition
current_ok:
       clrb ad count
current maybe ok:
                                            ;start another a/d conversion
             ad_command, #00001001b
      ldb
motor around:
                                                                              270701-17
```

Figure 17. Current Sensing Software






Figure 18. Software Block Diagram

#### 3.0 SOFTWARE

A block diagram of the software is shown in Figure 18. The software consists of a main program for hardware and software initialization of the 80C196KB peripherals and programming of control tasks. The control tasks include tracking the motor position and direction, control of the motor speed and direction, detection of overrun conditions and communication to the master controller. After initialization is complete, the 80C196KB enters idle mode to preserve power while not performing control tasks. Interrupt service routines for the serial port, HSI, HSO and software timer perform the various control tasks.

The communication protocol to the main controller is implemented in the serial receive and transmit routines. Commands from the master controller move the motor in one of two modes, manual or automatic, depending on the command. The commands are listed in Figure 28.

Manual mode moves the motor clockwise or counterclockwise with a preset maximum control voltage applied. Manual mode commands include MOTOR UP, MOTOR DOWN and STOP. The MOTOR UP and MOTOR DOWN commands send the motor into manual mode. The motor continues to run in the desired direction until a STOP command is issued from the master controller. The STOP command loads the destination position with the current position and enters automatic mode. Automatic mode positions the motor using either a position or velocity PID algorithm. The position PID algorithm is applied after reception of the STOP command or when the desired position is reached. The destination position can be changed by a POSITION command from the master controller.

The maximum motor velocity and the destination position are contained in the POSITION command. If the maximum velocity is zero, a position PID is applied to move the motor to the destination position. A non zero maximum velocity will position the motor using a velocity PID algorithm. Position and velocity input to the algorithms are calculated based on position input from the encoder.

Position information for the PID algorithms can be provided by using the High Speed Inputs or TIMER2. The HSI interrupt routine processes the direction and position information incoming from the encoder to provide current motor position. Alternatively, TIMER2 directly measures the position when used as an up/down counter. Velocity information can be calculated using the position information given a constant sampling rate. The position and velocity information are used by the PID control algorithms.

The control algorithm uses a software timer interrupt to generate the sampling rate of the control software. The main portion of the software timer routine calculates the current position and velocity, senses the motor



current for overrun conditions, calls the PID control algorithm and generates the PWM control voltage to the motor.

The speed of the motor can be controlled using the PWM or the HSO. If the HSO is used, the HSO interrupt routine generates a PWM output to control the voltage applied to the motor. Otherwise, the PWM unit controls the voltage applied to the motor.

Each of the major software routines is covered in detail in this section.

#### 3.1 Main Initialization Routine

The main initialization routine executes immediately following reset to initialize the 80C196KB peripherals and enable the interrupt driven control tasks. A flow chart for the main initialization routine is shown in Figure 19. The constants and variables for the control algorithms and software routines are loaded into register space for fast execution.

Next, the various peripherals are programmed to handle the control tasks. The PWM for voltage control of the servo motor is initialized. TIMER2 is programmed as an up/down counter with T2CLK as the clock source. The serial port is set to 19.2 Kbaud and programmed for mode 2 to receive incoming commands. An A/D conversion is started to check for initial stress conditions. Before the motor can be accurately positioned, an initial reference point must be established.

In order to find the reference point, an I/O port is connected to a limit switch. The motor is driven in a preset direction until the limit switch is activated. The initial position is then loaded and position PID control is applied to keep the motor stable. Position commands from the master controller can now precisely position the motor from the established reference point.

Finally, the software timer, timer overflow, receive and transmit interrupt routines are enabled and the idle mode is entered to conserve power. The routines will execute as each individual interrupt control task requires servicing. Discussion of the control tasks of each software routine is contained in the following sections.

#### 3.2 Software Timer Interrupt Routine

The software timer interrupt service routine executes every 500  $\mu s$  and determines the sampling rate of the PID control algorithm. Figure 20 shows the flow chart for the software timer interrupt routine. The routine determines the operating mode, calculates the current velocity and position and tests for overrun of preset boundary conditions and stress conditions.




Figure 19. Motor Initialization Routine






Figure 20. Software Timer Interrupt Routine

An A/D conversion compares the motor current to test for a stress condition against a preset limit. Thirty conversions are done to average the motor current to prevent a false trigger due to a large current surge when the motor starts up. If the preset limit indicating a stress condition is exceeded, the motor is stopped.

The motor is also stopped if the current position exceeds the preset boundary limits. In the case of the robot, the movement of joints are limited to prevent positions which may cause stress conditions or damage the robot. The positioning of the robot is dependent on the mode of operation.



A manual flag is tested to determine if the automatic or manual mode should position the motor. The manual mode moves the motor either up or down with a preset maximum motor control voltage until a STOP command is issued. The automatic mode positions the motor using either the position PID for accurate positioning or the velocity PID for long positioning.

The software timer interrupt routine calculates and stores the current position and velocity of the motor for use by the appropriate PID algorithm. The current velocity is calculated given the sampling rate, the current position and the previous position. The calculated velocity and position information is stored in the 80C196KB register space for use by the PID algorithm software.

Recall that either a position PID or a velocity PID control algorithm will be executed depending on the maximum velocity value passed by the master controller. If the value is zero, a position PID is employed, otherwise, the velocity profile is employed. The velocity profile PID is ideal for large maneuvers while the position PID is better for shorter movements or maintaining the current position. The generated output from the control algorithm is then loaded into the PWM control register and a return is executed.

#### 3.3 PID Control Algorithm

The algorithm used to control the angular position and velocity of the motor is a common PID algorithm. The algorithm uses proportional, integral and differential feedback to control the output to a motor. The PID algorithm controls the important system characteristics of the motor: settling time, steady state error, and system stability. Each term in the control algorithm affects each system characteristic differently. A block diagram of the PID algorithm is illustrated in Figure 21.




Figure 21. Block Diagram of PID Algorithm

The PID algorithm consists of three terms: a proportional term, integral term and differential term. The proportional term drives the motor with an output directly proportional to the error between the desired and

measured position. The integral term consists of the integral of the position errors multiplied by an integral constant. The differential term is the change in error multiplied by a differential constant. The sum of the terms is then scaled to provide a control voltage to the motor. The system characteristics of the motor are tuned by the selection of appropriate constants.

The settling time, steady state error and system stability are impacted by the amount of proportional gain selected. To accurately control a small change in motor position, a large gain is desired. Faster system response is attained by selecting a large gain but at the cost of greater overshoot and longer settling time. The effect of varying loads on the motor makes proportional control in itself inadequate because of system instability and large steady state error.

Application of integral feedback drives the steady state error to zero by increasing the output in response to a steady state error. The integral term increases as the sum of the steady state error increases causing the error to eventually be driven to zero. The integral term, although driving the steady state error to zero, can cause overshoot and ringing if it is too large. This has the undesirable affect of poorer system response. Applying PI control works very well, however a faster system response can be acheived by applying a PID algorithm.

System response can be improved by adding a differential term. Addition of this term improves the response time by providing a output proportional to the rate of change in error. When the motor has a large change in error, the term produces a large output to the motor. Therefore, the system responds faster to disturbances in the system. Most of the system instability is caused by too high of a differential constant. The size of the proportional, integral and differential constants provide tradeoffs to the desired system characteristics.

Selection of the three gain constants is critical in providing fast system response with good system characteristics. A slightly modified PID algorithm controls the motor which improves both the system response and the system stability. Two modifications were made to improve the control algorithm. First, the size of the integral term was clamped to prevent instability caused by an extremely large integral term which could occur after a long time with large errors. Second, the integral term was cleared when the error changed sign to further improve the system stability. The PID control algorithm is written in PL/M-96 for ease of development.

#### 3.4 Position PID Software

The software flow chart for the PID algorithm is shown in Figure 22. Upon entering the routine, the position




Figure 22. Position PID Algorithm



error is checked for a minimum value before applying the position PID algorithm. If the minimum position error is exceeded, the maximum PWM output is applied to move the motor as rapidly as possible.

Current position error is added to the integral sum. Position error and integral sum are tested to clear the integral sum if they are opposite in sign. This improves the system stability by preventing the integral term from applying a correction opposite to the desired output.

If the integral sum is greater than the maximum sum allowed, the integral sum is clamped. This prevents the integral sum from becoming too large if the error is large for several samples. Differential error is then calculated from the current and previous position errors.

Output for the PID algorithm is calculated from the proportional, integral and differential terms multiplied by their individual gain constants. The output is then scaled and tested for the preset PWM output limit. If the limit is exceeded, the output to the PWM is set to the maximum value. The appropriate motor direction is set depending on the sign of the output. The final output to the PWM control is ready and the software returns.

#### 3.5 Velocity Profile

Positioning of a servo motor using only a position PID algorithm wastes power and gives poor system performance when moving between two positions. A velocity profile provides a smooth transition between two angular positions and improves the energy consumption of the motor. Three different velocity profiles which can be applied are trapezoidal, triangular and parabolic.

The parabolic profile is the most power efficient and provides smooth acceleration and deceleration at the end points. However, a large amount of processor time is needed to calculate the profile in real time. The triangular profile provides ease of calculation versus the parabolic but generates a rough transition at the peak of the profile. A trapezoidal profile provides energy efficiency, ease of calculation and relatively smooth acceleration and deceleration throughout the velocity profile. For these reasons, the trapezoidal profile was selected.

A trapezoidal profile consists of an acceleration period, run period and deceleration period. The variables AC-CEL_TIME, RUN_TIME and END_TIME represent the periods. Figure 23 shows the trapezoidal profile. Acceleration and deceleration rates for the motor are fixed according to the optimum values found through testing. The master controller sends a position command containing the maximum (MAX_VELOCITY) and the desired end position (DES_POSITION). The DES_POSITION is equal to the integral of the velocity profile (i.e., the final position can be determined by integrating the velocity over period of the profile. Therefore, ACCEL_TIME, RUN_ TIME and END_ can be calculated based on the DES_POSITION, ACCELERATION, DECELERATION MAX_VELOCITY.

The destination position should be reached if the velocity profile was ideally tracked. However, a certain amount of position error can be expected as the motor travels from one point to another. This error is eliminated by applying the position PID at the end of the velocity profile. This modified control algorithm has both good motor performance and accurate angular positioning.




Figure 23. Trapezoidal Velocity Profile



#### 3.6 Trapezoidal Profile Calculation

The trapezoidal velocity profile is calculated when a position command with a nonzero maximum velocity is passed from the master controller. The master passes the desired end position and the maximum velocity of the motor. A reasonable acceleration (deceleration) rate was found through experimentation to be 1 position count/sampling rate (500 µs). ACCEL_TIME, RUN_TIME and END_TIME can be easily calculated given the relative acceleration rate of one, the end position and the maximum velocity.

The acceleration and deceleration time is equal to the maximum velocity since the acceleration/deceleration rate is one. RUN_TIME is the difference between the desired position and current position minus the distance covered during the acceleration and deceleration times. END_TIME is the RUN_TIME added to two times the ACCEL_TIME. With the velocity profile calculated, the velocity PID algorithm will be applied until the END_TIME is reached.

The velocity profile software generates the appropriate velocity depending on the current time. Figure 24

shows the velocity profile generation software. The TIME variable is incremented every software timer interrupt at the sampling rate if it is less then the end time (END_TIME) of the profile. Three different velocities are calculated during the profile. DES_VE-LOCITY equals the ACCELERATION multiplied by the TIME until the ACCEL_TIME is reached. The DES__VELOCITY equals the maximum velocity unthe RUN_TIME is exceeded. Once the RUN_TIME is exceeded, the velocity is equal to the ACCELERATION (same as deceleration rate) multiplied by the TIME-CURR_TIME. When the end of the profile is reached (which is approximately the desired end position), the time equals the END_TIME and the position PID controls the motor. If the maximum velocity passed by the master controller is zero, the CURRENT_TIME is set to the END_TIME and the position PID controls the motor.

The velocity control algorithm employs the PID algorithm. The algorithm is similar to the position algorithm used to control the position. The velocity control algorithm is shown in Figure 25.




Figure 24. Velocity Profile Generation Software




Figure 25. Velocity Control Algorithm

### 3.7 Fast Execution of Control Algorithms

The high speed arithmetic operations capability, availability of three operand instructions and large register space of the 80C196KB provide for fast execution of control algorithms. The 80C196KB running at 12 Mhz can execute a 16  $\times$  16 Multiply in 2.3  $\mu s$  and 32/16 divide in 4.0  $\mu s$ . Three operand instructions operate on two variables without modification and store the result in the third variable. This eliminates the need for executing load and store operations as required by accumulator bound architectures. The large register space can store all of the constants and variables for the control algorithm without the use of load and store operations. In addition, procedures do not need to pass parameters or store results since they can permanently reside in register space.

A summary of the execution times for the main software routines is shown in Figure 26.

	Execution Time
Software Timer Interrupt Routine	40 μs
PID Control Algorithms: Velocity PID (PL/M-96/ASM-96) Position PID (PL/M-96/ASM-96)	300 μs/30 μs 240 μs/40 μs
Velocity Profile Generation	71 μs
HSI Interrupt Processing	22 μs
HSO Generate PWM Routine	16 μs
Receive Interrupt and Command Processing	26 μs
Transmit Interrupt Routine	11 μs

Figure 26. Execution Times for Main Software Routines



The HSI, HSO, Receive and Transmit Interrupt routines take a minimal amount of time. A majority of the processing time is in executing the Software Timer interrupt routine and either the Velocity PID or Position PID control algorithms.

PID Control Algorithms take a considerable amount of time since they are written in a high level language and execute a number of thirty-two bit arithmetic operations. Thirty-two bit accuracy is not required since the maximum position required to accurately track the motor is about twenty four bits. To optimize the control algorithm for the accuracy required, the routines can be written in assembly. A sample Position PID algorithm is shown in Figure 27. The routine executes in about 30  $\mu$ s by optimizing the control algorithm and minimizing the number of 32-bit operations.

```
VPID:
            ld vel_err3, vel_err2
                                                  ; store velocity errors
             ld vel_err2,vel_errl
            ld vel_errl,vel_err
             sub vel_err, des_velocity, velocity
                                                  ; calculate velocity error
                                                  ; calculate differential error term
            sub temp, vel_errl, vel_err2
            mul temp,#3
                             ; diff_err=(vel_err-vel_err3+3*vel_err1-3*vel_err2)
            sub temp, vel_err3
            add temp, vel_err
; Output=prev_output + ((vel_err-vel_errl)*VKp+(Vel_err+Vel_errl)*Vki + diff_err*Vkd))/
;scaler
OUTPUT:
            mul temp, Vkd
                                                  ; calculate differential term
            add temp2, vel_err, vel_errl
            mul temp2, Vki
                                                  ; calculate integral term
            add temp, temp2
            sub temp2,vel_err,vel_errl
                                                  ; calculate proportional term
            mul temp2, Vkp
            add temp, temp2
            div temp, scaler
                                                  ; scale output
            add output, prev_output, temp
            ld prev_output,output
            div Out_scaler
                                                  : Scale 32 bit output to get 16 bit result
            jbc Out+3,7,forward
                                                  ; test output for direction
REVERSE:
            neg Out+2
                                                  ; negate output
            ldb p2,#07fh
                                                  ; set direction down(p2.0=0)
            sjmp scaleout
FORWARD:
            ldb p2,#0FFh
                                                  ; set direction up(P2.0=1)
                                                  ; scale output for maximum pwm value
SCALEOUT:
            cmp Out, #Offh
            jgt exit
                                                  ; if Out > maximum pwm output
            ld Out,#Offh
                                                  ; then clamp output to max pwm value
EXIT:
            ldb pwm, Out
            ret.
```

Figure 27. Position and Velocity PID Assembly Routine



```
add sum_int, pos_err
PID:
                                         : sum position errors
          div sum_int, decay
                                         ; limit effect of old position errors
          sub diff_err, pos_err
                                         ; differential error = (pos_err - pos_errl)/2
          div diff_err, #2
          Out = Kp*pos_err + Ki*interr + Kd*differr
OUTPUT:
          mul Out pos_err, Kp
                                         ; Calculate proportional term
          mul temp, Ki interr
                                           Calculate integral term
          add Out. temp
                                         ; add integral term to Output
          addc Out+2, temp+2
                                         ; 32 bit add to maintain full 32 bit accuracy
          div Out, scaler
                                         ; Scale output
          jbc Out+3,7,forward
                                         ; test output for direction
REVERSE:
          neg Out+2
                                         ; negate output
          ldb p2,#07fh
                                         ; set direction down (P2.7=0)
          sjmp scaleout
FORWARD:
          ldb Port2,#0ffh
                                         ; set direction up(P2.7=1)
SCALEOUT:
          cmp Out, #Offh
                                           scale output for maximum pwm value
                                         ; if Out > maximum pwm output
          jgtexit
          ld Out, #Offh
                                         ; then limit output to maximum value
EXIT:
          ldb pwm, Out
                                         ; load pwm with Output value
          ret.
```

Figure 27. Position and Velocity PID Assembly Routine (Continued)

#### 4.0 Distributed Control

Distributed control of servo motors requires the passing of commands and data from a master to a slave. The master passes commands to report position, start and stop the motor, or position the motor to an exact location using a position PID or velocity profile. The slave needs to report current position and acknowledge incoming commands from the master. This protocol requires addressing of slaves and the distinction between incoming commands and transmission of data. The 80C196KB serial port provides a multiprocessor communication mode for implementing the protocol.

The 80C196KB provides a ninth bit in Mode 2 and Mode 3 that can assist communication between multiple processors. If the received ninth bit is zero in mode

2, the serial port interrupt will not occur. Each motor is initially programmed for this mode to distinguish receiving a command versus a data byte. With the ninth bit set, indicating a command byte has been received, all the slaves interrupt and process the incoming byte. The address of the motor being controlled is embedded in the command byte. All processors will process the command byte if the motor address matches.

A motor receiving a poll command from the master controller will enter mode 3. The polled motor then receives the data bytes which are sent with the ninth bit cleared. Therefore, only the processor receiving data will interrupt for serial reception while the other processors await another command byte with the ninth bit set. A list of available commands and the format for each is shown in Figure 28.



	Command Table							
Command	Code	Operation						
Position	01	Position motor using either position PID or Velocity profile.						
Poll	05	Polls motor for current position.						
Motor Up	08	Enters manual mode turning motor clockwise.						
Motor Down	09	Enters manual mode turning motor counter clockwise.						
Stop	10	Exits manual mode setting the desired position to the current position.						

#### **Position Command**

Command	Position	Maximum Velocity
01	4 bytes	2 bytes

#### **Poll Command**

Command	Position		
05	4 bytes		

Figure 28. Master Commands and Format

#### 4.1 Receive Interrupt Service Routine

Communication between the 80C196KB and the main controller is handled by the serial port routine. Figure 29 shows the flow for the receive interrupt service routine. Upon reception of a byte from the main controller, a receive interrupt will occur. The RI bit is tested to ensure a byte has been received. If a byte has not been received, an error is generated and a return from the routine is executed. After a valid reception, the ninth bit is tested to determine if the incoming byte is a command byte or incoming data sent after reception of a POSITION command.

If the byte is a command byte, the motor address is checked by each slave for its own address. The command byte is then echoed back to the master controller by the appropriate slave. The routine is exited if the command byte is not for the motor. Since each motor has a unique address, only the motor receiving the command will respond. Reception of a POSITION command will switch the serial port to mode 3.

Desired position and maximum velocity is sent by the master to each slave by a POSITION command. Received data for the position command is stored in a buffer. After all data has been received, MAX_VELOCITY and DES_POSITION is loaded with the values stored in the buffer and the serial port is switched back to mode 2.

Each command is then checked and appropriate action taken depending on the received command. Commands include POSITION, POLL, UP MOTOR, MOTOR DOWN and STOP. The commands are summarized in Figure 28.

#### 4.2 Manual Positioning

The receive routine will check for one of three manual commands: MOTOR UP, DOWN MOTOR or STOP. A manual flag is used by the software determine if the motor should be positioned using either a position or velocity PID algorithm or by manual control. The motor up and motor down commands set the manual flag which will cause the PWM control to be loaded with a constant value during the software interrupt routine. The direction port bit is set to the appropriate value depending on whether the command is up or down. The motor will continue to move up or down until a STOP command is issued by the master controller or the motor's preset limits are reached.

A stop command will reset the manual flag and set the controller in automatic mode which employs the PID algorithm. The destination position gets loaded with the current position and a return from the receive interrupt is executed. The manual position mode is used by the master controller to position the motor under keyboard or switch control. This is instead to precise position control of the motor by sending a position command.

#### 4.3 Motor Positioning

Either position control or a velocity profile can be used to position each motor. The maximum velocity information stored in the POSITION command determines the type of method employed. If the maximum velocity value is nonzero, the velocity PID algorithm will be applied to position the motor. If the maximum velocity is zero, position control using the PID algorithm will be used. This provides for two alternative methods for positioning the motor.



Once a POSITION command is received, the processor enters serial mode 3 to receive the incoming position and maximum velocity information. The four bytes of position data and two bytes of maximum velocity are retrieved from a six byte storage buffer. A receive count keeps track of the number of incoming bytes until all bytes of the six byte frame have been received. If a frame or overrun error occurs, the motor will shut off and a 0FFH will be transmitted back to the master controller to indicate an error condition has occurred. Otherwise, an 88 is returned to indicate the valid transmission of position and maximum velocity. The manual flag will be turned off and the appropriate PID algorithm will be applied on the next software interrupt.

#### 4.4 Master Polling of Position

The master controller can poll each motor controller for position with a poll command. After reception of the poll command, a transmit buffer is loaded with four bytes of position information. Each byte is then transmitted using the transmit interrupt routine.

The flowchart for the routine is shown in Figure 30. The routine simply tests the TI flag and continues to transmit a byte from the buffer until the transmit count goes to zero. After the count goes to zero, the transmission is complete and processing continues.




Figure 29. Serial Port Receive Interrupt Routine




Figure 29. Serial Port Receive Interrupt Routine (Continued)






Figure 30. Serial Transmit Routine

### 5.0 DISTRIBUTED CONTROL OF A SIX AXIS ROBOT

A six axis robot demonstration system was built using distributed control of its six motors. The robot is a RHINO XR-1TM prototype robot designed by SANDHU Machine Design Inc. Robot motors were replaced with similar models with high resolution encoders. The robot allows movement along six joints: base, shoulder, elbow, wrist, hand and fingers. Each joint is connected to a motor. The system used an IBM PC acting as a master controller.

The software used to develop the human interface was Turbo Prolog and the Turbo Prolog Toolbox. The human interface allowed for the programming and movement of the robot by individually controlling each joint motor. The IBM PC controlled each axis of the robot by passing commands serially.

The IBM PC provides a flexible master controller for positioning the robot. There are a large number of software languages for developing the control algorithms and human interface of the master controller. Turbo Prolog was selected for its low cost and ease of implementation. The control screen and robot programming language were rapidly developed using the Turbo Prolog. The software and hardware implementation easily provide for programming and controlling the robot through a variety of repetitive tasks. A robot using this control system could easily perform assembly or manufacturing tasks as shown in Figure 31.

#### 5.1 Hardware Interface

The hardware interface to the robot is shown in Figure 32. Each major joint, elbow wrist, base and shoulder were controlled with a single 80C196KB using the PWM and TIMER2 as an up/down counter. The hand and finger motors used the HSI to track position and the HSO to generate PWM motor control voltages.




Figure 31. Automated Assembly using Distributed Control



Switches on the robot were fed into 80C196KB I/O ports to provide a reference position when each motor starts up. Current sensing for each motor was fed back to the analog channels to provide an indication of any overrun or stress conditions. Limits were set for each motor to prevent the robot joints from entering positions where obstacles or mechanical limitations were reached.

Each motor was given a unique programming address for communication back to the master controller. The master controller sent commands with the address of whichever joint motor needed to be positioned or polled. The master 80C196KB communicated through a UART to the IBM-PC.

#### 5.2 Human Interface

To control the robot, the human interface provided a variety of programming options.

The software features included:

Manual control via the keyboard Editing robot command files A Motor Control Command language Table Display of motor position and status Manual Programming mode Table Positioning mode The software front end developed only the basic features of robotic control to demonstrate the distributed control of servo motors.

#### 5.3 Control Screen for the Robot

The screen for the control of the robot is shown in Figure 33. The screen displays a table of the position and status of each motor, shows the function keys used to execute commands or enter different modes and displays the keyboard keys for moving each robot joint up or down. The software has various modes for positioning and programming the robot.

#### 5.4 Programmed Modes

The software provides for movement of the robot through table entry, execution of include command files or manually using the keyboard. The robot is positioned manually by entering the function key for manual mode and then pressing the predefined key for each joint motor to move up or down. As each key is released, a STOP command is issued to each motor. The motors are then polled and the current position updated in the table.

The table function allows for direct entry of the desired position and maximum velocity to position the motor when the table function key (F1) is pressed. After the

Motor	Position	Maxval	Status
Base	12345	0 .	STOPPED
Shoulder	13457	0	STOPPED
Elbow	00282	0	STOPPED
Wrist	00383	0	STOPPED
Hand	11228	0	STOPPED
Fingers	18484	0	STOPPED

F1 - Table F2 - Send F3 - Manual F4 - Program F5 - Edit F6 - Include F7 - Home F8 - DOS F9 - F10 - Exit		Functions									
F5 - Edit F6 - Include F7 - Home F8 - DOS	F1 -	Table	F2 -	Send							
F7 - Home F8 - DOS	F3 -	Manual	F4 -	Program							
	F5 -	Edit	F6 -	Include							
F9 - F10 - Exit	F7 -	Home	F8 -	DOS							
L	F9 -		F10 -	Exit							

#### Manual Keys

Ва	se	Sho	ulder	EII	oow	W	rist	Ha	ınd	Cla	aw
Left	Right	Up	Down	Up	Down	Up	Down	Left	Right	Close	Open
1	2 '	3	4	5	6	7	8	9	0	-	-

Figure 33. Robot Control Screen



key is pressed, individual positioning commands are sent to each motor. With maximum velocity set to zero, the motor is positioned using a position PID. A nonzero maximum velocity would position the motor using a velocity profile. The final method of positioning allowed for the sending of commands (MOTOR UP, MOTOR DOWN, STOP, POSITION or POLL) to each joint in the robot from an include file.

The include mode function key (F6) executes commands stored in a file. The command file can be entered using an external editor or using the on board editor, Turbo Prolog. A sample command file is shown in Figure 34. The command file allows for programming of the robot through a sequence of programmed tasks. The task of programming the robot is eased by a manual program mode.

The manual program mode generates a command file while manually positioning the robot. After pressing the program key (F4), the program mode is entered and the robot is moved by pressing the appropriate motion key for each joint motor. When the robot stops, the position of the robot is polled and translated into a position command and stored in a file. As the programmed task is executed, each position of the robot and the time delay between joint movements is recorded. When the task is complete, the file contains all the stored position commands necessary to execute the programmed task. The file can be edited with by entering the edit mode (F5) to fine tune the programmed task or execute the command file directly. The manual program, command file execution and editing modes allow for a variety of robotic tasks to be developed and tested easily.

#### 6.0 CONCLUSION

Use of an 80C196KB in distributed control of servo motors has been demonstrated with the effective utilization of the onboard peripherals and high speed math capability of the 80C196KB. The high performance and integration of the 80C196KB minimized the hardware interface. The task of controlling the motor resided in the 80C196KB with the control algorithm residing in the master. With this approach, the centralized controller can be adapted to the performance requirements of the system.

Although not implemented, a learn mode could be added to the robot to provide programming using AI techniques. The IBM PC and Turbo Prolog software provided the demonstration vehicle for testing the control of the robot using distributed control. Use of artificial intelligence programming to position the robot could be incorporated with the Turbo Prolog package. The application of a vision system or a more complex control algorithm could be realized without modification to the hardware controlling the robot. A more cost effective solution is obtained by replacing the IBM-PC with one 80C196KB or 80C186 acting as a master controller.

Repetitive tasks programmed using the robot command language could be stored in tables in the master 80C196KB. The controller would send the stored commands to each motor and communicate, through a serial UART, to the rest of the manufacturing system. The master 80C196KB controller would then report status or receive commands. The choice of controller depends on the needs of the system. Distributed control of servo motors using the 80C196KB provides for maximum flexibility in the selection of the control algorithm without modification to the hardware control modules.

```
pos(3,4000,10) ; move elbow to position 4000 with maximum velocity of 10 time(10) ; delay 10 seconds pos(1,1000,2) ; move shoulder to position 1000 with maximum velocity of 2 time(20) ; delay 20 seconds pos(0,14000,5) ; move base to position 14000 with maximum velocity of 5
```

Figure 34. Sample Robot Command File



#### **REFERENCES**

- 1. Michael Brady, Robot Motion: Planning and Control (MIT Press, 1982).
- 2. C. S. G. Lee, Tutorial on Robotics (2nd edition) (IEEE Computer Society Press, 1989)
- 3. Electro Craft Corporation, "DC Motors Speed Controls Servo Systems", 1978.
- 4. Proceedings of Conferences on Applied Motion Control, University of Minnesota, 1986.

Many applications have throughput time requirements on the order of a few hundred milliseconds, and don't require real-time image analysis.

## A Single-Chip Image Processor

A.L. Pai and S.H. Lin, Arizona State University, and David P. Ryan, Intel Corporation

ost of the research efforts on ost of the research image processing focus on expanding the complexity and dimension of image analysis. Unfortunately, this emphasis results in algorithms that are so computationally intensive that expensive special-purpose vector and pipeline processors are required to evaluate an image fast enough to be considered "real-time." Not all applications, however, have the burdensome requirements of true real-life image analysis. Specifically, applications that have image throughput time requirements of greater than a few hundred milliseconds can use a lower cost, general-purpose microprocessor-based system. Applications that have even slower frame rates are candidates for not only the use of lower cost CPUs, but also allow for replacement of video-rate flash A/D converters with slower, less expensive converters.

Addressing the most cost-sensitive applications, the design described herein uses Intel's 16-bit microcontroller to implement a single-chip image processor. The on-chip 10-bit A/D converter of the controller digitizes the image of a charge injection device (CID) camera, while the chip's 16-bit CPU executes a library of standard vision algorithms and reports the results by passing a few tokens over an on-chip universal asynchronous receiver-transmitter (UART).

#### SYSTEM OVERVIEW

A block diagram of the single-chip im-




Figure 1. System block diagram.

age processor is shown in Figure 1. The image is acquired by the CID camera and input as an analog voltage to the 8096 where it is digitized and stored in one of two image buffers. The digital image is stored as an N x N matrix of 8-bit values corresponding to the gray level intensity at each picture element (pixel) as shown in Figure 2.


After an image resides in an image buffer, the 8096 can execute a number of standard image processing algorithms available as system monitor commands. These programs perform thresholding and filtering functions on the digital image, and can analyze objects found within the image. If the 8096 were attached to a host system instead of a terminal, custom pro-


grams could be downloaded to the user program RAM and executed.

To view the raw and processed images, a CRT controller is used to keep a video monitor updated with the images stored in the two frame buffer memories of Figure 1. The 8096 updates the frame buffers with the data in its image buffers depending upon commands given to the system.

► Hardware. The system is composed of a 128 x 128 CID camera and Intel's 8096 (with on-chip A/D) for image acquisition and analysis. A standard CRT controller was added for displaying raw and processed images as directed by the 8096. Driving the decision to use a 128 by 128 digital










Figure 2. Representation of an  $N \times N$  digital image.

image was the desire to store and operate upon two images simultaneously while minimizing memory requirements.

The image processing and communications software takes 5K of the 8K bytes allocated to the system monitor space, and would fit in the on-chip ROM space of an 8397 with 3K left. Two 32K x 8 SRAMs are used to provide space for two 16K byte image buffers, a 16K section of working RAM, and space for user-downloadable programs that are invoked by the monitor.

Two 16K byte frame-buffer memories are mapped to the same addresses as the corresponding image buffer used by the 8096. Normally, the frame buffers are mapped to the CRT controller to keep the video monitor updated. However, when the image stored in the image buffer is changed, the 8096 performs a frame-synchronized flyby block move to refresh the frame buffer (50 to 290 ms depending on whether frame synchronization is off or on).

To digitize an image, the 8096 monitors the end-of-line and end-of-frame signals from the CID camera and synchronizes the A/D conversion of the pixel data to a pixel valid signal from the camera. The analog output signal of the camera ranges from 0 to 1 V, corresponding to the gray level intensity at each pixel. This 1 V range is amplified to a 5 V range before being input to one of the eight A/D inputs of the 8096.




Figure 3. Object identification.

The 8096 converts the input voltage to a 10-bit digital representation in 22  $\mu$ s. Another 18  $\mu$ s are needed to store the pixel in the image buffer, update pointers, update a counter, and start another conversion. Therefore, the camera is clocked at a rate which results in a new pixel being output every 50  $\mu$ s.

Although the 8096 converts its analog input to 10 bits, the externally generated analog errors (such as buffer error and noise) led to the decision to use only 8 bits

of the result. This provides 256 gray levels, and greatly simplifies memory requirements.

► Software. In addition to the code necessary to digitize images, the system EPROM contains an extensive set of algorithms for digital image acquisition and analysis. Video operations are used to acquire a digitized image. Point and arithmetic operations involve the pixel-by-pixel manipulation of a digital image. Neighborhood operations produce an output image that is the result of a combination of the gray level intensities around a specified neighborhood of each pixel. Measurement operations include the computation of desired parameters of objects located in an image for pattern recognition and other applications. Finally, utility operations are necessary for system operation.


The algorithms present in the system monitor can be used to identify desired objects in a digital image by following the approach shown in Figure 3. Once an image is digitized, it can be enhanced by the application of various image processing techniques including histogramming, thresholding, and spatial filtering to delineate the desired objects. The 8-directional chain code (Figure 4) can then be used to trace the boundaries of objects, and relevant object parameters can be determined and compared with those of a known object database to identify the unknown object.

#### **OBJECT CLASSIFICATION**

In the following example, the 8096 performs a binary thresholding operation as described earlier to set the image background to pure white and the objects in the image to pure black. Then the 8096 searches the image for objects. When an object is found, the object boundary is traced and shape analysis is performed. Descriptive information about the object (or objects) is output over the on-chip UART of the 8096 to a terminal, or host computer. The controller, without consulting a host computer, can also be programmed to make the decision to accept or reject an object on a set of prescribed rules.

The sequence of processing for this example, from serial communication reception and interpretation to the reporting of the shape analysis results, takes approximately 1500 ms with an 8096 running at 12 MHz. The time will vary with the size and number of objects in the field of view.





Photos 1 through 4 show the original 256 gray level digitized image and resultant binary (two-level) image of a circular object and a square object. (The circle looks like an oval when displayed due to the aspect ratio of the video monitor).

Table 1 'summarizes the output of the systems shape analysis program. The objects' perimeter (P), area (A), center of mass coordinates (cx, cy), and the coordinates of the endpoints of each minimum enclosing rectangle are listed.

The rectangularity and circularity of the objects were also calculated and appear in Table 1. The rectangularity of the circle and the square using the actual data were ideal. Although the circularity of the digitized circle is slightly different from ideal (12.416 vs. 12.56), the digitized circle can be distinguished from the digitized square since the circularity of the square is very different from a perfect circle (15.44 vs. 12.56).

From these typical results, it is clear that this image processor can be used to distinguish between and identify objects placed in its field of view.

#### CONCLUSIONS

If the stringent requirements of "realtime" image processing can be relaxed in favor of substantially reduced sytem cost, a standard 16-bit microcontroller can perform as a stand-alone image processor.

Not only does the design described here demonstrate that a microcontroller can undertake two-dimensional image processing, but the surprising speed with which it accomplishes the processing should lead to the reevaluation of current microprocessor applications for possible cost reduction via microcontrollers.

#### REFERENCES

- Embedded Controller Handbook, (latest edition). Intel Corporation, Santa Clara, CA.
- Lin, S.H., A.L. Pai, and D.P. Ryan. A Microcontroller Based Digital Image Processor, Proceeding of the Second World Conference on Robotics Research, MS86-766, Society of Manufacturing Engineers, Dearborn, MI.
- Cunningham, R. "Segmenting Binary Images," Robotics Age, Vol. 5, No. 2, July/August 1981.
- 4. Wilf, J.M. "Chain Code," Robotics Age, Vol. 3, No. 2, March/April 1981.
- Gonzalez, R. and P. Wintz. Digital Image Processing, Second Edition, Addison-Wesley Publishing Company, NY, 1987.
- Fu, S.U., R.C. Gonzalez, and C.S.G. Lee. Robotics: Control, Sensing, Vision and Intelligence, McGraw-Hill Book Company, NY 1987.



Photo 1. A digitized image of a circle.



Photo 2. A thresholded binary (two-level) image of the same circle. The circle appears oval because of the aspect ratio of the video monitor.




Photo 3. A digitized image of a square.




Photo 4. A thresholded binary image of the same square.


- 7. Castleman, K.R. Digital Image Processing, Prentice Hall International, Englewood Cliffs, NJ, 1985.
- 8. Baxes, G.A. Digital Image Processing-A Practical Primer, Prentice Hall International, Englewood Cliffs, NJ, 1984.


#### Image Processing Techniques

A histogram gives the distribution of all the gray levels in a digital image. The image histogram is used to select a desired threshold intensity level for separating an object from the background in the digital image.

A digital image can be thresholded using various threshold functions (three of which are shown in the figure) to yield an output image that contains a better definition of an object. For example, a binary (black and white) image is obtained by applying the two-level threshold function shown in (c).








In spatial filtering, the pixels adjacent to pixel (x,y) of image plane f are operated upon by the filter mask operation h. The resulting value of this spatial convolution is used to compute a replacement gray level intensity value at location (x,y) in the output image g. The following formula is used:


$$g(x,y) = h[f(x,y)] = [w_1 f(x-1, y-1) + w_2 f(x-1,y) + w_3 f(x-1,y+1) + w_4 f(x,y-1) + w_5 f(x,y) + w_6 f(x,y+1) + w_7 f(x+1, y-1) + w_8 f(x+1,y) + w_9 f(x+1,y+1)]$$

Various types of filter masks can be used to perform different digital image enhancement operations. A low-pass filter uses neighborhood averaging to "smooth" the digital image to remove noisy pixels. A high-pass filter accentuates noisy pixels. A high-pass filter accentuates the higher frequencies present in an image, thus "sharpening" its edges. Operators such as the Sobel masks can be used to compute the gradient at each point in an image, thus producing a gradient edge-detected image.

Using such filtering methods, the boundaries of objects in an image can be isolated, thus permitting the computation of useful object parameters for object identification and classification.




(a) A 3 x 3 Pixel Window with Spatial Mask coefficients Wi and Corresponding Image Pixel Locations



(b) A 3 x 3 Neighborhood Around Pixel (x,y)





#### EXAMPLE SHAPE ANALYSIS OUTPUT

OBJECT	PERIMETER	AREA	C.O.M. COORDINATES	ENCLO	ENCLOSING RECTANGLE		RECTANGULARITY	CIRCULARITY	
	Р	Α	CX,CY	XMAX	MIMX	YMAX	YMIN	R=A _O /A _R	$C = P^2 / A$
CIRCLE	301	7297	(62,68)	111	15	116	21	0.785	12.416
SQUARE	328	6967	(55,73)	97	14	115	32	1.0	15 440

Table 1. Example shape analysis output.

#### Size Parameters

The horizontal and vertical extent of an object and its minimum enclosing rectangle are easily computed by using the minimum and maximum line and sample numbers.

The perimeter (circumferential distance) around an object boundary is obtainable from the boundary chain code by using the formula:

$$P = N_E + \sqrt{2} N_C$$

 $P = N_E + \sqrt{2} \ N_O$  where  $N_E$  and  $N_O$  are the number of even and odd steps in the object boundary chain code. The area of an object, which is a convenient measure of object size, is equal to the number of picture elements inside and including its boundary, multiplied by the area of a single pixel.

#### Shape Parameters

In addition to size parameters, shape parameters can be used to distinguish objects. Some shape parameters that are easily computed are described below.

The formula for computing the rectangularity R of an object is:

$$R = A_O / A_R$$

where AO is the object area and AR is the area of its minimum enclosing rectangle. R ranges from 0 to 1, with a value of 1.0 for rectangular objects,  $\pi/4$  (0.785) for circular objects, and smaller values for slender, curved objects.

The aspect ratio, A, which is the ratio of width to length of the minimum enclosing rectangle of an object, is used to distinguish slender objects from roughly square or circular objects.

One of the commonly used circularity measures is:

$$C = P^2 / A$$

the ratio of the square of the object perimeter to its area, which reflects the complexity of the object boundary. C has a minimum value of  $4\pi$  (12.56) for a circular object, while more complex shapes have higher values.

A.L. Pai is an Associate Professor and S.H. Lin is a Ph.D. candidate in the Computer Science Dept., College of Engineering, Arizona State University, Tempe, AZ 85281. David P. Ryan is a Senior Applications Engineer for Intel Corp., 5000 W. Chandler Blvd., Chandler, AZ 85226.

Reprinted from Sensors, June 1987 Copyright© 1987 by Helmers Publishing, Inc. 174 Concord St., Peterborough NH 03458 **All Rights Reserved** 



# THE MCS®-96 DIAGNOSTICS LIBRARY

Version X1.1

**David Ryan** INTEL Corporation October 1987

> October 1987 Order Number: 270083-002

### 1.0 INTRODUCTION

In the real time world of microcontroller applications, system failures can be dangerous, and expensive. Preventing them, and understanding them when they occur, is very important to the reliability of any design.

The sources of a system upset are varied. But in general, the failure of a well designed application occurs as a result of either some form of noise, or a hardware failure. The 8096 hardware provides methods of detecting and recovering from the transient noise failures, while the MCS®-96 Diagnostics Library supplies software routines that can help diagnose or detect a failure in system hardware.

Graceful recovery from noise induced failures is possible using the WATCHDOG TIMER. While the 8096-based system is functioning as desired, the executing software periodically resets the WATCHDOG with a special two-byte code. If the WATCHDOG is not reset at least every 16 ms (12 MHz system), a system reset occurs. The two-byte code is a unique password which appears nowhere in the opcode map. This reduces the chance that an erroneous WATCHDOG reset would occur after a system upset.

The 8096 RESET instruction provides another form of protection. Since the opcode for a RESET is 0ffH, protection against the 8096 executing unimplemented external memory is obtained by placing pull-ups on the system bus. The RESET opcode is also the value in erased EPROMs. Therefore, any attempt to execute non-existent memory or an erased EPROM location causes the 8096 to execute the RESET instruction. RESET causes the 8096 to reinitialize itself and provide an external pulse on the RESET pin to reinitialize the system.

Even with the protection afforded by the 8096, a system is rarely complete without checks for hardware failures, both internal and external to the microcontroller. These checks are usually software routines that execute on power-up or periodically to verify that all parts of the system are present and function correctly. The tests generally execute standard check algorithms which are simply re-written in the host's assembly language.

To eliminate the need for every designer of an 8096-based system to write such tests, a collection of modular routines has been developed that any designer could easily use in his system (General Diagnostics). In addition, a set of 8096 interrupt service routines was developed for testing 8096 I/O units in a dedicated environment (The Dynamic Stability Test). Both sets of programs are contained in the MCS-96 Diagnostics Library (DIAG96.LIB).

This library is a collection of software modules that provide a number of ready-made **General Diagnostics** and a specialized MCS-96 diagnostic known as the **Dynamic Stability Test.** The **General Diagnostics** implement frequently used standard test algorithms, while the **Dynamic Stability Test** exercises hardware specific to the 8096.

The library can be considered a software "tool box" from which modules are selected for a variety of run-time diagnostics or laboratory tasks, for example:

- Include a few modules in other programs as a power-up test
- Use a memory module to create a map of external memory
- Use a few modules as a periodic system check
- Develop a simple stand-alone tester
- Build a custom test bed for burn-in, inspection or reliability tests
- Test new background code in an interrupt intensive environment

In addition to easing the development of a program that must perform standard diagnostics or system checks, the library can be a learning tool. Using the proven source code in the library, methods of interrupt management and on-chip peripheral handling can be reviewed to further understand how to use the 8096.

These tests were developed by the 8096 Applications group for experimental use with the 8096. With the programs in this library, the chip has been studied for its functional and asynchronous characteristics.

The General Diagnostics should be useful to almost anyone designing an 8096 application. The Dynamic Stability Test will be useful to those experimenting with the 8096 in a test environment. Figure 1 shows the modules in the MCS-96 Diganostics Library.

### 1.1 General Diagnostics

The General Purpose Diagnostics consist of 24 programs providing System, ALU and Memory tests. Each of the tests can be called independently, and none require special hardware or impose application limiting constraints.

Two Collected Test programs are also provided so that all tests may be called at once. A third Collected Test program executes a selection of **General Diagnostics** that might be reasonable to include in a typical system power-up.

Section 3 provides a detailed description of the General Diagnostics.

### 1.2 Dynamic Stability Test

The **Dynamic Stability Test** is an integrated set of 11 programs that provide the interrupt service routines necessary to run all forms of MCS-96 I/O concurrently while a user written main task is executing. Virtually all of the chip is made to run simultaneously, with the I/O units responding to asynchronous external events.

Unlike the General Diagnostics, the Dynamic Stability Test modules must all be linked together, and must run in a specific external environment.

Section 4 provides a detailed description of the Dynamic Stability Test.




Figure 1. The MCS®-96 Diagnostic Library

#### 1.3 How To Use This Manual

This publication is meant to be a guide for those using any of the programs in the MCS-96 Diagnostics Library. On a first pass the entire manual should be skimmed, with more attention paid to Section 2 and the overview sections of Sections 3 & 4. For the casual reader, the overview sections of each chapter should suffice.

Section 2 contains an overview of the general calling conventions to use any test in DIAG96.LIB. The section also describes DIAG96.LIB error reporting conventions and presents some warnings to heed when using this library.

Section 3 describes the classes of General Diagnostics and each test in detail.

Section 4 describes the concept of Dynamic Stability and its implementation on the 8096. The section also contains an overview of the tests performed, a description of the constraints placed upon the user-written background task, and detailed descriptions of each interrupt service routine.

The Appendices contain error code and command file descriptions, and of demonstration program listings. Source for the MCS-96 Diagnostics Library can be obtained from Insite User's Program Library at the address below. The Insite Catalog order number is AE-17.

Insite User's Program Library INTEL Corporation DV2-24 2402 W. Beardsley Road Phoenix, Arizona 85027

With the first-hand knowledge that many problems result from not being able to uncover information lodged in some dark corner of the user manual, information is repeated in the sections where it is pertinent.

### 2.0 USING THE LIBRARY

To simplify use of the diagnostics, the tests were developed in a modular fashion and collected in one linkable object file library (DIAG96.LIB). A modular program relies upon only the parameters sent at its invocation and employs standard parameter passing conventions to allow flexibility and uniformity of use. Collecting the modules into a library eliminates the tedium of listing twenty or thirty file names when performing a relocate/link on user developed code. When a program is linked to DIAG96.LIB, only those modules referenced in the user program are drawn from the library for inclusion in the output module.

Since PLM96 conventions were the ones chosen for this set of programs, the **General Diagnostics** are invoked by following the conventions for a PLM96 typed procedure. Parameters are placed on the STACK and the procedure activated via a function reference or explicit CALL. When the test is complete, test data is returned in the special register PLM\$REG. The **Dynamic Stability Test** is not PLM96 compatible.

The next section describes the format of the test data that is returned by the diagnostics. Following sections give an overview of how to use a **General Diagnostics** test, how to use **The Dynamic Stability Test**, and what restrictions to keep in mind while using the library.

### 2.1 Reporting Convention

All DIAG96.LIB tests use the PLM\$REG word locations 1CH and 1EH for returning condition codes to the calling program. Within DIAG96.LIB, these locations are the PUBLIC words EREG1 and EREG2. When a test concludes without finding an error, a zero is placed in the high byte of EREG1. If the high byte of EREG1 is non-zero, then some unexpected condition occurred. The low byte of EREG1 always contains the module number of the returning test, and EREG2 contains a detail code if an error was found. The complete listing of EREG1 code meanings and EREG2 meanings is in Appendices A & B.

All modules cease execution upon detection of the first error. The code describing which error was detected (EREG1) follows the format described in Table 1.

EREG1 = nnmx Hex nn = 00where; if no error was found = 01....08H if an error was found, nn is the error code and: mx = 0xHfor Test = SYS0x:  $1 \le x \le 03H$  $1 \le x \le 05H$ = 1xHALU0x: = 2xHMEM0x:  $1 \le x \le 0DH$ = 3xHD96A96: DSTISR: x = 0= 4xH= 6xHDSTHSI: x = 1= 7xHDSTHSO; x = 0= 8xH DSTHIO; = 9xHDSTTOV:  $0 \le x \le 1$ = 0AxHDSTEXI; x = 0x = 0= 0BxHDSTSER; = 0CxHDSTA2D: x = 0= 0DxHDSTSWT;  $0 \le x \le 1$ = 0ExH D96FST; x = 0= 0ExH D96P96: x = 0

Table 1. Error Reporting Format

### 2.2 Using the General Diagnostics

The **General Diagnostics** provide a large set of system, ALU and memory tests that can be used in any combination, independent of system configuration or external circuitry. In addition to allowing for a wide flexibility in how a user's system is externally configured, the tests place minimal requirements on memory maps and interrupt environment.

Except where noted, all tests are interruptible, and maintain Program Status Word and Interrupt Mask integrity. The tests conform to PLM96 conventions, and require only runtime parameters to be passed for such specifics as memory test bounds and ALU test duration. To obtain access to the general diagnostics, the user should declare the needed module names EXTERNAL code segment symbols, and link to:

```
DIAG96.LIB
```

The tests are invoked in assembly language by placing the proper parameters on the STACK and CALLing the procedure. In PLM, the tests are run after a function reference is made with the appropriate parameters. The following is an example of an ASM96 call to a memory test:

```
PUSH #4000h
PUSH #5000h
CALL MEM06
CMPB EREG1+1,0
BNE Error_Found
```

The diagnostic module called performs a complementary address test on the byte locations between 4000H and 5000H inclusive. If an error is found, the value returned in the word EREG1 will have a non-zero value as its high byte. Also in the case of an error, the MEM06 memory test will place the address of the error in location EREG2. The program D96A96, shown in Appendix D is a working ASM96 example that calls every General Diagnostic Test.

The same memory test could be called in a PLM96 program as follows:

```
Response = MEM06(4000h,5000h);
IF Error$Codes.Number > 255 THEN CALL Error$Found;
```

Since the diagnostics return two words in the PLM\$REG locations 1CH and 1EH, the function MEM06 would be a PROCEDURE of type LONG. Error\$Codes would have to be declared a STRUCTURE AT Response, with the word elements Number and Detail so that the error messages returned by the diagnostic can be stored. Number would contain the EREG1 value returned by the test, and Detail would contain EREG2. Response would have to be DECLARED a double word. The program D96P96, shown in Appendix D is a working PLM96 example that calls every General Diagnostic.

The action taken when an error is detected will depend upon the application. For example, the following Error_Found (or Error\$Found) routine would output the error codes to a printer or terminal:

```
Error$Found:
                                       PROCEDURE:
Error_Found:
 PUSHF
                                       DISABLE
 PUSH
          #Message_Ptr_A
         Send_String
                                       CALL output (.Message$Ptr$A,
  CALL
                                                    Error$Codes.Number);
 PUSH
         EREG1
  CALL
         Send_Hex_Word
                                       CALL output (.Message$Ptr$B.
                                                    Error$Codes.Detail):
  CALL
         Send_CR_LF
 PUSH
          #Message_Ptr_B
                                  Self: GOTO Self:
 CALL
          Send_String
```

(Display continues on next page)

PUSH EREG2

CALL Send_Hex_Word

CALL Send_CR_LF

BR\$

Message_Ptr_A:

DCB 27, 'ERROR FOUND. Error Number = '

Message_Ptr_B:

DCB 22, 'Error Detail Code is = '

In the Error_Found routine, it is assumed that the subroutines Send_String, Send_Hex _Word, and Send_CR_LF transmit appropriate ASCII codes given the parameters passed to them. Send_String is sent a pointer to a byte string in memory, the first byte of which is the character count. Send_Hex_Word converts the word put on the STACK into the correct four ASCII code bytes and appends the ASCII code for H. Send_CR_LF outputs the ASCII codes to cause a carriage return, followed by a line feed. The PLM routine output would perform similar operations.

### 2.3 Using the Dynamic Stability Test

The **Dynamic Stability Test** consists of a set of 8096 interrupt service routines that are designed to run while a user-supplied background task executes. The routines are located in the object file library DST96.LIB, which is contained in the master library DIAG96.LIB. To obtain access to the test, the user should invoke the batch file DSTRL.BAT with the background task file name and directory parameters. For example type:

#### DSTRL \ SOURCE \ BACK

Since the interrupt service routines test 8096 on-chip I/O devices, the part under test must reside in a specified hardware environment. Two such environments are available for use with the **Dynamic Stability Test**. The test may run in either a single chip mode, or a cross-coupled two chip mode. Figures 2 and 3 show the connections required for each configuration. In the single chip mode, output pins are connected to input pins on the same 8096. In the dual chip mode, output pins of one 8096 are connected to the input pins of the other (and vice versa).

To run the test, the user must supply a background task that CALLs an initialization routine (DSTISR) with the specified parameters. After DSTISR returns, the interrupt service routines will begin running. The background task can then perform any function that conforms to the constraints discussed in Section 4. If the user does not wish to write a special background task, one is provided in the module DSTUSR.

The following is an example CALL and a description of the parameters that must be passed to the initialization module (DSTISR).

```
PUSH
          <RAM segment1 starting address>
PUSH
          <RAM segment1 ending address>
PUSH
          <RAM segment2 starting address>
PUSH
          <RAM segment2 ending address>
          <random seed>
PUSH
PUSH
          <random test length>
          <argument1 for Multiply/Divide Core test>
PUSH
          <argument2 for Multiply/Divide Core test>
PUSH
PUSH
          <br/>bit pattern for memory test>
          DSTISR
CALL
```

The RAM starting and ending addresses form a memory map for the memory tests that DSTISR runs. The internal RAM is always tested. The random seed is the starting point for ALU tests that execute for as many number pairs as is specified in the random test length parameter. Argument1 and argument2 are the operands for a Multiply/Divide test. The bit pattern parameter is used during a memory test of the internal RAM and the memory segments specified.

Section 4 contains more detailed information on using the **Dynamic Stability Test**, while the next section lists some general restrictions and assumptions that need to be understood to properly use any MCS-96 **Diagnostic Library** module.

### 2.4 Restrictions and Assumptions

Some general restrictions and assumptions need to be understood before any DIAG96.LIB programs can be successfully used.

- Pay close attention to the warnings about STACK location in the test modules you
  use. If you use any of the specialized internal register tests, make sure that the STACK
  is located externally. Do not partition a region of memory that contains your STACK
  in any memory test, unless you first move the STACK to an area you already tested.
- All General Diagnostics assume that the WATCHDOG TIMER is either being RESET
  by an interrupt service routine created by the user, or that it was never enabled. Only
  SYS02 ever locks out interrupts for a significant period of time. The amount of time
  they are locked out depends upon the parameters passed.
- The Dynamic Stability Test takes care of the WATCHDOG TIMER within its interrupt service routines. But, do not write to the WATCHDOG before CALLing the initialization subroutine.
- In any Dynamic Stability application, the user's Main Task should not lock out interrupts for more than a few instructions, as the CPU can get quite loaded down with interrupt requests that are very time dependent.

### 3.0 GENERAL DIAGNOSTICS

The 24 **General Diagnostics** included in DIAG96.LIB provide a good set of basic memory and ALU confidence tests that can be easily linked to application programs.

The General Diagnostics allow for a wide flexibility in how a user's system is configured with respect to memory maps and interrupt environment. Except where noted, all tests are interruptible, and maintain Program Status Word and interrupt mask integrity. The tests conform to PLM96 conventions, and require only run-time parameters to be passed for such specifics as memory test bounds and ALU test duration.

The tests are independent to allow specialized diagnostics to be developed as desired. Use just the quick power-up test (SYS02) to verify operation, or use the module that calls all **General Diagnostics** (D96A96) and let it run continuously for months. A module that performs the most common set of tests is also provided (D96FST).

The tests provided are of four classes: System Tests (SYSnn), ALU Tests (ALUnn), Memory Tests (MEMnn), and Collected Tests (D96xxx). To use any of the modules, from zero to ten parameters are PUSHed onto the STACK and the test is CALLed. Results are returned in the two word registers beginning at #1CH. The symbolic names for these locations (EREG1 and EREG2) are made PUBLIC if any DIAG96.LIB module is linked. They also may be referenced in PLM\$REG for PLM96 programs.

To obtain access to library modules, the user should declare the needed module names EXTERNAL code segment symbols, and link to:

DIAG96.LIB

The next few pages contain a brief overview of each of the four classes of tests. Then, the actions of each test are described in more detail.

#### **System Tests**

SYSnn

Common symbol definitions, storage reservations and two common routines are located in SYS01. A reference to any DIAG96.LIB module will cause SYS01 to be linked. SYS02 is meant to be called immediately after a RESET. It checks the special function register status and stack pointer, program status word and timer functionality. SYS03 is a simple program counter test. It does not test the complete range of the counter, and requires external RAM to execute.

SYS01: Common module SYS02: RESET test

SYS03: Program counter exercise

#### **ALU Tests**

**ALUnn** 

Five ALU modules are provided for checking ALU functionality. All report errors with a code in EREG1/EREG2.

Addition and subtraction are exercised in ALU01. A special eight-word add and subtract

is executed to test each adder bit with all possible combinations of a bit operation with and without carry-in.

Unsigned byte multiplication is verified by ALU02. This module simply executes all possible unsigned byte multiplications. Although not elegant, the test is effective. It takes six seconds.

A general test of the multiplication and division functions can be made with ALU03. The module executes all possible combinations of signed and unsigned, byte and word, two and three operand Multiplies and Divides using a specially selected table of numbers as operands.

ALU04 extends the ALU03 test by generating pseudo-random test pairs. The user program simply specifies a seed value for the random number generator, and the number of pairs to generate.

ALU05 is the core module for multiply/divide tests. Both ALU03 and ALU04 call ALU05. The user can also call ALU05 by passing a pair of test arguments. The module executes all possible combinations of signed and unsigned, byte and word, two and three operand Multiplies and Divides using the arguments passed as operands.

ALU01: Table-driven Addition/Subtraction ALU02: MULUB (all possible arguments) ALU03: Table-driven Multiply/Divide ALU04: Pseudo-random Multiply/Divide ALU05: Multiply/Divide core module

#### **Memory Tests**

#### MEMnn

The DIAG96.LIB MEMnn modules provide tests for register space, external RAM, and ROM. The algorithms used include: walking and galloping ones; walking and galloping zeros; checkerboard patterns; complementary addressing; and checksum verification.

The register tests are in MEM01-MEM05, and MEM0C. With the exception of MEM04, the register tests save the contents of all internal registers except PLM\$REG on the STACK before testing, and restore the data when done. If a faulty location is found, its address is reported. MEM04 is a utility which returns the number of bits set in a specified operand.

The external RAM tests are located in MEM06-MEM0A, and MEM0D. They all return a two-word code upon completion. The calling program must partition the RAM to be tested before calling an external RAM test.

Algorithm	Internal Registers	External RAM	ROM	
Complementary Address	MEM01	MEM06		
Walking Ones		MEM07	i	
Walking Ones/Zeros	MEM02	MEM09		
Galloping Ones		MEM08	1	
Galloping Ones/Zeros	MEM03	MEMOA		
Bit Counter	MEM04			
Checkerboard Pattern	MEM05			
User Specified Pattern	MEMOC	MEMOD		
Checksum	MEMOB	MEM0B	MEMO	

Table 2. Memory Tests

### **Collected Tests**

#### D96xxx

The D96xxx set of modules collects together all, or several, of the General Diagnostics and performs them according to the parameters passed. D96A96 is an ASM96 module that calls all tests. D96P96 is a PLM96 module that calls all tests. D96FST is an ASM96 module that calls a logical selection of tests.

D96A96: All tests / ASM96 D96P96: All tests / PLM96 D96FST: Selection of tests / ASM96

### 3.1 System Tests

#### Common Symbols (SYS01)

#### **Brief Description:**

This module contains the global symbol declarations and five utilities used by the **General Diagnostics**.

#### **Assembly Language Calling Sequence:**

#### Get_Psw Action:

#### Put_Psw Action:

#### Get_Parms Action:

PARM2 := Last Parameter
put on the STACK
PARM1 := Next to last parameter
put on the STACK

USER_PSW := PSW EREG1 := 0fffh EREG2 := 0000h

#### Stack_Ram Action:

#### Restore_Ram Action:

 PUSH 1aH;
 Ptr := 0feh;

 Ptr := 20H
 Do While Ptr>1eh;

 Do While Ptr>1eh;
 POP [Ptr];

 PUSH [Ptr] +
 Ptr:= Ptr-2;

 End While;
 End While;

 POP 1aH;

#### **Detailed Description:**

A call to any General Diagnostic module will cause SYS01 to be linked. This module contains the definition of 4 words of memory used by every module to report errors and store temporary parameters. The STACK routines are used by the internal register tests to save and restore the data in the registers when called. It also INCLUDES an expanded 8096.INC file to provide the PUBLIC declarations of commonly used symbols for the special function registers and constants such as CR and LF.

Nearly all General Diagnostic modules use the routines in SYS01 to save the PSW when called, restore the PSW when returning control to the calling routine, save parameters from the STACK, and initialize the error registers.

### System Power-up (SYS02)

#### **Brief Description:**

This test is a quick check of the Program Status Word, TIMER1, IOS0,IOS1 and the Interrupt Pending Register. It is meant to be called just after a RESET.

#### **Assembly Language Calling Sequence:**

CALL SYS02

#### When Test Passes:

EREG1 := 0002h

EREG2 := 0000h

#### If Test Fails:

```
EREG1 := 0102h on unexpected IOS0 or IOS1 — EREG2 := IOS0 in low byte
                                                         IOS1 in high byte
EREG1 := 0202h if TIMER1 does not change — EREG2 := TIMER1
EREG1 := 0302h if Zero register failed
                                           - EREG2 := PSW at Failure
EREG1 := 0402h if PUSHF/POPF failed
                                           - EREG2 := erroneous value
                                                         found
EREG1 := 0502h if Sticky bit failed
                                           - EREG2 := 3fffh if bit did not
                                                         set
                                                      := 0000h if bit did not
                                                         clear
EREG1 := 0602h if Carry Flag failed
                                           -- EREG2 := xxxxh
EREG1 := 0702h on an overflow flag error
                                           - EREG2 := 0002h if flags set
                                                         wrong
                                                      := xxxxh flags cleared
                                                         wrong
EREG1 := 0802h if Int. Pending byte failed
                                           - EREG2 := offending Int. Pend.
                                                         value
```

#### **Detailed Description:**

This module verifies that TIMER1 is changing, then attempts to change the value in the ZERO register. Then, a set of PUSHFs and POPFs is done with test values to verify correct action of these instructions. The carry, sticky and overflow bits in the program status word are then tested. Finally, the Interrupt Pending register bits are tested for their ability to be set and cleared. Any unexpected result is reported.

Any error found having to do with the PUSHF/POPF instructions or the PSW, including Interrupt Pending, will cause interrupts to be disabled before returning to the calling module.

#### **Program Counter (SYS03)**

#### **Brief Description:**

This test writes code into a user selected partition of RAM and executes the code. Elapsed time and special registers are checked for correctness.

### **Assembly Language Calling Sequence:**

PUSH <start address>
PUSH <end address>
CALL SYS03

When Test Passes: If Test Fails:

**EREG1** := 0003h **EREG1** := 0103h if test code returned early

EREG2 := 0000h EREG2 := Early time

**EREG1** := 0203h if test code returned late

**EREG2** := Late time

**EREG1** := 0303h if count register is incorrect

**EREG2** := erroneous counter value

#### **Detailed Description:**

This module accepts starting and ending addresses for an external RAM partition, adjusts the boundaries to be double word aligned, and writes three lines of code repeatedly into the partition. The code that is written increments a counter then executes two NOPs every 12 state times. The last byte written into the RAM partition is a RET opcode.

After the RAM partition is adjusted and the code written into the RAM, the test puts a return address on the STACK, stores TIMER1 and CALLs the first byte of the RAM. When the last byte of RAM is executed, program control returns to SYS03. TIMER1 is again stored. The test then compares the elapsed time to the expected elapsed time. The value remaining in the counter is also checked for correctness. Any deviations from expected are reported.

Caution: Since interrupts are locked-out while the code in RAM is executing, partitioning more than 4000h bytes of RAM for this test could cause a WATCHDOG TIMER overflow if the watchdog was started before SYS03 is called.

#### 3.2 ALU Tests

#### Add/Subtract (ALU01)

#### **Brief Description:**

This routine adds then subtracts two carefully selected eight-word variables and verifies the results.

#### **Assembly Language Calling Sequence:**

CALL

ALU01

When Test Passes:

If Test Fails:

EREG1 := 0011h EREG2 := 0000h **EREG1** := 0111h on an addition error := 0211h on a subtraction error

:= 0311h on a flag error

EREG2 := offending argument on error

#### **Detailed Description:**

Two eight-word operands are added together and the results verified. Then, the operands are subtracted and verified. The operands were chosen to exercise every possible combination of two bits and a carry into each bit of the adder. Correctness of the result and the resultant flags is verified.

#### The operands are:

05555AAAA5555AAAAFFFF0000AAAA5555H + 05555AAAAAAAA5555FFFF000055555AAAAH 0AAAB555500000000FFFE0000FFFFFFFH

05555AAAAAAAA5555FFFF00005555AAAAH - <u>0AAAA5555AAAA55550000FFFF5555AAAAH</u> 0AAAB555500000000FFFE0000FFFFFFFH

Some versions of SIM96 do not pass this test.

#### **MULUB (ALU02)**

#### **Brief Description:**

This module simply tests the MULUB instruction for all possible combinations of byte multipliers and multiplicands.

#### Assembly Language Calling Sequence:

CALL ALU02

When Test Passes: If Test Fails:

 $\mathbf{EREG1} := 0012h$   $\mathbf{EREG1} := 0112h$  on an error  $\mathbf{EREG2} := 0000h$   $\mathbf{EREG2} := \mathbf{multiplier/multiplicand}$ 

#### **Detailed Description:**

This test executes all possible combinations of operands into the MULUB instruction. Results are verified through a method of addition and subtraction as operands cycle. The status of PSW flags is not verified in this routine.

#### Multiply/Divide Table (ALU03)

#### **Brief Description:**

This module sends a specially constructed table of operands through the general Multiply/ Divide Core test (ALU05).

#### **Assembly Language Calling Sequence:**

CALL ALU03

When Test Passes: If Test Fails:

EREG2 := offending argument on error

#### **Detailed Description:**

This test sends a table of operands through the Multiply/Divide Core test. The 18 operands were selected to exercise all of the hardware multiply and divide control signals.

The operands are:

Arg.1,Arg.2		,Arg.2	Arg.1,	Arg.1,Arg.2	
	1D99H,	0FFFFH	0FFFH,	9D99H	
	9D99H,	5555H	5555H,	0E266H	
	0E266H,	0AAAAH	OAAAAH,	1D99H	
	1D99H,	5555H	5555H,	9D99H	
	9D99H,	0AAAAH	OAAAAH,	0E266H	
	0E266H,	0FFFFH	0FFFFH,	0063H	
	0063H,	0055H	0055H,	0066H	
	0066H,	00AAH	00AAH,	0063H	
	0063H,	00FFH			

Some versions of SIM96 will not pass this test.

#### Multiply/Divide Random (ALU04)

#### **Brief Description:**

This module is a pseudo-random number generator that sends pairs of arguments to the Multiply/Divide Core test (ALU05).

#### **Assembly Language Calling Sequence:**

PUSH <seed>
PUSH <count>
CALL ALU04

#### When Test Passes: If Test Fails:

**EREG1** := 0014h **EREG1** := 0115h on a signed error **EREG2** := 0000h := 0215h on an unsigned error

:= 0215h on an unsigned err := 0315h on a flag error

EREG2 := offending argument on error

#### **Detailed Description:**

This module first executes the table driven Multiply/Divide test (ALU03). Then, if passed, pseudo-random argument pairs are generated and fed into the generalized Multiply/Divide Test (ALU05). The parameters passed to ALU04 set the random number seed, and the duration of the test.

There is no restriction on the values passed to the test. However, it must be noted that all possible combinations of signed and unsigned, byte and word, two and three operand Multiply/Divides are done at least twice for each pair of arguments sent to ALU05. Each such test takes from 1 to 5 milliseconds depending upon the arguments. Therefore, if large values for the count parameter are selected, the test will be long. For example, 1000h as a count will take about 12 seconds, depending upon the seed. NOTE: Some versions of SIM96 will not pass this test.

The formula used to generate the number pairs is as follows:

$$X(n+1) = [(0101h + 0001h) * X(n) + 0001h] MOD 0ffffh$$
  
where  $X(0) = seed$ 

#### Multiply/Divide Core (ALU05)

#### **Brief Description:**

This test performs a Divide/re-Multiply sequence for all possible combinations of two or three operand, signed or unsigned, byte or word operations using the arguments passed to it as operands. The results are verified.

#### **Assembly Language Calling Sequence:**

PUSH <argument1> PUSH <argument2> CALL ALU05

When Test Passes:

If Test Fails:

**EREG1** := 0015h **EREG2** := 0000h

**EREG1** := 0115h on a signed error := 0215h on an unsigned error

:= 0315h on a flag error

EREG2 := offending argument on error

#### **Detailed Description:**

This module takes arguments from a calling program and performs upon them all possible combinations of byte or word, two or three operand, signed or unsigned multiplication and division. Argument2 is used to create the high and low words for a word Divide, and the low byte of Argument1 is used as the divisor in a byte Divide.

The test checks multiplication and division by first dividing one operand by the other, then multiplying the quotient by the divisor and adding the remainder. If the result is the original dividend, the operations were correct. However, the possibility of legitimate division overflows must also be considered.

The test first performs a division and checks flag status for correct indication of overflow conditions. If there has been an overflow, the dividend is right shifted by one, the expected result is updated, and the division is performed over. If a division by zero occurred, just the expected result is corrected and the test is continued.

After a division and overflow check/fixup is complete, a re-multiplication occurs and the result verified. Flag status is also verified. If the results are correct, the original operands are reloaded into the test operand registers and the next Divide/re-Multiply combination is begun.

All Divide/Multiply combinations are performed twice. Once with flags set upon entry, and once with flags clear upon entry.

CALLing ALU03 will run a specially selected table of operands through this test. CALLing ALU04 will run a pseudo-random string of operands through this test.

### 3.3 Memory Tests

# Complementary Address (MEM01) (for registers)

#### **Brief Description:**

This module performs a complementary address test on the registers locations 1ah to 0ffh.

#### **Assembly Language Calling Sequence:**

CALL MEM01

When Test Passes:

If Test Fails:

**EREG1** := 0021h

EREG1 := 0121h

EREG2 := 0000h

EREG2 := address of the error

### **Detailed Description:**

This module performs a simple address and integrity test on register locations 1ah-0ffh. The algorithm stores the value NOT(ADDRESS) in the location pointed to by ADDRESS for the range, then loops through memory again to verify the contents.

**Caution:** If the STACK is partially internal, the STACK POINTER must be pointing at least 260 bytes into external RAM at the time MEM01 is called. The STACK cannot be entirely internal. The arithmetic flags in the PSW are undefined after execution of MEM01.

# Walking Ones/Zeros (MEM02) (for registers)

#### **Brief Description:**

This module performs a Walking Ones and Zeros test on the internal registers 1ah-0ffh.

#### **Assembly Language Calling Sequence:**

CALL MEM02

When Test Passes:

If Test Fails:

EREG1 := 0022h

EREG1 := 0122h

EREG1 := 0000h

EREG2 := address of the error

#### **Detailed Description:**

This module performs a Walking Ones and Zeros test on the internal registers.

The Walking Ones memory test first loads zero in all locations to be tested. Thèn, ones are placed in the first byte of memory, followed by a verification of all locations. Next, the first location is zeroed and ones are loaded into the second location. All memory is again verified. This process continues until all locations have been loaded with ones.

The Walking Zeros memory test works exactly like Walking Ones, except that a zero is "walked" through memory filled with ones, instead of ones being walked through a memory filled with zeros.

Caution: If the STACK is partially internal, the STACK POINTER must be pointing at lest 260 bytes into external RAM at the time MEM02 is called. The STACK cannot be entirely internal. The arithmetic flags in the PSW are undefined after execution of MEM02.

# Galloping Ones/Zeros (MEM03) (for registers)

#### **Brief Description:**

This module performs a Galloping Ones and Zeros test on the internal registers 1ah-0ffh.

#### **Assembly Language Calling Sequence:**

CALL

**MEM03** 

When Test Passes:

If Test Fails:

EREG1 := 0023h

EREG1 := 0123h

EREG2 := 0000h

EREG2 := address of the error

#### **Detailed Description:**

This module performs a Galloping Ones and Zeros test on internal registers.

The Galloping Ones algorithm tests memory by first loading zeros into all locations. Then ones are loaded into the first byte and all memory is verified. The verification is done by alternating reads to the first location and locations through all memory. Next, ones are placed in the second location without altering the first. Verification is again performed by alternating reads to the second location and the rest of memory. This process continues until all locations contain ones.

The Galloping Zeros test is similar to Galloping Ones, except that zeros slowly fill a memory filled with ones. In Galloping Ones, ones slowly fill a memory filled with zeros.

Caution: If the STACK is partially internal, the STACK POINTER must be pointing at least 260 bytes into external RAM at the time MEM03 is called. The STACK cannot be entirely internal. The arithmetic flags in the PSW are undefined after execution of MEM03.

#### Bits Set (MEM04)

#### **Brief Description:**

This module returns the number of bits set in the parameter passed to the routine.

#### **Assembly Language Calling Sequence:**

PUSH

test_value

CALL

MEM04

When All Bits Zero:

When One or More Bits Set:

EREG1 := 0024h

**EREG1** := 0124h

EREG2 := 0000h

**EREG2** := number of bits set

#### **Detailed Description:**

This module returns the number of bits that are set in the low byte of the parameter passed to the test. Any addressing mode may be used to put a value on the STACK, but the parameter on the STACK is treated as an immediate value.

## Checkerboard Pattern (MEM05) (for registers)

#### **Brief Description:**

This module performs a Checkerboard Pattern test on the internal registers 1ah-0ffh.

#### **Assembly Language Calling Sequence:**

CALL MEM05

When Test Passes: If Test Fails:

**EREG1** := 0025h **EREG1** := 0125h

EREG2 := 0000h EREG2 := address of the error

#### **Detailed Description:**

This module performs a checkerboard test on the internal registers. A checkerboard pattern of ones and zeros is written into the physical rows and columns of the 8096 register space. As the pattern is being written, it is repeatedly verified. After the entire pattern is in place, the memory is verified again, complemented, and re-verified.

Caution: If the STACK is partially internal, the STACK POINTER must be pointing at least 260 bytes into external RAM at the time MEM05 is called. The STACK cannot be entirely internal. The arithmetic flags in the PSW are undefined after execution of MEM05.

#### **Complementary Address (MEM06)**

#### **Brief Description:**

This module performs a complementary address test on the memory partitioned by user supplied pointers.

#### **Assembly Language Calling Sequence:**

PUSH <start address> PUSH <end address>

CALL MEM06

When Test Passes: If Test Fails:

**EREG1** := 0026h **EREG1** := 0126h

**EREG2** := 0000h **EREG2** := offending address

#### **Detailed Description:**

This module performs a simple address and integrity test on RAM locations partitioned by the parameters passed. The algorithm stores the value NOT(ADDRESS) in the location pointed to by ADDRESS for the range, then loops through memory again to verify the contents.

Caution: Do not partition RAM that contains valid STACK elements.

#### Walking Ones (MEM07)

#### **Brief Description:**

This module performs a Walking Ones Test on the memory partitioned by the user.

#### **Assembly Language Calling Sequence:**

PUSH <start address>
PUSH <end address>

CALL MEM07

#### When Test Passes:

#### If Test Fails:

**EREG1** := 0027h **EREG1** := 0127h

**EREG2** := 0000h **EREG2** := offending address

#### **Detailed Description:**

This module performs a Walking Ones test on the memory partitioned by the calling program. The Walking Ones memory test first loads zero in all locations to be tested. Then, ones are placed in the first byte of memory, followed by a verification of all locations. Next, the first location is zeroed and ones are loaded into the second location. All memory is again verified. This process continues until all locations have been loaded with ones.

**Caution:** Do not partition RAM that holds valid elements of the STACK. And, execution time increases non-linearly with memory partition widths.

#### Galloping Ones (MEM08)

#### **Brief Description:**

This module performs a Galloping Ones test on memory partitioned by the calling program.

#### **Assembly Language Calling Sequence:**

PUSH <start address>
PUSH <end address>

CALL MEM08

#### When Test Passes:

#### If Test Fails:

**EREG1** := 0028h **EREG1** := 0128h

EREG2 := 0000h EREG2 := offending address

#### **Detailed Description:**

This module performs a Galloping Ones test on memory locations partitioned by the calling program.

The Galloping Ones algorithm tests memory by first loading zeros into all locations. Then ones are loaded into the first byte and all memory is verified. The verification is done by alternating reads to the first location and locations through all memory. Next, ones are placed in the second location without altering the first. Verification is again performed by alternating reads to the second location and the rest of memory. This process continues until all locations contain ones.

Caution: Do not partition locations that contain valid elements of the STACK. And, execution time increases non-linearly with memory partition widths.

#### Walking Ones/Zeros (MEM09)

#### **Brief Description:**

This module performs a Walking Ones and Zeros test on the memory locations partitioned by the calling program.

#### **Assembly Language Calling Sequence:**

PUSH PUSH <start address>

CALL

MEM09

#### When Test Passes:

#### If Test Fails:

**EREG1** := 0029h

**EREG1** := 0129h

EREG2 := 0000h

EREG2 := offending address

#### **Detailed Description:**

This module performs a Walking Ones and Zeros test on the memory partitioned by the calling program.

The Walking Ones memory test first loads zero in all locations to be tested. Then, ones are placed in the first byte of memory, followed by a verification of all locations. Next, the first location is zeroed and ones are loaded into the second location. All memory is again verified. This process continues until all locations have been loaded with ones.

The Walking Zeros memory test works exactly like Walking Ones, except that a zero is "walked" through memory filled with ones, instead of ones being walked through a memory filled with zeros.

Caution: Do not partition RAM that contains valid elements of the STACK. And, execution time increases non-linearly with memory partition widths.

#### Galloping Ones/Zeros (MEM0A)

#### **Brief Description:**

This module performs a Galloping Ones and Zeros test on the memory locations partitioned by the calling program.

#### **Assembly Language Calling Sequence:**

PUSH

<starting address>

PUSH

<ending address>

CALL MEMOA

When Test Passes:

If Test Fails:

EREG1 := 002Ah

EREG1 := 012Ah

EREG2 := 0000h

**EREG2** := offending address

#### **Detailed Description:**

This module performs a Galloping Ones and Zeros test on memory partitioned by the calling program.

The Galloping Ones algorithm tests memory by first loading zeros into all locations. Then ones are loaded into the first byte and all memory is verified. The verification is done by alternating reads to the first location and locations through all memory. Next, ones are placed in the second location without altering the first. Verification is again performed by alternating reads to the second location and the rest of memory. This process continues until all locations contain ones.

The Galloping Zeros test is similar to Galloping Ones, except that zeros slowly fill a memory filled with ones. In Galloping Ones, ones slowly fill a memory filled with zeros.

Caution: Do not partition RAM that contains valid elements of the STACK. And, execution time increases non-linearly with memory partition widths.

#### Checksum (MEM0B)

#### **Brief Description:**

This module calculates a 16 bit checksum for the memory partition specified by the calling program.

#### **Assembly Language Calling Sequence:**

**PUSH** 

<starting address>

PUSH

<ending address>

CALL

MEM0B

#### Test Returns:

EREG1 := 012bh

EREG2 := 16-bit checksum

#### **Detailed Description:**

This module performs a 16-bit checksum on the region of memory partitioned by the calling program. RAM or ROM may be partitioned. The module is non-destructive to RAM.

# User Pattern (MEM0C) (for registers)

#### **Brief Description:**

This module performs a Checkerboard Pattern test on the internal registers 1ah-0ffh with a user specified bit pattern.

#### **Assembly Language Calling Sequence:**

PUSH <desired bit pattern>

CALL MEMOC

#### When Test Passes:

#### If Test Fails:

 $EREG1 := 002Ch \qquad EREG1 := 012Ch$ 

EREG2 := 0000h EREG2 := address of the error

#### **Detailed Description:**

This module performs a checkerboard test on the internal registers with the bit pattern specified by the calling program. The pattern is written into the physical rows and columns of the 8096 register space. As the pattern is being written, it is repeatedly verified. After the entire pattern is in place, the memory is verified again, complemented, and re-verified.

Caution: If the STACK is partially internal, the STACK POINTER must be pointing at least 260 bytes into external RAM at the time MEMOC is called. The STACK cannot be entirely internal. The arithmetic flags in the PSW are undefined after execution of MEMOC.

#### User Pattern (MEM0D)

#### **Brief Description:**

This module performs a Checkerboard Pattern test on a specified region of memory with a specified pattern of bits.

#### **Assembly Language Calling Sequence:**

PUSH <starting address>
PUSH <ending address>
PUSH <bit pattern>
CALL MEMOD

### When Test Passes:

### If Test Fails:

 $EREG1 := 002dh \qquad EREG1 := 012dh$ 

**EREG2** := 0000h **EREG2** := offending address

#### **Detailed Description:**

This module performs a checkerboard test on a region of memory that is specified by the calling program using a bit pattern which is also specified. First, the pattern is written into memory. As the pattern is being written, it is repeatedly verified. After the entire pattern is in place, the memory is verified again, complemented, and re-verified.

Caution: Do not partition RAM that contains valid elements of the STACK.

#### 3.4 Collected Tests Modules

#### ALL Tests in ASM96 (D96A96)

#### **Brief Description:**

This module causes every General Diagnostics test to execute.

#### **Assembly Language Calling Sequence:**

PUSH	<ram address="" segment1="" starting=""></ram>
PUSH	<ram address="" ending="" segment1=""></ram>
PUSH	<ram address="" segment2="" starting=""></ram>
PUSH	<ram address="" ending="" segment2=""></ram>
PUSH	<random seed=""></random>
PUSH	<random length="" test=""></random>
PUSH	<top address="" code="" of=""></top>
PUSH	<argument1 core="" divide="" for="" multiply="" test=""></argument1>
PUSH	<argument2 core="" divide="" for="" multiply="" test=""></argument2>
PUSH	 bit pattern for memory test>
CALL	D96A96

#### When Tests All Pass:

#### When a Test Fails:

EREG1	:=	0030h	EREG1	:=	test module error code
EREG2	:=	code checksum	EREG2	:=	test module detail code

#### **Detailed Description:**

This module calls all **General Diagnostics** using the parameters passed by the calling program. The parameters needed by the test for proper execution specify two areas of external RAM for memory tests, the ending address of code to be checksummed, the seed and length of the random ALU test, two specific arguments to do the Multiply/ Divide Core test, and a bit pattern for memory tests.

Execution speed of this test is highly dependent upon the memory partitions and the length requested for the random ALU test. For example, partitioning 1k and 8k regions of memory, and calling for 1000h random ALU tests, the test takes 3 hours to complete. Testing smaller regions of memory (i.e. 1k and 1k) can reduce test time to a few minutes.

Caution: An external STACK must be used with this test, and it must be in a part of memory outside that partitioned during the CALL.

#### ALL Tests in PLM96 (D96P96)

#### **Brief Description:**

This module causes every General Diagnostics test module to execute.

#### PLM96 Calling Sequence:

D96P96(RAM segment1 starting address, RAM segment1 ending address, RAM segment2 starting address, RAM segment2 ending address, random seed, random test length, top of code address, argument1 for Multiply/Divide Core test, argument2 for Multiply/Divide Core test, bit pattern for memory tests);

#### When All Tests Pass:

#### When a Test Fails:

PLMREG := 00F0h PLMREG := module error code PLMREG+2 := 16-bit checksum PLMREG+2 := module detail code

#### **Detailed Description:**

This module calls all **General Diagnostics** using the parameters passed during invocation. The parameters needed by the test for proper execution specify two areas of external RAM for memory tests, the ending address of code to be checksummed, the seed and length of the random ALU test, two specific arguments to do the Multiply/Divide Core test, and a bit pattern for memory tests.

Execution speed of this test is highly dependent upon the memory partitions and the length requested for the random ALU test. For example, partitioning 1k and 8k regions of memory, and calling for 1000h random ALU tests, the test takes 3 hours to complete. Testing smaller regions of memory (i.e. 1k and 1k) can reduce test time to a few minutes.

In his program, the user will have to DECLARE D96P96 an external procedure of the LONG type, with its parameters declared SLOW. The EREG1 and EREG2 values reported by library modules are placed in the long-word location at PLM\$REG.

The DECLARations in D96P96 show how any one General Diagnostic Module could be called from a PLM96 program. Each needed module needs to be DECLAREd an external procedure of the LONG type.

Caution: An external STACK must be used with this test, and it must be in a part of memory outside that partitioned during the CALL.

#### Selected Tests in ASM (D96FST)

#### **Brief Description:**

This is an ASM module that invokes a selected set of General Diagnostic tests.

#### **Assembly Language Calling Sequence:**

```
<RAM segment1 starting address>
PUSH
          <RAM segment1 ending address>
PUSH
          <RAM segment2 starting address>
PUSH
          <RAM segment2 ending address>
PUSH
          <random seed>
PUSH
          <random test length>
PUSH
          <top of code address>
          <argument1 for Multiply/Divide Core test>
PUSH
PUSH
          <argument2 for Multiply/Divide Core test>
          <br/>bit pattern for memory test>
PUSH
CALL
          D96FST
```

#### 0,122 200.01

#### When Tests All Pass: When a Test Fails:

EREG1 := 00E0h EREG1 := test module error code EREG2 := code checksum EREG2 := test module detail code

#### **Detailed Description:**

This module calls the Power-up and Program Counter tests then all ALU tests. Then, Complementary Address, Galloping Ones/Zeros and Checkerboard tests are run on the internal registers. Finally, Complementary Address and specified pattern tests are done on external memory and the program is checksummed.

The parameters needed by the test for proper execution specify two areas of external RAM for memory tests, the ending address of code to be checksummed, the seed and length of the random ALU test, two specific arguments to do the Multiply/Divide Core test, and a bit pattern for memory tests.

Execution speed of this test is highly dependent upon the memory partitions and the length requested for the random ALU test. For example, partitioning 1k and 8k regions of memory, and calling for 1000h random ALU tests, the test takes about 20 seconds to complete. Testing smaller regions of memory (i.e. 1k and 1k) can reduce test time further.

Caution: An external STACK must be used with this test, and it must be in a part of memory outside that partitioned during the CALL.

### 4.0 THE DYNAMIC STABILITY TEST

The **Dynamic Stability Test** is a set of interrupt service routines designed to run over a user's background task in either one stand alone 8097, or two 8097s that are cross-coupled. In the stand alone mode, the chip's output pins are hooked to its input pins. In the dual chip mode, each controller's output pins are tied to the input pins of the other. The minimum configuration for each mode are shown in Figures 2 and 3. See Figure 11 for the circuit diagram of a board that can be jumpered for either configuration.

### What is Dynamic Stability?

A "Dynamic Stability" test was developed to enable testing of the 8097 in an asynchronous environment. In the one chip mode, HSO events are synchronized with the HSI




Figure 2. 8097 Strapback Configuration Single Chip Mode

event capture logic. However, in the cross-coupled mode, HSO events generated by one chip are captured in the HSI unit of another. As long as separate, non-syncronized clock sources are used for each chip, the HSI line events will occur asynchronously to the chip.

To implement a test that could be either stand alone or co-resident without modification, the creation and verification of I/O events needed to be decoupled. Thus the basic structure of the **Dynamic Stability Test** takes the form of a set of I/O Producers causing events that I/O Consumers verify. Figure 4 gives a macro view of the Producer/Consumer relationship.




Figure 3. 8097 Strapback Configuration Dual Chip Mode




Figure 4. Producer/Consumer Relationship

#### What Does the Test Do?

Producer/Consumer exchanges were defined to test nearly all of the 8097 I/O capabilities concurrently. Following initialization, the transactions described are carried out by the set of interrupt service routines that make up the **Dynamic Stability Test.** The following section describes the test initialization. Then the tests performed are briefly described in the Producer/Consumer framework.

#### Initialization

To get the ball rolling, the background task must first CALL an initialization routine (DSTISR). This routine clears memory, executes the Selected Tests program (D96FST) from the **General Diagnostics**, and checks for the presence of an external clock on T2CLK. The serial port is then initialized for internal or external baud rate generation based on the presence of an external clock, and sign on messages are sent over the serial channel.

After initial tests are complete, and just prior to initiation of the interrupt service routines, a pulse is sent out on PORT1.3 that is used to synchronize controllers in the two chip mode. (See Figure 5.) Remember that the objective of the **Dynamic Stability Test** is to test the controllers asynchronously. Therefore, the synchronization is only done to insure that neither controller starts testing before both are ready to begin.

When a controller is ready to synchronize, it places a 0 on the PORT1.3 pin and looks for a 0 on its PORT1.4 pin. When a 0 is seen, the chip delays 600 microseconds, and then PORT1.3 is set high. The chip then loops until PORT1.4 also goes high. Another delay is inserted, and the tests begin. The worst skew between two controllers that can




Figure 5. Dual Chip Synchronization

occur using this method is 9 state times (2.25  $\mu$ s in a 12 Mhz system). However, the skew should average between four and five state times. In any case, the parts will be far from synchronized shortly after the tests begin. This is fine, as long as the tests begin together.

In a one chip system, this process appears as a 600 microsecond pulse on PORT1.3. (See Figure 6.) The tests begin 600 microseconds after the rising edge.

When synchronization is complete, the interrupt service routines are initialized, interrupts are enabled, and control is returned to the background task. At this point, the testing really begins.

#### **Producers and Consumers**

The Producer/Consumer exchanges on the 8097 are executed by the interrupt service routines of the **Dynamine Stability Test**. While some interrupt routines contain an entire Producer or Consumer, some are spread through many routines. Figure 7 shows on a broad level the transactions that occur during test execution. Short descriptions of each Producer and Consumer follow, along with an indication of which interrupt routines contain them.

Serial Producer •DSTSER• The Serial Producer constantly transmits a table of alphabetic and special characters, and test data which includes the current status of the test and the REAL TIME since reset.

Serial Consumer •DSTSER• The Serial Consumer monitors the data coming over the serial link to see if all the expected characters are transmitted correctly and in the correct order. Transmission of the test data and the REAL TIME is checked by counting characters between carriage returns.

**Port1 Producer •DSTSWT•** The Port1 Producer outputs a series of values on Port1 that are contained in a table constructed to test all possible combinations of input and output of ones and zeros. The test producer executes every 5000h TIMER1 counts via the expiration of Software Timer 1.

**Port1 Consumer •DSTSWT•** The Port1 Consumer verifies the patterns appearing on Port1 using a table which contains the expected values. The check executes every 1000h TIMER1 counts via the expiration of Software Timer 2.

**A/D Producer ●DSTSWT●** The A/D Producer continually starts A/D conversions by loading an HSO command to initiate an A/D. The A/D Producer executes every time Software Timer 0 expires.

A/D Consumer •DSTA2D• The A/D Consumer verifies the result of conversions initiated by the A/D Producer. It then changes the channel set for conversion and loads an HSO command to cause a Software Timer 0 expiration.




Figure 6. Single Chip Sync Pulse

External Interrupt Producer •DSTHSO• The External Interrupt Producer causes rising edges on HSO.1, which is tied to EXTINT. This Producer executes every time there has been a falling edge on HSO.1.

External Interrupt Consumer •DSTEXI• The External Interrupt Consumer responds to rising edges on EXTINT. It resets the WATCHDOG TIMER every execution and tests the Test Status Words every 30h executions to see that all tests are running. This Consumer also loads an HSO command to cause a falling edge on HSO.1

**PWM Producer •DSTTOV•** The PWM Producer executes every time there is a timer overflow. In addition to changing the PWM period, it toggles an LED and checks for unexpected T2CLK overflows. There is no PWM Consumer per se, but the PWM output is tied to HSI.1 which is configured to clock T2CLK. In this way T2CLK counts at a known average rate, and is used by the test in a modulo count fashion to generate a real




Figure 7. Producer/Consumer Overview

time clock. This module is also expandable to include tests that a user might want to execute only periodically.

HSO Producer ●DSTHSO● The High Speed Output Producer executes every time an HSO event on HSO.2 or HSO.3 occurs. Varying pulse widths are created on the pins using predetermined tables of values. The minimum pulse width is 1000H; the maximum is 0C000H TIMER1 counts.

**HSI Consumer** •DSTHSI• The high speed inputs are monitored by the High Speed Input Consumer. The check executes every time an event occurs on HSI.2 or HSI.3. The HSI Consumer verifies that the proper pulse widths appear on the pins, and that the series of pulse widths is in the right order.

Interrupt BURST Producer •DSTSWT,DSTHIO,DSTHSO,DSTHSO• The previous Producer/Consumer transactions either go between controllers in the dual-chip mode, or stay within the same controller in the single-chip mode. However, there is one **Dynamic Stability Test** that executes invisibly to a co-controller in the dual-chip mode. This test, the Interrupt BURST Test, causes a flood of interrupts that almost fully load the 8097 with interrupt response requests.

The Interrupt BURST Producer causes a complex chain of events that eventually lead to the updating of the REAL TIME Clock. Since the succession of events involves half of the interrupt service routines, the whole process is described here for understanding.

The Big Picture — Each time the REAL TIME Clock is ready to be updated, a BURST of interrupts is setup to occur as close together as possible. Figure 8 shows the sequence of events that occur, their dependency on T2CLK and the commands written into the HSO CAM. If you don't need any more detail, skip "The nitty-gritty".

**The nitty-gritty** — Every time an the A/D Consumer finishes executing it sets up a Software Timer 0 expiration for TIMER1 = TIMER1 + 2. While T2CLK is between 100h and 600h, the A/D Producer (Software Timer 0) causes a new conversion with an HSO command. If T2CLK is greater than 600h, then an HSO command is loaded to cause a falling edge on HSO.0 instead of causing an A/D conversion to start. This begins the BURST sequence.

The falling edge on HSO.0 causes an HSO interrupt and an HSI interrupt, since HSO.0 is tied to HSI.0. The HSO interrupt loads commands to raise HSO.0 at T2CLK = 1900h and start an A/D at T2CLK = 18ffh. The HSI interrupt loads no HSO commands.

When T2CLK = 18ffh an A/D conversion is begun. When T2CLK = 1900h a rising edge occurs on HSO.0 causing T2CLK to be reset and HSO,HSI and HSI.0 interrupt requests to be made. At approximately the same time an A/D conversion completes and the A/D Done interrupt request is made.

The HSO interrupt service causes no further events. The HSI interrupt service routing loads an HSO command to cause a Software Timer 3 interrupt at T2CLK=0ffh. The A/D Consumer loads an HSO command to cause a Software Timer 0 interrupt at TIMER1=TIMER1 + 2. When the A/D Producer executes it loads a command to start an A/D conversion at T2CLK=100h. And the HSI.0 interrupt service routine updates the REAL TIME Clock (the real output from this whole mess).

The last interrupt that is serviced from this BURST is a Software Timer 3 expiration. This is the BURST Checker. It verifies that all interrupts occurred within a reasonable time window, but causes no further events if all tests passed.

All these activities keep the HSO CAM almost fully loaded. So, to ensure that CAM overwrites never occur, two precautions were taken. First, one CAM slot was allocated to four of the tests that use the HSO unit, and two slots were allocated for shared use by the Interrupt BURST process and the A/D conversion process.

The second precaution was to confirm that either the CAM was not full or the HOLDING REGISTER was empty (depending upon the test) before allowing any write to the CAM.

Figure 9 shows the HSO CAM loading over time, with T2CLK as the timebase. External Interrupt, Port1, HSO.2 and HSO.3 events each are allocated the use of one CAM slot all the time. While T2CLK is below 600h, but above 100h, another CAM slot is used by the A/D Done — Start A/D sequence. When T2CLK goes above 600h, two slots are used by the Interrupt BURST process. The BURST events conclude when T2CLK is reset and climbs to 100h. At 100h, the A/D Done — Start A/D sequence being again.




Figure 8. Interrupt BURST Sequencing




Figure 9. HSO CAM Loading

# 4.1 How to Use DST96

All program modules that are needed to run the **Dynamic Stability Test** are contained in the DST96 Library (DST96.LIB). This Library is also a part of DIAG96.LIB. To use the test, one or two 8097s must be configured as previously shown. A background task for the Dynamic Stability interrupt service routines must also be provided and linked to DIAG96.LIB. For those who don't wish to write a background task, one is provided (DSTUSR). But, any code may be written which follows some simple rules.

# The Software

The software constraints are relatively minor, but they do create incompatibility with PLM96. All background tasks should be written in ASM96.

Minimally, the background task must load the STACK POINTER, PUSH parameters, CALL DSTISR, and go into a loop. Any other code may come after the CALL to DSTISR, as long as:

- Interrupts are never disabled for more than a few instructions;
- No operations to or from special function registers occur (with the exception of reading TIMER1 or T2CLK), and

Other less grave limitations on the main task are that it:

• Be CSEGed at 2080h;

- Write only to EREG1, EREG2, OSEG registers from 40h to 5Ch, or external RAM, (the OSEG is an RL96 technicality, once DSTISR returns control to the MAIN TASK, locations 40h to 5Ch are not touched by the Tests); other registers can be read, but not written to;
- Communicate to the outside world through Port3 and Port4, (these Ports are untouched by the tests), or memory mapped I/O registers;

To provide the **Dynamic Stability Test** modules for linkage to your program, modify the batch file DSTRL.BAT to suit your system with respect to memory mapping and invoke the batch file with the appropriate background task filename. For example, type:

DSTRL DSTUSR

#### The Hardware

The **Dynamic Stability Test** has been designed to allow flexibility in the way output from the tests is used.

Minimally, no output device (printer, terminal) or function generators need to be attached to the test. If the LED attached to Port 2.7 is not flashing, the test failed. However, no other information may be gained.

To support a greater level of debugging (of the test code initially), the test was designed to output status and error information to one 4800 and one 300 baud device. The baud rates are derived from the function generators if present. Figure 10 shows how both devices can be attached to the test.

With this configuration, the test outputs an initialization message to both devices, then selects just the 4800 baud line for monitoring the Serial Port Producer/Consumer transactions. If an error is detected, the 300 baud line is selected for an error information dump.

A diagram of the circuit used in developing the **Dynamic Stabilty Test** appears in Figure 11. It is sufficiently general purpose for use in either the single or double chip modes, with or without printers or terminals attached.

The circuit requires that the 8097 I/O signals be present on an SBE-96 compatible 50 pin connector. The circuit also assumes that the analog voltage reference is provided through the cable. Therefore, if you are using the SBE-96, the jumpers to do this need to be in place (jumper numbers vary with the SBE-96 version).

Figure 12 describes how to jumber the **Dynamic Stability Test** board for one or two chip tests. Figure 13 shows the SBE-96 50 pin connector pinout. The following sections describe in detail the actions of each interrupt service routine in implementing the Producer/Consumer transactions.





Figure 10. Output Device Selection Circuit



# **Jumper Connections for Single Chip Mode**

	J	1		
	22 – 37	34 - 28		
	23 - 38	35 – 16		
	24 – 39	42 - 31	Also	
	25 – 26	43 – 32	E1 – E2	
	45 – 48	46 – 29	E3 – E4	
	1 -	- 4 - 7 <del>-</del> 10	- 13	
15 - 18	-21 - 27 -	- 30 - 33 - 3	36 - 41 - 44 -	47 - 50

# **Jumper Connections for Dual Chip Mode**

J1 – J2	J1 – J2	J1 - J2	J1	J2 J1
22 – 37	33 - 33	14 – 14	34 - 28	22 – 37
23 – 38	36 – 36	4 – 4	45 – 48	23 - 38
24 - 39	41 – 41	5 – 5	46 – 29	24 - 39
25 – 26	44 – 44	7-7	35 – 16	25 - 26
42 – 31	47 – 47	10 – 10	J2	42 - 31
43 – 32	50 - 50	13 – 13		43 - 32
15 – 15	1 – 1		34 – 28	
18 – 18	9 – 9		45 – 48	
21 – 21	2-2		46 – 29	
27 - 27	8 – 8		35 – 16	
30 - 30	6 – 6			
	11 – 11		Also	
	3 – 3		E2 - E5	
	12 – 12		E1 – E4	

Figure 12. Dynamic Stability Board Jumper List

ANALOG GROUND	_n₁		20	ANALOG CHANNEL 3
ANALOG CHANNEL 1	●3		40	ANALOG GROUND
ANALOG CHANNEL 0	95		60	ANALOG CHANNEL 2
ANALOG GROUND	•7		80	ANALOG CHANNEL 6
ANALOG CHANNEL 7	•9		100	ANALOG GROUND
ANALOG CHANNEL 7	•11		120	ANALOG CHANNEL 4
ANALOG CHANNEL S	913		140	ANALOG VREF
DIGITAL GROUND	●15		16•	EXTERNAL INTERRUPT
RESET	●17		18●	DIGITAL GROUND
RXD	●19		20•	TXD
DIGITAL GROUND	<b>●21</b>		22•	PORT 1.0
PORT 1.1	●23		24●	PORT 1.2
PORT 1.3	●25		26●	PORT 1.4
DIGITAL GROUND	●27		28●	HSI.0
HSI.1	●29		30●	DIGITAL GROUND
HSO.4/HSI.2	●31		32●	HSO.5/HSI.3
DIGITAL GROUND	●33		34●	HSO.0
HSO.1	●35		36●	DIGITAL GROUND
PORT 1.5	●37		38●	PORT 1.6
PORT 1.7	●39		40●	PORT 2.6
DIGITAL GROUND	<b>e41</b>		42●	HSO.2
HSO.3	•43		440	DIGITAL GROUND
PORT 2.7	●45		46●	PWM/PORT 2.5
DIGITAL GROUND	●47		48●	T2RST
T2CLK	●49		50●	DIGITAL GROUND
	ì	J3		
				l

Figure 13. SBE-96 J3 Pinout

# 4.2 Test Module Descriptions

# **DST Initialization (DSTISR)**

# **Brief Description:**

This module is the invocation and initialization code for the Dynamic Stability Test.

# **Assembly Language Calling Sequence:**

```
PUSH
          <RAM segment1 starting address>
PUSH
          <RAM segment1 ending address>
PUSH
          <RAM segment2 starting address>
PUSH
          <RAM segment2 ending address>
PUSH
          <random seed>
PUSH
          <random test length>
PUSH
          <top of code address>
          <argument1 for Multiply/Divide Core test>
PUSH
          <argument2 for Multiply/Divide Core test>
PUSH
PUSH
          <br/>bit pattern for memory test>
          DSTISR
CALL
```

#### When All Tests Pass:

```
EREG1 := 0040h

EREG2 := 0000h
```

#### When a Test Fails:

EREG1 :=	0140h on abnormal RESET	EREG2 :=	TIMER
EREG1 :=	0240h if T2CLK won't change	EREG2 :=	xxxxh
EREG1 :=	0340h if T2RST did not work	EREG2 :=	xxxxh
EREG1 :=	0440h if IOC0.1 did not work	EREG2 :=	xxxxh

# **Detailed Description:**

This module initializes the registers used by **Dynamic Stability Test** Modules, checks to see if there is an external clock present, tests T2CLK counting and reset functionality, and outputs initialization messages to the two output devices. The selected tests module (D96FST) from the **General Diagnostics** is also executed using the parameters specified.

When all initialization tests are passed, then a synchronization is performed to place the two processors in a dual-chip mode test in close sync. The PORT1 pins are used as to perform the handshaking synchronization. After synchronization, all **Dynamic Stability Tests** are activated and control is returned to the user program.

# **External Interrupts (DSTEXI)**

# **Brief Description:**

This module executes every time there is a rising edge on the EXTINT pin. The test resets the WATCHDOG TIMER and verifies execution of all Dynamic Stability routines.

#### If Test Fails:

**EREG1** := 01A0h if a test did not execute

**EREG2** := Number of Shifts done

# **Detailed Description:**

This routine executes every time there is a rising edge on the EXTINT pin, causing an external interrupt. Each execution, the WATCHDOG TIMER is reset and an HSO command to clear the HSO.1 pin in 1000h TIMER1 counts is loaded into the CAM. The HSO routine that responds to that event will cause HSO.1 to go high, thus causing another vector to DSTEXI.

Every 30h executions of this module, the Test Status Words are NOTed and then NORMaLized to see if any test did not execute. If any bit in the Test Status Words is left set after being complemented, the NORML instruction will leave the most significant bit set, indicating an error. If there was no error, the TSWORDs are cleared. The user can change a mask in DSTEXI to enable checking of any of the currently spare bits in TSWORD. The TSWORD bit map is as follows:




Figure 14. Test Status Word Bit Map

# Serial Port (DSTSER)

# **Brief Description:**

This module contains the Serial Port Consumer and Producer routines for the **Dynamic Stability Tests.** It is executed on every Serial Interrupt.

#### If Test Fails:

**EREG1** := 01B0h if a bad character was received

**EREG2** := actual received character

**EREG1** := 02B0h if an incorrect number of characters

came between carriage returns

EREG2 := actual count

#### **Detailed Description:**

This interrupt service routine executes every time there is a Serial Interrupt. The data that is transmitted and checked by the test consists of first, the alphabet and some special characters; second, the current REAL TIME; and finally, the bit representation of the Test Status Words. The receiver verifies the alphabet and funny characters and counts characters until a carriage return. The following is an example of what the output looks like.

#### ABCDEFGHIJKLMNOPQRSTUVWXYZ*#%&[]@001:23:59.61 1111110111011111110001111

The code first checks for a Receive Done flag. If a receive just completed, the receive buffer is emptied and checked for validity. If the received character is a carriage return, then the count since the last carriage return is checked for correctness.

After the receive service has finished, or if there was no receive, DSTSER then checks for the Transmit Done flag. If more transmits can be made, the next data byte is loaded into the transmit buffer. If the data is exhausted, a carriage return is sent, and the routine is set to transmit the first data byte again.

## Software Timers (DSTSWT)

# **Brief Description:**

This module is executed every time a Software Timer Interrupt expires. The routine includes the Port1 Producer and Consumer, the A/D producer, and the Interrupt Burst control and verification code.

#### If a Test Fails:

**EREG1** := 01D0h If an unexpected value is found on Port 1 **EREG2** := expected value in high byte, actual value in low byte

EREG1 := 02D0h A/D Done interrupt did not occur within BURST window

EREG2 := Time between A/D done and Software Timer 0

EREG1 := 03D0H REAL TIME update did not occur within BURST window

EREG2 := Time between REAL TIME update and Software Timer 0
EREG1 := 04D0H HSO.0 response did not occur within BURST window

**EREG2** := Time between HSO.0 interrupt and Software Timer 0

EREG1 := 05D0H HSI(.0) response did not occur within BURST window

**EREG2** := Time between HSI(.0) service and Software Timer 0

EREG1 := 01D1H Invalid T2CLK value reached

EREG2 := T2CLK found

EREG1 := 02D1H Test reached an illegal Software Timer 0 state

EREG2 := the illegal case jump that was made

## **Detailed Description:**

This module is called every time a Software Timer expires and causes and interrupt. Software timers are used by the A/D Done — A/D Trigger Sequence, the Interrupt Burst Sequence, and the Port1 Producer and Port1 Consumer.

When Software Timer 0 expires, a case jump is done on the BURST_STATE variable to sequence the A/D and interrupt BURST process to the appropriate state. Depending upon the value of T2CLK and the state of the A/D converter, either an A/D conversion is initiated or HSO.0 is set to go low to begin the interrupt BURST events.

When Software Timer1 expires, a new value is written to Port1 from a table constructed to test all combinations of input/output states on the quasi-bidirectional port pins. The HSO CAM is also loaded with a command to cause Software Timer1 to overflow again in 5000h TIMER1 counts.

When Software Timer 2 expires, Port1 is read and compared to a table of expected entries. If the value is correct, then an HSO command is loaded into the CAM to cause another Software Timer 2 expiration in 1000h TIMER1 counts. If the value is not correct, the next entry in the Table is checked. If there is still no match, an error is reported. If there is a match, the CAM loading occurs and Software Timer 3 is checked for expiration.

If Software Timer 3 has expired, then the flurry of BURST interrupts should have just occurred. The routine checks to see that each event happened within a reasonable time window. If the checks pass, then the routine exists with no further action.

# Real Time Clock (HSI0) (DSTHI0)

## **Brief Description:**

This routine executes every time there is a rising edge on HSI.0 and updates the real time clock value.

#### When Module Executes:

**REAL_TIME** := REAL_TIME + .204 seconds

## **Detailed Description:**

This module is the HSI.0 interrupt service routine. On each rising edge of HSI.0, the value in the REAL TIME clock buffer is updated to reflect the passing of 1900h T2CLK counts. Since the PWM output is tied to T2CLK, and the average time between edges is 31.875  $\mu$ s in a 12 MHz system, then 1900h T2CLK counts represents .204 seconds.

Execution of this module occurs during the interrupt BURST events. No action other than updating the REAL TIME clock is taken in this routine.

# **High Speed Outputs (DSTHSO)**

# **Brief Description:**

This module manages the pulse width outputs on HSO.2 and HSO.3, and causes the Manager test to execute.

# **Detailed Description:**

Every time an HSO command is executed that has the Interrupt bit set, this program executes. The routine manages the pulse widths on HSO lines two and three, and causes the Manager module to execute at the right time.

When a falling edge has been caused on either HSO.2 or HSO.3, DSTHSO loads a command into the CAM to cause a rising edge on the same line at a time that gives the line a low pulse width equal to a predetermined table value. Rising edges cause analogous responses. The tables used cause low and high pulse widths that vary from 1000h and 0C000h. The length of the tables differ by one so that all combinations of low and high table times occur.

When a falling edge was caused on HSO.1, the routine loads a command into the CAM to cause a rising edge on the same line two TIMER1 counts later. Since HSO.1 is tied to the EXTINT pin, rising edges cause the Manager Routine to execute.

# **High Speed Inputs (DSTHSI)**

## **Brief Description:**

This module does the verification of events on the HSI lines and initiates some interrupt BURST events when appropriate.

#### If a Test Fails:

**EREG1** := 0161h if a high pulse on HSI.2 had an unexpected width **EREG2** := difference between actual and expected pulse width

**EREG1** := 0261h if a low pulse on HSI.2 had an unexpected width **EREG2** := difference between actual and expected pulse width

**EREG1** := 0361h if a high pulse on HSI.3 had an unexpected width **EREG2** := difference between actual and expected pulse width

**EREG1** := 0461h if a low pulse on HSI.3 had an unexpected width **EREG2** := difference between actual and expected pulse width

**EREG1** := 0561h if the HSI unit indicated that an HSI.1 event occurred

EREG2 := the time recorded in the FIFO

# **Detailed Description:**

This module executes every time an event is loaded into the HSI Holding Register. Verification of pulse widths on HSI.2 and HSI.3 is done from tables of expected values. Any deviation is reported as an error.

If the test detects a negative transition on HSI.0, then commands are loaded into the HSO CAM to start an A/D at T2CLK = 18ffh and to set HSO.0 high at T2CLK = 1900h. This results in an HSO, HSI, HSI.0 and A/D Done interrupt requests to occur at approximately the same time — approaching a full demand on interrupt service.

When a rising edge on HSI.0 is detected, an HSO command is loaded into the CAM to cause a Software Timer 3 interrupt when T2CLK = 100h. The Software Timer 3 interrupt service will check to see that all burst events happened fast enough.

HSI.1 events are disabled from the FIFO. Any event detected on this line is reported as an error.

# A/D Conversion Complete (DSTA2D)

# **Brief Description:**

This module executes every time an A/D conversion is complete. The conversion result is checked for correctness, the A/D converter is setup to convert on the next channel when initiated by an HSO command, and an HSO command to cause a Software Timer 0 expiration is loaded.

#### If Test Fails:

**EREG1** := 01C0h on a conversion error **EREG2** := channel on which error occurred

# **Detailed Description:**

This module executes every time an A/D conversion is complete. The conversion result is checked against a test table for correctness, and the A/D converter is setup to convert on the next channel when initiated by an HSO command. An HSO command to cause a Software Timer 0 expiration in 0002h TIMER1 counts is loaded just prior to exiting the module.

While T2CLK has a value between 100h and 600h, A/D conversions are initiated by the Software Timer 0 Interrupt service routine. When T2CLK goes above 600h, an A/D conversion is initiated by the HSO.0 interrupt service routine.

Given the possibility of additive error in 5% resistors, the conversion is tested to only six bits of accuracy.

# Timer Overflows (DSTTOV)

#### **Brief Description:**

This module toggles a port pin tied to an LED, manages the PWM output, performs some simple tests, and is expandable to allow inclusion of user written tests.

#### If Test Fails:

**EREG1** := 0190h if T2CLK had an overflow indication **EREG2** := T2CLK a the time the error was found

## **Detailed Description:**

This module executes every time TIMER1 or T2CLK overflow. Only TIMER1 overflows are valid however, so T2CLK overflows are flagged as an error. Each overflow, a new period is loaded into the PWMCONTROL register from a table of pulse periods. If an LED is connected, it will appear to slowly change in intensity. Port2.7 is also toggled in this routine to light another LED.

This interrupt routine can be expanded with special tests that are to execute on a periodic basis. Any of the spare bits in the Test Status Words can also be used by specialized tests. They will be checked by the External Interrupt service routine with a simple change in a bit mask.

# Macro Module (DSTMAC)

# **Brief Description:**

This module contains four macros used by the Dynamic Stability Test.

# **Assembly Language Invocation:**

```
SPSTATUS Temp_Register
or
SPWAIT (RI,TI)
or
BR_ON_ERROR Label
or
RESET_WATCHDOG
```

# **Detailed Description:**

The SPSTATUS Macro is used to ORB the Serial Port Status Register to a temp register. The Macro needs to be used to work around a bug in the 809x-90.

The SPWAIT Macro is used to cause program execution to halt and wait for an RI or TI flag, depending upon which is specified.

The BR_ON_ERROR Macro tests the high byte of EREG1 and jumps to the label if the byte is not zero. This can be used every time a **General Diagnostic** completes since the detection of any error will cause the high byte of EREG1 to be non-zero.

The RESET_WATCHDOG Macro does just what it says. The WATCHDOG TIMER is reset by writing the correct sequence to location 0Ah.

To access a DSTMAC macro, this module must be \$INCLUDEd.

# **Error Procedure (DSTERR)**

## **Brief Description:**

This module is called if any error is detected in the **Dynamic Stability Test**. Information about the error is output over the serial port, and the test is restarted.

## **Assembly Language Calling Sequence:**

CALL Error_Proc

## **Detailed Description:**

This module is CALLed on detection of any error in the **Dynamic Stability Test.** When CALLed, the procedure:

- disables interrupts,
- saves any rapidly changing values (TIMER1,T2CLK,HSO_STATUS, . . .),
- waits for a serial transmit in progress to complete,
- waits for the current serial receive to complete,
- empties eight entries from the HSI_FIFO,
- transmits an open loop sync sequence in case a co-controller is stuck in the sync routine, and
- waits a few hundred milliseconds to ensure that a co-controller has also detected a failure.

After these steps have been taken, the DSTERR de-selects the 4800 baud line, selects the 300 baud line, and outputs error messages. These messages include the Error Code (EREG1), the Detail Code (EREG2), the address of the line in the test which found the error, and the REAL TIME since reset.

Following the error messages, the procedure dumps the data contained in the registers and the external error buffer out over the serial port to the 300 baud device.

Finally, a RST instruction followed by a branch to the RST instruction is executed. If the WATCHDOG TIMER is externally disabled, the test will stay in this loop. If the WATCHDOG TIMER is not disabled, the test chip will reset, and the **Dynamic Stability Test** will reinitialize.

# **DST Example User Code (DSTUSR)**

## **Brief Description:**

This is an example program that initiates the **Dynamic Stability Test** and then executes some **General Diagnostics** as a background task.

#### **Detailed Description:**

DSTUSR sends parameters defined at assembly time to the DST initialization routine (DSTISR). When control returns to DSTUSR, the example repeatedly executes ALU01, ALU02, ALU04, ALU05 and MEM0A. It takes two minutes (with the given memory parameters) for the DSTUSR background task to cycle once while interrupts are running.

When creating a custom background task, using this example program as a template will speed development.

# **APPENDICES**

APPENDIX A ● DIAG96.LIB Error Messages by EREG1 Code

APPENDIX B ● DIAG96.LIB Error Messages by Module Name

APPENDIX C ● Description of DIAG96.LIB Batch Files

**APPENDIX D** ● Example Program Listings

- D96A96 — D96P96
- D96P96 — D96FST
- DSTUSR

# APPENDIX A

# **DIAG96.LIB Error Messages by EREG1 Code**

0000 No Message EREG2 = Offffh MODULE = SYS01/Common Symbols 0002 All Tests Passed EREG2 = 0000 MODULE = SYS02/System Power-up 0003 All Tests Passed EREG2 = 0000 MODULE = SYS03/Program Counter 0011 All Tests Passed EREG2 = 0000 MODULE = ALU01/Add/Subtract 0012 All Tests Passed EREG2 = 0000 MODULE = ALU02/MULUB All Tests Passed 0013 EREG2 = 0000 MODULE = ALU03/Multiply/Divide Table 0014 All Tests Passed EREG2 = 0000 MODULE = ALU04/Multiply/Divide Random All Tests Passed 0015 EREG2 = 0000 MODULE = ALU05/Multiply/Divide Core 0021 All Tests Passed EREG2 = 0000 MODULE = MEM01/Complementary Address (Registers) 0022 All Tests Passed EREG2 = 0000 MODULE = MEM02/Walking Ones/Zeros (Registers) 0023 All Tests Passed EREG2 = 0000 MODULE = MEM03/Galloping Ones/Zeros (Registers) 0024 No bits were set in the byte tested EREG2 = 0000 MODULE = MEM04/Bits Set All Tests Passed 0025 EREG2 = 0000 MODULE = MEM05/Checkerboard Pattern (Registers)

MODULE = MEM06/Complementary Address

0026

All Tests Passed EREG2 = 0000

0027	All Tests Passed EREG2 = 0000 MODULE = MEM07/Walking Ones
0028	All Tests Passed EREG2 = 0000 MODULE = MEM08/Galloping Ones
0029	All Tests Passed EREG2 = 0000 MODULE = MEM09/Walking Ones/Zeros
002A	All Tests Passed EREG2 = 0000 MODULE = MEM0A/Galloping Ones/Zeros
002C	All Tests Passed EREG2 = 0000 MODULE = MEM0C/User Pattern (Registers)
002D	All Tests Passed EREG2 = 0000 MODULE = MEM0D/User Pattern
0030	All Tests Passed, checksum is ready EREG2 = 16-bit checksum MODULE = D96A96/ALL Tests in ASM96
0040	Initialization completed satisfactorily EREG2 = 0000 MODULE = DSTISR/DST Initialization
00E0	All Tests Passed, checksum is over range specified EREG = 16-bit checksum MODULE = D96FST/Selected Tests in ASM
00F0	All Tests Passed, checksum is ready EREG2 = 16-bit checksum MODULE = D96P96/ALL Tests in PLM96
0102	I/O Status Registers were unexpected EREG2 = I0S0 in low byte, I0S1 in high byte MODULE = SYS02/System Power-up
0103	Test Code Returned Early EREG2 = Early Time MODULE = SYS03/Program Counter
0111	An Addition error occurred EREG2 = offending argument when the error occurred MODULE = ALU01/Add/Subtract
0112	Incorrect multiplication result was detected EREG2 = Multiplier/Multiplicand MODULE = ALU02/MULUB
0115	A signed operation failed  EREG2 = offending argument on error  MODULE = ALU03/Multiply/Divide Table

0115	A signed operation failed EREG2 = offending argument on error MODULE = ALU04/Multiply/Divide Random
0115	A signed operation failed EREG2 = offending argument on error MODULE = ALU05/Multiply/Divide Core
0121	A memory location failed EREG2 = address of the error MODULE = MEM01/Complementary Address (Registers)
0122	A memory location failed EREG2 = address of the error MODULE = MEM02/Walking Ones/Zeros (Registers)
0123	A memory location failed EREG2 = address of the error MODULE = MEM03/Galloping Ones/Zeros (Registers)
0124	At least one bit was set in the byte tested EREG2 = number of bits set MODULE = MEM04/Bits Set
0125	A memory location failed EREG2 = address of the error MODULE = MEM05/Checkerboard Pattern (Registers)
0126	A memory location failed EREG2 = address of error MODULE = MEM06/Complementary Address
0127	A memory location failed EREG2 = address of the error MODULE = MEM07/Walking Ones
0128	A memory location failed EREG2 = address of the error MODULE = MEM08/Galloping Ones
0129.	A memory location failed EREG2 = address of the error MODULE = MEM09/Walking Ones/Zero
012A	A memory location failed EREG2 = address of the error MODULE = MEM0A/Galloping Ones/Zeros
012B	16-bit Checksum is ready EREG2 = 16-bit Checksum MODULE = MEM0B/Checksum
012C	A memory location failed EREG2 = address of the error MODULE = MEMOC/User Pattern (Registers)
012D	A memory location failed EREG2 = address of the error MODULE = MEMOD/User Pattern

0140	An abnormal RESET occurred  EREG2 = TIMER1  MODULE = DSTISR/DST Initialization
0161	A high pulse on HSI.2 had an unexpected width EREG2 = difference between actual and expected pulse width MODULE = DSTHSI/High Speed Inputs
0190	An overflow of T2CLK was indicated EREG2 = TIMER1 MODULE = DSTTOV/Timer Overflows
01A0	One or more DST Module did not execute on time EREG2 = Number of SHIFTs done MODULE = DSTEXI/External Interrupt (Supervisor)
01B0	An unexpected serial character was received EREG2 = Bad character received MODULE = DSTSER/Serial Port
01C0	An unexpected A/D conversion result was found EREG2 = Channel number of unexpected result MODULE = DSTA2D/A/D Conversion Complete
01D0	Found unexpected value on PORT1  EREG2 = expected value in high byte, actual in low byte  MODULE = DSTSWT/Software Timers
01D1	Invalid T2CLK value reached EREG2 = T2CLK MODULE = DSTSWT/Software Timers
0202	TIMER1 did not change over time EREG2 = TIMER1 MODULE = SYS02/System Power-up
0203	Test Code Returned Late EREG2 = Late Time MODULE = SYS03/Program Counter
0211	A Subtraction error occurred EREG2 = offending argument when the error occurred MODULE = ALU01/Add/Subtract
0215	An unsigned operation failed EREG2 = offending argument on error MODULE = ALU03/Multiply/Divide Table
0215	An unsigned operation failed EREG2 = offending argument on error MODULE = ALU04/Multiply/Divide Random
0215	An unsigned operation failed EREG2 = offending argument on error MODULE = ALU05/Multiply/Divide Core
0240	T2CLK will not change EREG2 = xxxx MODULE = DSTISR/DST Initialization

0261	A low pulse on HSI.2 had an unexpected width EREG2 = difference between actual and expected pulse width MODULE = DSTHSI/High Speed Inputs
02B0	A carriage return was received out of sequence EREG2= number of characters since a carriage return MODULE = DSTSER/Serial Port
02D0	A/D Done did not occur within BURST window EREG2=Time between A/D done and Software Timer 0 MODULE=DSTSWT/Software Timers
02D1	Test reached an illegal Software Timer 0 state EREG2 = Illegal case jump made MODULE = DSTSWT/Software Timers
0302	Zero Register was found to change EREG2 = Program Status Word At Failure MODULE = SYS02/System Power-up
0303	Counter Register contained unexpected value EREG2 = Erroneous Counter Value MODULE = SYS03/Program Counter
0311	A flag error occurred EREG2 = offending argument when the error occurred MODULE = ALU01/Add/Subtract
0315	A flag error occurred  EREG2 = offending argument on error  MODULE = ALU03/Multiply/Divide Table
0315	A flag error occurred EREG2 = offending argument on error MODULE = ALU04/Multiply/Divide Random
0315	A flag error occurred  EREG2 = offending argument on error  MODULE = ALU05/Multiply/Divide Core
0340	T2RST pin would not RESET T2CLK EREG2 = xxxx MODULE = DSTISR/DST Initialization
0361	A high pulse on HSI.3 had an unexpected width EREG2 = difference between actual and expected pulse width MODULE = DSTHSI/High Speed Inputs
0391	Illegal Opcode
03D0	REAL TIME update did not occur within BURST window EREG2 = Time between REAL TIME update and Software Timer 0 MODULE = DSTSWT/Software Timers
0402	PUSHF or POPF failed EREG2 = Erroneous PUSHed or POPed value found MODULE = SYS02/System Power-up

0440 I0C0.1 would not RESET T2CLK

EREG2 = xxxx

MODULE = DSTISR/DST Initialization

0461 A low pulse on HSI.3 had an unexpected width

EREG2 = difference between actual and expected pulse width

MODULE = DSTHSI/High Speed Inputs

04D0 HSO.0 response did not occur within BURST window

EREG2 = Time between HSO.0 update and Software Timer 0

MODULE = DSTSWT/Software Timers

0502 Sticky Bit would not set

EREG2 = 3fffh

MODULE = SYS02/System Power-up

0502 Sticky Bit would not clear

EREG2 = 0000

MODULE = SYS02/System Power-up

0561 HSI unit indicated an HSI.1 event occurred

EREG2 = Time recorded in HSI FIFO MODULE = DSTHSI/High Speed Inputs

05D0 HSI(.0) response did not occur within BURST window

EREG2 = Time between HSI(.0) service and Software Timer 0

MODULE = DSTSWT/Software Timers

0602 Carry Flag Test Failed

EREG2 = xxxx

MODULE = SYS02/System Power-up

0702 Overflow flags would not set correctly

EREG2 = 0002h

MODULE = SYS02/System Power-up

0702 Overflow flags would not clear correctly

EREG2 = xxxx

MODULE = SYS02/System Power-up

0802 Interrupt Pending Register failed read/write test

EREG2 = offending Interrupt Pending byte MODULE = SYS02/System Power-up

xx91 (user defined)

EREG2 = (user defined)

MODULE = DSTTOV/Timer Overflows

# APPENDIX B

# **DIAG96.LIB Error Messages by Module Name**

ALU01 Add/Subtract

0011 All Tests Passed EREG2 = 0000

0111 An Addition error occurred EREG2 = offending argument when the error occurred

0211 A Subtraction error occurred EREG2 = offending argument when the error occurred

0311 A flag error occurred EREG2 = offending argument when the error occurred

ALU02 MULUB

0012 All Tests Passed EREG2 = 0000

0112 Incorrect multiplication result was detected EREG2 = Multiplier/Multiplicand

ALU03 Multiply/Divide Table

0013 All Tests Passed EREG2 = 0000

0115 A signed operation failed EREG2 = offending argument on error

0215 An unsigned operation failed EREG2 = offending argument on error

0315 A flag error occurred EREG2 = offending argument on error

ALU04 Multiply/Divide Random 0014 All Tests Passed

EREG2 = 0000

0115 A signed operation failed EREG2 = offending argument on error

0215 An unsigned operation failed EREG2 = offending argument on error

0315 A flag error occurred EREG2 = offending argument on error

ALU05 Multiply/Divide Core

0015 All Tests Passed EREG2 = 0000

0115 A signed operation failed EREG2 = offending argument on error

0215 An unsigned operation failed EREG2 = offending argument on error

0315 A flag error occurred EREG2 = offending argument on error

D96A96 All Tests in ASM96

0030 All Tests Passed, checksum is ready EREG2 = 16-bit checksum

D96FST Selected Tests in ASM

00E0 All Tests Passed, checksum is over range specified

EREG2 = 16-bit checksum

D96P96 ALL Tests in PLM96

00F0 All Tests Passed, checksum is ready

EREG2 = 16-bit checksum

DSTA2D A/D Conversion Complete

01C0 An unexpected A/D conversion result was found

EREG2 = Channel number of unexpected result

DSTEX1 External Interrupt (Supervisor)

01A0 One or more DST Module did not execute on time

EREG2 = Number of SHIFTs done

DSTHSI High Speed Inputs

0161 A high pulse on HSI.2 had an unexpected width

EREG2 = difference between actual and expected pulse width

0261 A low pulse on HSI.2 had an unexpected width

EREG2 = difference between actual and expected pulse width

0361 A high pulse on HSI.3 had an unexpected width

EREG2 = difference between actual and expected pulse width

0461 A low pulse on HSI.3 had an unexpected width

EREG2 = difference between actual and expected pulse width

0561 HSI unit indicated an HSI.1 event occurred

EREG2 = Time recorded in HSI FIFO

DSTISR DST Initialization

0040 Initialization completed satisfactorily

EREG2 = 0000

0140 An abnormal RESET occurred

EREG2 = TIMER1

0240 T2CLK will not change

EREG2 = xxxx

0340 T2RST pin would not RESET T2CLK

EREG2 = xxxx

0440 IOC0.1 would not RESET T2CLK

EREG2 = xxxx

DSTSER Serial Port

01B0 An unexpected serial character was received

EREG2 = Bad character received

02B0 A carriage return was received out of sequence

EREG2 = number of characters since a carriage return

DSTSWT Software Timers

01D0 Found unexpected value on PORT1

EREG2 = expected value in high byte, actual in low byte

01D1 Invalid T2CLK value reached EREG2 = T2CLK

02D0 A/D Done did not occur within BURST window EREG2 = Time between A/D done and Software Timer 0

02D1 Test reached an illegal Software Timer 0 state EREG2 = Illegal case jump made

03D0 REAL TIME update did not occur within BURST window EREG2 = Time between REAL TIME update and Software Timer 0

04D0 HSO.0 response did not occur within BURST window EREG2 = Time between HSO.0 update and Software Timer 0

05D0 HSI(.0) response did not occur within BURST window EREG2 = Time between HSI(.0) service and Software Timer 0

DSTTOV Timer Overflows

0190 An overflow of T2CLK was indicated EREG2 = TIMER1

xx91 (user defined) EREG2 = (user defined)

MEM01 Complementary Address (Registers)

0021 All Tests Passed EREG2 = 0000

0121 A memory location failed EREG2 = address of the error

MEM02 Walking Ones/Zeros (Registers)

0022 All Tests Passed EREG2 = 0000

0122 A memory location failed EREG2 = address of the error

MEM03 Galloping Ones/Zeros (Registers)

0023 All Tests Passed EREG2 = 0000

0123 A memory location failed EREG2 = address of the error

MEM04 Bits Set

0024 No bits were set in the byte tested EREG2 = 0000

0124 At least one bit was set in the byte tested EREG2 = number of bits set

MEM05 Checkerboard Pattern (Registers)

0025 All Tests Passed EREG2 = 0000

0125 A memory location failed EREG2 = address of the error

MEM06 Complementary Address

0026 All Tests Passed EREG2 = 0000

0126 A memory location failed EREG2 = address of error

MEM07 Walking Ones

0027 All Tests Passed EREG2 = 0000

0127 A memory location failed EREG2 = address of the error

MEM08 Galloping Ones

0028 All Tests Passed EREG2 = 0000

0128 A memory location failed EREG2 = address of the error

MEM09 Walking Ones/Zeros

0029 All Tests Passed EREG2 = 0000

0129 A memory location failed EREG2 = address of the error

MEM0A Galloping Ones/Zeros

002A All Tests Passed EREG2 = 0000

012A A memory location failed EREG2 = address of the error

MEM0B Checksum

012B 16-bit Checksum is ready EREG2 = 16-bit Checksum

MEM0C User Pattern (Registers)

002C All Tests Passed EREG2 = 0000

012C A memory location failed EREG2 = address of the error

MEM0D User Pattern

002D All Tests Passed EREG2 = 0000

012D A memory location failed EREG2 = address of the error

SYS01 Common Symbols

0000 No Message

EREG2 = Offffh

SYS02 System Power-up

0002 All Tests Passed EREG2 = 0000h

0102 I/O Status Registers were unexpected EREG2 = IOS0 in low byte, IOS1 in high byte

0202 TIMER1 did not change over time EREG2 = TIMER1

0302 Zero Register was found to change EREG2 = Program Status Word At Failure

0402 PUSHF or POPF failed EREG2 = Erroneous PUSHed or POPed value found

0502 Sticky Bit would not set EREG2 = 3fffh

0502 Sticky Bit would not clear EREG2 = 0000

0602 Carry Flag Test Failed EREG2 = xxxx

0702 Overflow flags would not set correctly EREG2 = 0002h

0702 Overflow flags would not clear correctly EREG2 = xxxx

0802 Interrupt Pending Register failed read/write test EREG2 = offending Interrupt Pending byte

SYS03 Program Counter

0003 All Tests Passed EREG2 = 0000

0103 Test Code Returned Early EREG2 = Early Time

0203 Test Code Returned Late EREG2 = Late Time

0303 Counter Register contained unexpected value EREG2 = Erroneous Counter Value

# APPENDIX C DESCRIPTION OF DIAG96.LIB BATCH FILES

The batch files that come with the library will help speed the process of either linking to the library as is, or revising library programs to suit custom purposes.

Some batch files require a parameter that provides the extensionless name of a user definable variable file to be included in the action of the batch file.

All DIAG96.LIB batch files assume that both the source and destination files reside in the same directory. Given the size of the library, and the fact that all of the files will not fit on one floppy disk, the command files will need to be edited if the user's system is not equipped with a hard disk.

INSTAL.BAT — Used to install the library on a hard disk system. To install the library, create a directory called \DIAG96 under the main directory, insert disk 1 into drive a: and type:

#### a:Instal

DST360K .BAT & DST12MEG.BAT — CAUTION: THEE BATCH FILES WILL FORMAT AND DESTROY ALL INFORMATION ON THE FLOPPIES USED. These command files were created to make the DIAG96.LIB disk set. DST360K was created for use with 360K floppy disks and requires three diskettes. DST12MEG was created for use with 1.2M disks and only needs two diskettes. The batch files will prompt you to change disks. MAKE SURE TO ENTER THE CORRECT DISK DRIVE WHEN INVOKING THESE BATCH FILES. ALSO MAKE SURE TO INCLUDE THE DRIVE ID IN THE COMMAND LINE. THESE BATCH FILES FIRST FORMAT THE DISK, AND WE ALL KNOW WHAT WHEN DOS DEFAULTS TO THE HARD DISK!!!!!!!!!

#### DST12MEG a:

SCRUB.BAT — CAUTION: THIS FILE DELETES FILES USING WILDCARDS. All Diagnostic Library related files are delected for the \DIAG96 directory. SYS?? and MEM?? wildcards are used, so be forewarned. This batch file does not delete itself!!!! To invoke this batch file, type:

## Scrub

**D96ASM.BAT** — Assembles all **General Diagnostic** modules including the PLM compilation of D96P96.P96. To invoke the batch file, get in the \DIAG96 directory and type:

#### D96ASM

**DSTASM. BAT** — Assembles all **Dynamic Stability Test** modules. To invoke the batch file, get in \ DIAG96 directory and type:

# DSTASM

**D96LP.BAT** — Copies all **General Diagnostic list** files to a printer. Invocation must include a device where the printer resides. For example:

## D96LP lpt1

**DSTLP.BAT** — Copies all **Dynamic Stability Test** modules to a printer. Invocation must include a device where the printer resides. For example:

#### DSTLP.BAT lpt1

**LPONLY.BAT** — Executes D96LP.BAT and DSTLP.BAT. Invocation must include a device where the printer resides. For example:

# LPONLY lpt1

**D96LIB.BAT** — Deletes the current DIAG96.LIB collection. Also creates a new library of the same name using the files resident in the \DIAG96 directory bearing the **General Diagnostics** names. The DST96.LIB is not altered, and is included in the new DIAG96.LIB. To invoke the batch file, get in the \DIAG96 directory and type:

#### D96LIB

**DSTLIB.BAT** — Deletes the current DST96.LIB collection. Also creates a new library of the same name using the files resident in the \DIAG96 directory bearing the **Dynamic Stability Test** names. Since DST96.LIB is included in DIAG96.LIB, DIAG96.LIB is recreated by an invocation of D96LIB.BAT. To invoke this batch file, get in the \DIAG96 directory and type:

#### DSTLIB

DSTRL.BAT — This batch file is of most interest to Dynamic Stability Test users. It links a specified main task to the library. This file makes assumptions about the hardware memory implementation that may not be correct. Therefore minor changes may need to be made to the DSTRL.BAT RL96 invocation statement. A file name without extension must be provided and that file must reside in the \DIAG96 directory. The batch file assumes that the extension of the object file to be linked to the library is .OBJ. For example:

## DSTRL Example_task

**BLASTP.BAT** — This batch file assembles the specified input file, then executes D96ASM.BAT, DSTASM.BAT, LPONLY.BAT, DSTLIB.BAT, and DSTRL.BAT. Then, the listfile output of the user's assembly and the print file of the linkage are copied to the printer specified. The batch file assumes that the input file is in the \ DIAG96 directory and has a .A96 extension. For example:

#### BLASTP Example_lpt1

**BLASTN.BAT** — This batch file executes all assemblies, compliations, and linkages executed in BLASTP.BAT, but no copies are sent to the printer. The batch file assumes that the input file is in the \DIAG96 directory and has a .A96 extension. For example:

#### BLASTN Example_task

**REGEN.BAT** — Used to regenerate the library when only one module has changed. Specify the module that has changed when invoking this batch file. For example:

## **REGEN ALU03**

MAKPLM.BAT — Used to make an impostor PLM96.LIB. The library created in not a real PLM96.LIB, and will not work with PLM programs. However, it is what is needed to use DIAG96.LIB. To invoke this batch file, get in the \DIAG96 director and type:

#### MAKPLM

**MAKBH.BAT** — Used to modify the library to run in an 8X9XBH. The 8X9XBH fails a flag test because of the -90 bug relating to the Z flag on add and subtract with carry is inadvertantly verified by a library test. To invoke this batch file, get in the  $\triangle$  DIAG96 directory and type:

#### MAKBH

**D96RL.BAT** — A generalized command that links target modules to DIAG96.LIB. It is intended for used when only the **General Diagnostics** are being used. Provide the target object file name and the directory in which it resides. For example:

D96RL \SOURCE \Example_

≈1

=1

=1

49

5Ø

51

```
SOURCE FILE: :F5:D96A96.A96
OBJECT FILE: :F5:D96A96.OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOGEN DEBUG
ERR LOC OBJECT
                                LINE
                                            SOURCE STATEMENT
                                       ALL TESTS ASM96
                                                           MODULE STACKSIZE (20)
                                   5
                                         in order to run this module, the STACK must be ALL external, and the
                                         data ram partitioned for memory test must not include ANY of the STACK
                                   8
                                   9
                                          To call this module
                                  10
                                                PUSH
                                  11
                                                        #<RAM segmentl start address>
                                  12
                                                PUSH
                                                        #<RAM segment1 ending address>
                                  13
                                               PUSH
                                                        #<RAM segment2 start address>
                                  14
                                                        #<RAM segment2 ending address>
                                               PUSH
                                  15
                                               PUSH
                                                        #<random seed>
                                  16
                                               PUSH
                                                        #<number of cycles desired for random test>
                                  17
                                               PUSH
                                                        #<address of the last byte of rom>
                                  18
                                               PUSH
                                                        #<an argument for mul/div tests>
                                  19
                                                PUSH
                                                        #<a second argument for mul/div tests>
                                  20
                                                PUSH
                                                        #<a bit pattern for memory tests>
                                  21
                                                CALL
                                                        D96A96
                                  22
                                  23
                                  24
                                       ; Remember, this test will take a long time if large memory regions are
                                  25
                                       ; partitioned, or if a large number of cycles of random test numbers is
                                       ; requested. For example, with 8Kbytes of Ram in each region the test
                                  26
                                  27
                                         executes in 3 hours.
                                  28
                                  29
                                       ; It is suggested that for large memory tests, that the complimentary
                                  30
                                       ; address test be done on the whole region at once. Then, the more
                                  31
                                        ; exhaustive tests done on each memory chip in the system.
                                  32
                                  33
    ØØØØ
                                  34
                                                rseq
                                  35
                                  36
                                        extrn sp,eregl,ereg2
                                  37
                                  38
    3000
                                  39
                                                cseq at 3000h
                                        extrn sys01, sys02, sys03, alu01, alu02, alu03, alu04, alu05
                                  40
                                        extrn mem01, mem02, mem03, mem04, mem05, mem06, mem07, mem08
                                  41
                                  42
                                        extrn mem09.mem0a.mem0b.mem0c.mem0d
                                  43
                                  44
                                        PUBLIC D96A96 .
                                  45
                                        $eject
                                   46
                                                                                 provides the macro BR ON Error
                                  47
                                        $include (:f3:dstmac.inc)
                                   48
                             =1
```

INCLUDE FILE ;*

ERR	LOC	OBJECT		LINE 104	SOURCE ST	ATEMENT	
	ØØØØ			105 106	D96A96:		
	0000	EFØØØØ	Е	107 108 109	CALL sys02		;CALL the System Power Up Test
				110	BR_ON_ERR	Error_Found	
	ØØØA	EF0000	E	115 116	CALL aluØl		;CALL the Add/Subtract test
				117 121	BR_ON_ERR	Error_Found	-
	0014	EFØØØØ	E	122 123	CALL alu02		;CALL the MULUB test
				124 128	BR_ON_ERR	Error_Found	
•	ØØ1E	EFØØØØ	Е	129 130	CALL aluØ3	•	;CALL the Multiply/Divide Table ;driven test
	~~~		_	131 135	BR_ON_ERR	Error_Found	
		CBØØØC	E	136	PUSH	Øch[sp]	PUSH a random seed
		CBØØØÇ	E	137	PUSH	Øch[sp]	:PUSH the number of tests desired
	002E	EFØØØØ	E	138 139	CALL aluØ4		;CALL the Multiply/Divide Random test
	~~~	an aggs	_	14Ø 144	BR_ON_ERR	Error_Found	
		CBØØØ6	E	145	PUSH	Ø6h[sp]	; PUSH an argument
		CBØØØ6	<b>E</b> .	146	PUSH	Ø6h[sp]	;PUSH another argument
	003E	EFØØØØ	E	147 148	CALL aluØ5		;CALL the Multiply/Divide Core Test
		nnuuaa	<b>.</b>	149 153	BR_ON_ERR	Error_Found	
	<i>0</i> 048	EFØØØØ	Е	154 155 156	CALL memØ1	Ruinem Reumid	CALL a Complementary Address test on the internal registers
				160	BR_ON_ERR	Error_Found	·
	ØØ52	EFØØØØ	E	161 162	CALL memØ2		;CALL a Walking ls/Øs test on ;the internal registers
				163 167	BR_ON_ERR	Error_Found	
	ØØ5C	EFUØØØ	Е	168 169	CALL memØ3		CALL a Galloping ls/Øs test on the internal registers
				170 174	BR_ON_ERR	Error_Found	
		C800	E	175	PUSH	zero	;PUSH a zero
	ØØ68	EFØØØØ	Е	176 177	CALL memØ4		;CALL the Bits Set Test
	6473	nnaaaa		178 182	BR_ON_ERR	Error_Found	
	0072	EFØØØØ	E	183 184 185	CALL memØ5	Free Found	;CALL a Checkerboard Pattern test ;for internal registers
	4470	CBØØ14	E	189 190	BR_ON_ERR	Error_Found	Didy Alexandra March
			.r. E	190	PUSH	14h[sp]	; PUSH the start address
		CB0014	E	191	PUSH	14h[sp]	; and the end address of a RAM area
	พพธZ	FFØØØØ	r.	193	CALL mem06		; and CALL a Complementary Address test

7-6

ERR	LOC	OBJECT		LINE	SOURCE STA	ATEMENT	
				194 198	BR_ON_ERR	Error_Found	
	ØØ8C	CBØØlØ	. Е	199	PUSH	lØh[sp]	; PUSH a second start and end address
		CBØØ1Ø	E	200	PUSH	lØh[sp]	; and repeat the
		EFØØØØ	E	2Ø1 2Ø2	CALL memØ6	· ·	;Complementary Address test
•				2Ø3 2Ø7	BR_ON_ERR	Error_Found	
	ØØ9C	CBØØ14	E	208	PUSH	14h[sp]	;PUSH a start address
		CBØØ14	E	209	PUSH	14h[sp]	;PUSH an ending address
	00A2	EFØØØØ	E	21Ø 211	CALL mem07		;CALL a Walking Ones test
				212 216	BR_ON_ERR	Error_Found	
		CBØØ1Ø	E	217	PUSH	lØh[sp]	; PUSH the start and end address
		CBØØ1Ø	E	218	PUSH	lØh[sp]	; for another section of RAM
	ØØB2	EFØØØØ	E	219 22Ø	CALL memØ7	` -	; and repeat the Walking Ones test
				221 225	BR_ON_ERR	Error_Found	
		CBØØ14	E	226	PUSH	14h[sp]	;PUSH a start address
		CBØØ14	E	227	PUSH	14h[sp]	;PUSH an ending address
	ØØC2	EFØØØØ	E	228 229	CALL memØ8		;CALL a Galloping Ones test
				230 234	BR_ON_ERR	Error_Found	
				235			
	ØØCC	CBØØlØ	E	236	PUSH	lØh[sp]	;PUSH a second start and end address
		CBØØlØ	Ē	237	PUSH	lØh[sp]	; for another region of RAM and
		EFØØØØ	Ē	238	CALL memØ8	1011[0]	;CALL the Galloping Ones test again
			_	239			round the darroping ones test again
				24Ø 244	BR_ON_ERR	Error_Found	•
	ØØDC	CB0014	E	245	PUSH	14h[sp]	DUSH the start and end address of
		CB0014	E	246	PUSH	14h[sp]	;PUSH the start and end address of ; a region of RAM
		EFØØØØ	E	247	CALL memØ9	1411[9]/]	; CALL the Walking ls/Øs test
		22 4 4 4 4 4	-	248	GIBS Memos		, CADD the marking 18/08 test
				249	BR_ON_ERR	Error Found	
				253 254		22101_104	
	ØØEC	CBØØ1Ø	Е	255	PUSH	10h[sp]	;PUSH the start and end address of
		CBØØlØ	E	256	PUSH	lØh[sp]	; another region of RAM
		EFØØØØ	E	257	CALL memØ9	1011[35]	;CALL the Walking ls/Øs test again
		21 0000	-	258	CIED Membs		TOADD the Warking 18/08 test again
				259 263	BR_ON_ERR	Error_Found	
	ØØFC	CBØØ14	E	264	PUSH	14h[sp]	; PUSH the start and end address of
		CBØØ14	Ē	265	PUSH	14h[sp]	; a region of RAM
		EFØØØØ	E	266	CALL memØa	141(59)	;CALL a Galloping ls/Øs test
	2122	BICCOD		267	сапр пешра		; CADD a Galloping 15/05 test
				268 272	BR_ON_ERR	Error_Found	
		•	•	273	•		
	Ø1ØC	CBØØ1Ø	E	274	PUSH	10h[sp]	;PUSH the start and end address of
		CBØØ1Ø	E	275	PUSH	løh[sp]	; another region of RAM
		EFØØØØ	E	276	CALL memØa	7011[9h]	; CALL the Galloping ls/0s test again
				277	, memod		, chas the darrowing 15/05 test again

ERR LOC	OBJECT		LINE	SOURCE STA	<b>ТЕМЕЛТ</b>		
			278	BR ON ERR	Error Found		
			282		zzzoz_rouna		
		-	283				
ØLLA	CBØØØ2	Е	284	PUSH	Ø2h[sp]		;PUSH a bit pattern to use and
	EFØØØØ	Ē	285	CALL memØc	b,Zii(ap)		;CALL the Checkerboard Pattern test
2112	DICCOO		286	CHEE MEMBE			, can internal endiate Pattern test
			287	DD ON EDD	Error Found		; for internal registers
			291	BR_ON_ERR	Error_Found		
W125	CBØØ14	Е	292	PUSH	14557		DUGU 11
	CBØØ14 CBØØ14	E	293		14h[sp]		; PUSH the start and end address
	CB0014 CB0006	. E	293	PUSH	14h[sp]		; of a region of RAM, then
	EFØØØØ	E		PUSH	Ø6h[sp]		; PUSH a bit pattern to use, then
DIZE	FLANDA	E	295	CALL memØd			;CALL the Checkerboard Pattern test
			296				; for external memory
			297	BR_ON_ERR	Error_Found		•
a1 2 c	anaa1a	_	3Ø1				
	CBØØ1Ø	E	3Ø2	PUSH	lØh[sp]		; PUSH the start and end address
	CBØØ1Ø	E	3Ø3	PUSH	lØh[sp]		; of another region of RAM, then
	CBØØØ6	E	304	PUSH	Ø6h[sp]		;PUSH a bit pattern to use, then
Ø13F	EFØØØØ	E	3Ø5	CALL memØd			;CALL the Checkerboard Pattern test
			306				; for external memory
			307	BR_ON_ERR	Error_Found		
			311				
	CBØØ14	E	312	PUSH	14h[sp]		;PUSH a starting address, and
Ø14A	CBØØ14	E	313	PUSH	14h[sp]		;PUSH an ending address for
Ø14D	EFØØØØ	E	314	CALL sysØ3			; the Program Counter Module
			315				ur
			316	BR ON ERR	Error Found		
			32Ø				
Ø155	CBØØ1Ø	· E	321	PUSH	10h[sp]		PUSH the start and end addresses
Ø158	CBØØlØ	E	322	PUSH	10h[sp]		; for a second test region for
Ø15B	EFØØØØ	E	323	CALL sysØ3	7 / 7		; for the Program Counter Module
			324	•			, ,
			325	BR ON ERR	Error Found		
			329				
Ø163	C98Ø2Ø		33Ø	PUSH	#2Ø8Øh		; PUSH the code starting address
Ø166	CBØØØA	Е	331	PUSH	Øah[sp]		; PUSH the ending code address
Ø169	EFØØØØ	E	332	CALL memØb			;CALL the Checksum routine
			333				,
Ø16C	A1300000	E	334	LD	EREG1,#ØØ3Øh		;ALL DIAG96 TESTS PASSED
			335				; load the appropriate error code
			336				, road the appropriate crior code
0170	CFØØ14	E	337	POP 141	lsn]	· clean	off the stack
	65120000	Ē	338	ADD sp		, crean	off the stack
Ø177		2	339	RET	# 1211	· retur	n to the calling program
~1.,			34Ø	N.D.I		, recur	n co the calling program
0178			341	Error Found:			
2170			342	LILOI_I Odikt.			
Ø178	CF0014	Е	343	POP 141	l sp]	· clean	off the stack
	65120000	E	344	ADD sp.		, crean	orr one seach
Ø17F		-	345	RET		retur	n to the calling program
21/1			346	********	******	, reculi	*****************************
Ø18Ø			347	end			
			J				

7-6

# SYMBOL TABLE LISTING

N A M E	VALUE ATTRIBUTES
ALL_TESTS_ASM96	MODULE STACKSIZE(20)
ALUØ1	CODE EXTERNAL
ALUØ2	CODE EXTERNAL
ALUØ3	CODE EXTERNAL
ALUØ4	CODE EXTERNAL
ALUØ5	CODE EXTERNAL
BR ON ERR	MACRO
D96A96	0000H CODE REL PUBLIC ENTRY
EREG1	REG EXTERNAL
EREG2	REG EXTERNAL
ERROR FOUND	Ø178H CODE REL ENTRY
MACRO TEMP	0000H REG REL BYTE
MEMØ1 ⁻	CODE EXTERNAL
MEMØ2	CODE EXTERNAL
MEMØ3	CODE EXTERNAL
MEMØ4	CODE EXTERNAL
MEMØ5	CODE EXTERNAL
MEMØ6	CODE EXTERNAL
MEMØ7	CODE EXTERNAL
MEMØ8	CODE EXTERNAL
MEMØ9	CODE EXTERNAL
MEMØA	CODE EXTERNAL
MEMØB	CODE EXTERNAL
MEMØC	CODE EXTERNAL
MEMØD	CODE EXTERNAL
RESET WATCHDOG	MACRO
RI	0006H NULL ABS
SP	REG EXTERNAL
SP STAT	REG EXTERNAL
SPSTATUS	MACRO
SPWAIT.	MACRO
SYSØ1	
	CODE EXTERNAL
	CODE EXTERNAL
	CODE EXTERNAL
TI	0005H NULL ABS
4ERU	REG EXTERNAL
ASSEMBLY COMPLETED, NO ERROR(S)	FOUND.

SERIES-III PL/M-96 V1.0 COMPILATION OF MODULE ALLDIAG96TESTS OBJECT MODULE PLACED IN :F2:D96P96.OBJ COMPILER INVOKED BY: PLM96.86 :F2:D96P96.P96 CODE DEBUG

1		All\$Diaq96\$Tests:
2	1 2	SYSU2: PROCEDURE DWORD EXTERNAL; END SYSU2;
4 5 6	1 2 2	SYS03: PROCEDURE (parm1.parm2) DWORD EXTERNAL; DECLARE (parm1.parm2) WORD; END SYS03;
. <mark>7</mark> 8	1 2	ALUØ1: PROCEDURE DWORD EXTERNAL; END ALUØ1;
9 10	1 2	ALU02: PROCEDURE DWORD EXTERNAL; END ALU02;
11 12	1 2	ALU03: PROCEDURE DWORD EXTERNAL; END ALU03;
13 14 15	1 2 2	ALU04: PROCEDURE (parm1.parm2) DWORD EXTERNAL; DECLARE (parm1.parm2) WORD; END ALU04;
16 17 18	1 2 2	ALUØ5: PROCEDURE (parm1.parm2) DWORD EXTERNAL; DECLARE (parm1.parm2) WORD; END ALUØ5;
19 20	1 2	MEMØ1: PROCEDURE DWORD EXTERNAL; END MEMØ1;
21 22	1 2	MEMØ2: PROCEDURE DWORD EXTERNAL; END MEMØ2;
23 24	1 2	MEMØ3: PROCEDURE DWORD EXTERNAL; END MEMØ3;
25 26 27	1 2 2	<pre>MEMØ4: PROCEDURE (parm1) DWORD EXTERNAL;    DECLARE (parm1) WORD;    END MEMØ4;</pre>
28 29	1 2	MEMØ5: PROCEDURE DWORD EXTERNAL; END MEMØ5;
3Ø 31 32	1 2 2	<pre>MEMØ6: PROCEDURE (parm1,parm2) DVORD EXTERNAL; DECLARE (parm1,parm2) WORD; END MEMØ6;</pre>
33 34 35	1 2 2	MEMU7: PROCEDURE (parm1,parm2) DWORD EXTERNAL; DECLARE (parm1,parm2) WORD; END MEMU7;

```
36
    1
                MEMØ8: PROCEDURE (parm1,parm2) DWORD EXTERNAL;
37
                    DECLARE (parml, parm2) WORD;
38
    2
                    END MEMØ8;
39
    1
                MEMØ9: PROCEDURE (parm1, parm2) DWORD EXTERNAL;
40
    2
                    DECLARE (parm1, parm2) WORD;
41
                    END MEMØ9;
42
    1
                MEMØA: PROCEDURE (parml, parm2) DWORD EXTERNAL;
43
                    DECLARE (parml, parm2) WORD;
44
    2
                    END MEMØA:
45
    1
                MEMØB: PROCEDURE (parml, parm2) DWORD EXTERNAL;
46
    2
                    DECLARE (parml, parm2) WORD;
47
    2
                    END MEMØB;
48
                MEMØC: PROCEDURE (parml) DWORD EXTERNAL;
49
    2
                    DECLARE (parml) WORD;
5Ø
                    END MEMØC:
51
                MEMØD: PROCEDURE (parml,parm2,parm3) DWORD EXTERNAL;
52
    2
                    DECLARE (parm1, parm2, parm3) WORD;
53
                    END MEMØD:
54
    1
                DECLARE result DWORD;
55
                DECLARE error$codes STRUCTURE (number WORD, detail WORD) AT (.result);
56
    1
            D96P96: PROCEDURE (raml$start,raml$stop,
                       ram2$start,ram2$stop.
                       random$seed,random$length,
                       top$of$code.
                       argument1, argument2,
                       bit$pattern) DWORD PUBLIC:
57
   2
                DECLARE (raml$start,raml$stop,
                       ram2$start,ram2$stop,
                       random$seed.random$length.
                       top$of$code,
                       argumentl, argument2,
                       bit$pattern) WORD SLOW;
58
    2
                result=SYSØ2;
59
                IF error$codes.number > 255 THEN GOTO end$tests:
61
                result=ALUØl;
62
    2
                IF error$codes.number > 255 THEN GOTO endStests:
64
    2
                result=ALU02:
65
                IF error$codes.number > 255 THEN GOTO end$tests;
67
                result=ALU03:
68
    2
                IF error$codes.number > 255 THEN GOTO end$tests;
70
                result=ALU04(47efH,1000H);
```

71	2	IF error\$codes.number > 255 THEN GOTO end\$tests;
73 74	2 2	result=ALUØ5(argument1.argument2); IF error\$codes.number > 255 THEN GOTO end\$tests;
76 77	2 2	result=MEMØ1; IF error\$codes.number > 255 THEN GOTO end\$tests;
79 8Ø	2 2	result=MEMØ2; IF error\$codes.number > 255 THEN GOTO end\$tests;
82 83	2 2	result=MEMØ3; IF error\$codes.number > 255 THEN GOTO end\$tests;
85 86	2 2	result=MEMØ4(Ø); IF error\$codes.number > 255 THEN GOTO end\$tests;
88 89	2 .	<pre>result=MEMØ5; IF error\$codes.number &gt; 255 THEN GOTO end\$tests;</pre>
91 92	2 2	result=MEMØ6(raml\$start,raml\$stop); IF error\$codes.number > 255 THEN GOTO end\$tests;
94 95	2 2	<pre>result=MEM06(ram2\$start,ram2\$stop); IF error\$codes.number &gt; 255 THEN GOTO end\$tests;</pre>
97 98	2 2	<pre>result=MEMØ7(raml\$start,raml\$stop); IF error\$codes.number &gt; 255 THEN GOTO end\$tests;</pre>
100 101	2 2	<pre>result=MEM07(ram2\$start,ram2\$stop); IF error\$codes.number &gt; 255 THEN GOTO end\$tests;</pre>
103 104	2 2	result=MEMØ8(raml\$start,raml\$stop); IF error\$codes.number > 255 THEN GOTO end\$tests;
106 107	2 2	result=MEMØ8(ram2\$start,ram2\$stop); IF error\$codes.number > 255 THEN GOTO end\$tests;
109 110	2 2	result=MEMØ9(raml\$start,raml\$stop); IF error\$codes.number > 255 THEN GOTO end\$tests;
112 113	2 2	result=MEMØ9(ram2\$start,ram2\$stop); IF error\$codes.number > 255 THEN GOTO end\$tests;
115 116	2 2	result=MEMØA(raml\$start,raml\$stop); IF error\$codes.number > 255 THEN GOTO end\$tests;
118 119	2 2	result=MEMØA(ram2\$start,ram2\$stop); IF error\$codes.number > 255 THEN GOTO end\$tests;
121 122	2 2	result=MEMØC(bit\$pattern); IF error\$codes.number > 255 THEN GOTO end\$tests;
124 125	2 2	result=MEMØD(raml\$start,raml\$stop,bit\$pattern); IF error\$codes.number > 255 THEN GOTO end\$tests;
127	2	<pre>result=MEMØD(ram2\$start,ram2\$stop,bit\$pattern);</pre>

```
128
                    IF error$codes.number > 255 THEN GOTO end$tests;
                    result=SYS03(raml$start,raml$stop);
IF error$codes.number > 255 THEN GOTO end$tests;
13Ø
131
                     result=SYSØ3(ram2$start,ram2$stop);
IF error$codes.number > 255 THEN GOTO end$tests;
133
134
       2
                     result=MEMØB(2080h,top$of$code);
136
       2
137
       2
                     error$codes.number=00f0h;
138
       2
                end$tests: RETURN result;
       2
                     END D96P96;
139
140
       1
                END All$Diag96$Tests;
```

ØØ6Ø			@ØØØ5:		
ØØ6Ø	CBØØØ8	$\mathbf{E}$		PUSH	
0063	CBØØØ6	$\mathbf{E}$		PUSE	
ØØ66	EF0000	Е		CALI	
ØØ69	AØ1EØ2	R		LD	RESULT+2H, TMP2
ØØ6C	AØ1CØØ	R		$^{\mathrm{LD}}$	RESULT.TMPØ
~~-				;	STATEMENT 74
ØØ6F	89FFØØØØ	R		CMP	ERRORCODES, #ØFFH
ØØ73	D1Ø2			BNH	@ØØØ6 
0075	01.05			;	STATEMENT 75
ØØ75	21C5			BR	ENDTESTS
ØØ77			@ØØØ6:	;	STATEMENT 76
0077 0077	EFØØØØ	Е	699996	CALI	MEMØ1
0077 007а	AØ1EØ2	R			
ØØ7D	AØ1CØØ	R		$^{\text{LD}}$	RESULT+2H,TMP2 RESULT,TMPØ
עושש	AUICUU	R			
ØØ8Ø	89FFØØØØ	R		; CMP	STATEMENT 77 ERRORCODES,#ØFFH
ØØ84	D102	K		BNH	@ØØØ7
0004	DIUZ			;	STATEMENT 78
ØØ86	21B4			BR	ENDTESTS
0000	2154			;	STATEMENT 79
ØØ88			@ØØØ7:	•	STATEMENT //
ØØ88	EFØØØØ	E	(2227.	CALI	MEMØ2
ØØ8B	AØ1EØ2	R		LD	RESULT+2H,TMP2
008E	AØ1CØØ	R		LD	RESULT, TMPØ
				;	STATEMENT 80
0091	89FFØØØØ	R		CMP	ERRORCODES, #ØFFH
ØØ95	D1Ø2			BNH	@ØØØ8
				;	STATEMENT 81
ØØ97	21A3			BR	ENDTESTS
~~~				;	STATEMENT 82
ØØ99 ØØ99	D		00008:		
0033	EFØØØØ	E		CALL	мем03
ØØ9C	AØ1EØ2	R		$_{ m LD}$	RESULT+2H,TMP2
009F	AØ1CØØ	R		LD	RESULT, TMPØ
				;	STATEMENT 83
ØØA2	89FF0000	R		CMP	ERRORCODES, #ØFFH
ØØA6	D1Ø2			BNH	@ØØØ9
				;	STATEMENT 84
ØØA8	2192			BR	ENDTESTS
				;	STATEMENT 85
ØØAA	20.00		@ØØØ9:	:	
ØØAA	C8ØØ	_		PUSE	
ØØAC	EFØØØØ	Е		CALI	
ØØAF	AØ1EØ2	R		LD	RESULT+2H,TMP2
WB2	A01C00	R		LD	RESULT, TMPØ
uant	00224444	_		;	STATEMENT 86
ØØB5	89FF0000	R		CMP	ERRORCODES, #ØFFH
ØØB9	D102			BNH	@ØØØA
WADD	21.7p			;	STATEMENT 87
ØØBB	217F			BR	ENDTESTS
(XXDI)			GWGGT.	;	STATEMENT 88
ØØBD ØØBD	EFØØØØ	ъ.	@WØØA:	CALL	MT2MG E
NACA NABD	VATENS	E R		CALI	
שטעט	VOITING	и		LID	RESULT+2H,TMP2

ċ

```
Ø2Ø5 AØ1EØ2
                         R
                                   LD
                                         RESULT+2H, TMP2
Ø2Ø8
     A01C00
                         R
                                   LD
                                         RESULT.TMPØ
                                       STATEMENT 131
Ø2ØB
     89FFØØØØ
                                   CMP
                                         ERRORCODES, #ØFFH
Ø2ØF D1Ø2
                                   BNH
                                          @ØØ19
                                       STATEMENT 132
0211 2029
                                   BR
                                          ENDTESTS
                                       STATEMENT
                                                   133
Ø213
                            @ØØ19:
Ø213
     CBØØ12
                         Е
                                   PUSH RAM2START[?FRAMEØ1]
Ø216 CBØØ1Ø
                         Е
                                   PUSH
                                        RAM2STOP[?FRAMEØ1]
     EFØØØØ
                         Е
Ø219
                                   CALL SYSØ3
Ø21C AØ1EØ2
                         R
                                          RESULT+2H, TMP2
                                   LD
Ø21F
     AØ1CØØ
                         R
                                   LD
                                         RESULT, TMPØ
                                       STATEMENT 134
Ø222
     89FFØØØØ
                         R
                                   CMP
                                         FRRORCODES, #ØFFH
Ø226
     D1Ø2
                                         @ØØ1A
                                   BNH
                                   ;
                                       STATEMENT 135
Ø228
      2012
                                   BR
                                         ENDTESTS
                                       STATEMENT
                                                   136
Ø22A
                            @ØØlA:
Ø22A
     C98Ø2Ø
                                   PUSH
                                         #2Ø8ØH
                         Е
Ø22D
     CBØØØA
                                   PUSH
                                         TOPOFCODE[?FRAMEØ1]
Ø23Ø
     EFØØØØ
                         Е
                                   CALL
                                         MEMØB
Ø233 AØ1EØ2
                         R
                                         RESULT+2H, TMP2
                                   LD
Ø236
     AØ1CØØ
                        R
                                         RESULT, TMPØ
                                       STATEMENT 137
Ø239
     ADFØØØ
                         R
                                   LDBZE ERRORCODES, #ØFØH
                                       STATEMENT 138
Ø23C
                            ENDTESTS:
Ø23C AØØ21E
                         R
                                   LD
                                         TMP2, RESULT+2H
Ø23F AØØØ1C
                         R
                                   LD
                                         TMPØ, RESULT
Ø242
     CCØØ
                         Ε
                                   POP
                                         ?FRAMEØ1
Ø244 A21822
                                         TMP6,[SP]
                                   LD
Ø247
     65160018
                                   ADD
                                         SP, #16H
Ø24B E322
                                         [TMP6]
                                       STATEMENT
                                                   139
                                       STATEMENT
                                                   140
                                   END
```

MODULE INFORMATION:

CODE AREA SIZE	=	Ø24DH	589D
CONSTANT AREA SIZE	=	обобн	ØD
DATA AREA SIZE	=	ØØØØН	ØD
STATIC REGS AREA SIZE	=	Ø ØØ4H	4D
OVERLAYABLE REGS AREA SI	ZE =	øøøøh '	ØD
MAXIMUM STACK SIZE	=	ØØØAH	1ØD
183 LINES READ			

PL/M-96 COMPILATION COMPLETE.

Ø WARNINGS,

Ø ERRORS

```
MCS-96 MACRO ASSEMBLER SELECTED TESTS ASM96
```

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0

SOURCE FILE: :F5:D96FST.A96 OBJECT FILE: :F5:D96FST.OBJ

CONTROLS SPECIFIED IN INVOCATION COMMAND: NOGEN DEBUG

```
ERR LOC OBJECT
                                             SOURCE STATEMENT
                                LINĖ
                                   2
                                   3
                                   5
                                   6
                                         In order to run this module, the STACK must be ALL external, and the
                                   7
                                          data ram partitioned for memory test must not include ANY of the STACK
                                   8
                                   y
                                           To call this module
                                  10
                                  11
                                                PUSH
                                                         #<RAM segmentl start address>
                                  12
                                                PUSH
                                                         #<RAM segmentl ending address>
                                  13
                                                PUSH
                                                         #<RAM segment2 start address>
                                  14
                                                PUSH
                                                         #<RAM segment2 ending address>
                                                         #<random seed>
                                  15
                                                PUSH
                                                         #<number of cycles desired for random test>
                                  16
                                                PUSH
                                  17
                                                PUSH
                                                         #<address of the last byte of rom>
                                                         #<an argument for mul/div tests>
                                  18
                                                PUSH
                                  19
                                                         #<a second argument for mul/div tests>
                                                PUSH
                                  20
                                                PUSH
                                                         #<a bit pattern for memory tests>
                                  21
                                                CALL
                                                         D96FST
                                  22
                                  23
                                  24
                                  25
    ØØØØ
                                  26
                                                rseq
                                  27
                                  28
                                        extrn sp,eregl,ereg2
                                  29
                                  зø
    ØØØØ
                                  31
                                  32
                                        extrn sys01, sys02, sys03, alu01, alu02, alu03, alu04, alu05
                                  33
                                        extrn memØ1, memØ2, memØ3, memØ4, memØ5, memØ6, memØ7, memØ8
                                   34
                                        extrn memØ9, memØa, memØb, memØc, memØd
                                  35
                                   36
                                        PUBLIC D96FST
                                  37
                                        $eiect
```

```
LINE
ERR LOC OBJECT
                                               SOURCE STATEMENT
                                    38
                                    39
                                          $include (:f3:dstmac.inc)
                                    40
                               =1
                                    41
                               =1
                                                            INCLUDE FILE ;
                               =1
                                    42
                               =1
                                    43
    อยอย
                               =1
                                    44
                                          rseg
                               =1
                                    45
    ØØØØ
                               =1
                                    46
                                                            DSB 1
                                          macro temp:
                               =1
                                    47
                                          extrn zero, sp stat
                               =1
                                    48
    ØØØØ
                               =1
                                    49
                                          cseq
       0005
                               =1
                                    5Ø
                                          ti eau 5
      ØØØ6
                               =1
                                     51
                                          ri egu 6
                               =1
                                    52
                               =1
                                     53
                                    54
                               =1
                                    55
                               =1
                                          RESET WATCHDOG
                                                            MACRO
                                                                                      ;macro to reset the watchdog
                                    56
                               =1
                                                            LDB
                                                                    Øah,#leh
                               =1
                                     57
                                                            LDB
                                                                    Øah, #Øelh
                               =1
                                     58
                                          ENDM
                               =1
                                     59
                               =1
                                    6Ø
                               =1
                                    61
                               =1
                                    62
                                    63
                               =1
                                          SPSTATUS
                                                                                      ; macro to read sp stat to
                               =1
                                    64
                                                            LOCAL
                                                                    Sp read
                                                                                      ; work around the ri/ti bug
                               =1
                                    65
                                                                                      ; on the 8x9x-9\emptyset.
                                          Sp read:
                               =1
                                    66
                                                        LDB
                                                                  macro_temp, sp stat
                                     67
                               =1
                                                        ORB
                                                                  vl, macro temp
                               =1
                                    68
                                                        ANDB
                                                                  macro temp, #01100000B
                               =1
                                    69
                                                        JNE
                                                                  Sp_read
                               =1
                                     7Ø
                                          ENDM
                               =1
                                     71
                                     72
                               =1
                               =1
                                     73
                               =1
                                     74
                                     75
                               =1
                               =1
                                     76
                                          SPWAIT
                                                            MACRO
                                                                                      ; macro to wait for ri/ti set
                               =1
                                     77
                                                                                      ; and avoid 8x9x-90 bug.
                               =1
                                     78
                                                                                      ; NOTE!! this macro won't work
                               =1
                                     79
                                                            JBC
                                                                     sp stat, v2,$
                                                                                      ; with a full duplex line.
                               =1
                                     8Ø
                                                            LDB
                                                                     zero, sp stat
                               =1
                                     81
                               =1
                                     82
                                     83
                               =1
                               =1
                                     84
                               =1
                                     85
                               =1
                                     86
                               =1
                                     87
                               =1
                                     88
                                          BR ON ERR
                                                            MACRO
                                                                    Label
                                                                                      ; macro to test high byte of
                               =1
                                     89
                                                                                      ; EREG1 and branch away if
                               =1
                                     9Ø
                                                   CMPB
                                                            eregl+lh,zero
                                                                                      ; the byte is non-zero (which
                                     91
                               =1
                                                   BNE
                                                            Label
                                                                                      : means there was an error).
                               =1
                                     92
                                          ENDM
```

=1

=1

93 94

7-81

ERR I	LOC	OBJECT		LINE	SOURCE ST	ATEMENT	
Q	8800	CBØØØ6	E	186	PUSH	Ø6h[sp]	; a bit pattern to use in the
Q	ØØ8B	EFØØØØ	E	187	CALL memØd	, 2	; Checkerboard Pattern test for
				188			; external RAM
				189	BR ON ERR	Error Found	, executar ton
		-		193	DK_OK_BKK	Error_round	
	wa o o	CBØØ1Ø	Е	194	PUSH	10h[sp]	PUSH a start and end address for
		CBØØ1Ø	E	195	PUSH	10h[sp]	
		CBØØØ6		196	PUSH	Ø6h[sp]	; another region of RAM, and PUSH
			E E	196		poutsbl	; a bit pattern to use in the
k	DB'AC	EFØØØØ	Е		CALL memØd		; Checkerboard Pattern test for
				198			; external RAM
			*	199	BR_ON_ERR	Error_Found	
				203			
		CBØØ14	E	204	PUSH	14h[sp]	:PUSH a start and end address
		CBØØ14	E	2Ø5	PUSH	14h[sp]	; for a region of RAM to conduct
Q	ØØAA	EFØØØØ	E	2Ø6	CALL sysØ3		; the Program Counter test
				2Ø7			
				2Ø8	BR ON ERR	Error Found	
				212		_	
6	ØØB2	CBØØ1Ø	E	213	PUSH	10h[sp]	;PUSH a start and end address
é	иив5	CBØØ1Ø	E	214	PUSH	10h[sp]	; for another region of RAM to conduct
Q	ØØB8	EFØØØØ	E	215	CALL sys03	•	; the Program Counter test
				216	_		
				217	BR ON ERR	Error Found	
				221			
Q	ØØCØ	C98Ø2Ø		222	PUSH	#2Ø8Øh	; PUSH the code starting address
é	ØØC3	CBØØØA	E	223	PUSH	<pre>Øah[sp]</pre>	;PUSH the code ending address
		EFØØØØ	E	224	CALL memØb		; CALL the checksum routine
				225			, one one one one
c	ดด ८ 9	A1310000	E	226	LD	eregl,#0031h	;ALL DIAG96 TESTS PASSED
•	5505	111310000		227	ш	CICGI, #DDJIN	; load appropriate error code
				228			, load appropriate effor code
	MACD	CFØØ14	Е	229	POP	14h[sp]	; clean off the stack
		65120000	E	230	ADD	sp,#12h	; clean off the stack
	ØØD4		E.	230		sp,#12n	
×	4000	rv		231	RET		; return to the calling program
	aanr						
k	ØØD5			233	Error_Found:		
			_	234			
		CFØØ14	E	235	POP	14h[sp]	; clean off the stack
		65120000	E	236	ADD	sp,#12h	•
£	NNDC	FØ		237	RET		; return to the calling program
				238			•
				239	,********	*******	**********
Ç	ØØDD			240	end		

SYMBOL TABLE LISTING

N A M E	VALUE ATTRIBUTES
ALUØ1	CODE EXTERNAL
ALUØ2	CODE EXTERNAL
ALUØ3	CODE EXTERNAL
ALU04	CODE EXTERNAL
ALUØ5	CODE EXTERNAL
BR ON ERR	MACRO
D96FST	ØØØØH CODE REL PUBLIC ENTRY
EREG1	REG EXTERNAL
EREG2	REG EXTERNAL
ERROR FOUND	ØØD5H CODE REL ENTRY
MACRO_TEMP	ØØØØH REG REL BYTE
MEMØ1 ⁻	CODE EXTERNAL
MEMØ2 :	CODE EXTERNAL
MEM03	CODE EXTERNAL
MEMØ4	CODE EXTERNAL .
MEMØ5	CODE EXTERNAL
меми6	CODE EXTERNAL
MEMØ7	CODE EXTERNAL
MEMØ8	CODE EXTERNAL
MEMØ9	CODE EXTERNAL
MEMØA	CODE EXTERNAL
мемив	CODE EXTERNAL
MEMØC	CODE EXTERNAL
MEMØD	CODE EXTERNAL
RESET WATCHDOG	MACRO
RI	0006H NULL ABS
SELECTED TESTS ASM96	MODULE STACKSIZE(20)
SP	REG EXTERNAL
SP STAT	REG EXTERNAL
SPSTATUS	MACRO
SPWAIT	MACRO
SYS01	CODE EXTERNAL
SYSØ2	CODE EXTERNAL
SYSØ3	CODE EXTERNAL
TI	ØØØ5H NULL ABS
ZERO	REG EXTERNAL
ASSEMBLY COMPLETED, NO ERROR(S)	FOUND.

MCS-96 MACRO ASSEMBLER DSTUSR

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0

SOURCE FILE: :F2:DSTUSR.A96 OBJECT FILE: :F2:DSTUSR.OBJ

CONTROLS SPECIFIED IN INVOCATION COMMAND: GEN DEBUG

ERR LOC	OBJECT	LINE	SOURCE STA	TEMENT	*********
		1 2	,		
		3	DSTUSR M	ODULE main,	StackS12e(2)
		4	,		
		5			
004	a	6	oseg at	40h	
ØØ4		7	User Registers:		
	040	8	temp		r Registers:WORD
•		9	comp	500	
000	Ø	10	rseq		
~~		11	EXTRN sp,zero,t	imerl.ereal	
		12			
		13			•
010	1Ø	14	dseg at 100h	•	; to ensure that the STACK does not get
		15	•		; located in an area of RAM that will be
· Ø16	1Ø	16	DSEG1: DSB	7øøh	; memory tested, reserve those regions
		17			; as data segments.
429	1Ø	18	dseg at 4200h		
		19	*		
429	1Ø	20	DSEG2: DSB	le00h	
		. 21			
•		22			
		23			
20	30	24	cseq.at 2080h		
		25	-		
		26	extrn alu04,a	luØl,aluØ2,m	em06,mem0a,error proc,alu05
		27	EXTRN DSTISR		_
		28			
208	30 Alff0040	29	LD	temp,#Øffh	
20	34 EØ4ØFD	30	DJNZ	temp,\$; wait for sbe96 NMIs to stop
		31			•
20	37 A1000000	E 32	LD	sp,#STACK	
		33			
	3B C90001	34	PUSH	#100h	;RAM segmentl start address
	BE C9FFØ7	35	PUSH	#7ffh	;RAM segmentl end address
	01 C90042	36	PUSH	#4200h	; RAM segment2 start address
	94 C9FF5F	37	PUSH	#5fffh	;RAM segment2 end address
	7 C9EF47	38	PUSH	#47efh	;random seed
	0A C90010	39	PUSH	#1000h	;random test length
	D C9FF3F	40	PUSH	#3fffh	;top of code address
	AØ C9429D	41	PUSH	#9d42h	; an argument for mul/div test
	A3 C98C77	42	PUSH	#778ch	;another argument for mul/div test
	A6 C95A5A	43	PUSH	#5a5ah	; bit pattern for memory test
210	A9 EFØØØØ	E 44	CALL	DSTISR	; CALL the Dynamic Stability Test
		45			; initialization routine
20.	NC.	46 47	Main Tack.		
20.	10	48	Main_Task:		
201	AC C98080	48 49	nuch	#8Ø8Øh	
	AF C90080	5Ø	push push	#8000h	; use the multiply/divide core
	32 EFØØØØ	E 51	call	alu05	; test on the arguments
20	25 510000	E 31	Call	aran)	, cest on the arguments

104

7-86

```
MCS-96 MACRO ASSEMBLER
                          DSTUSR
ERR LOC OBJECT
                                LINE
                                            SOURCE STATEMENT
                                1Ø5
    212E 277C
                                                  Main_task
                                                                                ; start the main_task tests over
                                           BR
                                106
    2130
                                107
                                       Error found:
    213Ø FA
                                 108
                                               di
                                                                                ; if an error is found, disable
    2131 EFØØØØ
                                 109
                                               CALL
                                                       Error_Proc
                                                                                ; interrupts and call the error
                                 11Ø
                                                                                ; procedure in the DST96.LIB.
                                111
                                                                                ; the test that found an error will
                                112
                                                                                ; have placed the appropriate
                                113
                                                                                ; error codes in locations EREG1 and
                                114
                                                                                ; EREG2 for output through Error Proc
    2134 27FE
                                115
                                 116
                                117
    2136
                                118
                                       end
```

M S-96 MACRO ASSEMBLER DSTUSR

SYMBOL TABLE LISTING

	NAME							VALUE	ATTRIBUTES
	ALUØ1								CODE EXTERNAL
	ALUØ2								CODE EXTERNAL
	ALUØ4								CODE EXTERNAL
,	ALUØ5		•			•			CODE EXTERNAL
	DSEG1							ØlØØH	DATA ABS BYTE
	DSEG2							4200H	DATA ABS BYTE
	DSTISR								CODE EXTERNAL
	DSTUSR								MODULE MAIN STACKSIZE(2)
	EREG1								REG EXTERNAL
	ERROR FOUND							2130H	CODE ABS ENTRY
	ERROR PROC.								CODE EXTERNAL
	MAIN TASK .							2ØACH	CODE ABS ENTRY
	$MEMØ\overline{6}$								CODE EXTERNAL
	MEMØA								CODE EXTERNAL
	SP								REG EXTERNAL
	TEMP							ØØ4ØH	OVERLAY ABS WORD
	TIMER1								REG EXTERNAL
	USER REGISTE	RS						ØØ4ØН	OVERLAY ABS BYTE
	ZERO								REG EXTERNAL
									-

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.







APPLICATION BRIEF

AB-42

December 1988

80960kx Self-Test



INTRODUCTION

How do you know that your product still works? Are there diagnostics in the machine? If so how do you know the embedded controller itself works properly? These questions point up a very important area in embedded control-diagnostics-the task that can help avoid damaging situations or expensive down time. Often the embedded control designer includes diagnostics in the boot-up routines. The diagnostic test is written to verify system functionality but cannot test much, if any of the embedded processor. This leaves a gap in the diagnostic effort, and as processors become more complex the gap becomes more critical. The 80960Kx and 80960MC embedded processors attempt to fill this gap by including a self-test that executes upon power-up and reset. This self-test checks out basic processor functionality and bus activity. After the self-test has completed successfully system diagnostics may be done with the knowledge that the processor is working prop-

GOALS OF SELF-TEST

The self-test was designed to guarantee that each "failure check" is within known boundaries. The self-test is executed in two phases: the first phase tristates all local-bus pins denying any bus accesses. Self-test can then proceed to test the internals of the part. The last phase of the self-test reads the first eight words in memory and performs a checksum. Failure of the test is indicated on the FAILURE pin.

Self-test also had to be very efficient in order to fit in microcode. 86 microinstructions were allocated for self-test. Carefully chosen values are written to and read from internal functional units in software loops allowing complete arrays to be tested. These 86 microinstructions execute test loops that run in 46,500 cycles.

The coverage of the self-test is about 50%. The first goal of not allowing bus accesses during self-test means the bus interface and certain internal paths cannot be tested. It also means that no indication of the test result is presented to the outside world until the first phase of the self-test is completed 46,500 cycles later. What this means is that fault grading of the self-test requires massive compute and memory resources and is simply not yet practical. Test coverage was approximated by taking the percentage of the tested die size area. Although this is a crude measurement the regular arrays are easily measured for size and tested, and since their total area is a significant portion of the die area it is felt the 50% value is a reasonable approximation at this time.

MAJOR BLOCKS OF THE 80960

The 80960KB, 80960KA, and 80960MC all share a core of internal functional blocks. The core functional

blocks are: Bus Control Logic (BCL), Instruction Fetch Unit (IFU), Instruction Decoder (ID), MicroInstruction Sequencer (MIS), and Integer Execution Unit (IEU). The 80960KB adds a Floating Point Unit and the 80960MC adds both a Floating Point Unit and a Memory Management Unit (MMU).

Each of the functional blocks within the processors are listed below with transistor count percentages.

80960KA	80960KB	80960MC	Function Unit
7%	6%	5%	Bus Control Logic (Interupt Controller)
24%	21%	18%	Instruction Fetch Unit
6%	5%	5%	Instruction Decoder
41%	35%	30%	MicroInstruction Sequencer
22%	19%	16%	Integer Execution Unit
	14%	12%	Floating Point Unit
		14%	Memory Management Unit

The self-test tests all of the major regular structures in the processor. These include the MIS ROM, IFU Cache (instruction cache), MMU Cache (80960MC only), and the IEU RAM array which includes the local and global registers and register cache. In addition the MIS control, logic and the IEU literals are directly tested.

There are several functions and paths in the processors that are not directly tested but are tested by indirection. The microinstruction bus; data bus; and the IEU, TLB, and IFU controls and internal buses are tested indirectly when the major blocks are tested.

Several functional blocks are simply not tested by the self-test due to the no outside bus activity restriction. These are the BCL, IFU instruction pointer and fetch control, ID, and the FPU. The BCL, IFU, and ID are not tested because it would require instructions fetched from external memory to be run through the fetch and decode stages of the pipeline violating the first goal of the self-test. The FPU is not tested because a comprehensive test would simply be too large for the size limit of self-test.

Generally, any functions due to the fetch and decode stages of the pipeline can be tested in a diagnostic test after self-test by simply executing instructions from each of the five instruction formats using various operand types. It should be noted that each of the parts are comprehensively "fault graded" to a 97% level before they are shipped to customers. This "fault grading" has a 99.9% level of confidence.



SELF-TEST ALGORITHM

The self-test algorithm consists of writing then reading values from the arrayed structures in the 80960Kx. The values chosen test the logic for "stuck-ats". These faults manifest themselves by being fixed at a certain value, for example a node that "opens" by electromigration and is subsequently pulled low by capacitive coupling to a nearby VSS node is "stuck at" VSS. The values written to the arrays are read back out at a later time and a check-sum is performed. The results of the check-sum are cumulative and shown to the outside world through the FAILURE pin.

The algorithm is as follows:

Initialization
Disable all interrupts
Tristate the external Bus

Self-Test
Assert the FAILURE pin

Loop:
Write the IEU RAM array
Write the IFU CACHE
Write the TLB CACHE (80960MC only)
Read the IEU RAM array and Literals
Perform a checksum update
Read the IFU CACHE
Read the TLB Cache (80960MC only)
Perform a checksum update
Repeat the loop until all locations
have been tested

Read the MIS ROM until done

Perform a checksum update Check Results

IF checksum is wrong Assert the FAILURE pin and stop ELSE Deassert the FAILURE pin

Assert the FAILURE pin

Read the first 8 words from memory Perform a checksum update Check Results

IF checksum is wrong Assert the FAILURE pin and stop ELSE Deassert the FAILURE pin # End Self-Test


Finish Initialization
Fetch first instructions from
initialization IP
Enable Instruction Decoding

Notice in the above algorithm that the FAILURE pin is actually asserted, then deasserted upon successful completion of the self-test.

This algorithm does not trace out the entire initialization procedure followed upon power-up and reset. Refer to the chapter "Processor Management and Initialization" in the "80960KB Programmer's Reference Manual" for more complete information on the initialization sequence and the "80960KB Data Sheet" for the proper reset sequence.

CONCLUSION

The automatic self-test integrated into the 80960Kx and 80960MC greatly enhance the diagnostic effort in an embedded system by ensuring the embedded processor is working properly before any system diagnostics are carried out. This extra step in diagnostics along with the comprehensive testing performed on each and every part shipped significantly reduces the possibility of a defective part being allowed to operate in an embedded system.



Intel's 80960: An Architecture Optimized for Embedded Control

ntel's internally developed 80960 architecture allows embedded system designers to take advantage of silicon technology advancements without architectural limits. The 80960, developed from scratch for embedded control applications, eliminates architectural obstacles to state-of-the-art implementation techniques that allow parallel and out-of-order instruction execution.

In introducing the 80960 architecture, I distinguish between the architecture and the microarchitecture of an implementation. A microarchitecture is an actual implementation of the architecture's instruction set and programming resources. Different microarchitectures may have different pipeline construction, internal bus widths, register set porting, cache parameterization (two-way, four-way, and so on), and degrees of parallelism, or may not execute instructions out of order. The architecture is specified in such a way that wide latitude is available for future microarchitectural advancements. In this way both very high performance and highly integrated controllers can be built using the 80960 architecture.

Principally, the 80960 architecture allows, for at least the next decade, silicon technology and microarchitectural advances to translate directly into increased performance without architectural limitations. While the common performance target of typical RISC architectures is an execution speed of one instruction per processor clock cycle, the 80960 architecture targets the execution of multiple instructions per clock cycle (fractional clock cycles per instruction). By defining an architecture that supports parallel instruction execution and out-of-order instruction execution, we do not constrain performance advances to the system clock cycle.

Additionally, the 80960 has been optimized for the wide range of applications that are unencumbered by a need to be compatible with an existing embedded control architecture. These applications are often very cost sensitive, require a different mix of instructions than reprogrammable applications, have demanding interrupt response requirements, and use real-time executives rather than full-blown operating systems. With these factors in mind, we developed the 80960 while avoiding architectural constructs that would restrict an implementation's capability to execute multiple instructions in one clock cycle.

Executing instructions in one clock cycle is not fast enough for this standard-core architecture. Its parallelism and out-of-order execution promise fractional clock rates in future implementations.

David P. Ryan Intel Corporation

intel

80960 architecture

The architecture also allows application-specific extensions such as:

- instruction set extensions (floating-point operations),
 - · special registers,
 - · larger caches,
 - · multiple caches,
 - on-chip program and data memory,
 - a memory management and protection unit,
 - fault-tolerance support,
 - · multiprocessing support, and
- real-time peripherals (DMA, analog/digital, serial ports).

The 80960's instruction set has also been optimized for embedded control applications. It offers Boolean operations more powerful than those of the 8051 family. Single instructions access frequently executed functions for increased code density and performance. They include CALL, RET, Compare__and__Branch, Conditional_Compare, Compare_and_Increment or Decrement, and Bit Field Extract.

A priority interrupt structure simplifies the management of real-time events, and, along with a user/supervisor model, supports fast, safe, real-time kernel operation. A generalized fault-handling mechanism simplifies the task of detecting errant arithmetic calculations or other conditions that typically require a significant amount of user code runtime support. The 80960 does not require sophisticated, optimizing high-

level-language compilers to achieve high performance. However, no obstacles to performance enhancements via a good optimizing compiler exist.

Since products based on the 80960 have high performance levels, even without code optimization, many users will attain their required system performance with 80960 products without having to understand the parallelism of the implementation they are using.

Architecture overview

The 80960 can best be described as a register-rich, load/store architecture with an instruction set designed to let implementations exploit pipelining and parallel execution strategies. Direct embedded control support includes:

- an optimized instruction set,
- · a flexible interrupt structure,
- a user-supervisor model,
- a powerful fault-handling structure, and
- multiprocessing hooks and debug support.

The architecture extends easily.

Figure 1 shows a logical block diagram of the architecture's programming resources. The 32-bit memory space is flat. Data moves between memory and registers via load and store instructions. Processing elements surrounding the registers manipulate parallel data; they receive their instructions from the




Figure 1. Block diagram of the 80960 architecture.

instruction sequencer.

The instruction sequencer reads multiple instructions simultaneously from an instruction cache and presents the instructions in parallel to the processing elements as appropriate. When the instruction stream or an asynchronous event requires a context switch, the local variables from the suspended procedure move to the register cache. Memory accesses to save previously suspended register sets occur only when the register cache is filled. The implementation determines the number of architecturally transparent register sets that can be cached.

We expect different implementations of the processing elements in an 80960-based controller—optimized for specific applications—will evolve. We defined a standard core architecture to maintain binary-compatible instruction sets across all implementations for leveraging compiler and real-time kernel development. Subsequent references to the 80960, without an alpha suffix, refer to the architecture. References to an 80960XY pertain to actual implementations of the core architecture, which may contain architectural extensions and/or on-chip peripherals. (See the accompanying box for a discussion of three implementations.)

Implementations of the 80960

As an example of an actual implementation of the core architecture, consider the first 80960 implementation, the 80960KB controller. The KB provides architectural extensions such as floating-point operations (Figure A). Its on-chip floating-point unit implements the IEEE floating-point standard, including transcendental support. Floating-point performance exceeds 4 million Whetstone operations per second at 20 MHz. The 80960KB integrates a 512-byte instruction cache and an interrupt controller on chip.

Another member of the family, the 80960KA controller, fits the KB socket but lacks the on-chip floating-point unit. The 80960MC controller, a military-qualified version similar to the KB, adds Ada tasking support and a memory management and protection unit.

The 80960KA, KB, and MC microarchitecture sustains execution of up to one instruction per clock cycle at 20 MHz (20 native MIPS). It performs a variety of benchmark programs seven to 10 times faster than a VAX 11/780 (7 to 10 VAX MIPS).




Figure A. Block diagram of the 80960KB controller.



Register model

The user directly accesses thirty-two 32-bit general-purpose registers and 32 special-function registers (SFRs). (Refer to Figure 1.) Of the 32 general registers, 16 are global registers and 16 are local registers. Data in the 16 global registers remain visible and unchanged when crossing procedure boundaries, characteristics exhibited by "normal" registers in other architectures. The CALL instruction caches the local registers and the RET instruction restores them. The SFRs provide a real-time register interface to on-chip peripherals. The SFRs, the contents of which are not defined by the architecture, control implementation-specific hardware.

When a procedure call occurs, data in the local registers automatically move to a register cache. Thus, the called procedure is not required to explicitly save the local registers. When the called procedure executes a return instruction, the data in the local registers prior to the call are restored. The call/return sequence does not affect the global registers, which can be used to pass parameters and results between procedures.

A large, general-purpose register set greatly reduces the number of memory requests required to perform a task. Various optimization techniques can use largeregister sets to remove data dependencies that would otherwise prohibit parallel instruction execution. For example, a hypothetical implementation of the architecture could provide parallel execution of two ADD instructions. Having many general-purpose registers with which to work simplifies code optimization so that neither ADD instruction references a source that was the destination of the other ADD instruction. Under such circumstances, two ADD instructions per cycle could be sustained.

Note that such program optimizations are not required. Any program using the architecture's core instruction set and not referencing the SFR address space or external I/O, whether optimized or not, will function correctly on any implementation without modification. Even if the optimization rules are radically different between implementations, code that is optimized for one implementation will run correctly on another implementation without modification or recompilation.

The architecture also guarantees that data dependencies will be correctly handled without programmer intervention. For example, execution of an arithmetic instruction will be delayed if it uses a register that is waiting for data to be loaded from memory. However, other instructions that do not use the register in question could be executed immediately with all data dependencies automatically maintained. This capability is only beneficial when a large register set is present to remove avoidable data dependencies.




Figure 2. Opcode encodings.



Core instruction set

The 80960 instruction set is similar in design to engines in reduced instruction set computers. Because the 80960 was designed to avoid performance bottlenecks resulting from instruction decoding times, all opcodes are 32 bits (one word) in length and must be aligned on word boundaries. The only two-word (64-bit) instruction format loads 32-bit immediate constants and assists effective address calculations. Generally, load, store, and control instructions access memory. All other instructions access only registers.

Thirty-two-bit opcodes provide tremendous flexibility in instruction encoding. However, performance penalties associated with code size can occur when often-used complex instruction sequences are not available in a one-word format. Large code size not only increases system cost due to larger memory requirements but also results in penalties in cache utilization and bus-bandwidth requirements.

The 80960 includes one-word multifunction instructions to avoid such code density problems that increase memory requirements and to allow complex functions to be parallelized. For example, the CALL and RET instructions provide one-word encodings for sequences that otherwise require several instructions. Implementations of the architecture could perform the CALL/ RET operations in parallel with other instruction execution. Or, the processor could execute from an onchip ROM a similar sequence of simple 80960 instructions that the user would have to write if CALL/RET instructions were not in the architecture. Executing the code from permanent on-chip storage results in higher performance than does requiring the instructions to be fetched and cached every time they are used. In addition to ensuring higher performance, or possibly parallel performance, implementations of such functions as ROMed assembly code sequences—triggered by a oneword opcode-are more silicon efficient than are increases of on-chip cache sizes to deal with poor code density. For example, a ROM cell is typically one fourth the size of a RAM cell.

The availability of complex instructions in the architecture does not prohibit the programmer from bypassing them if simpler functions are desired. For example, a BAL (Branch_and_Link) instruction can be used to call a procedure that does not require a new set of local registers. The BAL instruction saves the next instruction pointer in a register and branches to the specified destination. When the procedure is ready to return, it executes an indirect branch to the return instruction pointer that was saved. It is likely that BAL will always be faster than CALL since no local registers are being saved. The programmer can use whichever method best suits the circumstances.

Figure 2 shows the 80960 instruction encodings. Most instructions appear in the REG format, which specifies an opcode and three registers/literals (one of 32 registers, or a constant value in the range 0 to 31).

The COBR format specifies a set of compare and branch instructions. The CRTL format covers branch and call instructions. The MEM formats support load and store instructions.

Much of the instruction set is what one would expect to encounter in all processors (ADD, MUL, SHIFT, BRANCH); however, some instructions deserve special mention.

- The register-register move instructions transfer one, two, three, or four register values. The same is true for the load and store instructions (for example, LDQ loads four words into four registers).
- In addition to the normal shift instructions, the SHRDI instruction provides an adjustment to the result so the instruction can be used to divide a value by a power of two. (Normal right-shift instructions do not divide correctly when the value is negative and odd.)
- All logical operations of two operands are provided (AND, NOTAND, ANDNOT, NOR).
- An extensive set of bit instructions exists (SET BIT, CLEAR BIT, NOT BIT, SCAN a register for the first 0, or 1, BRANCH on bits set or clear), as well as instructions for accessing bit fields (MODIFY, EXTRACT).
- Single-instruction COMPARE_AND_BRANCH encodings optimize code density for these frequently executed operations.
- Conditional compare (CONCOMP) instructions speed bounds checking.

Table 1 on the next page summarizes the 80960 core architecture instruction set.

The architecture directly supports integer (signed) and ordinal (unsigned) data types. Bits, bit fields, bytes, short words, words, and double words can be manipulated in registers and transferred to and from memory. Triple words and quad words can also move between the registers and memory.

Register operations

Most 80960 instructions operate on registers. The architecture provides arithmetic, logical, bit and fit field, data movement, and comparison operations. To take full advantage of the large register set, three-operand instructions specify any register as one or both sources and/or the destination of an operation.

Arithmetic and logical. The architecture supports both standard and extended arithmetic operations. Add, subtract, multiply, and divide operations are available on 32-bit integers and ordinals. Extended multiply operates on two 32-bit ordinals and generates a 64-bit result. Extended divide divides a 64-bit ordinal by a 32-bit ordinal, producing a 32-bit quotient and 32-bit remainder. Addition and subtraction with carry allow 32-bit ordinals to provide extended precision adds and subtracts.



Table 1. 80960 instruction summary.

REGISTER OPERATIONS

ARITHMETICS

add[i|o]

Add

addc sub[ilo] Add with Carry

Subtract

subc

Subtract with Borrow Multiply

mul[i|o] emul

Extended Multiply

div[i|o] ediv

Divide

rem[i|o]

Extended Divide

modi

Remainder Modulo Integer

sh[lo|ro|li|ri|di] Shift

MOVEMENT

mov[1|t|q]lda

Move registers to registers

Load Address

COMPARISON

cmp[i|o]

Compare cmpdec[i|o]

cmpinc[i|o] concmp[i|o] Compare and Decrement Compare and Increment Conditional Compare Test for condition Scan for matching byte

scanbyte LOGICAL

and andnot notand nand

test [*]

dst := src1 & src2 dst := src2 & (~src1) dst := (~src2) & src1 dst := ~(src2 & src 1) dst := src1 | src2 dst := ~(src2 | src1)

or nor ornot notor

dst := src2 | (~src1) dst:= (~src2) | src1

xnor xor

dst:= (src2 | src1) & ~(src2 & src1) dst := ~(src2 | src1) | (src2 & src1) dst := ~src

not rotate

Rotate Bits

BIT AND BIT FIELD

setbit clrbit

Set a Bit Clear a Bit

notbit

Toggle (invert) a Bit

chkbit alterbit scanbit spanbit

extract

modify

Check a Bit and set condition code Change a Bit according to an operand Search src for most significant set bit Search src for most significant cleared bit Extract specified bit pattern from a word Modify selected bits in dst with src

CONTROL OPERATIONS **BRANCH**

h

bx

Branch (± 2 MByte relative offset) Branch Extended (32-Bit Indirect Branch)

Branch and Link ("RISC Branch") bal[x] Branch on Condition

b[*] cmpib[*] cmpob[*]

Compare Integer and Branch on Condition Compare Ordinal and Branch on Condition

FAULT

fault[*] syncf

Fault on Condition Synchronize Faults

PROCEDURE

call Procedure Call (± 2 MByte relative offset) Call Extended (32-Bit Indirect Call)

calix calls

System Procedure Call

Return ret

ENVIRONMENT

modpc modac

Modify Process Controls **Modify Arithmetic Controls**

modto Modify Trace Controls Flush Local Register Cache to Memory

flushregs

DEBUG

mark fmark Conditionally generate Trace Fault Unconditionally generate Trace Fault

MEMORY OPERATIONS

LOAD/STORE

d[b|s|l|t|q]Load st[b|s|l|t|q] Store

READ/MODIFY/WRIITE

atadd Atomic Add (Locked RMW Cycles) atmod Atomic Modify (Locked RMW Cycles)

i = integer, o = ordinal, b = byte, s = short, w = word (32-bits), I = long, t = triple, q = quad, lo = left ordinal, li = left integer, ro = right ordinal, ri = right integer, di = right dividing integer dst = destination, src = source, x = extended,

^{* =} Conditions: If [equal | not equal | less | less or equal | greater | greater or equal | ordered | unordered]



Arithmetic shift operations support 32-bit ordinals. Logical shift instructions operate on 32-bit integers, and a 32-bit register value can also be rotated. In addition, all possible two-operand, bitwise Boolean operations exist: AND, NOTAND, ANDNOT, XOR, OR, NOR, XNOR, NOT, NOTOR, ORNOT, and NAND.

Bit and bit field. Bit operations allow bits in the registers to be set, cleared, toggled, and moved to or from the condition codes. SCAN and SPAN operations provide ways to find the most significant set or cleared bit in a register.

The 80960 contains two bit field instructions, EXTRACT and MODIFY. The EXTRACT instruction shifts a bit field in a register to the right and fills in the bits to the left of the bit field with zeros. The MODIFY instruction moves a specified bit field from one register to another when no adjustment change in bit position is required.

Data movement. A set of data movement (MOV) instructions allows register values to be copied to other registers. The MOV instructions can move from one to four registers at once. The load and store operations described later move data to and from memory.

Comparison. These instructions compare operands and set the resulting condition codes in the arithmetic controls register (Figure 3). The 80960's condition codes listed in Table 2 provide the arithmetic flag function of other architectures, in a way that allows maximum parallel execution.

In general, only compare instructions set the 80960's condition codes and conditional instructions use them. To perform an ADD followed by a conditional branch when the result is zero, a Compare_and_Branch instruction must be executed after the ADD because arithmetic instructions do not alter the condition codes.

	Fable	2.	
Condition	code	encodings	•

Plant Substitute Subst						
Condition code	Condition					
000	Unordered *					
001	Greater Than					
010	Equal (True)					
011	Greater Than or Equal					
100	Less Than					
101	Not Equal (False)					
110	Less Than or Equal					
111	Ordered					
* Used with floating-point data types.						

Although not generally noticed in a sequential execution environment, a parallel environment mandates the decoupling of the condition codes from the instruction set. The 80960 allows multiple instructions to execute simultaneously, thus giving ambiguous meaning to a set of condition codes that are altered by multiple arithmetic instructions in the same clock cycle. The 80960 approach separates condition checking and decision making from all other instructions to provide flexibility in reordering instructions for parallel execution.

The 80960 compare instructions compare both integers and ordinals. A subset of the compare instructions increments or decrements an operand after the comparison.

Memory operations

The load/store nature of the architecture decouples memory references from instruction execution. Register set and memory instructions can be executed simultaneously. Since the load data may take some time to




Figure 3. Arithmetic controls register.



arrive at the CPU, the load requests can be advanced in the instruction stream to overlap memory access time with other data-independent CPU operations.

Load/store. The load and store instructions copy bytes, short words, words, or multiple words to or from memory and registers. When a load integer is specified for an 8-bit or 16-bit quantity, the CPU extends the data's sign to fill 32 bits before writing the destination register. When a load ordinal is specified for an 8-bit or 16-bit quantity, the CPU attaches leading zeros to the data to fill 32 bits before writing the destination register. The store instructions allow the destination data width to be a byte, short word, word, or multiple words. When a store byte, or short word is performed, the CPU automatically formats the data being written according to the data type (integer or ordinal).

Addressing modes. The architecture supports 11 addressing modes for memory operations, as summarized in Table 3. The addressing modes selected for support provide a broad range of most-often-used simple modes. We chose a rich set of addressing modes to allow optimization for code density as well as speed.

Literals are immediate 5-bit numbers that can range from 0 to 31. Literals may be used as operands in any register operation.

The *Register* address mode is used when an operand specifies a register number (g0, r5).

The Absolute Offset address mode specifies the absolute address of the target as an offset from the current instruction pointer. The offset is encoded in the memory instruction opcode. If the offset is outside the range of 0 to 2048, the assembler generates a two-word

instruction in which the second word is a 32-bit displacement.

Register Indirect addressing allows the address of the target to be specified by the contents of a register. An immediate offset or displacement can be added to the register to form the effective address. An index (scaled by 2, 4, 8, or 16) may also be added.

Memory operations can also specify target addresses relative to the instruction pointer, a capability useful in creating relocatable data and code.

Atomic memory operations. Two atomic memory operations support multiprocessing environments with more than one processor accessing the same memory, atomic add (ATADD) and atomic modify (ATMOD). The ATADD instruction causes an operand to be added to the value in the specified memory location. The ATMOD causes bits in the specified memory location to be modified under control of a mask. These instructions perform their memory-to-memory, read-modify-write operations with a locked bus to prevent data corruption.

Control operations

Control operations include those instructions that could result in the redirection of program flow. CALL, RET, BRANCH, and COMPARE_AND_BRANCH instructions fall into this category.

Procedure calls. The CALL instruction causes the local registers to be preserved and redirects program flow to a point indicated by an offset encoded in the instruction. The Call Extended (CALLX) instruction dif-

Table 3. Addressing modes.

Mode	Description	Assembler Example	
Literal	value	0x12	
Register	register	r6	
Absolute offset	offset	Label + 3	
Register Indirect	abase	(r6)	
Register Indirect with offset	abase + offset	Label + 3 (r6)	
Register Indirect with index	abase + (index • scale)	(r6) [r7 * 4]	
Register Indirect with index and displacement	abase + (index • scale) + displacement	Label + 3 (r6) [r7 * 4]	
Index with displacement	(index • scale) + displacement	Label [r6 * 4]	
IP with displacement	IP + displacement + 8	Label (IP)	






Figure 4. Procedure stack structure.

fers in that it allows a 32-bit value to provide the CALL destination. The destination can either be encoded in the instruction or specified by a register value (for example, indirect call). The Call System (CALLS) instruction gets its target address from a table of system procedure addresses explained later. The Return (RET) instruction returns control to the calling procedure and restores the local registers of the calling procedure.

The semantics of the CALL/RET allow an optimization known as register caching. A register cache keeps the context (local registers) of the most recently executing subroutines on chip so that CALL/RET instructions do not have to access memory to save or restore the local registers.

When a CALL instruction executes, the 80960 allocates a new set of 16 local registers from a pool of register sets for the called procedure. If the pool is depleted, a new register set is allocated by taking one associated with an earlier procedure and saving it in memory. A RET instruction causes the most recently cached local register set to be restored, freeing a register cache location.

The register cache contributes to performance in four ways:

- It significantly reduces the saving and restoring of registers that are usually performed when crossing subroutine boundaries.
- Since the local register sets are mapped into the stack frames, the linkage information that normally appears in stack frames (pointer to previous frame, saved instruction pointer) is contained in the local reg-

isters. Most call and return instructions execute without causing any references to off-chip memory.

- It allows compilers to map most or all of a procedure's local variables directly into registers.
- It provides a large number of registers (16 local and 16 global), which can be exploited by optimizing compilers.

The procedure stack (see Figure 4) reserves space for the cached registers of suspended procedures. When a register set must be flushed from the register cache to memory, it moves to the reserved stack frame space.

When a new procedure is entered, the 80960 allocates space for the procedure's register set as the only contents of its stack frame, although no memory accesses will occur unless the register cache is full. If the procedure desires more space on the stack for autovariables or parameter passing, it adjusts the stack pointer to reserve as much space as it needs. The procedure can then access this space using stack pointer relative addressing so long as the procedure is active. When the procedure returns, its stack is automatically reclaimed.

Branch_and_Link (BAL) performs a procedure call without saving the local registers. The 80960 saves the return instruction pointer in a global register and redirects program flow. To return from a routine that is invoked by a BAL, a BX (Branch Extended) is performed. BAL allows fast subroutine calls to leaf procedures without allocating (and possibly displacing) a new register set. Since a leaf procedure calls no other procedure, its registers can be allocated out of those remaining in the current set.



Branching. Advanced architectures have yet to deal cleanly with the dreaded branch, although some existing methods try and minimize the instruction pipeline breaks caused by branches and conditional branches. One method used by other architectures is a delayed branch. This method requires that a valid instruction always be placed after every branch. The delayed branch mechanism exposes the pipeline to the programmer and makes it easy to write code that "breaks." Compilers also have a difficult time finding useful instructions to always fill the blank pipeline slots following a branch and insert NOPs about 30 percent of the time. Furthermore, in architectures with a delayed branch mechanism, microarchitectures will be constrained in their enhancement choices.

The 80960 alternative to a delayed branch hides the pipeline and microarchitecture implementation from the programmer and allows transparent performance enhancements. For example, an 80960 microarchitecture that detects branches ahead of the executing code could fetch the branch destination to keep the pipeline full. In essence, "branch lookahead" allows branches to be executed in zero clock cycles.

Branches can be unconditional or conditional. The Branch and Branch Extended instructions perform unconditional redirection of program flow without linkage. Branch and Branch Extended differ in the width of the target address offset provided. The Branch instruction includes an encoded offset in the one-word instruction (MEMA format), whereas Branch Extended branches to the location pointed to by a register or an encoded 32-bit displacement (MEMB format).

The conditional branches use the condition codes in the arithmetic controls register to determine whether or not to take the branch. The 80960 provides all combinations of branch conditions.

Branch lookahead works well with unconditional branches but would be of marginal benefit on conditional branches since the branch target, or the instruction after the branch, cannot be executed until after evaluation of the branch condition. Pipeline breaks would, therefore, be inevitable even if the microarchitecture implemented some sort of hardware prediction mechanism. To reduce the effect of the conditional branch on performance, the 80960 defines two types of conditional branches; those that are usually taken and those that aren't usually taken. The implementation can then guess which way the branch is going to go, based upon an excellent resource capable of prediction—the programmer. Only in the case of a programmer's wrong prediction would a pipeline stall occur. Furthermore, compilers will take advantage of branch prediction when they detect loops.

It is either obvious, or uncertain, at the time the program is written which way the branches will branch most often during execution. If the likely branch outcome is obvious, the type of branch to use will be obvious. In the cases where runtime factors determine

the branch path, the branch types can be selected to reduce the time through the longest path or to reduce the average path time.

Compare and branch. The compare and branch instructions support integers and ordinals. The CPU compares two operands; the result determines the branch taken. This frequently used operation is one instruction that increases performance and improves code density. The 80960 provides all combinations of branch conditions, in addition to branch-on-bit instructions.

Instruction cache

As processors increase in speed, the traffic between processor and memory becomes a significant performance bottleneck. To effectively reduce this bottleneck, we incorporated an instruction cache within the processor.

An on-chip instruction cache is highly desirable for two reasons. Caching instructions on chip greatly reduces system bus loading and the criticality of the system's memory access speed in a parallel execution environment. However, an instruction cache plays an additional role. The only way to cause multiple instructions to execute simultaneously is to decode multiple instructions simultaneously. An on-chip instruction cache gives instruction decode the capability of looking downstream and decoding and dispatching multiple instructions simultaneously for parallel execution.

The advantage of an instruction cache over a prefetch queue, a technique used in most high-performance microprocessors to date, is that a queue does not reduce the memory traffic for instructions. It only attempts to distribute the traffic more efficiently. A cache's most obvious effect occurs with execution loops, common in embedded control applications. After a loop is first executed, successive iterations of the loop generate no memory references for instruction fetches. Likewise, when a small, low-level procedure concludes and executes a RET instruction, the code for the high-level routine to which it is returning likely still resides in the cache. Thus, we reduce the sensitivity of instruction execution speed to slow memory and free valuable bus bandwidth for other operations.

Having an instruction cache requires special considerations in applications that employ self-modifying code or uploadable programs. In general, embedded applications are unaffected. However, for 80960 chips targeted at embedded applications in which volatile code exists, we will provide implementation-specific cache features. For example, implementations could provide a bus input pin that prohibits the data being read from being cached, a method for flushing the cache, a transparent instruction cache, a cache disable bit, or some other feature tuned to the application.



To allow implementations of the 80960 latitude in the amount and type of cache provided, the architecture does not specify the instruction cache parameterization.

User-supervisor protection

The architecture provides a mode and stack switching mechanism called the user-supervisor protection model. This protection model allows a system design in which the kernel code and data reside in the same address space as the user code and data. However, the access to the kernel procedures (called supervisor procedures) occurs through a specified interface. A data structure called the System Procedure Table provides this interface (Figure 5).

The 80960 references the System Procedure Table when a System Call (CALLS) instruction executes. This call is similar to a local call, except that the processor gets the location of the called procedure from the System Procedure Table. Figure 6 illustrates the use of the CALLS instruction. CALLS requires a procedure-number operand that is used as an index into the table.

The System Procedure Table entry referenced by CALLS specifies an entry pointer and an entry type for the called procedure. The 80960 invokes two types of system procedures, *local* and *supervisor*. A procedure that is specified as a local procedure is invoked as if it were called by the CALL or CALLX instructions, except that the processor gets the entry point of the called procedure from the System Procedure Table. Referencing a supervisor procedure, on the other hand, switches the processor to the supervisor execution mode and to the supervisor stack.




Figure 5. Structure of the System Procedure Table (a) and a procedure entry (b).

Real-time kernel procedures in the supervisor mode execute using a different stack than the one used to execute application programs procedures. Special, supervisor-only instructions also execute in supervisor mode. The MODPC instruction (used to change the processor priority) is always a supervisor instruction. Instruction set extensions that control on-chip hardware are also likely to be restricted to the supervisor mode.




Figure 6. Example of a system procedure call.






Figure 7. Structure of the interrupt table.

The processor remains in the supervisor mode until the procedure that caused the original mode switch performs a return. Switching stacks and protecting against stack corruption help maintain the integrity of the kernel. For example, the mechanism allows access to system debugging software or a system monitor even if the application crashes.

Interrupts

The 80960 contains a priority interrupt model and a mechanism for queueing pending interrupt requests without user program intervention. When an interrupt is signaled and its priority is higher than the current processor priority, the CPU invokes an interrupt handler and the processor priority changes to that of the interrupt. Otherwise, the 80960 saves the interrupt for service until it becomes the highest priority request pending.

The interrupt table seen in Figure 7 holds the 32-bit pending priorities field, the 256-bit pending interrupt field, and the 248 interrupt vectors. Within each processor priority the 80960 contains eight vectors, eight associated pending interrupt bits, and one pending priority bit. The pending priorities field indicates the priorities at which pending interrupts await. The pending interrupt field indicates exactly which requested interrupts have not yet been serviced.

A pending priority bit is simply the OR of all eight pending interrupt bits at a particular priority. This field optimizes checking for pending interrupts by the processor. When an interrupt request will not be serviced immediately, the 80960 sets the bit in the pending interrupt field associated with the request. It also sets the pending priorities bit associated with the priority of the request. When the running priority of the processor drops below that of the pending interrupt, the 80960 services the interrupt and clears the associated pending bit. The CPU also clears the associated pending priority bit if appropriate.

Faults

Processors use fault mechanisms to handle exceptions or errant conditions that a program may or may not be capable of correcting. We defined the 80960's fault mechanism for an environment in which parallel or out-of-order execution occurs. When a fault is generated, the processor calls the appropriate fault handler. The 80960 automatically provides the handler with an extensive set of information about the faulting condition for correction or analysis.

It is possible that when a fault is detected not enough information would exist to determine the exact instruction that faulted. For example, when multiple instructions execute in one clock cycle, multiple faults could occur in a single clock cycle. This "imprecise" condition could generate a fault that we call imprecise. A tightly coupled fault handler may be able to recover proper program execution when an imprecise fault occurs. Precise faults are those from which recovery is easy.

The 80960 provides two controls over the generation of imprecise conditions and faults. The first fault control method, a global control bit, puts the processor in a mode where no imprecise conditions are created (No Imprecise Faults, or NIF mode). In this mode, the 80960 restricts parallel execution. All faults are precise. The NIF bit can be used to create a critical region in which all faults are precise. The second fault control mechanism is the Synchronize__Faults (SYNCF) instruction. This instruction halts execution until all pending operations complete, and all faults up to that point have been signaled. It is useful on Ada block boundaries where different blocks can have different fault handlers.

An 80960 implementation detects various conditions in code or in its internal state (called fault conditions) that could cause the processor to deliver incorrect or inappropriate results, or that could cause it to take an undesirable control path. For example, the 80960 can recognize (if enabled by the user) divide-by-zero and overflow conditions on integer calculations as a fault. The architecture also recognizes inappropriate operand values and attempts to execute unimplemented opcodes, among other conditions, as faults.

When a fault is detected, the system processes it immediately and independently of the program or handler that is executing at the time. The fault mechanism is similar to that used by the interrupts. Several fault



types exist, in which the fault type determines which entry in the Fault Table (Figure 8) is invoked for a particular fault. The Fault Table contains one entry for each fault type. The entry defines a particular fault handler routine as a local procedure or a system procedure. When the fault handler is a local procedure, the Fault Table entry contains the address of the procedure entry point. When the fault handler is a system procedure, the Fault Table entry contains the system procedure number, which selects the correct entry point from the System Procedure Table described earlier.

Figure 9 describes the fault record, which is the information provided to a fault handler when a fault occurs. Table 4 on page 76 summarizes the fault types

Reserved

Trace fault entry

Bytes

0 - 7

8 - 15

and subtypes that are currently defined in the 80960 architecture. As extensions to the architecture that consume additional fault types become available, the encoding of fault types and subtypes will occur in such a way that every implementation capable of recognizing similar faulting conditions encodes them identically. For example, the 80960KB adds the floating-point faults (fault type 4). Any other 80960 implementations that also recognize floating-point faults also encode them as fault type 4.

Debug support

Another objective of the architecture is to support software debugging and tracing. A trace-controls register enables most of this support. The trace controls detect any combination of the following events:

- Instruction execution (single step),
- Execution of a Taken Branch instruction,
- Execution of a Call instruction,




Figure 8. Structure of the fault table (a); an entry to reference a local procedure (b); and an entry to reference a system procedure (c).

				Bytes
				0
	He	served		15
	_			16
	Fa	ult data		27
	Re	served		28 - 31
	Proce	ss controls		32 - 35
Arithmetic controls				36 - 39
Fault flags	Fault type	Reserved	Fault subtype	40, 41, 42, 43
Address of faulting instruction			44 - 47	

Figure 9. Fault record information. The return pointer r2 is also provided.

80960 architecture

Fault type	Fault Subtypes	Comments
Arithmetic	Overflow, underflow	Integer overflows/ divide by zero
Constraint	Range	If FAULT_IF taken
Protection	Length	Procedure # in CALLS out of range
Machine	Bad access	Memory access failed to complete
Туре	Mismatch	Tried to execute supervisor instruction in nonsupervisor mode
Operation	Invalid opcode,	Tried to execute invalid opcode, or
·	Invalid operand	an operand in a valid opcode was invalid
Trace	Instruction, branch, call, return, prereturn, supervisor, breakpoint	Trace event occurred

- Detection that the next instruction is a Return instruction,
 - Execution of a supervisor or system call, and
- Breakpoint (hardware breakpoint or execution of a breakpoint instruction).

When a trace event is detected, the processor generates a trace fault to give control to a software debugger or monitor. Since all 80960 implementations are likely to have an on-chip cache, external hardware cannot trace the flow of instruction execution by monitoring the external bus. Therefore, to trace instruction execution, a debugger could enable the BRANCH, CALL, and RET trace faults and reconstruct the instruction-by-instruction flow of a program. This method, however, will not provide transparent, or real-time tracing. When noninvasive emulation is desirable, the user should employ an in-circuit emulator.

he 80960, an extensible embedded control architecture, maximizes computational and data processing speed through parallel execution. The first implementation of the architecture (80960KB) achieves single-clock execution of instructions, while fractional clock instruction rates are architecturally unhindered and will be available in future implementations.

Acknowledgments

Too many people contributed to the 80960 effort to list them here. However, I relied upon the following, either in person or through their writings, in developing this article: Dave_Budde, Glen Hinton, Mike Imel, Konrad Lai, Glenford J. Myers, Lew Pacely, Fred Pollack, Rob Riches, Frank Smith, and Randy Steck.

Bibliography

80960KB Programmer's Reference Manual, No. 210567-001, Intel Corporation, Santa Clara, Calif., 1988.

Embedded Controller Handbook, Vol. 1, No. 210918-006, Intel Corporation, 1988.

ANSI/IEEE Standard 754-1985 for Binary Floating-Point Arithmetic, IEEE Comp. Soc., Los Alamitos, Calif., 1985.



David P. Ryan, a senior applications engineer in Intel's embedded controller operation, supervises the Arizona-based 32-bit applications team. He began work on 32-bit embedded controller requirements in early 1985 and full-time work on 32-bit products in early 1987. Before this, he supported the MCS-96 family of 16-bit microcontrollers.

Ryan holds a BSEE from Arizona State University and an MBA from Pennsylvania State University.

©1988 IEEE. Reprinted, with permission from <u>IEEE Micro</u>, Vol. 8, No. 3, pp. 63-76, June 1988.

Embedded Controllers Push Printer Performance

by Phillip Bride, Intel Corp., Hillsboro, OR

Touting speed and the ability to address large amounts of inexpensive memory, on-board floating-point calculations, a large register set, and an on-board interrupt controller, the 80960KB 32-bit processor promises to pump up laser printers.

reaking the performance bottleneck in laser printers calls for a controller with plenty of muscle. To see how much muscle, look at what a high-range laser printer must do: mix text and graphics; resolve at least 300 pixels, or dots, per inch; deliver at least 30 pages per minute; run a highlevel page-description language (PDL); and prove cost-effective for the end user. That set of performance specifications calls for a 32-bit processor—such as Intel's 80960KB—intended expressly for embedded applications, with good speed and the ability to address large amounts of inexpensive memory (DRAM), on-board floating-point calculations, a large register set, and an on-board interrupt controller.

Speed, of course, translates to fast data movement. In the case of the 80960KB, the burst bus allows speedy interpretation of the PDL, construction of print fonts on-the-fly, and production of printed pages at the maximum rate. The 80960KB yields a high-density, high-performance BITBLT routine at 59 Mbits/sec, using only 80 bytes of memory, and fitting completely in the instruction cache. A single 32- × 40-bit map character BITBLT executes in 472 clocks, or about 6.4% of the 80960KB's processing time for one page. There is 4 Gbytes of memory space for print fonts and designing in display buffers, I/O, and font caches.

Using slower DRAMs holds down the overall system cost. A large register set, along with register caching, also results in higher performance in moving and rasterizing data. The floating-point processor, with its extensive instruction set, takes care of operations such as font sizing and rotation. Finally, the on-chip interrupt controller provides more efficient communications with both the host computer and the print engine itself.

Page Language Considerations

Placing the PDL and the font descriptions on the controller pc board makes downloading unnecessary. The board and host can communicate via an RS-232 serial port; the interface between the board and the print engine need not be complicated. Page buffering will help to meet the page-rate goal. While the print engine works on one page, the controller can process the next. To do that, the print engine interface must be buffered, and the software driving the interface must be able to access the page bit-map buffer to feed raster data to the interface. This calls for extensive memory.

To begin with, at least 4 Mbytes of main memory (100-nsec DRAMs) is necessary. To achieve 300 dots/inch, each page takes 1 Mbyte. Therefore, the page bit-map buffer holds 2 Mbytes; font caching and a scratchpad occupy the other two. To hold a language like PostScript on board requires 512 Kbytes of EPROM, which can be implemented with four of Intel's 27010 1-Mbit (128K × 8) chips.

To handle the approximately 8.5 million data bits on each page, as well as interpret the PDL commands, the Intel 80960KB has a clock of 20 MHz (7.5 MIPS) and burst-bus data rates of 53.3 Mbytes/sec. The overall controller (Figure 1) contains only six logical blocks: CPU, clock generator and reset, bus control, memory, I/O ports, and the print engine. The CPU and control logic consist of the 80960KB, pull-ups for the open-drain signals, address latches, and data transceivers. The 80960KB directly

ORDER NO. 270766-001




Figure 6: The print-engine interface for the 80960KBbased design consists of several logical blocks: MDLY (margin delay), PECTL (print-engine control), PRNCR (print-

engine control register), FIFO (64 words deep), and a shift register. When a page is to be printed, the part executes 16-quad store instructions, filling the FIFO.

words deep), and a shift register. The print controller is interrupt-driven. When a page is ready to be printed, the 80960KB executes 16-quad store instructions, filling the FIFO. When the FIFO goes below eight words, the interrupt handler must fill the FIFO again. Once printing is enabled and the page and line syncs have been asserted, a 16-bit short word loads into the shift register and printing begins.

The interface to the print engine carries six signals: VD (video data), PSYN (page sync), LSYN (line sync), PERDY (print engine ready), PCRDY (print controller ready), and VCLK (video clock). The print-engine controller supplies VD and PCRDY, and the print engine itself, the PSYN, LSYN, PERDY, and VCLK signals. Note that signal definition varies with print engines. Some engines, the Canon SX for one, require an external controller to drive the vertical sync. Others, like the Ricoh engine, supply not only the vertical and horizontal syncs but the video clock. If a print engine does not supply these signals, they can be generated with relative ease using PALs and counters.

À video clock of 4.21 MHz achieves 30-page/min performance. This, however, is much slower than the 80960KB system clock, so that the shift register can be loaded during a shift-out cycle without slowing the printing. An interrupt occurs every 7600 cycles of the 80960KB (200 printed bytes). Since it takes about 176 clocks for the interrupt routine (85 clocks for interrupt latency, 67 clocks for 14 quad stores and one store, and a buffer of 24 clocks in case of cache miss), less than 3% of the 80960KB's time is spent feeding the video port.

A print engine requires an external controller for steppermotor commands, vertical and horizontal synchronization, and data. The engine receives the rasterized video data from the controller and places a line of charge on the printing cylinder in the raster image of that line from the document. The controller then signals the stepper motor to rotate the cylinder one line, and the next line is charged. This continues for the rest of the page or section of page that is handled in one rotation. The cylinder passes

over the toner; the locations that are charged attract toner to the cylinder, which then passes over the highly charged (about 2000V) paper. The charge on the paper attracts the toner from the cylinder. The paper then passes through heated rollers, which fuse the toner.

Describing a Page in Software

Adobe Systems' popular Postscript is a stack-oriented language that uses Postfix notation. Since its introduction, there has been a plethora of similar page description languages introduced to the marketplace. And about 40 companies have announced compatibility with Postscript.

Some page description languages take advantage of the 4-MWhetstone floating-point capabilities of the 80960KB, which significantly adds to performance. About 20% to 30% of processing time is spent executing 64-bit precision floating-point instructions for rotation and translation algorithms and the like. However, for lower-cost designs, the 80960KA, a pin-compatible version without floating point, is perfectly adequate.




Figure 2: Available in a 132-pin PGA, the 80960KB sports 32 address/data lines and 6 signals that directly control the bus, resulting in a simple interface. Several pins handle

reset, bus master arbitration, bad system access, and clocking. This processor's ability to address large amounts of inexpensive memory proves to be a major plus.

and the other counter from the word address bits, LAD(2:3), which must be incremented for each subsystem word access (except DRAMs with internal counters). These 2-bit counters can fit easily into one 16R6D PAL.

The address word up-counter generates the word-addressing bits, A(2:3), for the address bus. Loaded with LAD(2:3), this counter can start on any word address boundary, counting up until the burst access is finished or until it reaches a 16-byte boundary. Because bursts cannot cross 16-byte boundaries, the up-counter does not wrap around. If a burst is a two-word access that starts at word address 1, then the word address counter initializes at 1, counts to 2, then stops.

If a burst is four words and starts on a word address other than on a 16-byte boundary, the 80960KB will issue an access with the size bits set so that the access cannot cross 16-byte boundaries. Then it will issue another access, with appropriate size bits to finish the original burst request. The system clock and READY signals enable the word address and burst size counters. By issuing the appropriate size bits to maintain the 16-byte boundary condition, the 80960KB intelligent bus interface helps simplify the burst control design.

Where memory subsystems (Figure 4) are concerned, a

language like PostScript requires 350 to 450 Kbytes; 512 Kbytes, plus some initialization code, will be sufficient, and four 27010s will do the job. Because these have a 200-nsec access time, it's necessary to use 2-2-2-2 wait-state timing—two being the number of wait states necessary for each data cycle in a four-word burst access.

Holding Fonts in Flash

By holding font information in flash memory devices (e.g., the 28F256 32K \times 8), fonts can be modified or updated very quickly. The nonvolatile flash is similar to EPROM except that to update the memory, the 80960KB simply writes a command to the control register, then starts writing new data. The 8F256's 170-nsec access translates into 3-3-3-3 wait-state timing. The fonts are accessed, then cached in faster memory by the PDL driver. Three signals control this device: FSHSEL#, RD#, and WR#.

Because two font descriptions fit into 128 Kbytes, 32-bit memory subsystems can be configured from only four flash devices. The most common fonts require about 50 Kbytes/typeface. Software can simply add new fonts by writing the new font descriptions to flash.

The 80960KB's bus performs well with 100-nsec DRAMs, and taking advantage of nibble-mode DRAMs is quite easy because the bus accommodates a four-word burst. The first word takes up the 100-nsec access time; however, subsequent words only take 25 nsec. Two wait states on the first access allow the DRAM row and column decoders to be set up. Subsequent accesses require only the cycling of CAS, which increments the internal column address counter and enables the output drivers. The result: accesses with 2-0-0-0 wait states.

If an access occurs during a refresh sequence, the READY generator simply inserts wait states until the refresh is completed. The DRAM control generates the DRAM READY signal, DRAMRDY#, which is then ORed into the 80960KB's READY signal.

Eight-bit peripherals connect easily to the 80960KB (**Figure** 5). Although they are slow in comparison, wait states can be inserted to allow for the long access times. The 80960KB's byteload and byte-store instructions make it quite easy to write 8-bit load eavice drivers. A store byte to the 82510 serial port controller will place the 8-bit value on the 80960KB's AD bus during the data cycle. Data is then held on the bus until the READY# signal returns, indicating the end of the access. The 82510 simply requires that the lower 8 bits of the data bus be tied directly to its data pins. The 82510 uses the same read and write signals as the rest of the system. The READY generation logic controls the number of wait states inserted, and the decode logic generates the

Some PDLs take advantage of the 4-MWhetstone floating-point capabilities of the 80960KB, which adds to performance.

82510 chip select, IOSEL#.

The 80960KB initiates serial communication with the 82510. When the 82510 receives data, an interrupt is generated. The 80960KB reads the data and places it into memory. To work with other kinds of ports (e.g., Centronics), the port should be assigned a location in memory, the chip select and data lines supplied, and the appropriate number of wait states generated.

Controlling a 30-page/min Print Engine

The print-engine interface (**Figure 6**) for the 80960KB-based design interface box is also straightforward. It consists of several logical blocks: MDLY (margin delay), PECTL (print-engine control), PRNCR (print-engine control register), FIFO (64




Figure 5: Using an 82510 serial controller, eight-bit peripherals readily connect to the 80960KB. The

80960KB's byte-load and byte-store instructions make it quite easy to write 8-bit device drivers.




Figure 3: Burst buses need not complicate system design. Two tasks are required to control a burst bus. One tracks words remaining in the burst access; the second increments the address for each word accessed in the burst.

To update flash, it must be erased, then written, a word at a time. To accomplish this, one command erases the memory, then another indicates that a data write will follow; data is then written. Since the flash is accessed in 4-byte-wide words, data can be updated each write cycle. Flash memory adds the simplicity of downloading new fonts to the convenience of nonvolatility at power-down.

Because the controller board handles standard 300-dot/inch $8\frac{1}{2}$ " \times 11" pages, a one-page bit-map requires no more than 1 Mbyte of memory. With memory for two buffers, the 80960KB can continue processing the next page while the print engine works on the first. Font caching also places demands on memory, requiring about 128 Kbytes. This amount allows the PDL interpreter to cache previously constructed fonts in the faster memory. Font caching and bit-map buffering help improve performance by reducing the delays caused by slow memory and the print-engine interface.

As far as the DRAMs are concerned, a standard control scheme is appropriate. A DRAM controller takes care of three functions: RAS/CAS cycling, address multiplexing, and refresh timing. A 22V10B PAL can perform the RAS/CAS cycling for single and multiple reads and writes. It also supplies the control signals for the address multiplexer. The refresh logic, a counter implemented in a PAL, signals the 22V10B that a refresh cycle is needed; at the end of the current access the control logic starts the refresh sequence.

Main memory consists of 4 Mbytes of 1-Mbit \times 1-bit DRAMs. Since no banking is required, only one set of control signals needs to be generated. To provide 1 Mword of memory, 32 parts are needed. Bytes or short words are accessed when the four CAS signals are asserted by the byte enables, LBE# (0:3). One CAS signal can be assigned to each byte in the 32-bit word.




Figure 4: The cost of fonts. A language like PostScript requires 350 to 450 Kbytes; 512 Kbytes, plus some initializa-

tion code, is adequate for this design. Holding font data in flash memory allows quick updates.

generates control signals for the address latches and data transceivers. With the exception of an inverter for ALE, no glue logic is needed for these signals.

The bus control block implements the chip-select logic and generates the READY signal as well as controlling the 80960KB's burst bus. Bus logic increments the address during a burst access and keeps track of the number of words in the current burst access. It can be implemented in PALs.

Enough EPROM to hold a PDL is contained in the memory block. The block also includes DRAM for page buffering and font caching, as well as flash EPROM to hold the fonts; DRAM control is another part of this logic. The I/O port logic block consists of an RS-232 serial port and an 82510 serial controller. The port drives one DB9 serial connector.

The print engine interface is generic, specified at 30 pages/min; it is relatively straightforward to change the design to fit a specific print engine. An 80960KB interrupt controls the print-engine interface. The logic shown for the interrupt control is a simple 32-bit, 64-word-deep I/O buffer, and could just as well be a 16- or 8-bit printer port with a simple change of 80960KB code. A single-chip printer controller, such as the WD65ClO, can also be designed into an 80960KB or 80960KA system as memory-mapped I/O.

Currently, the 80960KB comes in a PGA package with 132 pins. Thirty-two address/data lines and six signals directly control the bus, resulting in a simple interface. Four byte enables indicate valid bytes in the 32-bit data word; interrupts are signaled

The 80960KB yields a high-density, ultrafast BITBLT routine at 59 Mbits/sec.

via four pins on the 80960KB. Several miscellaneous pins (Figure 2) handle reset, bus master arbitration, bad system access, and clocking. All of the control signals for the address/data bus are open-drain signals and require external pull-ups.

Burst buses often complicate a system design. However, by reducing burst accesses to a maximum of four words per access and supplying the control signals necessary for burst control, the 80960KB holds down the amount of external control.

The Burst Bus

Two tasks are necessary to control a burst bus, as shown by the flowchart in **Figure 3**. One keeps track of the words remaining in the burst accesse; the second increments the address for each word accessed in the burst. All that's needed for each of these tasks is a single 2-bit counter. Load one counter from the size bits, LAD(0:1), which indicate how many words are to be accessed,




Figure 1: The print engine controller contains CPU, clock generator and reset, bus control, memory, I/O ports, and the print engine. The CPU and control logic consist of the

80960KB, pull-ups for the open-drain signals, address latches, and data transceivers. The 80960KB has a 20-MHz clock and 53.3-Mbyte/sec burst-bus data rates.

A Programmer's View of the 80960 Architecture

S. McGeady

Intel Corporation, Hillsboro, OR

ABSTRACT

Intel Corporation's new 80960 processor integrates many architectural features normally found in RISC processors with others found in more traditional architectures. The result is a processor providing high performance while presenting few difficulties for either applications or compiler writers. This paper discusses the programming model of the 960, including aspects of the instruction set and the register architecture. Techniques for effective use of the 960 from both assembly language and high-level languages are discussed, including the subroutine calling sequence designed for the architecture.

1. Introduction

Software engineers interested in the programming model of a processor include application developers, who are primarily interested in the high-level language (HLL) programming model; operating system or kernel developers, who must concern themselves with both the assembly-language programming model and the fault, interrupt, and system-control aspects of the processor; and compiler-writers, who concern themselves with code generation, optimization, and runtime system issues. Compiler and OS developers attempt to insulate the application developer from as many of the details of the architecture as possible. This paper will be of principle interest to those writing assembly-language programs and compiler code-generations or run-time systems for the 960, though a knowledge of the underlying architecture will also be useful for those programming only in a high-level language.

2. The 960 Architecture

This section provides an overview of the 960 architecture. More detail may be found in [Myers88] and a reference manual is available [PRM88].

2.1. Flat Address Space. An engineer developing code in Pascal, C, Ada, or most other Algol-like HLLs will see an extremely simple and straightforward programming model, much like other 32-bit architectures of long standing. The 960 provides a large (4 gigabyte) flat physical address space, with no segments or other limitations on memory addressing. All addresses used by the architecture are 32 bits wide. In implementations that include memory management hardware (currently the 80960MC) standard virtual-memory paging support is supplied, and the virtual address space for each process is also a full 32 bits wide.

The 960 stack may begin at any address in memory, and grows toward higher addresses.

2.2. Fundamental Data Types. Accesses to memory on the 960 can be 8, 16, 32, 64, 96, or 128 bits wide, representing the byte, short, word, longword, tripleword, and quadword types, respectively.

The byte, short, and word data types come in integer (signed) and ordinal varieties. The Id (load) and st (store) operations for bytes and shorts come in each variety, where integer loads sign-extend the most significant bit of the source memory location and ordinal loads do not. Word and wider loads and stores merely copy the sign bit in the normal way, since no sign-extension is required.

Byte ordering within words is *little-endian*, meaning that the least significant bytes of a word are stored at the lowest-numbered address. This is like the DEC VAX' and Intel 386' processors, but unlike the IBM 360 and Motorola 68000 processors. Future implementations will allow either *little-endian* or *big-endian* external memory references.

All current and planned future implementations on the 960 support non-aligned memory accesses, though memory access is fastest when accesses are aligned to natural boundaries, i.e. words to 32-bit boundaries, doubles to 64-bit boundaries, and triples and quads to 128-bit boundaries.

2.3. Register Set. The 960 has a thirty-two general registers and four floating-point registers available to the compiler writer (Fig. 1). The general registers are each 32 bits wide. Twenty-eight of these registers have no predefined function, allowing the compiler great freedom in allocating user procedure-local variables and temporaries into these registers. The remaining four of the 960's 32 general registers are used by the call and ret instructions for stack-pointer, frame-pointer, previous-frame pointer, and return-instruction pointer.

The 960 general registers are divided into two sections: *global* registers, **g0.g15**, and *local* registers, **r0.r15**. The global registers act like processor registers on any machine, and are affected by instructions only when explicity used as operands. The local registers are accessible to instructions in exactly the same way as the global registers, but the **call** instruction provides the called procedure a new set of these registers that, unlike Berkeley RISC [PatSeq81], do not overlap with the previous set. The **ret** instruction recovers the previous register set for the calling procedure.

The 960 implements a special cache (64 registers in the KA, KB, and MC implementations, up to 192 in a future implementation) for registers containing procedure-local variables, allowing fast procedure call and return. A call instruction causes a new set of 16 local registers to be provided for the called procedure, while the previous procedure's registers are retained in the register cache. Only when the cache is full are registers

Order Number: 270808-001

^{*} VAX is a trademark of Digital Equipment Corporation. 386 is a trademark of Intel Corporation.




Fig 1. The 960 Register Set

spilled to memory, to locations previously allocated on the stack. This reduces stack accesses due to register spilling during procedure calls to a minimum. Our research (as well as [Ditz82]) shows that most HLL programs tend to oscillate in a small range of call depths. The register cacheing allows these procedures to execute with far fewer accesses to external memory. This dramatically improves processor performance, especially with moderate-speed memory systems typically found in embedded systems.

The 960 instruction set also allows access to an additional 32 special function registers. In future implementations, these registers will provide access to on-chip peripherals and other special execution units.

2.4. RISC Core Instruction Set. Other than the load (Id), store (st), and a few special-purpose instructions, all instructions in the 960 operate on the general register set. The core instructions of the 960 are:

Arithmetic and Logical		Control	Data Movement
add subtract multiply divide modulo	cmp test shift rotate boolean-op	branch branch-link call return	move load store

Boolean Operations			
and	notand	andnot	
or	notor	ornot	
xor	nor	xnor	
not	nand	alterbit	
setbit	clrbit	notbit	

960 instructions are formed from four basic formats (Fig. 2): REG (register) instructions, that form all basic computational instructions, CTRL (control) instructions, including branches and calls, MEM (memory) instructions, the load and store instructions, and COBR (compare-and-branch instructions), a high-density instruction mentioned below.




Fig 2. 960 Instruction Formats.

REG instructions typically take three operands: two source registers and a destination register. Either of the source operands may alternatively be a *literal* in the range 0..31.

Arithmetic instructions come in *ordinal* (unsigned) and *integer* (signed) varieties. These differ in treatment of the most significant bit of the operands, and in the generation of integer overflow faults. Languages such as C that do not define program behaviour on integer overflow typically disable integer overflow fault detection. Languages such as Ada that require integer overflow detection may enable it and do not require additional instructions to check for overflow.

- 2.5. Integer Arithmetic Controls. The 960 allows detection of overflow during integer arithmetic operations. The integer versions of the arithmetic instructions (addl, subl, mull, dlvl, etc) may trigger this fault, while the ordinal instructions (addo, subo, mulo, dlvo, etc) never trigger the fault. The integer overflow trap may be prevented by setting the integer overflow mask in the Arithmetic Controls register. An Integer Zero-Divide Fault is also provided.
- 2.6. Condition Codes. Most 960 instruction do not set or use the condition codes. In general, only the cmp instructions (and the extended compare instructions discussed below) set the condition codes. The condition codes are contained in the arithmetic controls registers (accessible via the special modac instruction), and are encoded into three bits. Thus, eight masks provide the standard conditions:

Branch, Test, and Fault Conditions				
CC	Condition	CC	Condition	
000	never	100	src1 < src2	
001	src1 > src2	101	src1 != src2	
010	src1 == src2	110	src1 <= src2	
011	src1 >= src2	111	always	

The conditional **fault** instructions also rely on these bits, and the **test** instructions set their operand register to 1 if the requested condition is true, and 0 if it is false.

The 960 differs from many processors in that the floatingpoint unit uses the same condition codes (and conditional branch instructions) as the integer unit. The floating-point compare instructions (cmpr, cmprl) set the condition bits in the manner described above, except that the *never* condition indicates that the operands of the compare are *unordered*, i.e., either operand is an invalid floating-point number such as a NaN. The *always* condition indicates the *ordered* condition.

2.7. Extended Instructions. In addition to the core instructions, the 960 implements a set of extended instructions to increase code density, exploit fine-grain parallelism in the microarchitecture, and provide needed functions for embedded applications

	Extended Instructions				
	compare-and-branch extract bits scanbit				
į	compare-and-increment	modify bits	spanbit		
1	compare-and-decrement	atomic add	synchronous move		
	conditional-compare	atomic modify	synchronous load		

The compare-and-branch and compare-and-increment or -decrement instructions exist to improve instruction density by combining typically adjacent instructions when the delay slot between them cannot be filled. This brings the average code density of 960 programs to within 15-25% of that of a VAX, compared to 40% or worse for other RISC processors [Diz87]. In addition, the conditional-compare instructions are used by the 960 Ada compiler for range checks, e.g.

cmpi r0,14 # see if r0 is in the range 14..30 concmpi r0,30 faultne # fault if it is

The **concmpl** instruction acts as a no-op if the result of the previous **cmp** was "less than". This allows simple range checks without conditional branch instructions (and the concomitant pipeline breaks). The atomic and synchronous instructions are important additions for multiprocessor systems.

2.8. Addressing Modes. The 960's load and store instructions provide both the simple, high-performance addressing modes (Fig. 3) normally found in RISC processors, and more complex addressing modes for improved code density and to better exploit fine-grained parallelism in the microarchitecture.

HLL Code	Assembler Code	Addressing Mode
x = global;	ld _global,g0	12 or 32-bit address
x = *p;	ld (r6),g0	register-indirect
x = local;	ld 80(fp),g0	register-indirect + offset
x = s->mos;	ld 12(r8),g0	register-indirect + offset
x = p[i];	ld (r6)[r4*4],g0	indexed indirect
x = as[i]->mos;	ld 12(r9)[r4*16],g0	indexed indirect + offset

Fig. 3. 960 Memory Addressing Modes¹

Sophisticated addressing modes on the 960 not only improve code density, but they allow the implementation to compute the effective address of the instruction in parallel with the execution of subsequent instructions. In addition, in each of the above examples, the instruction could have been IdI (load long), IdI (load triple), or Idq (load quad), to burst 2, 3, or 4 four words from memory. The instruction 'ldq 12(r9)[r4*16]' would take 6 to 11 instructions to implement on most other RISC processors.

2.9. IEEE-754 Floating-Point. The 960KB implementation includes an on-chip floating-point unit. The FPU is fully IEEE 754-1985 compatible, and supports 32-bit (real), 64-bit (long real), and 80-bit (extended real) precisions. The on-board FPU supports NaN (Not-a-Number), Infinities, Signed Zero, and Denormalized representations, and appropriate (maskable) faults when operations generate NaNs, Infinities, or Denormalized. The FPU also implements four additional 80-bit wide floating-point registers, though floating-point instructions may also operate on the general registers in groups of 1 (real), 2 (long real), or 3 (extended)².

Floating-Point Instructions			
add	binary log	compare	
subtract	natural log	copysign	
multiply	square root	classify	
divide	sine	scale	
move	cosine	round	
modulo	tangent	truncate	
remainder	arctangent	exponent	

Each of these instructions can operation on real, long real, or extended precision numbers. The classity instruction determines whether a value is a valid floating-point number, or a NaN, Infinity, and/or denormalized, and the sign of the number. The copysign operation can be used to provide an absolute value. A full set of conversion instruction are provided that convert between integer and floating-point formats, either using the rounding-mode in effect or truncating.

The 960 FPU can be programmed to fault when it detects denormalized operands, so full IEEE-754 denormalized-number support can be implemented. If normalizing mode is on, denormalized numbers are normalized and the operation proceeds without a fault.

2.10. Floating-point Arithmetic Controls. If the HLL or its runtime library supports them, the 960 FPU can provide the following (maskable) flags: floating underflow, overflow, zero-divide, and inexact. The FPU may be set to round up, down, to zero, or to nearest, and may be set in normalizing mode, where denormalized numbers are valid, or non-normalizing mode, where denormalized operands cause a reserved-encoding fault.

The runtime system for C programs typically disables integer overflow, floating underflow, overflow, and inexact faults, and sets the FPU to round-to-nearest and into normalizing mode. The runtime system for Ada programs typically enables all faults and translates them into NUMERIC_ERROR.

3. Subroutine Calling Sequence

No specific calling sequence is mandated or enforced by the 960 architecture. While the call and ret instructions perform pre-defined operations on the stack and frame-pointers, language designers are free to use the bal branch-and-link instruction to implement any desired subroutine linkage or calling sequence. A sophisticated compiler might dispense with a standard calling sequence altogether, tuning each call to the needs of the calling and called procedures.

However, Intel has defined a common calling sequence for its C and Ada compilers for the 960. This allows implementation of less sophisticated compilers, assemblers, and debugging tools. Nevertheless, the calling sequence was designed to place an absolute minimum overhead on simple, commonly-called procedures with few parameters, and only slightly more overhead on rarely-used variable-argument-list procedures and procedures

² The load and store tripleword functions are provided for loading and storing extended-precision floating-point values to and from memory

with large numbers of parameters. Intel's 960 software support tools, as well as those supplied for the 960 by most third parties, expect and support this calling sequence.

Reg	Primary Use	Secondary Use	P?
g0	parameter 0	return word 0	
g1	parameter 1	return word 1	
g2		return word 2	
g3		return word 3	
g4		tmp	
g5		tmp	
g6	parameter 6	tmp	
g7	parameter 7	tmp	
g8	unassigned	parameter 8	Р
g9	unassigned	parameter 9	Р
g10	unassigned	parameter 10	Р
g11	unassigned	parameter 11	Р
g12	unassigned		Р
g13	structure return ptr		
g14	argument blk ptr	leaf return addr	
fp	frame pointer		

P - preserved across calls

Fig. 4. Global Register Usage Conventions

3.1. Parameters In Global Registers. The global registers g0.g14 are used for passing parameters and other values between procedures. As shown in Fig. 4, registers g0 through g7 are used for the first eight words of parameters to a procedure. Values are placed into increasing-numbered registers left-to-right, and are aligned within the register set according to their size, possibly leaving holes. A parameter shorter than one word is placed in a single register, two-word parameters (e.g. double-precision floats) are placed in an even-numbered register and the following register, and three and four-word parameters (e.g. extended-precision floats) are placed in g0, g4, or g8. Thus, instructions may use parameters directly from their registers without extracting and aligning them.

Fig 5 shows a C code fragment, and the calling procedure's interface code.

int a, b[10];

Flg. 5. Standard Subroutine Linkage Example

3.2. Return Values in Global Registers. The calling procedure receives any return value shorter than four words in g0..g3 when the called routine returns, allowing integral values, single, double, or extended-precision floating-point values, or small structures to be returned without writing to memory. The calling procedure must assume that the values in g0..g7 are lost across a procedure call (except for those that contain the function return value, if any), though global registers g8..g11 are preserved

across the call (the called routine must not modify them, or must save and restore them if they are to be used). Register g12 is always preserved across calls. A globally-optimizing compiler for the 960 could use these registers to hold global constants and pointers to global data structures.

If more than four words of function return value is required, (as in a C function returning a structure) the calling routine must supply a pointer to an area (presumably on the stack) in which the return value is written. If a structure return is needed, a pointer is supplied in register g13, otherwise that register may be used as a temporary.

This linkage convention allows very fast calls with little or no memory traffic to both leaf and non-leaf procedures. A typical non-leaf procedure prologue is:

> _foo: Ida 96(sp),sp # adjust stack movq g0,r4 # save parameters /* remainder of procedure */

The first instruction (Ida — load effective address) adjusts the stack pointer to make room for local (non-register) variables such as arrays and structures. The second instruction copies the incoming four parameters from global registers g0..g3 to local registers r4..r7. Here they will be preserved by the register cache across calls within the procedure. Any procedure can return without adjusting the stack or incurring other overhead by using the ret instruction.

- 3.3. Support for Argument Blocks. In our examination of many of C and Ada programs, we discovered that over 98% of all procedures were called with 6 or fewer parameters [Weic84] ([Pat85] also reports this). However, if more than eight words of parameters are required, four additional words may be placed in g8..g11, and their values, like g4..g7 are indeterminate upon return of the called procedure. If more than 12 words of parameters are required, register q14 is used to point to an argument block on the calling procedure's stack. Registers g0..g11 contain the first twelve words of parameters, and the argument block contains any remaining parameters, following an empty area of twelve words into which the called procedure may copy the parameters passed in the registers. If no argument block is allocated for a procedure, g14 must be set to zero. In practice, procedures with more than 12 words of parameters are so rare that g14 is set in a program's initialization code and seldom changed. Existing compilers typically use the register as a constant zero.
- 3.4. Variable Length Argument Lists. The C programming language allows procedures to be called with a variable number of arguments. In versions of C before the ANSI X3J11 standardization effort, the calling procedure typically did not know whether a called procedure was a variable-argument-list (varargs), procedure. The 960 calling sequence supports this model, allowing properly-written C programs to be ported without change. The calling procedure follows the rules outlined above, placing parameters in registers until they are exhausted, and then allocating an argument block. The called procedure, however, does not know how many arguments where passed to it and of what type these arguments might be. We rejected the notion of providing an argument count to every procedure, as that would involve undue overhead, and would not solve the type problem.

Register g14 informs the called procedure whether the caller allocated an argument block. If it did, the varargs procedure can simply copy g0..g11 to the stack with three stq (store quad-word) instructions, leaving user code to increment through them. If g14 is set to zero, the caller did not allocate an argument block, and the varargs routine allocates one for itself and copies the parameters into it in the same way. The compiler generates special code in the prologue to varargs routines to do this:

P - preserved if not used as parameter

```
q14.0,.W123
printf:
          cmpobne
          Idconst
                       64.r15
                       sp,r15,sp
          addo
                       32(sp),g14
          lda
W123:
          stq
                       g8,32(fp)
                       q4,16(g14)
          sta
          sta
                       g0,(g14)
          /* must save q8..g11 separately in case */
          /* they were used as parameters */
                       q8,48(q14)
          /* remainder of procedure */
```

 The overhead imposed on varargs routines is minor, and linkage to the preponderance of procedures consists only of a few mov instructions and a call.

3.5. Branch-and-Link Optimizations. Procedures that do not require a stack frame or a set of local registers may be optimized to avoid the allocation of the frame or use of the register cache. Such procedures typically call no other procedures and are called *leaf procedures*, since they reside at the "leaves" of the call-tree. Entering leaf procedures without creating a new frame makes better use of the 960 register cache and can improve performance in call-intensive programs.

The 960 architecture provides the **bal** instruction, which branches to the operand address, leaving the address of the subsequent instruction (the return instruction pointer) in a named register. Such a subroutine would return by branching to the address contained in this register.

The 960 compilers generate the call j (call/jump) pseudo-op in place of the standard call instruction, which allows the linker to determine if separately-compiled modules contain leaf-procedures and promote the call instruction at the call-site to a bal instruction. Fig. 6 shows the entry to a leaf procedure that can also be called in the standard way.

.leafproc

Fig. 6 Leaf Procedure Definition

3.6. Linkage Conventions for other Languages. The 960 calling convention can be used for C, Ada, Pascal, Fortran, and most other HLLs. Languages with more complex scoping rules than C are sometimes required to pass a static link as an invisible first (or last) parameter to procedures in enclosed scopes that reference variables in an enclosing scope. The 960 Ada compiler recognizes these cases and passes the static link only to those procedures that require it.

Fortran compilers that implement copy-in/copy-out parameter passing (as opposed to the more common pass-by-reference model) have no problem with SUBROUTINE calls, but FUNC-TION calls will require either reference parameters or use of the structure return facility. In Ada, functions do not have In/out parameters, so this is not an issue. Handling unconstrained results in Ada is not contemplated by this linkage convention, but is managed by the 960 Ada compiler in a way that does not violate the convention.

Languages that need not use a standard control stack, or wish to implement a dramatically different calling convention may use branch-and-link exclusively, with a vestigial runtime stack for interrupt and fault handling.

3.7. Trace Controls and Debugging

Many precessors are implemented for workstations or enduser computer systems with native operating systems and programming environments. The 960 adds to its architecture a standard set of debugging features that allow simple debugging without a native operating system.

3.8. Trace Controls The 960 implements a series of trace controls (Fig. 7) that allow the user to implement a full runtime debugger as part of a simple monitor implementing the trace fault handler.




Fig. 7. 960 Debug Trace Controls

. The call and return traces allow monitoring of procedure entry and exit, while branch tracing may be used to monitor branch-and-link procedure entries and other branches. The pre-return trace is useful for capturing control immediately before the return from a procedure in order to examine its stack frame. The instruction trace mode faults on the execution of every instruction, allowing single-stepping. Monitors provided by Intel support each of these modes, offering single-stepping, dynamic instruction trace with disassembly. Current implementations of the 960 also include two instruction address breakpoint registers that allow the setting of breakpoints in ROM.

3.9. System Programming

Implementors of operating systems must also concern themselves with the behaviour of interrupts and faults.

3.10. Interrupts. The 960 incorporates a 32-priority, 248-vector interrupt controller on-chip, eliminating the need for off-chip circuitry to handle interrupts. The interrupt table, the location of which is defined at power-up or reinitialization, contains the addresses of the handlers for various interrupts. Also, the first 36 bytes of the interrupt table record the status of all pending interrupts, and all priorities that have pending interrupts.

When an interrupt is received, if it is of a higher priority than other executing or pending interrupts (if any), the processor switches to an independent interrupt stack, saves the arithmetic controls register (containing the condition codes), the process controls register (containing the previously current priority), and the interrupt procedure is called as though from a call instruction, using the handler address in the interrupt table. Since the call instruction automatically allocates a new set of local registers from the register cache, the interrupted procedure's local variables need not be explicitly saved. Other than the need to save the global registers if they are used, the interrupt service routine is like any other routine, and return from interrupt is effected with the standard ret instruction. The state of the processor, including the previously active priority, is restored when the interrupt

Operating system routines may post software-generated interrupts by using the atomic modify (atmod) instruction to

change values in the pending-interrupts field of the interrupt table

3.11. Faults. When the processor detects an exceptional condition (including "planned" exceptional conditions like trace/debug faults), a fault is raised. Faults are categorized into trace faults, invalid operation faults, arithmetic faults, floating-point faults, bad (memory) access faults, and several processor consistency faults. Most faults have one or more sub-types that are indicated when the fault is signaled.

A system-wide fault table contains addresses of fault handlers for each type of fault. As with interrupts, a fault handler is entered as though it had been called by the normal call instruction. Unlike interrupts, however, fault handlers execute on the user stack, rather than on a separate interrupt stack, allowing the fault handler simple access to process state information there. When a fault occurs, a fault record is saved in the fault handler's stack frame, recording the type and subtype of the fault, the address of the faultling instruction, the saved arithmetic and process controls, and sufficient data to restart the instruction (a resumption record).

For faults that are fatal errors, a fault handler need merely modify the return instruction pointer in the previous stack frame (that of the faulting procedure) and return. If it is desired that the operands of the faulting instruction be modified and the instruction re-executed, the handler must examine the faulting instruction, determine the precise cause of the fault, and modify the operands accordingly.

3.12. PrecIse, ImprecIse, and Parallel Faults Because the 960 architecture allows instructions to execute in parallel, multiple faults can occur simultaneously, possibly one or more cycles after the dispatch of the faulting instruction. If this behaviour must be avoided, the 960 provides the NIF (No Imprecise Faults) flag, that prevents parallel execution of instructions that might generate imprecise faults. However, under normal circumstances, if multiple faults occur simultaneously, the 960 writes a record for each fault into the stack frame, and calls a special parallel fault handler (fault type 0). The parallel fault handler may then dispatch individual fault handlers as appropriate.

For languages such as Ada that require that all potential faults be signaled at certain places in a procedure (i.e. when an exception handler is being changed), the **syncf** (synchronize faults) instruction is provided. This instruction stalls until all parallel instruction execution units have completed and reported any faults. The 960 Ada compiler emits this instruction at the end of an exception frame.

4. Parallel Instruction Optimizations

The 960, like other modern processors, supports pipelined instruction execution. This allows decode and dispatch operations for current instructions to be overlapped with execution of previous instructions. However, the 960 has a fully interlocked pipeline, ensuring object-code compatibility between current and future implementations. Unlike many other RISC processors, there is no need to insert null operations before or after certain operations such as loads or branches. The 960 also implements register scoreboarding, ensuring that adjacent instructions that might be executed in parallel or overlapped do not attempt to use a single resource at the same time or out of order.

Because of the instruction pipeline careful ordering of instructions can improve code performance. The result of a ld instruction may not be available for several cycles after the instruction is issued, depending on the speed of the memory system. By scoreboarding the destination register of the load, the 960 is able to safely continue to execute instructions following the load, effectively overlapping these instructions with the data fetch (Fig. 8)

Fig. 8. CPU/Bus Parallelism

Because the 960 hardware detects resource conflicts, software will always operate as expected without the insertion of null operations, and without software tools to detect and remove these conflicts.

Future implementations of the 960 will exploit even more parallelism — a memory operation, an integer operation, and a branch may be dispatched simultaneously and executed in parallel. Careful balancing of memory operations (including Ida instructions, that can perform a limited set of arithmetic operations) with integer operations can enhance the performance of future implementations, allowing average 2 instruction per clock execution rates from on-chip instruction cache.

5. Conclusion

The 960 processor was designed with more than one implementation in mind. Many features of the 960 are present to support implementations that provide fine-grained parallelism at the instruction level, allowing aggregate native instruction rates in excess of twice the processor clock rate. At the same time, the 960 provides an architecture that is easy to learn and to use, and that does not require sophisticated software tools to exploit. The 960 combines the practical aspects of RISC techniques developed in recent years with more traditional mainframe techniques such as register scoreboarding and parallel instruction execution. The calling sequence designed for the 960 allows enough flexibility to make fast calls to simple non-leaf and leaf procedures, and yet does not cause undue complication in development tools. Provisions have been made to support sophisticated optimizing compilers and other tools as that technology becomes more mature.

6. References

- [Ditz82] D. Ditzel & H. McLellan, "The C Machine Stack Cache: Register Allocation for Free", Proceedings Symposium on Architectural Support for Programming Languages and Operating Systems, March 1982
- [Ditz87] D. Ditzel & H. McLellan, "Design Tradeoffs to Support the C Programming Language in the CRISP Microprocessor", Proceedings 2nd International Conference on Architectural Support for Programming Languages and Operating Systems, October 1987.
- [IEEE754] IEEE, ANSI/IEEE Std. 754-1985: IEEE Standard for Binary Floating-Point Arithmetic", 1985.
- [Myers88] G. Myers & D. Budde, The 80960 Microprocessor Architecture, Wiley Interscience, New York, NY,
- [PRM960] **80960KB Programmer's Reference Manual**, Intel Corporation, Santa Clara, CA, 1988.
- [Patt85] D. Patterson, "Reduced Instruction Set Computers," CACM, v28n1, January 1985.
- [PatSeq81]D. Patterson & C. Sequin, "RISC I: A Reduced Instruction Set VLSI Computer," Proceedings 8th International Symposium on Computer Architecture, May 1981.
- [Weic84] R. Weicker, "Dhrystone: A Synthetic Systems Programming Benchmark", CACM, v27n10, October 1984

General Microcontroller Application Notes

9



February 1982

Designing Microcontroller Systems for Electrically Noisy Environments

TOM WILLIAMSON
MCO APPLICATIONS ENGINEER



Digital circuits are often thought of as being immune to noise problems, but really they're not. Noises in digital systems produce software upsets: program jumps to apparently random locations in memory. Noise-induced glitches in the signal lines can cause such problems, but the supply voltage is more sensitive to glitches than the signal lines.

Severe noise conditions, those involving electrostatic discharges, or as found in automotive environments, can do permanent damage to the hardware. Electrostatic discharges can blow a crater in the silicon. In the automotive environment, in ordinary operation, the "12V" power line can shown + and -400V transients.

This Application Note describes some electrical noises and noise environments. Design considerations, along the lines of PCB layout, power supply distribution and decoupling, and shielding and grounding techniques, that may help minimize noise susceptibility are reviewed. Special attention is given to the automotive and ESD environments.

Symptoms of Noise Problems

Noise problems are not usually encountered during the development phase of a microcontroller system. This is because benches rarely simulate the system's intended environment. Noise problems tend not to show up until the system is installed and operating in its intended environment. Then, after a few minutes or hours of normal operation the system finds itself someplace out in left field. Inputs are ignored and outputs are gibberish. The system may respond to a reset, or it may have to be turned off physically and then back on again, at which point it commences operating as though nothing had happened. There may be an obvious cause, such as an electrostatic discharge from somebody's finger to a keyboard or the upset occurs every time a copier machine is turned on or off. Or there may be no obvious cause, and nothing the operator can do will make the upset repeat itself. But a few minutes, or a few hours, or a few days later it happens again.

One symptom of electrical noise problems is randomness, both in the occurrence of the problem and in what the system does in its failure. All operational upsets that occur at seemingly random intervals are not necessarily caused by noise in the system. Marginal VCC, inadequate decoupling, rarely encountered software conditions, or timing coincidences can produce upsets that seem to occur randomly. On the other hand, some noise sources can produce upsets downright periodically. Nevertheless, the more difficult it is to characterize an upset as to cause and effect, the more likely it is to be a noise problem.

Types and Sources of Electrical Noise

The name given to electrical noises other than those that are inherent in the circuit components (such as thermal noise) is EMI: electromagnetic interference. Motors, power switches, fluorescent lights, electrostatic discharges, etc., are sources of EMI. There is a veritable alphabet soup of EMI types, and these are briefly described below.

SUPPLY LINE TRANSIENTS

Anything that switches heavy current loads onto or off of AC or DC power lines will cause large transients in these power lines. Switching an electric typewriter on or off, for example, can put a 1000V spike onto the AC power lines.

The basic mechanism behind supply line transients is shown in Figure 1. The battery represents any power source, AC or DC. The coils represent the line inductance between the power source and the switchable loads R1 and R2. If both loads are drawing current, the line current flowing through the line inductance establishes a magnetic field of some value. Then, when one of the loads is switched off, the field due to that component of the line current collapses, generating transient voltages, v = L(di/dt), which try to maintain the current at its original level. That's called an "inductive kick." Because of contact bounce, transients are generated whether the switch is being opened or closed, but they're worse when the switch is being opened.

An inductive kick of one type or another is involved in most line transients, including those found in the automotive environment. Other mechanisms for line transients exist, involving noise pickup on the lines. The noise voltages are then conducted to a susceptible circuit right along with the power.

EMP AND RFI

Anything that produces arcs or sparks will radiate electromagnetic pulses (EMP) or radio-frequency interference (RFI).




Figure 1. Supply Line Transients



Spark discharges have probably caused more software upsets in digital equipment than any other single noise source. The upsetting mechanism is the EMP produced by the spark. The EMP induces transients in the circuit, which are what actually cause the upset.

Arcs and sparks occur in automotive ignition systems, electric motors, switches, static discharges, etc. Electric motors that have commutator bars produce an arc as the brushes pass from one bar to the next. DC motors and the "universal" (AC/DC) motors that are used to power hand tools are the kinds that have commutator bars. In switches, the same inductive kick that puts transients on the supply lines will cause an opening or closing switch to throw a spark.

ESD

Electrostatic discharge (ESD) is the spark that occurs when a person picks up a static charge from walking across a carpet, and then discharges it into a keyboard, or whatever else can be touched. Walking across a carpet in a dry climate, a person can accumulate a static voltage of 35kV. The current pulse from an electrostatic discharge has an extremely fast risetime — typically, 4A/ns. Figure 2 shows ESD waveforms that have been observed by some investigators of ESD phenomena.

It is enlightening to calculate the L(di/dt) voltage required to drive an ESD current pulse through a couple of inches of straight wire. Two inches of straight wire has about 50 nH of inductance. That's not very much, but using 50 nH for L and 4A/ns for di/dt gives an L(di/dt) drop of about 200V. Recent observations by W.M. King suggest even faster risetimes (Figure 2b) and the occurrence of multiple discharges during a single discharge event.

Obviously, ESD-sensitivity needs to be considered in the design of equipment that is going to be subjected to it, such as office equipment.

GROUND NOISE

Currents in ground lines are another source of noise. These can be 60 Hz currents from the power lines, or RF hash, or crosstalk from other signals that are sharing this particular wire as a signal return line. Noise in the ground lines is often referred to as a "ground loop" problem. The basic concept of the ground loop is shown in Figure 3. The problem is that true earth-ground is not really at the same potential in all locations. If the two ends of a wire are earth-grounded at different locations, the voltage difference between the two "ground" points can drive significant currents (several amperes) through the wire. Consider the wire to be part of a loop which contains, in addition to the wire, a voltage source that represents the difference in potential between the two ground points, and you have

the classical "ground loop." By extension, the term is used to refer to any unwanted (and often unexpected) currents in a ground line.

"Radiated" and "Conducted" Noise

Radiated noise is noise that arrives at the victim circuit in the form of electromagnetic radiation, such as EMP and RFI. It causes trouble by inducing extraneous voltages in the circuit. Conducted noise is noise that arrives at the victim circuit already in the form of an extraneous voltage, typically via the AC or DC power lines.

One defends against radiated noise by care in designing layouts and the use of effective shielding techniques. One defends against conducted noise with filters and




Figure 2. Waveforms of Electrostatic Discharge Currents From a Hand-Held Metallic Object



suppressors, although layouts and grounding techniques are important here, too.

Simulating the Environment

Addressing noise problems after the design of a system has been completed is an expensive proposition. The ill will generated by failures in the field is not cheap either. It's cheaper in the long run to invest a little time and money in learning about noise and noise simulation equipment, so that controlled tests can be made on the bench as the design is developing.

Simulating the intended noise environment is a twostep process: First you have to recognize what the noise environment is, that is, you have to know what kinds of electrical noises are present, and which of them are going to cause trouble. Don't ignore this first step, because it's important. If you invest in an induction coil spark generator just because your application is automotive, you'll be straining at the gnat and swallowing the camel. Spark plug noise is the least of your worries in that environment.

The second step is to generate the electrical noise in a controlled manner. This is usually more difficult than first imagined; one first imagines the simulation in terms of a waveform generator and a few spare parts, and then finds that a wideband power amplifier with a 200V dynamic range is also required. A good source of information on who supplies what noise-simulating equipment is the 1981 "ITEM" Directory and Design Guide (Reference 6).

Types of Failures and Failure Mechanisms

A major problem that EMI can cause in digital systems is intermittent operational malfunction. These software upsets occur when the system is in operation at the time an EMI source is activated, and are usually characterized by a loss of information or a jump in the execution

of the program to some random location in memory. The person who has to iron out such problems is tempted to say the program counter went crazy. There is usually no damage to the hardware, and normal operation can resume as soon as the EMI has passed or the source is de-activated. Resuming normal operation usually requires manual or automatic reset, and possibly re-entering of lost information.

Electrostatic discharges from operating personnel can cause not only software upsets, but also permanent ("hard") damage to the system. For this to happen the system doesn't even have to be in operation. Sometimes the permanent damage is latent, meaning the initial damage may be marginal and require further aggravation through operating stress and time before permanent failure takes place. Sometimes too the damage is hidden.

One ESD-related failure mechanism that has been identified has to do with the bias voltage on the substrate of the chip. On some CPU chips the substrate is held at -2.5V by a phase-shift oscillator working into a capacitor/diode clamping circuit. This is called a "charge pump" in chip-design circles. If the substrate wanders too far in either direction, program read errors are noted. Some designs have been known to allow electrostatic discharge currents to flow directly into port pins of an 8048. The resulting damage to the oxide causes an increase in leakage current, which loads down the charge pump, reducing the substrate voltage to a marginal or unacceptable level. The system is then unreliable or completely inoperative until the CPU chip is replaced. But if the CPU chip was subjected to a discharge spark once, it will eventually happen again.

Chips that have a grounded substrate, such as the 8748, can sometimes sustain some oxide damage without actually becoming inoperative. In this case the damage is present, and the increased leakage current is noted; however, since the substrate voltage retains its design value, the damage is largely hidden.




Figure 3. What a Ground Loop Is



It must therefore be recognized that connecting port pins unprotected to a keyboard or to anything else that is subject to electrostatic discharges, makes an extremely dangerous configuration. It doesn't make any difference what CPU chip is being used, or who makes it. If it connects unprotected to a keyboard, it will eventually be destroyed. Designing for an ESD-environment will be discussed further on.

We might note here that MOS chips are not the only components that are susceptible to permanent ESD damage. Bipolar and linear chips can also be damaged in this way. PN junctions are subject to a hard failure mechanism called thermal secondary breakdown, in which a current spike, such as from an electrostatic discharge, causes microscopically localized spots in the junction to approach melt temperatures. Low power TTL chips are subject to this type of damage, as are op-amps. Op-amps, in addition, often carry on-chip MOS capacitors which are directly across an external pin combination, and these are susceptible to dielectric breakdown.

We return now to the subject of software upsets. Noise transients can upset the chip through any pin, even an output pin, because every pin on the chip connects to the substrate through a pn junction. However, the most vulnerable pin is probably the VCC line, since it has direct access to all parts of the chip: every register, gate, flip-flop and buffer.

The menu of possible upset mechanisms is quite lengthy. A transient on the substrate at the wrong time will generally cause a program read error. A false level at a control input can cause an extraneous or misdirected opcode fetch. A disturbance on the supply line can flip a bit in the program counter or instruction register. A short interruption or reversal of polarity on the supply line can actually turn the processor off, but not long enough for the power-up reset capacitor to discharge. Thus when the transient ends, the chip starts up again without a reset.

A common failure mode is for the processor to lock itself into a tight loop. Here it may be executing the data in a table, or the program counter may have jumped a notch, so that the processor is now executing operands instead of opcodes, or it may be trying to fetch opcodes from a nonexistent external program memory.

It should be emphasized that mechanisms for upsets have to do with the arrival of noise-induced transients at the pins of the chips, rather than with the generation of noise pulses within the chip itself, that is, it's not the chip that is picking up noise, it's the circuit.

The Game Plan

Prevention is usually cheaper than suppression, so first we'll consider some preventive methods that might help to minimize the generation of noise voltages in the circuit. These methods involve grounding, shielding, and wiring techniques that are directed toward the mechanisms by which noise voltages are generated in the circuit. We'll also discuss methods of decoupling. Then we'll look at some schemes for making a graceful recovery from upsets that occur in spite of preventive measures. Lastly, we'll take another look at two special problem areas: electrostatic discharges and the automotive environment.

Current Loops

The first thing most people learn about electricity is that current won't flow unless it can flow in a closed loop. This simple fact is sometimes temporarily forgotten by the overworked engineer who has spent the past several years mastering the intricacies of the DO loop, the timing loop, the feedback loop, and maybe even the ground loop. The simple current loop probably owes its apparent demise to the invention of the ground symbol. By a stroke of the pen one avoids having to draw the return paths of most of the current loops in the circuit. Then "ground" turns into an infinite current sink, so that any current that flows into it is gone and forgotten. Forgotten it may be, but it's not gone. It must return to its source, so that its path will by all the laws of nature form a closed loop.

The physical geometry of a given current loop is the key to why it generates EMI, why it's susceptible to EMI, and how to shield it. Specifically, it's the area of the loop that matters.

Any flow of current generates a magnetic field whose intensity varies inversely to the distance from the wire that carries the current. Two parallel wires conducting currents +I and -I (as in signal feed and return lines) would generate a nonzero magnetic field near the wires, where the distance from a given point to one wire is noticeably different from the distance to the other wire, but farther away (relative to the wire spacing), where the distances from a given point to either wire are about the same, the fields from both wires tend to cancel out. Thus, maintaining proximity between feed and return paths is an important way to minimize their interference with other signals. The way to maintain their proximity is essentially to minimize their loop area. And, because the mutual inductance from current loop A to current loop B is the same as the mutual inductance from current loop B to current loop A, a circuit that doesn't radiate interference doesn't receive it either.

Thus, from the standpoint of reducing both generation of EMI and susceptibility to EMI, the hard rule is to keep loop areas small. To say that loop areas should be minimized is the same as saying the circuit inductance



should be minimized. Inductance is by definition the constant of proportionality between current and the magnetic field it produces: $\phi = LI$. Holding the feed and return wires close together so as to promote field cancellation can be described either as minimizing the loop area or as minimizing L. It's the same thing.

Shielding

There are three basic kinds of shields: shielding against capacitive coupling, shielding against inductive coupling, and RF shielding. Capacitive coupling is electric field coupling, so shielding against it amounts to shielding against electric fields. As will be seen, this is relatively easy. Inductive coupling is magnetic field coupling, so shielding against it is shielding against magnetic fields. This is a little more difficult. Strangely enough, this type of shielding does not in general involve the use of magnetic materials. RF shielding, the classical "metallic barrier" against all sorts of electromagnetic fields, is what most people picture when they think about shielding. Its effectiveness depends partly on the selection of the shielding material, but mostly, as it turns out, on the treatment of its seams and the geometry of its openings.

SHIELDING AGAINST CAPACITIVE COUPLING

Capacitive coupling involves the passage of interfering signals through mutual or stray capacitances that aren't shown on the circuit diagram, but which the experienced engineer knows are there. Capacitive coupling to one's body is what would cause an unstable oscillator to change its frequency when the person reaches his hand over the circuit, for example. More importantly, in a digital system it causes crosstalk in multi-wire cables.

The way to block capacitive coupling is to enclose the circuit or conductor you want to protect in a metal shield. That's called an electrostatic or Faraday shield. If coverage is 100%, the shield does not have to be grounded, but it usually is, to ensure that circuit-to-shield capacitances go to signal reference ground rather than act as feedback and crosstalk elements. Besides, from a mechanical point of view, grounding it is almost inevitable.

A grounded Faraday shield can be used to break capacitive coupling between a noisy circuit and a victim circuit, as shown in Figure 4. Figure 4a shows two circuits capacitively coupled through the stray capacitance between them. In Figure 4b the stray capacitance is intercepted by a grounded Faraday shield, so that interference currents are shunted to ground. For example, a grounded plane can be inserted between PCBs (printed circuit boards) to eliminate most of the capacitive coupling between them.

Another application of the Faraday shield is in the electrostatically shielded transformer. Here, a conducting foil is laid between the primary and secondary coils so as to intercept the capacitive coupling between them. If a system is being upset by AC line transients, this type of transformer may provide the fix. To be effective in this application, the shield must be connected to the greenwire ground.

SHIELDING AGAINST INDUCTIVE COUPLING

With inductive coupling, the physical mechanism involved is a magnetic flux density B from some external interference source that links with a current loop in the victim circuit, and generates a voltage in the loop in accordance with Lenz's law: v = -NA(dB/dt), where in this case N = 1 and A is the area of the current loop in the victim circuit.

There are two aspects to defending a circuit against inductive pickup. One aspect is to try to minimize the offensive fields at their source. This is done by minimizing the area of the current loop at the source so as to promote field cancellation, as described in the section on current loops. The other aspect is to minimize the inductive pickup in the victim circuit by minimizing the area of that current loop, since, from Lenz's law, the induced voltage is proportional to this area. So the two aspects really involve the same corrective action: minimize the areas of the current loops. In other words, minimizing the offensiveness of a circuit inherently minimizes its susceptibility.




Figure 4. Use of Faraday Shield






Figure 5. External to the Shield, $\phi = 0$

Shielding against inductive coupling means nothing more nor less than controlling the dimensions of the current loops in the circuit. We must look at four examples of this type of "shielding": the coaxial cable, the twisted pair, the ground plane, and the gridded-ground PCB layout.

The Coaxial Cable—Figure 5 shows a coaxial cable carrying a current I from a signal source to a receiving load. The shield carries the same current as the center conductor. Outside the shield, the magnetic field produced by +I flowing in the center conductor is cancelled by the field produced by —I flowing in the shield. To the extent that the cable is ideal in producing zero external magnetic field, it is immune to inductive pickup from external sources. The cable adds effectively zero area to the loop. This is true only if the shield carries the same current as the center conductor.

In the real world, both the signal source and the receiving load are likely to have one end connected to a common signal ground. In that case, should the cable be grounded at one end, both ends, or neither end? The answer is that it should be grounded at both ends. Figure 6a shows the situation when the cable shield is grounded at only one end. In that case the current loop runs down the center conductor of the cable, then back through the common ground connection. The loop area is not well defined. The shield not only does not carry the same current as the center conductor, but it doesn't carry any current at all. There is no field cancellation at all. The shield has no effect whatsoever on either the generation of EMI or susceptibility to EMI. (It is, however, still effective as an electrostatic shield, or at least it would be if the shield coverage were 100%.)

Figure 6b shows the situation when the cable is grounded at both ends. Does the shield carry all of the return current, or only a portion of it on account of the shunting effect of the common ground connection? The answer to that question depends on the frequency content of the signal. In general, the current loop will follow the path of least impedance. At low frequencies, 0 Hz to several kHz, where the inductive reactance is insignificant, the current will follow the path of least resistance. Above a few kHz, where inductive reactance predominates, the current will follow the path of least inductance. The path of least inductance is the path of




Figure 6. Use of Coaxial Cable

minimum loop area. Hence, for higher frequencies the shield carries virtually the same current as the center conductor, and is therefore effective against both generation and reception of EMI.

Note that we have now introduced the famous "ground loop" problem, as shown in Figure 7a. Fortunately, a digital system has some built-in immunity to moderate ground loop noise. In a noisy environment, however, one can break the ground loop, and still maintain the shielding effectiveness of the coaxial cable, by inserting an optical coupler, as shown in Figure 7b. What the optical coupler does, basically, is allow us to re-define the signal source as being ungrounded, so that that end of the cable need not be grounded, and still lets the shield carry the same current as the center conductor. Obviously, if the signal source weren't grounded in the first place, the optical coupler wouldn't be needed.

The Twisted Pair—A cheaper way to minimize loop area is to run the feed and return wires right next to each other. This isn't as effective as a coaxial cable in minimizing loop area. An ideal coaxial cable adds zero area to the loop, whereas merely keeping the feed and return wires next to each other is bound to add a finite area.

However, two things work to make this cheaper method almost as good as a coaxial cable. First, real coaxial cables are not ideal. If the shield current isn't evenly distributed around the center conductor at every cross-






Figure 7. Use of Optical Coupler

section of the cable (it isn't), then field cancellation external to the shield is incomplete. If field cancellation is incomplete, then the effective area added to the loop by the cable isn't zero. Second, in the cheaper method the feed and return wires can be twisted together. This not only maintains their proximity, but the noise picked up in one twist tends to cancel out the noise picked up in the next twist down the line. Thus the "twisted pair" turns out to be about as good a shield against inductive coupling as coaxial cable is.

The twisted pair does not, however, provide electrostatic shielding (i.e., shielding against capacitive coupling). Another operational difference between them is that the coaxial cable works better at higher frequencies. This is primarily because the twisted pair adds more capacitive loading to the signal source than the coaxial cable does. The twisted pair is normally considered useful up to only about 1 MHz, as opposed to near a GHz for the coaxial cable.

The Ground Plane—The best way to minimize loop areas when many current loops are involved is to use a ground plane. A ground plane is a conducting surface that is to serve as a return conductor for all the current loops in the circuit. Normally, it would be one or more layers of a multilayer PCB. All ground points in the circuit go not to a grounded trace on the PCB, but directly to the ground plane. This leaves each current loop in the circuit free to complete itself in whatever configuration yields minimum loop area (for frequencies wherein the ground path impedance is primarily inductive).

Thus, if the feed path for a given signal zigzags its way across the PCB, the return path for this signal is free to zigzag right along beneath it on the ground plane, in such a configuration as to minimize the energy stored in the magnetic field produced by this current loop. Minimal magnetic flux means minimal effective loop area and minimal susceptibility to inductive coupling.

The Gridded-Ground PCB Layout—The next best thing to a ground plane is to lay out the ground traces on a PCB in the form of a grid structure, as shown in Figure 8. Laying horizontal traces on one side of the board and vertical traces on the other side allows the passage of signal and power traces. Wherever vertical and horizontal ground traces cross, they must be connected by a feed-through.

Have we not created here a network of "ground loops"? Yes, in the literal sense of the word, but loops in the ground layout on a PCB are not to be feared. Such inoffensive little loops have never caused as much noise pickup as their avoidance has. Trying to avoid innocent little loops in the ground layout, PCB designers have forced current loops into geometries that could swallow a whale. That is exactly the wrong thing to do.

The gridded ground structure works almost as well as the ground plane, as far as minimizing loop area is concerned. For a given current loop, the primary return path may have to zig once in a while where its feed path zags, but you still get a mathematically optimal dis-






Figure 8. PCB with Gridded Ground

tribution of currents in the grid structure, such that the current loop produces less magnetic flux than if the return path were restrained to follow any single given ground trace. The key to attaining minimum loop areas for all the current loops together is to let the ground currents distribute themselves around the entire area of the board as freely as possible. They want to minimize their own magnetic field. Just let them.

RF SHIELDING

A time-varying electric field generates a time-varying magnetic field, and vice versa. Far from the source of a time-varying EM field, the ratio of the amplitudes of the electric and magnetic fields is always 377 Ω . Up close to the source of the fields, however, this ratio can be quite different, and dependent on the nature of the source. Where the ratio is near 377 Ω is called the far field, and where the ratio is significantly different from 377 Ω is called the near field. The ratio itself is called the wave impedance, E/H.

The near field goes out about 1/6 of a wavelength from the source. At 1 MHz this is about 150 feet, and at 10 MHz it's about 15 feet. That means if an EMI source is in the same room with the victim circuit, it's likely to be a near field problem. The reason this matters is that in the near field an RF interference problem could be almost entirely due to E-field coupling or H-field coupling, and that could influence the choice of an RF shield or whether an RF shield will help at all.

In the near field of a whip antenna, the E/H ratio is higher than 377Ω , which means it's mainly an E-field generator. A wire-wrap post can be a whip antenna. Interference from a whip antenna would be by electric field coupling, which is basically capacitive coupling. Methods to protect a circuit from capacitive coupling, such as a Faraday shield, would be effective

against RF interference from a whip antenna. A gridded-ground structure would be less effective.

In the near field of a loop antenna, the E/H ratio is lower than 377Ω , which means it's mainly an H-field generator. Any current loop is a loop antenna. Interference from a loop antenna would be by magnetic field coupling, which is basically the same as inductive coupling. Methods to protect a circuit from inductive coupling, such as a gridded-ground structure, would be effective against RF interference from a loop antenna. A Faraday shield would be less effective.

A more difficult case of RF interference, near field or far field, may require a genuine metallic RF shield. The idea behind RF shielding is that time-varying EMI fields induce currents in the shielding material. The induced currents dissipate energy in two ways: I²R losses in the shielding material and radiation losses as they reradiate their own EM fields. The energy for both of these mechanisms is drawn from the impinging EMI fields. Hence the EMI is weakened as it penetrates the shield.

More formally, the I²R losses are referred to as absorption loss, and the re-radiation is called reflection loss. As it turns out, absorption loss is the primary shielding mechanism for H-fields, and reflection loss is the primary shielding mechanism for E-fields. Reflection loss, being a surface phenomenon, is pretty much independent of the thickness of the shielding material. Both loss mechanisms, however, are dependent on the frequency (ω) of the impinging EMI field, and on the permeability (μ) and conductivity (σ) of the shielding material. These loss mechanisms vary approximately as follows:

reflection loss to an E-field (in dB)
$$\sim\,\log\frac{\sigma}{\omega\mu}$$

absorption loss to an H-field (in dB) $\sim t\sqrt{\omega\sigma\mu}$

where t is the thickness of the shielding material.

The first expression indicates that E-field shielding is more effective if the shield material is highly conductive, and less effective if the shield if ferromagnetic, and that low-frequency fields are easier to block than high-frequency fields. This is shown in Figure 9.




Figure 9. E-Field Shielding




Figure 10. H-Field Shielding

Copper and aluminum both have the same permeability, but copper is slightly more conductive, and so provides slightly greater reflection loss to an E-field. Steel is less effective for two reasons. First, it has a somewhat elevated permeability due to its iron content, and second, as tends to be the case with magnetic materials, it is less conductive.

On the other hand, according to the expression for absorption loss to an H-field, H-field shielding is more effective at higher frequencies and with shield material that has both high conductivity and high permeability. In practice, however, selecting steel for its high permeability involves some compromise in conductivity. But the increase in permeability more than makes up for the decrease in conductivity, as can be seen in Figure 10. This figure also shows the effect of shield thickness.

A composite of E-field and H-field shielding is shown in Figure 11. However, this type of data is meaningful only in the far field. In the near field the EMI could be 90% H-field, in which case the reflection loss is irrelevant. It would be advisable then to beef up the absorption loss, at the expense of reflection loss, by choosing steel. A better conductor than steel might be less expensive, but quite ineffective.

A different shielding mechanism that can be taken advantage of for low frequency magnetic fields is the ability of a high permeability material such as mumetal to divert the field by presenting a very low reluctance path to the magnetic flux. Above a few kHz, however, the permeability of such materials is the same as steel.

In actual fact the selection of a shielding material turns out to be less important than the presence of seams, joints and holes in the physical structure of the enclosure. The shielding mechanisms are related to the induction of currents in the shield material, but the cur-




Figure 11. E- and H-Field Shielding

rents must be allowed to flow freely. If they have to detour around slots and holes, as shown in Figure 12, the shield loses much of its effectiveness.

As can be seen in Figure 12, the severity of the detour has less to do with the area of the hole than it does with the geometry of the hole. Comparing Figure 12c with 12d shows that a long narrow discontinuity such as a seam can cause more RF leakage than a line of holes with larger total area. A person who is responsible for designing or selecting rack or chassis enclosures for an EMI environment needs to be familiar with the techniques that are available for maintaining electrical continuity across seams. Information on these techniques is available in the references.

Grounds

There are two kinds of grounds: earth-ground and signal ground. The earth is not an equipotential surface, so earth ground potential varies. That and its other electrical properties are not conducive to its use as a return conductor in a circuit. However, circuits are often connected to earth ground for protection against shock hazards. The other kind of ground, signal ground, is an arbitrarily selected reference node in a circuit—the node with respect to which other node voltages in the circuit are measured.

SAFETY GROUND

The standard 3-wire single-phase AC power distribution system is represented in Figure 13. The white wire is earth-grounded at the service entrance. If a load circuit has a metal enclosure or chassis, and if the black wire develops a short to the enclosure, there will be a shock hazard to operating personnel, unless the enclosure itself is earth-grounded. If the enclosure is earth-






Figure 12. Effect of Shield Discontinuity on Magnetically Induced Shield Current

grounded, a short results in a blown fuse rather than a "hot" enclosure. The earth-ground connection to the enclosure is called a safety ground. The advantage of the 3-wire power system is that it distributes a safety ground along with the power.

Note that the safety-ground wire carries no current, except in case of a fault, so that at least for low frequencies it's at earth-ground potential along its entire length. The white wire, on the other hand, may be several volts off ground, due to the IR drop along its length.




Figure 13. Single-Phase Power Distribution

SIGNAL GROUND

Signal ground is a single point in a circuit that is designated to be the reference node for the circuit. Commonly, wires that connect to this single point are also referred to as "signal ground." In some circles "power supply common" or PSC is the preferred terminology for these conductors. In any case, the manner in which these wires connect to the actual reference point is the basis of distinction among three kinds of signal-ground wiring methods: series, parallel, and multipoint. These methods are shown in Figure 14.

The series connection is pretty common because it's simple and economical. It's the noisiest of the three, however, due to common ground impedance coupling between the circuits. When several circuits share a ground wire, currents from one circuit, flowing through the finite impedance of the common ground line, cause variations in the ground potential of the other circuits. Given that the currents in a digital system tend to be spiked, and that the common impedance is mainly inductive reactance, the variations could be bad enough to cause bit errors in high current or particularly noisy situations.

The parallel connection eliminates common ground impedance problems, but uses a lot of wire. Other disadvantages are that the impedance of the individual ground lines can be very high, and the ground lines themselves can become sources of EMI.



In the multipoint system, ground impedance is minimized by using a ground plane with the various circuits connected to it by very short ground leads. This type of connection would be used mainly in RF circuits above 10 MHz.

PRACTICAL GROUNDING

A combination of series and parallel ground-wiring methods can be used to trade off economic and the various electrical considerations. The idea is to run series connections for circuits that have similar noise properties, and connect them at a single reference point, as in the parallel method, as shown in Figure 15.

In Figure 15, "noisy signal ground" connects to things like motors and relays. Hardware ground is the safety ground connection to chassis, racks, and cabinets. It's a mistake to use the hardware ground as a return path for signal currents because it's fairly noisy (for example, it's the hardware ground that receives an ESD spark) and tends to have high resistance due to joints and seams.




Figure 14. Three Ways to Wire the Grounds




Figure 15. Parallel Connection of Series Grounds

Screws and bolts don't always make good electrical connections because of galvanic action, corrosion, and dirt. These kinds of connections may work well at first, and then cause mysterious maladies as the system ages.

Figure 16 illustrates a grounding system for a 9-track digital tape recorder, showing an application of the series/parallel ground-wiring method.

Figure 17 shows a similar separation of grounds at the PCB level. Currents in multiplexed LED displays tend to put a lot of noise on the ground and supply lines because of the constant switching and changing involved in the scanning process. The segment driver ground is relatively quiet, since it doesn't conduct the LED currents. The digit driver ground is noisier, and should be provided with a separate path to the PCB ground terminal, even if the PCB ground layout is gridded. The LED feed and return current paths should be laid out on opposite sides of the board like parallel flat conductors.

Figure 18 shows right and wrong ways to make ground connections in racks. Note that the safety ground connections from panel to rack are made through ground straps, not panel screws. Rack 1 correctly connects signal ground to rack ground only at the single reference point. Rack 2 incorrectly connects signal ground to rack ground at two points, creating a ground loop around points 1, 2, 3, 4, 1.

Breaking the "electronics ground" connection to point 1 eliminates the ground loop, but leaves signal ground in rack 2 sharing a ground impedance with the relatively noisy hardware ground to the reference point; in fact, it may end up using hardware ground as a return path for signal and power supply currents. This will probably cause more problems than the ground loop.

BRAIDED CABLE

Ground impedance problems can be virtually eliminated by using braided cable. The reduction in impedance is due to skin effect: At higher frequencies the current tends to flow along the surface of a conductor rather




Figure 16. Ground System in a 9-Track Digital Recorder




Figure 17. Separate Ground for Multiplexed LED Display




Figure 18. Electronic Circuits Mounted in Equipment Racks Should Have Separate Ground Connections. Rack 1 Shows Correct Grounding, Rack 2 Shows Incorrect Grounding.

than uniformly through its bulk. While this effect tends to increase the impedance of a given conductor, it also indicates the way to minimize impedance, and that is to manipulate the shape of the cross-section so as to provide more surface area. For its bulk, braided cable is almost pure surface.

Power Supply Distribution and Decoupling

The main consideration for power supply distribution lines is, as for signal lines, to minimize the areas of the current loops. But the power supply lines take on an importance that no signal line has when one considers the fact that these lines have access to every PC board in the system. The very extensiveness of the supply current loops makes it difficult to keep loop areas small. And, a noise glitch on a supply line is a glitch delivered to every board in the system.

The power supply provides low-frequency current to the load, but the inductance of the board-to-board and chip-to-chip distribution network makes it difficult for the power supply to maintain VCC specs on the chip while providing the current spikes that a digital system requires. In addition, the power supply current loop is a very large one, which means there will be a lot of noise pick-up. Figure 19a shows a load circuit trying to draw current spikes from a supply voltage through the line impedance. To the VCC waveform shown in that figure should be added the inductive pick-up associated with a large loop area.

Adding a decoupling capacitor solves two problems: The capacitor acts as a nearby source of charge to supply the current spikes through a smaller line impedance, and it defines a much smaller loop area for the higher frequency components of EMI. This is illustrated in Figure 19b, which shows the capacitor supplying the current spike, during which VCC drops from 5V by the amount indicated in the figure. Between current spikes the capacitor recovers through the line impedance.

One should resist the temptation to add a resistor or an inductor to the decoupler so as to form a genuine RC or LC low-pass filter because that slows down the speed with which the decoupler cap can be refreshed. Good filtering and good decoupling are not necessarily the same thing.

The current loop for the higher frequency currents, then, is defined by the decoupling cap and the load circuit, rather than by the power supply and the load circuit. For the decoupling cap to be able to provide the current spikes required by the load, the inductance of this current loop must be kept small, which is the same as saying the loop area must be kept small. This is also the requirement for minimizing inductive pick-up in the loop.

There are two kinds of decoupling caps: board decouplers and chip decouplers. A board decoupler will normally be a 10 to 100 μ F electrolytic capacitor placed near to where the power supply enters the PC board, but its placement is relatively non-critical. The purpose of the board decoupler is to refresh the charge on the chip decouplers. The chip decouplers are what actually provide the current spikes to the chips. A chip decoupler will normally be a 0.1 to 1 μ F ceramic capacitor placed near the chip and connected to the chip by traces that minimize the area of the loop formed by the cap and the chip. If a chip decoupler is not properly placed on the board, it will be ineffective as a decoupler




Figure 19. What a Decoupling Capacitor Does

and will serve only to increase the cost of the board. Good and bad placement of decoupling capacitors are illustrated in Figure 20.

Power distribution traces on the PC board need to be laid out so as to obtain minimal area (minimal inductance) in the loops formed by each chip and its decoupler, and by the chip decouplers and the board decoupler. One way to accomplish this goal is to use a power plane. A power plane is the same as a ground plane, but at VCC potential. More economically, a power grid similar to the ground grid previously discussed (Figure 8) can be used. Actually, if the chip decoupling loops are small, other aspects of the power layout are less critical. In other words, power planes and power gridding aren't needed, but power traces should be laid in the closest possible proximity to ground traces, prefer-




Figure 20. Placement of Decoupling Capacitors

ably so that each power trace is on the direct opposite side of the board from a ground trace.

Special-purpose power supply distribution buses which mount on the PCB are available. The buses use a parallel flat conductor configuration, one conductor being a VCC line and the other a ground line. Used in conjunction with a gridded ground layout, they not only provide a low-inductance distribution system, but can themselves form part of the ground grid, thus facilitating the PCB layout. The buses are available with and without enhanced bus capacitance, under the names Mini/Bus® and Q/PAC® from Rogers Corp. (5750 E. McKellips, Mesa, AZ 85205).

SELECTING THE VALUE OF THE DECOUPLING CAP

The effectiveness of the decoupling cap has a lot to do with the way the power and ground traces connect this capacitor to the chip. In fact, the area formed by this loop is more important than the value of the capacitance. Then, given that the area of this loop is indeed minimal, it can generally be said that the larger the value of the decoupling cap, the more effective it is, if the cap has a mica, ceramic, glass, or polystyrene dielectric.

It's often said, and not altogether accurately, that the chip decoupler shouldn't have too large a value. There are two reasons for this statement. One is that some capacitors, because of the nature of their dielectrics, tend to become inductive or lossy at higher frequencies. This is true of electrolytic capacitors, but mica, glass,



ceramic, and polystyrene dielectrics work well to several hundred MHz. The other reason cited for not using too large a capacitance has to do with lead inductance.

The capacitor with its lead inductance forms a series LC circuit. Below the frequency of series resonance, the net impedance of the combination is capacitive. Above that frequency, the net impedance is inductive. Thus a decoupling capacitor is capacitive only below the frequency of series resonance. The frequency is given by

$$f_0 = \frac{1}{2\pi\sqrt{LC}}$$

where C is the decoupling capacitance and L is the lead inductance between the capacitor and the chip. On a PC board this inductance is determined by the layout, and is the same whether the capacitor dropped into the PCB holes is 0.001 μ F or 1 μ F. Thus, increasing the capacitance lowers the series resonant frequency. In fact, according to the resonant frequency formula, increasing C by a factor of 100 lowers the resonant frequency by a factor of 10.

Figures quoted on the series resonant frequency of a 0.01 µF capacitor run from 10 to 15 MHz, depending on the lead length. If these numbers were accurate, a 1 μF capacitor in the same position on the board would have a resonant frequency of 1.0 to 1.5 MHz, and as a decoupler would do more harm than good. However, the numbers are based on a presumed inductance of a given length of wire (the lead length). It should be noted that a "length of wire" has no inductance at all, strictly speaking. Only a complete current loop has inductance, and the inductance depends on the geometry of the loop. Figures quoted on the inductance of a length of wire are based on a presumably "very large" loop area, such that the magnetic field produced by the return current has no cancellation effect on the field produced by the current in the given length of wire. Such a loop geometry is not and should not be the case with the decoupling loop.

Figure 21 shows VCC waveforms, measured between pins 40 and 20 (VCC and VSS) of an 8751 CPU, for several conditions of decoupling on a PC board that has a decoupling loop area slightly larger than necessary. These photographs show the effects of increasing the decoupling capacitance and decreasing the area of the decoupling loop. The indications are that a 1 μ F capacitor is better than a 0.1 μ F capacitor, which in turn is better than nothing, and that the board should have been laid out with more attention paid to the area of the decoupling loop.

Figure 21e was obtained using a special-purpose experimental capacitor designed by Rogers Corp. (Q-Pac Division, Mesa, AZ) for use as a decoupler. It consists of two parallel plates, the length of a 40-pin DIP, separated by a ceramic dielectric. Sandwiched between the

CPU chip and the PCB (or between the CPU socket and the PCB), it makes connection to pins 40 and 20, forming a leadless decoupling capacitor. It is obviously a configuration of minimal inductance. Unfortunately, the particular sample tested had only $0.07~\mu F$ of capacitance and so was unable to prevent the 1 MHz ripple as effectively as the configuration of Figure 21d. It seems apparent, though, that with more capacitance this part will alleviate a lot of decoupling problems.

THE CASE FOR ON-BOARD VOLTAGE REGULATION

To complicate matters, supply line glitches aren't always picked up in the distribution networks, but can come from the power supply circuit itself. In that case, a well-designed distribution network faithfully delivers the glitch throughout the system. The VCC glitch in Figure 22 was found to be coming from within a bench power supply in response to the EMP produced by an induction coil spark generator that was being used at Intel during a study of noise sensitivity. The VCC glitch is about 400 mV high and some 20 μs in duration. Normal board decoupling techniques were ineffective in removing it, but adding an on-board voltage regulator chip did the job.

Thus, a good case can be made in favor of using a voltage regulator chip on each PCB, instead of doing all the voltage regulation at the supply circuit. This eases requirements on the heat-sinking at the supply circuit, and alleviates much of the distribution and board decoupling headaches. However, it also brings in the possibility that different boards would be operating at slightly different VCC levels due to tolerance in the regulator chips; this then leads to slightly different logic levels from board to board. The implications of that may vary from nothing to latch-up, depending on what kinds of chips are on the boards, and how they react to an input "high" that is perhaps 0.4V higher than local VCC.

Recovering Gracefully from a Software Upset

Even when one follows all the best guidelines for designing for a noisy environment, it's always possible for a noise transient to occur which exceeds the circuit's immunity level. In that case, one can strive at least for a graceful recovery.

Graceful recovery schemes involve additional hardware and/or software which is supposed to return the system to a normal operating mode after a software upset has occurred. Two decisions have to be made: How to recognize when an upset has occurred, and what to do about it.




Figure 21. Noise on VCC Line




Figure 22. EMP-Induced Glitch

If the designer knows what kinds and combinations of outputs can legally be generated by the system, he can use gates to recognize and flag the occurrence of an illegal state of affairs. The flag can then trigger a jump to a recovery routine which then may check or re-initialize data, perhaps output an error message, or generate a simple reset.

The most reliable scheme is to use a so-called watchdog circuit. Here the CPU is programmed to generate a periodic signal as long as the system is executing instructions in an expected manner. The periodic signal is then used to hold off a circuit that will trigger a jump to a recovery routine. The periodic signal needs to be AC-coupled to the trigger circuit so that a "stuck-at" fault won't continue to hold off the trigger. Then, if the processor locks up someplace, the periodic signal is lost and the watchdog triggers a reset.

In practice, it may be convenient to drive the watchdog circuit with a signal which is being generated anyway by the system. One needs to be careful, however, that an upset does in fact discontinue that signal. Specifically, for example, one could use one of the digit drive signals going to a multiplexed display. But display scanning is often handled in response to a timer-interrupt, which may continue operating even though the main program is in a failure mode. Even so, with a little extra software, the signal can be used to control the watchdog (see Reference 8 on this).

Simpler schemes can work well for simpler systems. For example, if a CPU isn't doing anything but scanning and decoding a keyboard, there's little to lose and much to gain by simply resetting it periodically with an astable multivibrator. It only takes about 13 μ s (at 6 MHz) to reset an 8048 if the clock oscillator is already running.

A zero-cost measure is simply to fill all unused program memory with NOPs and JMPs to a recovery routine. The effectiveness of this method is increased by writing the program in segments that are separated by

NOPs and JMPs. It's still possible, of course, to get hung up in a data table or something. But you get a lot of protection, for the cost.

Further discussion of graceful recovery schemes can be found in Reference 13.

Special Problem Areas

ESD

MOS chips have some built-in protection against a static charge build-up on the pins, as would occur during normal handling, but there's no protection against the kinds of current levels and rise times that occur in a genuine electrostatic spark. These kinds of discharges can blow a crater in the silicon.

It must be recognized that connecting CPU pins unprotected to a keyboard or to anything else that is subject to electrostatic discharges makes an extremely fragile configuration. Buffering them is the very least one can do. But buffering docsn't completely solve the problem, because then the buffer chips will sustain the damage (even TTL); therefore, one might consider mounting the buffer chips in sockets for ease of replacement:

Transient suppressors, such as the TranZorbs® made by General Semiconductor Industries (Tempe, AZ), may in the long run provide the cheapest protection if their "zero inductance" structure is used. The structure and circuit application are shown in Figure 23.

The suppressor element is a pn junction that operates like a Zener diode. Back-to-back units are available for AC operation. The element is more or less an open circuit at normal system voltage (the standoff voltage rating for the device), and conducts like a Zener diode at the clamping voltage.

The lead inductance in the conventional transient suppressor package makes the conventional package essen-






Figure 23. "Zero-Inductance" Structure and Use in Circuit

tially useless for protection against ESD pulses, owing to the fast rise of these pulses. The "zero inductance" units are available singly in a 4-pin DIP, and in arrays of four to a 16-pin DIP for PCB level protection. In that application they should be mounted in close proximity to the chips they protect.

In addition, metal enclosures or frames or parts that can receive an ESD spark should be connected by braided cable to the green-wire ground. Because of the ground impedance, ESD current shouldn't be allowed to flow through any signal ground, even if the chips are protected by transient suppressors. A 35 kV ESD spark can always spare a few hundred volts to drive a fast current pulse down a signal ground line if it can't find a braided cable to follow. Think how delighted your 8048 will be to find its VSS pin 250V higher than VCC for a few 10s of nanoseconds.

THE AUTOMOTIVE ENVIRONMENT

The automobile presents an extremely hostile environment for electronic systems. There are several parts to it:

- Temperature extremes from -40°C to +125°C (under the hood) or +85°C (in the passenger compartment)
- 2. Electromagnetic pulses from the ignition system
- 3. Supply line transients that will knock your socks off

One needs to take a long, careful look at the temperature extremes. The allowable storage temperature range for most Intel MOS chips is -65° C to $+150^{\circ}$ C, although some chips have a maximum storage temperature rating of $+125^{\circ}$ C. In operation (or "under bias," as the data sheets say) the allowable ambient temperature range depends on the product grade, as follows:

Grade	Ambient Temperature		
Grade	Min	Max	
Commercial	0	70	
Industrial	-40 ·	+85	
Automotive	-40	+110	
Military	-55	+ 125	

The different product grades are actually the same chip, but tested according to different standards. Thus, a given commercial-grade chip might actually pass military temperature requirements, but not have been tested for it. (Of course, there are other differences in grading requirements having to do with packaging, burn-in, traceability, etc.)

In any case, it's apparent that commercial-grade chips can't be used safely in automotive applications, not even in the passenger compartment. Industrial-grade chips can be used in the passenger compartment, and automotive or military chips are required in under-the-hood applications.

Ignition noise, CB radios, and that sort of thing are probably the least of your worries. In a poorly designed system, or in one that has not been adequately tested for the automotive environment, this type of EMI might cause a few software upsets, but not destroy chips.

The major problem, and the one that seems to come as the biggest surprise to most people, is the line transients. Regrettably, the 12V battery is not actually the source of power when the car is running. The charging system is, and it's not very clean. The only time the battery is the real source of power is when the car is first being started, and in that condition the battery terminals may be delivering about 5V or 6V. As follows is a brief description of the major idiosyncracies of the "12V" automotive power line.




Figure 24. Typical Load Dump Transients

- An abrupt reduction in the alternator load causes a positive voltage transient called "load dump." In a load dump transient the line voltage rises to 20V or 30V in a few μs, then decays exponentially with a time constant of about 100 μs, as shown in Figure 24. Much higher peak voltages and longer decay times have also been reported. The worst case load dump is caused by disconnecting a low battery from the alternator circuit while the alternator is running. Normally this would happen intermittently when the battery terminal connections are defective.
- When the ignition is turned off, as the field excitation decays, the line voltage can go to between
 -40V and -100V for 100 \(\mu \text{s} \) or more.
- Miscellaneous solenoid switching transients, such as the one shown in Figure 25, can drive the line to + or -200V to 400V for several μs.

 Mutual coupling between unshielded wires in long harnesses can induce 100V and 200V transients in unprotected circuits.

What all this adds up to is that people in the business of building systems for automotive applications need a comprehensive testing program. An SAE guideline which describes the automotive environment is available to designers: SAE J1211, "Recommended Environmental Practices for Electronic Equipment Design," 1980 SAE Handbook, Part 1, pp. 22.80–22.96.

Some suggestions for protecting circuitry are shown in Figure 26. A transient suppressor is placed in front of the regulator chip to protect it. Since the rise times in these transients are not like those in ESD pulses, lead inductance is less critical and conventional devices can be used. The regulator itself is pretty much of a necessity, since a load dump transient is simply not going to be removed by any conventional LC or RC filter.




Figure 25. Transient Created by De-energizing an Air Conditioning Clutch Solenoid




Figure 26. Use of Transient Suppressors in Automotive Applications

Special I/O interfacing is also required, because of the need for high tolerance to voltage transients, input noise, input/output isolation, etc. In addition, switches that are being monitored or driven by these buffers are usually referenced to chassis ground instead of signal ground, and in a car there can be many volts difference between the two. I/O interfacing is discussed in Reference 2.

The EMC Education committee has available a video tape: "Introduction to EMC—A Video Training Tape," by Henry Ott. Don White Consultants offers a series of training courses on many different aspects of electromagnetic compatibility. Most organizations that sponsor EMC courses also offer in-plant presentations.

Parting Thoughts

The main sources of information for this Application Note were the references by Ott and by White. Reference 5 is probably the finest treatment currently available on the subject. The other references provided specific information as cited in the text.

Courses and seminars on the subject of electromagnetic interference are given regularly throughout the year. Information on these can be obtained from:

IEEE Electromagnetic Compatibility Society EMC Education Committee 345 East 47th Street New York, NY 10017

Don White Consultants, Inc. International Training Centre P.O. Box D Gainesville, VA 22065 Phone: (703) 347-0030

9-21



REFERENCES

- 1. Clark, O.M., "Electrostatic Discharge Protection Using Silicon Transient Suppressors," *Proceedings of the Electrical Overstress/Electrostatic Discharge Symposium*. Reliability Analysis Center, Rome Air Development Center, 1979.
- 2. Kearney, M; Shreve, J.; and Vincent, W., "Microprocessor Based Systems in the Automobile: Custom Integrated Circuits Provide an Effective Interface," *Electronic Engine Management and Driveline Control Systems*, SAE Publication SP-481, 810160, pp. 93-102.
- 3. King, W.M. and Reynolds, D., "Personnel Electrostatic Discharge: Impulse Waveforms Resulting From ESD of Humans Directly and Through Small Hand-Held Metallic Objects Intervening in the Discharge Path," Proceedings of the IEEE Symposium on Electromagnetic Compatibility, pp. 577-590, Aug. 1981.
- 4. Ott, H., "Digital Circuit Grounding and Interconnection," *Proceedings of the IEEE Symposium on Electromagnetic Compatibility*, pp. 292-297, Aug. 1981.
- 5. Ott, H., Noise Reduction Techniques in Electronic Systems. New York: Wiley, 1976.
- 6. 1981 Interference Technology Engineers' Master (ITEM) Directory and Design Guide. R. and B. Enterprises, P.O. Box 328, Plymouth Meeting, PA 19426.

- 7. SAE J1211, "Recommended Environmental Practices for Electronic Equipment Design," 1980 SAE Handbook, Part 1, pp. 22.80-22.96.
- 8. Smith, L., "A Watchdog Circuit for Microcomputer Based Systems," *Digital Design*, pp. 78, 79, Nov. 1979.
- 9. TranZorb Quick Reference Guide. General Semiconductor Industries, P.O. Box 3078, Tempe, AZ 85281.
- 10. Tucker, T.J., "Spark Initiation Requirements of a Secondary Explosive," *Annals of the New York Academy of Sciences*, Vol 152, Article I, pp. 643-653, 1968.
- 11. White, D., Electromagnetic Interference and Compatibility, Vol. 3: EMI Control Methods and Techniques. Don White Consultants, 1973.
- 12. White, D., EMI Control in the Design of Printed Circuit Boards and Backplanes. Don White Consultants. 1981.
- 13. Yarkoni, B. and Wharton, J., "Designing Reliable Software for Automotive Applications," *SAE Transactions*, 790237, July 1979.



APPLICATION NOTE

AP-155

June 1983

Oscillators for Microcontrollers

TOM WILLIAMSON
MICROCONTROLLER
TECHNICAL MARKETING



INTRODUCTION

Intel's microcontroller families (MCS®-48, MCS®-51, and iACX-96) contain a circuit that is commonly referred to as the "on-chip oscillator". The on-chip circuitry is not itself an oscillator, of course, but an amplifier that is suitable for use as the amplifier part of a feedback oscillator. The data sheets and Microcontoller Handbook show how the on-chip amplifier and several off-chip components can be used to design a working oscillator. With proper selection of off-chip components, these oscillator circuits will perform better than almost any other type of clock oscillator, and by almost any criterion of excellence. The suggested circuits are simple, economical, stable, and reliable.

We offer assistance to our customers in selecting suitable off-chip components to work with the on-chip oscillator circuitry. It should be noted, however, that Intel cannot assume the responsibility of writing specifications for the off-chip components of the complete oscillator circuit, nor of guaranteeing the performance of the finished design in production, anymore than a transistor manufacturer, whose data sheets show a number of suggested amplifier circuits, can assume responsibility for the operation, in production, of any of them.

We are often asked why we don't publish a list of required crystal or ceramic resonator specifications, and recommend values for the other off-chip components. This has been done in the past, but sometimes with consequences that were not intended.

Suppose we suggest a maximum crystal resistance of 30 ohms for some given frequency. Then your crystal supplier tells you the 30-ohm crystals are going to cost twice as much as 50-ohm crystals. Fearing that Intel will not "guarantee operation" with 50-ohm crystals, you order the expensive ones. In fact, Intel guarantees only what is embodied within an Intel product. Besides, there is no reason why 50-ohm crystals couldn't be used, if the other off-chip components are suitably adjusted.

Should we recommend values for the other off-chip components? Should we do it for 50-ohm crystals or 30-ohm crystals? With respect to what should we optimize their selection? Should we minimize start-up time or maximize frequency stability? In many applications, neither start-up time nor frequency stability are particularly critical, and our "recommendations" are only restricting your system to unnecessary tolerances. It all depends on the application.

Although we will neither "specify" nor "recommend" specific off-chip components, we do offer assistance in these tasks. Intel application engineers are available to provide whatever technical assistance may be needed or desired by our customers in designing with Intel products.

This Application Note is intended to provide such assistance in the design of oscillator circuits for microcontroller systems. Its purpose is to describe in a practical manner how oscillators work, how crystals and ceramic resonators work (and thus how to spec them), and what the on-chip amplifier looks like electronically and what its operating characteristics are. A BASIC program is provided in Appendix II to assist to designer in determining the effects of changing individual parameters. Suggestions are provided for establishing a pre-production test program.

FEEDBACK OSCILLATORS

Loop Gain

Figure 1 shows an amplifier whose output line goes into some passive network. If the input signal to the amplifier is v_1 , then the output signal from the amplifier is $v_2 = Av_1$ and the output signal from the passive network is $v_3 = \beta v_2 = \beta Av_1$. Thus βA is the overall gain from terminal 1 to terminal 3.




Figure 1. Factors in Loop Gain

Now connect terminal 1 to terminal 3, so that the signal path forms a loop: 1 to 2 to 3, which is also 1. Now we have a feedback loop, and the gain factor βA is called the *loop gain*.

Gain factors are complex numbers. That means they have a magnitude and a phase angle, both of which vary with frequency. When writing a complex number, one must specify both quantities, magnitude and angle. A number whose magnitude is 3, and whose angle is 45 degrees is commonly written this way: $3\angle 45^\circ$. The number 1 is, in complex number notation, $1\angle 0^\circ$, while -1 is $1\angle 180^\circ$.

By closing the feedback loop in Figure 1, we force the equality

$$v_1 = \beta A v_1$$

This equation has two solutions:

1)
$$v_1 = 0$$
;

2)
$$\beta A = 1 \angle 0^{\circ}$$
.



In a given circuit, either or both of the solutions may be in effect. In the first solution the circuit is quiescent (no output signal). If you're trying to make an oscillator, a no-signal condition is unacceptable. There are ways to guarantee that the second solution is the one that will be in effect, and that the quiescent condition will be excluded.

How Feedback Oscillators Work

A feedback oscillator amplifies its own noise and feeds it back to itself in exactly the right phase, at the oscillation frequency, to build up and reinforce the desired oscillations. Its ability to do that depends on its loop gain. First, oscillations can occur only at the frequency for which the loop gain has a phase angle of 0 degrees. Second build-up of oscillations will occur only if the loop gain exceeds 1 at the frequency. Build-up continues until nonlinearities in the circuit reduce the average value of the loop gain to exactly 1.

Start-up characteristics depend on the small-signal properties of the circuit, specifically, the small-signal loop gain. Steady-state characteristics of the oscillator depend on the large-signal properties of the circuit, such as the transfer curve (output voltage vs. input voltage) of the amplifier, and the clamping effect of the input protection devices. These things will be discussed more fully further on. First we will look at the basic operation of the particular oscillator circuit, called the "positive reactance" oscillator.

The Positive Reactance Oscillator

Figure 2 shows the configuration of the positive reactance oscillator. The inverting amplifier, working into the impedance of the feedback network, produces an output signal that is nominally 180 degrees out of phase with its input. The feedback network must provide an additional 180 degrees phase shift, such that the overall loop gain has zero (or 360) degrees phase shift at the oscillation frequency.




Figure 2. Positive Reactance Oscillator

In order for the loop gain to have zero phase angle it is necessary that the feedback element $Z_{\rm f}$ have a positive reactance. That is, it must be inductive. Then, the frequency at which the phase angle is zero is approximately the frequency at which

$$X_f = \frac{+1}{\omega C}$$

where X_f is the reactance of Z_f (the total Z_f being $R_f + jX_f$, and C is the series combination of C_{X1} and C_{X2} .

$$C = \frac{C_{X1} C_{X2}}{C_{X1} + C_{X2}}$$

In other words, Z_f and C form a parallel resonant circuit.

If Z_f is an inductor, then $X_f = \omega L$, and the frequency at which the loop gain has zero phase is the frequency at which

$$\omega L = \frac{1}{\omega C}$$

or

$$\omega = \frac{1}{\sqrt{LC}}$$

Normally, Z_f is not an inductor, but it must still have a positive reactance in order for the circuit to oscillate. There are some piezoelectric devices on the market that show a positive reactance, and provide a more stable oscillation frequency than an inductor will. Quartz crystals can be used where the oscillation frequency is critical, and lower cost ceramic resonators can be used where the frequency is less critical.

When the feedback element is a piezoelectric device, this circuit configuration is called a Pierce oscillator. The advantage of piezoelectric resonators lies in their property of providing a wide range of positive reactance values over a very narrow range of frequencies. The reactance will equal $1/\omega C$ at some frequency within this range, so the oscillation frequency will be within the same range. Typically, the width of this range is



only 0.3% of the nominal frequency of a quartz crystal, and about 3% of the nominal frequency of a ceramic resonator. With relatively little design effort, frequency accuracies of 0.03% or better can be obtained with quartz crystals, and 0.3% or better with ceramic resonators.

QUARTZ CRYSTALS

The crystal resonator is a thin slice of quartz sandwiched between two electrodes. Electrically, the device looks pretty much like a 5 or 6 pF capacitor, except that over certain ranges of frequencies the crystal has a positive (i.e., inductive) reactance.

The ranges of positive reactance originate in the piezoelectric property of quartz: Squeezing the crystal generates an internal E-field. The effect is reversible: Applying an AC E-field causes the crystal to vibrate. At certain vibrational frequencies there is a mechanical resonance. As the E-field frequency approaches a frequency of mechanical resonance, the measured reactance of the crystal becomes positive, as shown in Figure 3.




Figure 3. Crystal Reactance vs. Frequency

Typically there are several ranges of frequencies wherein the reactance of the crystal is positive. Each range corresponds to a different mode of vibration in the crystal. The main resonsances are the so-called fundamental response and the third and fifth overtone responses.

The overtone responses shouldn't be confused with the harmonics of the fundamental. They're not harmonics, but different vibrational modes. They're not in general at exact integer multiples of the fundamental frequency. There will also be "spurious" responses, occurring typically a few hundred KHz above each main response.

To assure that an oscillator starts in the desired mode on power-up, something must be done to suppress the loop gain in the undesired frequency ranges. The crystal itself provides some protection against unwanted modes of oscillation; too much resistance in that mode, for example. Additionally, junction capacitances in the amplifying devices tend to reduce the gain at higher frequencies, and thus may discriminate against unwanted modes. In some cases a circuit fix is necessary, such as inserting a trap, a phase shifter, or ferrite beads to kill oscillations in unwanted modes.

Crystal Parameters

Equivalent Circuit

Figure 4 shows an equivalent circuit that is used to represent the crystal for circuit analysis.

The R_1 - L_1 - C_1 branch is called the motivational arm of the crystal. The values of these parameters derive from the mechanical properties of the crystal and are constant for a given mode of vibration. Typical values for various nominal frequencies are shown in Table 1.




Figure 4. Quartz Crystal: Symbol and Equivalent Circuit

 C_0 is called the shunt capacitance of the crystal. This is the capacitance of the crystal's electrodes and the mechanical holder. If one were to measure the reactance of the crystal at a freuqency far removed from a resonance frequency, it is the reactance of this capacitance that would be measured. It's normally 3 to 7 pF.

Table 1. Typical Crystal Parameters

Frequency MHz	R ₁ ohms	L ₁ mH	C ₁ pF	C ₀			
2	100	520	0.012	4			
4.608	36	117	0.010	2.9			
11.25	19	8.38	0.024	5.4			



The series resonant frequency of the crystal is the frequency at which L_1 and C_1 are in resonance. This frequency is given by

$$f_{S} = \frac{1}{2\pi\sqrt{L_{1}C_{1}}}$$

At this frequency the impedance of the crystal is R_1 in parallel with the reactance of C_0 . For most purposes, this impedance is taken to be just R_1 , since the reactance of C_0 is so much larger than R_1 .

Load Capacitance

A crystal oscillator circuit such as the one shown in Figure 2 (redrawn in Figure 5) operates at the frequency for which the crystal is antiresonant (ie, parallel-resonant) with the total capacitance across the crystal terminals external to the crystal. This total capacitance external to the crystal is called the load capacitance.

As shown in Figure 5, the load capacitance is given by

$$C_{L} = \frac{C_{X1} C_{X2}}{C_{X1} + C_{X2}} + C_{stray}$$

The crystal manufacturer needs to know the value of $C_{\rm L}$ in order to adjust the crystal to the specified frequency.




Figure 5. Load Capacitance

The adjustment involves putting the crystal in series with the specified C_L , and then "trimming" the crystal to obtain resonance of the series combination of the crystal and C_L at the specified frequency. Because of the high Q of the crystal, the resonant frequency of the series combination of the crystal and C_L is the same as

the antiresonant frequency of the *parallel* combination of the crystal and C_L . This frequency is given by

$$f_{a} = \frac{1}{2\pi\sqrt{L_{1}C_{1}(C_{L} + C_{0})/(C_{1} + C_{L} + C_{0})}}$$

These frequency formulas are derived (in Appendix A) from the equivalent circuit of the crystal, using the assumptions that the Q of the crystal is extremely high, and that the circuit external to the crystal has no effect on the frequency other than to provide the load capacitance C_L. The latter assumption is not precisely true, but it is close enough for present purposes.

"Series" vs. "Parallel" Crystals

There is no such thing as a "series cut" crystal as opposed to a "parallel cut" crystal. There are different cuts of crystal, having to do with the parameters of its motional arm in various frequency ranges, but there is no special cut for series or parallel operation.

An oscillator is series resonant if the oscillation frequency is f_s of the crystal. To operate the crystal at f_s , the amplifier has to be noninverting. When buying a crystal for such an oscillator, one does not specify a load capacitance. Rather, one specifies the loading condition as "series."

If a "series" crystal is put into an oscillator that has an inverting amplifier, it will oscillate in parallel resonance with the load capacitance presented to the crystal by the oscillator circuit, at a frequency slightly above f_s . In fact, at approximately

$$f_a = f_s \left(1 + \frac{C_1}{2(C_L + C_0)} \right)$$

This frequency would typically be about 0.02% above f_s .

Equivalent Series Resistance

The "series resistance" often listed on quartz crystal data sheets is the real part of the crystal impedance at the crystal's calibration frequency. This will be R1 if the calibration frequency is the series resonant frequency of the crystal. If the crystal is calibrated for parallel resonance with a load capacitance CL, the equivalent series resistance will be

$$ESR = R_1 \left(1 + \frac{C_0}{C_I} \right)^2$$

The crystal manufacturer measures this resistance at the calibration frequency during the same operation in which the crystal is adjusted to the calibration frequency.



Frequency Tolerance

Frequency tolerance as discussed here is not a requirement on the crystal, but on the complete oscillator. There are two types of frequency tolerances on oscillators: frequency accuracy and frequency stability. Frequency accuracy refers to the oscillator's ability to run at an exact specified frequency. Frequency stability refers to the constancy of the oscillation frequency.

Frequency accuracy requires mainly that the oscillator circuit present to the crystal the same load capacitance that it was adjusted for. Frequency stability requires mainly that the load capacitance be constant.

In most digital applications the accuracy and stability requirements on the oscillator are so wide that it makes very little difference what load capacitance the crystal was adjusted to, or what load capacitance the circuit actually presents to the crystal. For example, if a crystal was calibrated to a load capacitance of 25 pF, and is used in a circuit whose actual load capacitance is 50 pF, the frequency error on that account would be less than 0.01%.

In a positive reactance oscillator, the crystal only needs to be in the intended response mode for the oscillator to satisfy a 0.5% or better frequency tolerance. That's because for any load capacitance the oscillation frequency is certain to be between the crystal's resonant and anti-resonant frequencies.

Phase shifts that take place within the amplifier part of the oscillator will also affect frequency accuracy and stability. These phase shifts can normally be modeled as an "output capacitance" that, in the positive reactance oscillator, parallels C_{X2} . The predictability and constancy of this output capacitance over temperature and device sample will be the limiting factor in determining the tolerances that the circuit is capable of holding.

Drive Level

Drive level refers to the power dissipation in the crystal. There are two reasons for specifying it. One is that the parameters in the equivalent circuit are somewhat dependent on the drive level at which the crystal is calibrated. The other is that if the application circuit exceeds the test drive level by too much, the crystal may be damaged. Note that the terms "test drive level" and "rated drive level" both refer to the drive level at which the crystal is calibrated. Normally, in a microcontroller system, neither the frequency tolerances nor the power levels justify much concern for this specification. Some crystal manufacturers don't even require it for microprocessor crystals.

In a positive reactance oscillator, if one assumes the peak voltage across the crystal to be something in the neighborhood of $V_{\rm CC}$, the power dissipation can be approximated as

$$P = 2R_1 [\pi f (C_L + C_0) V_{CC}]^2$$

This formula is derived in Appendix A. In a 5V system, P rarely evaluates to more than a milliwatt. Crystals with a standard 1 or 2 mW drive level rating can be used in most digital systems.




Figure 6. Ceramic Resonator Impedance vs. Frequency (Test Data Supplied by NTK Technical Ceramics)

CERAMIC RESONATORS

Ceramic resonators operate on the same basic principles as a quartz crsytal. Like quartz crsytals, they are piezoelectric, have a reactance versus frequency curve similar to a crystal's, and an equivalent circuit that looks just like a crystal's (with different parameter values, however).

The frequency tolerance of a ceramic resonator is about two orders of magnitude wider than a crystal's, but the ceramic is somewhat cheaper than a crystal. It may be noted for comparison that quartz crystals with relaxed tolerances cost about twice as much as ceramic resonators. For purposes of clocking a microcontroller, the frequency tolerance is often relatively noncritical, and the economic consideration becomes the dominant factor.

Figure 6 shows a graph of impedance magnitude versus frequency for a 3.58 MHz ceramic resonator. (Note that Figure 6 is a graph of $|Z_f|$ versus frequency, where



as Figure 3 is a graph of X_f versus frequency.) A number of spurious responses are apparent in Figure 6. The manufacturers state that spurious responses are more prevalent in the lower frequency resonators (kHz range) than in the higher frequency units (MHz range). For our purposes only the MHz range ceramics need to be considered.




Figure 7. Ceramic Resonator: Symbol and Equivalent Circuit

Figure 7 shows the symbol and equivalent circuit for the ceramic resonator, both of which are the same as for the crystal. The parameters have different values, however, as listed in Table 2.

Table 2. Typical Ceramic Parameters

Frequency MHz	R ₁ ohms	L ₁ mH	C ₁ pF	C ₀ pF
3.58	7	0.113	19.6	140
6.0	8	0.094	8.3	60
8.0	7	0.092	4.6	40
11.0	10	0.057	3.9	30

Note that the motional arm of the ceramic resonator tends to have less resistance than the quartz crystal and also a vastly reduced L_1/C_1 ratio. This results in the motional arm having a Q (given by $(1/R_1)\sqrt{L_1/C_1}$) that is typically two orders of magnitude lower than that of a quartz crystal. The lower Q makes for a faster startup of the oscilaltor and for a less closely controlled frequency (meaning that circuitry external to the resonator will have more influence on the frequency than with a quartz crystal).

Another major difference is that the shunt capacitance of the ceramic resonator is an order of magnitude higher than C₀ of the quartz crystal and more dependent on the frequency of the resonator.

The implications of these differences are not all obvious, but some will be indicated in the section on Oscillator Calculations.

Specifications for Ceramic Resonators

Ceramic resonators are easier to specify than quartz crystals. All the vendor wants to know is the desired frequency and the chip you want it to work with. They'll supply the resonators, a circuit diagram showing the positions and values of other external components that may be required and a guarantee that the circuit will work properly at the specified frequency.

OSCILLATOR DESIGN CONSIDERATIONS

Designers of microcontroller systems have a number of options to choose from for clocking the system. The main decision is whether to use the "on-chip" oscillator or an external oscillator. If the choice is to use the on-chip oscillator, what kinds of external components are needed to make it operate as advertised? If the choice is to use an external oscillator, what type of oscillator should it be?

The decisions have to be based on both economic and technical requirements. In this section we'll discuss some of the factors that should be considered.




Figure 8. Using the "On-Chip" Oscillator

On-Chip Oscillators

In most cases, the on-chip amplifier with the appropriate external components provides the most economical solution to the clocking problem. Exceptions may arise in severe environments when frequency tolerances are tighter than about 0.01%.

The external components that need to be added are a positive reactance (normally a crystal or ceramic resonator) and the two capacitors C_{X1} and C_{X2} , as shown in Figure 8.

Crystal Specifications

Specifications for an appropriate crystal are not very critical, unless the frequency is. *Any* fundamental-mode crystal of medium or better quality can be used.



We are often asked what maximum crystal resistance should be specified. The best answer to this question is the lower the better, but use what's available. The crystal resistance will have some effect on start-up time and steady-state amplitude, but not so much that it can't be compensated for by appropriate selection of the capacitances C_{X1} and C_{X2} .

Similar questions are asked about specifications of load capacitance and shunt capacitance. The best advice we can give is to understand what these parameters mean and how they affect the operation of the circuit (that being the purpose of this Application Note), and then decide for yourself if such specifications are meaningful in your application or not. Normally, they're not, unless your frequency tolerances are tighter than about 0.1%.

Part of the problem is that crystal manufacturers are accustomed to talking "ppm" tolerances with radio engineers and simply won't take your order until you've filled out their list of specifications. It will help if you define your actual frequency tolerance requirements, both for yourself and to the crystal manufacturer. Don't pay for 0.003% crystals if your actual frequency tolerance is 1%.

Oscillation Frequency

The oscillation frequency is determined 99.5% by the crystal and up to about 0.5% by the circuit external to the crystal. The on-chip amplifier has little effect on the frequency, which is as it should be, since the amplifier parameters are temperature and process dependent.

The influence of the on-chip amplifier on the frequency is by means of its input and output (pin-to-ground) capacitances, which parallel C_{X1} and C_{X2}, and the XTAL1-to-XTAL2 (pin-to-pin) capacitance, which parallels the crystal. The input and pin-to-pin capacitances are about 7 pF each. Internal phase deviations from the nominal 180° can be modeled as an output capacitance of 25 to 30 pF. These deviations from the ideal have less effect in the positive reactance oscillator (with the inverting amplifer) than in a comparable series resonant oscillator (with the noninverting amplifier) for two reasons: first, the effect of the output capacitance is lessened, if not swamped, by the off-chip capacitor; secondly, the positive reactance oscillator is less sensitive, frequency-wise, to such phase errors.

Selection of C_{X1} and C_{X2}

Optimal values for the capacitors C_{X1} and C_{X2} depend on whether a quartz crystal or ceramic resonator is being used, and also on application-specific requirements on start-up time and frequency tolerance.

Start-up time is sometimes more critical in microcontroller systems than frequency stability, because of various reset and initialization requirements.

Less commonly, accuracy of the oscillator frequency is also critical, for example, when the oscillator is being used as a time base. As a general rule, fast start-up and stable frequency tend to pull the oscillator design in opposite directions.

Considerations of both start-up time and frequency stability over temperature suggest that C_{X1} and C_{X2} should be about equal and at least 20 pF. (But they don't have to be either.) Increasing the value of these capacitances above some 40 or 50 pF improves frequency stability. It also tends to increase the start-up time. There is a maximum value (several hundred pF, depending on the value of R_1 of the quartz or ceramic resonator) above which the oscillator won't start up at all

If the on-chip amplifier is a simple inverter, such as in the 8051, the user can select values for C_{X1} and C_{X2} between some 20 and 100 pF, depending on whether start-up time or frequency stability is the more critical parameter in a specific application. If the on-chip amplifier is a Schmitt Trigger, such as in the 8048, smaller values of C_{X1} must be used (5 to 30 pF), in order to prevent the oscillator from running in a relaxation mode.

Later sections in this Application Note will discuss the effects of varying C_{X1} and C_{X2} (as well as other parameters), and will have more to say on their selection.

Placement of Components

Noise glitches arriving at XTAL1 or XTAL2 pins at the wrong time can cause a miscount in the internal clock-generating circuitry. These kinds of glitches can be produced through capacitive coupling between the oscillator components and PCB traces carrying digital signals with fast rise and fall times. For this reason, the oscillator components should be mounted close to the chip and have short, direct traces to the XTAL1, XTAL2, and VSS pins.

Clocking Other Chips

There are times when it would be desirable to use the on-chip oscillator to clock other chips in the system.






Figure 9. Using the On-Chip Oscillator to Drive Other Chips

This can be done if an appropriate buffer is used. A TTL buffer puts too much load on the on-chip amplifier for reliable start-up. A CMOS buffer (such as the 74HC04) can be used, if it's fast enough and if its VIH and VIL specs are compatible with the available signal amplitudes. Circuits such as shown in Figure 9 might also be considered for these types of applications.

Clock-related signals are available at the TO pin in the MCS-48 products, at ALE in the MCS-48 and MCS-51 lines, and the iACX-96 controllers provide a CLKOUT signal.

External Oscillators

When technical requirements dictate the use of an external oscillator, the external drive requirements for the microcontroller, as published in the data sheet, must be carefully noted. The logic levels are not in general TTL-compatible. And each controller has its idiosyncracies in this regard. The 8048, for example, requires that both XTAL1 and XTAL2 be driven. The 8051 can be driven that way, but the data sheet suggest the simpler method of grounding XTAL1 and driving XTAL2. For this method, the driving source must be capable of sinking some current when XTAL2 is being driven low.

For the external oscillator itself, there are basically two choices: ready-made and home-grown.

TTL Crystal Clock Oscillator

The HS-100, HS-200, & HS-500 all-metal package series of oscillators are TTL compatible & fit a DIP layout. Standard electrical specifications are shown below. Variations are available for special applica-

Frequency Range: HS-100-3.5 MHz to 30 MHz

HS-200-225 KHz to 3.5 MHz HS-500-25 MHz to 60 MHz


Frequency Tolerance: ±0.1% Overall 0°C-70°C

Hermetically Sealed Package

Mass spectrometer leak rate max.

 1×10^{-8} atmos. cc/sec. of helium

Output Waveform



230659-12

INPUT								
,	HS-100		HS-200	HS-500				
	3.5 MHz-20 MHz	20 + MHz-30 MHz	225 KHz-4.0 MHz	25 MHz-60 MHz				
Supply Voltage (V _{CC}) Supply Current	5V ±10%	5V ±10%	5V ±10%	5V ±10%				
(I _{CC}) max.	30 mA	40 mA	85 mA	50 mA				
OUTPUT								
·	HS-100		HS-200	HS-500				
	3.5 MHz-20 MHz	20 + MHz-30 MHz	225 KHz-4.0 MHz	25 MHz-60 MHz				
V _{OH} (Logic "1") V _{OL} (Logic "0") Symmetry	+ 2.4V min. ¹ + 0.4V max. ³ 60/40% ⁵	+ 2.7V min. ² + 0.5V max. ⁴ 60/40% ⁵	+ 2.4V min. ¹ + 0.4V max. ³ 55/45% ⁵	+ 2.7V min. ² + 0.5V max. ⁴ 60/40% ⁵				
T _R , T _F (Rise & Fall Time) Output Short	< 10 ns ⁶	< 5, ns ⁶	< 15 ns ⁶	< 5 ns ⁶				
Circuit Current Output Load	18 mA min. 1 to 10 TTL Loads ⁷	40 mA min. 1 to 10 TTL Loads ⁸	18 mA min. 1 to 10 TTL Loads ⁷	40 mA min. 1 to 10 TTL Loads ⁸				

CONDITIONS

 $^{1}I_{0}$ source = $-400 \mu A$ max.

 $41_0 \text{ sink} = 20.00 \text{ mA max}.$

71.6 mA per load

 $2I_0$ source = -1.0 mA max.

 $5V_0 = 1.4V$

82.0 mA per load

 $3I_0 \sin k = 16.0 \text{ mA max.}$ 6(0.4V to 2.4V)

Figure 10. Pre-Packaged Oscillator Data*

^{*}Reprinted with the permission of © Midland-Ross Corporation 1982.



Prepackaged oscillators are available from most crystal manufacturers, and have the advantage that the system designer can treat the oscillator as a black box whose performance is guaranteed by people who carry many years of experience in designing and building oscillators. Figure 10 shows a typical data sheet for some prepackaged oscillators. Oscillators are also available with complementary outputs.

If the oscillator is to drive the microcontroller directly, one will want to make a careful comparison between the external drive requirements in the microcontroller data sheet and the oscillator's output logic levels and test conditions.

If oscillator stability is less critical than cost, the user may prefer to go with an in-house design. Not without some precautions, however.

It's easy to design oscillators that work. Almost all of them do work, even if the designer isn't too clear on why. The key point here is that *almost* all of them work. The problems begin when the system goes into production, and marginal units commence malfunctioning in the field. Most digital designers, after all, are not very adept at designing oscillators *for production*.

Oscillator design is somewhat of a black art, with the quality of the finished product being *very* dependent on the designer's experience and intuition. For that reason the most important consideration in any design is to have an adequate preproduction test program. Preproduction tests are discussed later in this Application Note. Here we will discuss some of the design options and take a look at some commonly used configurations.

Gate Oscillators versus Discrete Devices

Digital systems designers are understandably reluctant to get involved with discrete devices and their peculiarities (biasing techniques, etc.). Besides, the component count for these circuits tends to be quite a bit higher than what a digital designer is used to seeing for that amount of functionality. Nevertheless, if there are unusual requirements on the accuracy and stability of the clock frequency, it should be noted that discrete device oscillators can be tailored to suit the exact needs of the application and perfected to a level that would be difficult for a gate oscillator to approach.

In most cases, when an external oscillator is needed, the designer tends to rely on some form of a gate oscillator. A TTL inverter with a resistor connecting the output to the input makes a suitable inverting amplifier. The resistor holds the inverter in the transition region between logical high and low, so that at least for start-up purposes the inverter is a linear amplifier.

The feedback resistance has to be quite low, however, since it must conduct current sourced by the input pin without allowing the DC input voltage to get too far above the DC output voltage. For biasing purposes, the feedback resistance should not exceed a few k-ohms. But shunting the crystal with such a low resistance does not encourage start-up.




Figure 11. Commonly Used Gate Oscillators

Consequently, the configuration in Figure 11A might be suggested. By breaking R_f into two parts and AC-grounding the midpoint, one achieves the DC feedback required to hold the inverter in its active region, but without the negative signal feedback that is in effect telling the circuit *not* to oscillate. However, this biasing scheme will increase the start-up time, and relaxation-type oscillations are also possible.

A CMOS inverter, such as the 74HC04, might work better in this application, since a larger $R_{\rm f}$ can be used to hold the inverter in its linear region.

Logic gates tend to have a fairly low output resistance, which destabilizes the oscillator. For that reason a resistor Rx is often added to the feedback network, as shown in Figures 11A and B. At higher frequencies a 20 or 30 pF capacitor is sometimes used in the Rx position, to compensate for some of the internal propagation delay.

Reference 1 contains an excellent discussion of gate oscillators, and a number of design examples.



Fundamental versus Overtone Operation

It's easier to design an oscillator circuit to operate in the resonator's fundamental response mode than to design one for overtone operation. A quartz crystal whose fundamental response mode covers the desired frequency can be obtained up to some 30 MHz. For frequencies above that, the crystal might be used in an overtone mode.

Several problems arise in the design of an overtone oscillator. One is to stop the circuit from oscillating in the fundamental mode, which is what it would really rather do, for a number of reasons, involving both the amplifying device and the crystal. An additional problem with overtone operation is an increased tendency to spurious oscillations. That is because the R₁ of various spurious modes is likely to be about the same as R₁ of the intended overtone response. It may be necessary, as suggested in Reference 1, to specify a "spurious-to-main-response" resistance ratio to avoid the possibility of trouble.

Overtone oscillators are not to be taken lightly. One would be well advised to consult with an engineer who is knowledgeable in the subject during the design phase of such a circuit.

Series versus Parallel Operation

Series resonant oscillators use noninverting amplifiers. To make a noninverting amplifier out of logic gates requires that two inverters be used, as shown in Figure 12.

This type of circuit tends to be inaccurate and unstable in frequency over variations in temperature and $V_{\rm CC}$. It has a tendency to oscillate at overtones, and to oscillate through C_0 of the crystal or some stray capacitance rather than as controlled by the mechanical resonance of the crystal.

The demon in series resonant oscillators is the phase shift in the amplifier. The series resonant oscillator wants more than just a "noninverting" amplifier—it wants a zero phase-shift amplifier. Multistage noninverting amplifiers tend to have a considerably lagging phase shift, such that the crystal reactance must be capacitive in order to bring the total phase shift around the feedback loop back up to 0. In this mode, a "12 MHz" crystal may be running at 8 or 9 MHz. One can put a capacitor in series with the crystal to relieve the crystal of having to produce all of the required phase shift, and bring the oscillation frequency closer to fs. However, to further complicate the situation, the amplifier's phase shift is strongly dependent on frequency, temperature, VCC, and device sample.




Figure 12. "Series Resonant" Gate Oscillator

Positive reactance oscillators ("parallel resonant") use inverting amplifiers. A single logic inverter can be used for the amplifier, as in Figure 11. The amplifier's phase shift is less critical, compared to a series resonant circuit, and since only one inverter is involved there's less phase error anyway. The oscillation frequency is effectively bounded by the resonant and antiresonant frequencies of the crystal itself. In addition, the feedback network includes capacitors that parallel the input and output terminals of the amplifier, thus reducing the effect of unpredictable capacitances at these points.

MORE ABOUT USING THE "ON-CHIP" OSCILLATORS

In this section we will describe the on-chip inverters on selected microcontrollers in some detail, and discuss criteria for selecting components to work with them. Future data sheets will supplement this discussion with updates and information pertinent to the use of each chip's oscillator circuitry.

Oscillator Calculations

Oscillator design, though aided by theory, is still largely an empirical exercise. The circuit is inherently nonlinear, and the normal analysis parameters vary with instantaneous voltage. In addition, when dealing with the on-chip circuitry, we have FETs being used as resistors, resistors being used as interconnects, distributed delays, input protection devices, parasitic junctions, and processing variations.

Consequently, oscillator calculations are never very precise. They can be useful, however, if they will at least indicate the effects of *variations* in the circuit parameters on start-up time, oscillation frequency, and steady-state amplitude. Start-up time, for example, can be taken as an indication of start-up reliability. If preproduction tests indicate a possible start-up problem, a relatively inexperienced designer can at least be made aware of what parameter may be causing the marginality, and what direction to go in to fix it.






Figure 13. Oscillator Circuit Model Used in Start-Up Calculations

The analysis used here is mathematically straightforward but algebraically intractable. That means it's relatively easy to understand and program into a computer, but it will not yield a neat formula that gives, say, steady-state amplitude as a function of this or that list of parameters. A listing of a BASIC program that implements the analysis will be found in Appendix II.

When the circuit is first powered up, and before the oscillations have commenced (and if the oscillations fail to commence), the oscillator can be treated as a small signal linear amplifier with feedback. In that case, standard small-signal analysis techniques can be used to determine start-up characteristics. The circuit model used in this analysis is shown in Figure 13.

The circuit approximates that there are no high-frequency effects within the amplifier itslef, such that its high-frequency behavior is dominated by the load impedance Z_L . This is a reasonable approximation for single-stage amplifiers of the type used in 8051-type devices: Then the gain of the amplifier as a function of frequency is

$$A = \frac{A_V Z_L}{Z_L + R_0}$$




Figure 14. Loop Gain versus Frequency (4.608 MHz Crystal)

The gain of the feedback network is

$$\beta = \frac{Z_i}{Z_i + Z_f}$$

And the loop gain is

$$\beta A = \frac{Z_i}{Z_i + Z_f} \times \frac{A_v Z_L}{Z_L + R_0}$$

The impedances Z_L , Z_f , and Z_i are defined in Figure 13B.

Figure 14 shows the way the loop gain thus calculated (using typical 8051-type parameters and a 4.608 MHz crystal) varies with frequency. The frequency of interest is the one for which the phase of the loop gain is zero. The accepted criterion for start-up is that the magnitude of the loop gain must exceed unity at this frequency. This is the frequency at which the circuit is in resonance. It corresponds very closely with the antiresonant frequency of the motional arm of the crystal in parallel with $C_{\rm L}$.

Figure 15 shows the way the loop gain varies with frequency when the parameters of a 3.58 MHz ceramic resonator are used in place of a crystal (the amplifier parameters being typical 8051, as in Figure 14). Note the different frequency scales.






Figure 15. Loop Gain versus Frequency (3.58 MHz Ceramic)

Start-Up Characteristics

It is common, in studies of feedback systems, to examine the behavior of the closed loop gain as a function of complex frequency $\mathbf{s} = \boldsymbol{\sigma} + \mathbf{j}\boldsymbol{\omega}$; specifically, to determine the location of its poles in the complex plane. A pole is a point on the complex plane where the gain function goes to infinity. Knowledge of its location can be used to predict the response of the system to an input disturbance.

The way that the response function depends on the location of the poles is shown in Figure 16. Poles in the left-half plane cause the response function to take the form of a damped sinusoid. Poles in the right-half plane cause the response function to take the form of an exponentially growing sinusoid. In general,

$$v(t) \sim e^{at} \sin (\omega t + \theta)$$

where a is the real part of the pole frequency. Thus if the pole is in the right-half plane, a is positive and the sinusoid grows. If the pole is in the left-half plane, a is negative and the sinusoid is damped.

The same type of analysis can usefully be applied to oscillators. In this case, however, rather than trying to ensure that the poles are in the left-half plane, we would seek to ensure that they're in the *right*-half plane. An exponentially growing sinusoid is exactly what is wanted from an oscillator that has just been powered up.




Figure 16. Do You Know Where Your Poles Are Tonight?

The gain function of interest in oscillators is $1/(1 - \beta A)$. Its poles are at the complex frequencies where $\beta A = 1 \angle 0^\circ$, because that value of βA causes the gain function to go to infinity. The oscillator will start up if the real part of the pole frequency is positive. More importantly, the *rate* at which it starts up is indicated by how *much* greater than 0 the real part of the pole frequency is

The circuit in Figure 13B can be used to find the pole frequencies of the oscillator gain function. All that needs to be done is evaluate the impedances at complex frequencies $\sigma + j\omega$ rather than just at ω , and find the value of $\sigma + j\omega$ for which $\beta A = 120^{\circ}$. The larger that value of σ is, the faster the oscillator will start up.

Of course, other things besides pole frequencies, things like the VCC rise time, are at work in determining the start-up time. But to the extend that the pole frequencies do affect start-up time, we can obtain results like those in Figures 17 and 18.

To obtain these figures the pole frequencies were computed for various values of capacitance C_X from XTAL1 and XTAL2 to ground (thus $C_{X1} = C_{X2} = C_X$). Then a "time constant" for start-up was calculated as $T_s = \frac{1}{\sigma}$ where σ is the real part of the pole frequency (rad/sec), and this time constant is plotted versus C_X .






Figure 17. Oscillator Start-Up (4.608 MHz Crystal from Standard Crystal Corp.)

A short time constant means faster start-up. A long time constant means slow start-up. Observations of actual start-ups are shown in the figures. Figure 17 is for a typical 8051 with a 4.608 MHz crystal supplied by Standard Crystal Corp., and Figure 18 is for a typical 8051 with a 3.58 MHz ceramic resonator supplied by NTK Technical Ceramics, Ltd.

It can be seen in Figure 17 that, for this crystal, values of C_X between 30 and 50 pF minimize start-up time, but that the exact value in this range is not particularly important, even if the start-up time itself is critical.

As previously mentioned, start-up time can be taken as an indication of start-up reliability. Start-up problems are normally associated with $C_{\rm X1}$ and $C_{\rm X2}$ being too small or too large for a given resonator. If the parameters of the resonator are known, curves such as in Figure 17 or 18 can be generated to define acceptable ranges of values for these capacitors.

As the oscillations grow in amplitude, they reach a level at which they undergo severe clipping within the amplifier, in effect reducing the amplifier gain. As the amplifier gain decreases, the poles move towards the $j\omega$ axis. In steady-state, the poles are on the $j\omega$ axis and the amplitude of the oscillations is constant.




Figure 18. Oscillator Start-Up (3.58 MHz Ceramic Resonator from NTK Technical Ceramics)






Figure 19. Calculated and Experimental Steady-State Amplitudes vs. Bulk Capacitance from XTAL1 and XTAL2 to Ground

Steady-State Characteristics

Steady-state analysis is greatly complicated by the fact that we are dealing with large signals and nonlinear circuit response. The circuit parameters vary with instantaneous voltage, and a number of clamping and clipping mechanisms come into play. Analyses that take all these things into account are too complicated to be of general use, and analyses that don't take them into account are too inaccurate to justify the effort.

There is a steady-state analysis in Appendix B that takes some of the complications into account and ignores others. Figure 19 shows the way the steady-state amplitudes thus calculated (using typical 8051 parameters and a 4.608 MHz crystal) vary with equal bulk capacitance placed from XTAL1 and XTAL2 to ground. Experimental results are shown for comparison.

The waveform at XTAL1 is a fairly clean sinusoid. Its negative peak is normally somewhat below zero, at a level which is determined mainly by the input protection circuitry at XTAL1.

The input protection circuitry consists of an ohmic resistor and an enhancement-mode FET with the gate

and source connected to ground (VSS), as shown in Figure 20 for the 8051, and in Figure 21 for the 8048. Its function is to limit the positive voltage at the gate of the input FET to the avalanche voltage of the drain junction. If the input pin is driven below VSS, the drain and source of the protection FET interchange roles, so its gate is connected to what is now the drain. In this condition the device resembles a diode with the anode connected to VSS.

There is a parasitic pn junction between the ohmic resistor and the substrate. In the ROM parts (8015, 8048, etc.) the substrate is held at approximately -3V by the on-chip back-bias generator. In the EPROM parts (8751, 8748, etc.) the substrate is connected to VSS.

The effect of the input protection circuitry on the oscillator is that if the XTAL1 signal goes negative, its negative peak is clamped to $-V_{DS}$ of the protection FET in the ROM parts, and to about -0.5V in the EPROM parts. These negative voltages on XTAL1 are in this application self-limiting and nondestructive.

The clamping action does, however, raise the DC level at XTAL1, which in turn tends to reduce the positive peak at XTAL2. The waveform at XTAL2 resembles a sinusoid riding on a DC level, and whose negative peaks are clipped off at zero.

Since it's normally the XTAL2 signal that drives the internal clocking circuitry, the question naturally arises as to how large this signal must be to reliably do its job. In fact, the XTAL2 signal doesn't have to meet the same VIH and VIL specifications that an external driver would have to. That's because as long as the oscillator is working, the on-chip amplifier is driving itself through its own 0-to-1 transition region, which is very nearly the same as the 0-to-1 transition region in the internal buffer that follows the oscillator. If some processing variations move the transition level higher or lower, the on-chip amplifier tends to compensate for it by the fact that its own transition level is correspondingly higher or lower. (In the 8096, it's the XTAL1 signal that drives the internal clocking circuitry, but the same concept applies.)

The main concern about the XTAL2 signal amplitude is an indication of the general health of the oscillator. An amplitude of less than about 2.5V peak-to-peak indicates that start-up problems could develop in some units (with low gain) with some crystals (with high R_1). The remedy is to either adjust the values of C_{X1} and/or C_{X2} or use a crystal with a lower R_1 .

The amplitudes at XTAL1 and XTAL2 can be adjusted by changing the ratio of the capacitors from XTAL1 and XTAL2 to ground. Increasing the XTAL2 capacitance, for example, decreases the amplitude at XTAL2 and increases the amplitude at XTAL1 by about the same amount. Decreasing both caps increases both amplitudes.



Pin Capacitance

Internal pin-to-ground and pin-to-pin capacitances at XTAL1 and XTAL2 will have some effect on the oscillator. These capacitances are normally taken to be in the range of 5 to 10 pF, but they are extremely difficult to evaluate. Any measurement of one such capacitance will necessarily include effects from the others. One advantage of the positive reactance oscillator is that the pin-to-ground capacitances are paralleled by external bulk capacitors, so a precise determination of their value is unnecessary. We would suggest that there is little justification for more precision than to assign them a value of 7 pF (XTAL1-to-ground and XTAL1-to-XTAL2). This value is probably not in error by more than 3 or 4 pF.

The XTAL2-to-ground capacitance is not entirely "pin capacitance," but more like an "equivalent output capacitance" of some 25 to 30 pF, having to include the effect of internal phase delays. This value will vary to some extent with temperature, processing, and frequency.

MCS®-51 Oscillator

The on-chip amplifier on the HMOS MCS-51 family is shown in Figure 20. The drain load and feedback "resistors" are seen to be field-effect transistors. The drain load FET, R_D , is typically equivalent to about 1K to 3 K-ohms. As an amplifier, the low frequency voltage gain is normally between -10 and -20, and the output resistance is effectively R_D .




Figure 20. MCS®-51 Oscillator Amplifier

The 80151 oscillator is normally used with equal bulk capacitors placed externally from XTAL1 to ground and from XTAL2 to ground. To determine a reasonable value of capacitance to use in these positions, given a crystal of ceramic resonator of known parameters, one can use the BASIC analysis in Appendix II to generate curves such as in Figures 17 and 18. This procedure will define a range of values that will minimize start-up time. We don't suggest that smaller values be

used than those which minimize start-up time. Larger values than those can be used in applications where increased frequency stability is desired, at some sacrifice in start-up time.

Standard Crystal Corp. (Reference 8) studied the use of their crystals with the MCS-51 family using skew sample supplied by Intel. They suggest putting 30 pF capacitors from XTAL1 and XTAL2 to ground, if the crystal is specified as described in Reference 8. They noted that in that configuration and with crystals thus specified, the frequency accuracy was $\pm 0.01\%$ and the frequency stability was $\pm 0.005\%$, and that a frequency accuracy of $\pm 0.005\%$ could be obtained by substituting a 25 pF fixed cap in parallel with a 5–20 pF trimmer for one of the 30 pF caps.

MCS-51 skew samples have also been supplied to a number of ceramic resonator manufacturers for characterization with their products. These companies should be contacted for application information on their products. In general, however, ceramics tend to want somewhat larger values for C_{X1} and C_{X2} than quartz crystals do. As shown in Figure 18, they start up a lot faster that way.

In some application the actual frequency tolerance required is only 1% or so, the user being concerned mainly that the circuit *will* oscillate. In that case, C_{X1} and C_{X2} can be selected rather freely in the range of 20 to 80 pF.

As you can see, "best" values for these components and their tolerances are strongly dependent on the application and its requirements. In any case, their suitability should be verified by environmental testing before the design is submitted to production.

MCS®-48 Oscillator

The NMOS and HMOS MCS-48 oscillator is shown in Figure 21. It differs from the 8051 in that its inverting




Figure 21. MCS®-48 Oscillator Amplifier






Figure 22. Schmitt Trigger Characteristic

amplifier is a Schmitt Trigger. This configuration was chosen to prevent crosstalk from the TO pin, which is adjacent to the XTAL1 pin.

All Schmitt Trigger circuits exhibit a hysteresis effect, as shown in Figure 22. The hysteresis is what makes it less sensitive to noise. The same hysteresis allows any Schmitt Trigger to be used as a relaxation oscillator. All you have to do is connect a resistor from output to input, and a capacitor from input to ground, and the circuit oscillates in a relaxation mode as follows.

If the Schmitt Trigger output is at a logic high, the capacitor commences charging through the feedback resistor. When the capacitor voltage reaches the upper trigger point (UTP), the Schmitt Trigger output switches to a logic low and the capacitor commences discharging through the same resistor. When the capacitor voltage reaches the lower trigger point (LTP), the Schmitt Trigger output switches to a logic high again, and the sequence repeats. The oscillation frequency is determined by the RC time constant and the hysteresis voltage, UTP-LTP.

The 8048 can oscillate in this mode. It has an internal feedback resistor. All that's needed is an external capacitor from XTAL1 to ground. In fact, if a smaller external feedback resistor is added, an 8048 system could be designed to run in this mode. *Do it at your own risk!* This mode of operation is not tested, specified, documented, or encouraged in any way by Intel for the 8048. Future steppings of the device might have a different type of inverting amplifier (one more like the 8051). The CHMOS members of the MCS-48 family do not use a Schmitt Trigger as the inverting amplifier.

Relaxation oscillations in the 8048 must be avoided, and this is the major objective in selecting the off-chip components needed to complete the oscillator circuit.

When an 8048 is powered up, if VCC has a short rise time, the relaxation mode starts first. The frequency is normally about 50 KHz. The resonator mode builds more slowly, but it eventually takes over and dominates the operation of the cirucit. This is shown in Figure 23A.

Due to processing variations, some units seem to have a harder time coming out of the relaxation mode, particularly at low temperatures. In some cases the resonator oscillations may fail entirely, and leave the device in the relaxation mode. Most units will stick in the relaxation mode at any temperature if C_{X1} is larger than about 50 pF. Therefore, C_{X1} should be chosen with some care, particularly if the system must operate at lower temperatures.

One method that has proven effective in all units to -40° C is to put 5 pF from XTAL1 to ground and 20 pF from XTAL2 to ground. Unfortunately, while this method does discourage the relaxation mode, it is not an optimal choice for the resonator mode. For one thing, it does not swamp the pin capacitance. Also, it makes for a rather high signal level at XTAL1 (8 or 9 volts peak-to-peak).

The question arises as to whether that level of signal at XTLA1 might damage the chip. Not to worry. The negative peaks are self-limiting and nondestructive. The positive peaks could conceivably damage the oxide, but in fact, NMOS chips (eg, 8048) and HMOS chips (eg, 8048H) are tested to a much higher voltage than that. The technology trend, of course, is to thinner oxides, as the devices shrink in size. For an extra margin of safety, the HMOS II chips (eg, 8048AH) have an internal diode clamp at XTAL1 to VCC.

In reality, $C_{\rm X1}$ doesn't have to be quite so small to avoid relaxation oscillations, if the minimum operating temperature is not $-40^{\circ}{\rm C}$. For less severe temperature requirements, values of capacitance selected in much the same way as for an 8051 can be used. The circuit should be tested, however, at the system's lowest temperature limit.

Additional security against relaxation oscillations can be obtained by putting a 1M-ohm (or larger) resistor from XTAL1 to VCC. Pulling up the XTAL1 pin this way seems to discourage relaxation oscillations as effectively as any other method (Figure 23B).

Another thing that discourages relaxation oscillations is low VCC. The resonator mode, on the other hand is much less sensitive to VCC. Thus if VCC comes up relatively slowly (several milliseconds rise time), the resonator mode is normally up and running before the relaxation mode starts (in fact, before VCC has even reached operating specs). This is shown in Figure 23C.

A secondary effect of the hysteresis is a shift in the oscillation frequency. At low frequencies, the output signal from an inverter without hysteresis leads (or lags) the input by 180 degrees. The hysteresis in a Schmitt Trigger, however, causes the output to lead the

input by less than 180 degrees (or lag by more than 180 degrees), by an amount that depends on the signal amplitude, as shown in Figure 24. At higher frequencies, there are additional phase shifts due to the various reactances in the circuit, but the phase shift due to the hysteresis is still present. Since the total phase shift in the oscillator's loop gain is necessarily 0 or 360 degrees, it is apparent that as the oscillations build up, the frequency has to change to allow the reactances to compensate for the hysteresis. In normal operation, this additional phase shift due to hysteresis does not exceed a few degrees, and the resulting frequency shift is negligible.

Kyocera, a ceramic resonator manufacturer, studied the use of some of their resonators (at 6.0 MHz, 8.0 MHz, and 11.0 MHz) with the 8049H. Their conclusion as to the value of capacitance to use at XTAL1 and XTAL2 was that 33 pF is appropriate at all three frequencies. One should probably follow the manufacturer's recommendations in this matter, since they will guarantee operation.

Whether one should accept these recommendations and guarantees without further testing is, however, another matter. Not all users have found the recommendations to be without occasional problems. If you run into diffi-




Figure 23. Relaxation Oscillations in the 8048



culties using their recommendations, both Intel and the ceramic resonator manufacturer want to know about it. It is to their interest, and ours, that such problems be resolved.




Figure 24. Amplitude—Dependent Phase Shift in Schmitt Trigger

Preproduction Tests

An oscillator design should never be considered ready for production until it has proven its ability to function acceptably well under worst-case environmental conditions and with parameters at their worst-case tolerance limits. Unexpected temperature effects in parts that may already be near their tolerance limits can prevent start-up of an oscillator that works perfectly well on the bench. For example, designers often overlook temperature effects in ceramic capacitors. (Some ceramics are down to 50% of their room-temperature values at $-20^{\circ}\mathrm{C}$ and $+60^{\circ}\mathrm{C}$). The problem here isn't just one of frequency stability, but also involves start-up time and steady-state amplitude. There may also be temperature effects in the resonator and amplifier.

It will be helpful to build a test jig that will allow the oscillator circuit to be tested independently of the rest of the system. Both start-up and steady-state characteristics should be tested. Figure 25 shows the circuit that




Figure 25. Oscillator Test Circuit and Software



was used to obtain the oscillator start-up photographs in this Application Note. This circuit or a modified version of it would make a convenient test vehicle. The oscillator and its relevant components can be physically separated from the control circuitry, and placed in a temperature chamber.

Start-up should be observed under a variety of conditions, including low VCC and using slow and fast VCC rise times. The oscillator should not be reluctant to start up even when VCC is below its spec value for the rest of the chip. (The rest of the chip may not function, but the oscillator should work.) It should also be verified that start-up occurs when the resonator has more than its upper tolerance limit of series resistance. (Put some resistance in series with the resonator for this test.) The bulk capacitors from XTAL1 and XTAL2 to ground should also be varied to their tolerance limits.

The same circuit, with appropriate changes in the software to lengthen the "on" time, can be used to test the steady-state characteristics of the oscillator, specifically the frequency, frequency stability, and amplitudes at XTAL1 and XTAL2.

As previously noted, the voltage swings at these pins are not critical, but they should be checked at the system's temperature limits to ensure that they are in good health. Observing these signals necessarily changes them somewhat. Observing the signal at XTAL2 requires that the capacitor at that pin be reduced to account for the oscilloscope probe capacitance. Observing the signal at XTAL1 requires the same consideration, plus a blocking capacitor (switch the oscilloscope input to AC), so as to not disturb the DC level at that pin. Alternatively, a MOSFET buffer such as the one shown in Figure 26 can be used. It should be verified by direct measurement that the ground clip on the scope probe is ohmically connected to the scope chassis (probes are incredibly fragile in this respect), and the observations should be made with the ground clip on the VSS pin, or very close to it. If the probe shield isn't operational and in use, the observations are worthless.




Figure 26. MOSFET Buffer for Observing Oscillator Signals

Frequency checks should be made with only the oscillator circuitry connected to XTAL1 and XTAL2. The ALE frequency can be counted, and the oscillator frequency derived from that. In systems where the frequency tolerance is only "nominal," the frequency should still be checked to ascertain that the oscillator isn't running in a spurious resonance or relaxation mode. Switching VCC off and on again repeatedly will help reveal a tendency to go into unwanted modes of oscillation.

The operation of the oscillator should then be verified under actual system running conditions. By this stage one will be able to have some confidence that the basic selection of components for the oscillator itself is suitable, so if the oscillator appears to malfunction in the system the fault is not in the selection of these components.

Troubleshooting Oscillator Problems

The first thing to consider in case of difficulty is that between the test jig and the actual application there may be significant differences in stray capacitances, particularly if the actual application is on a multi-layer board.

Noise glitches, that aren't present in the test jig but are in the application board, are another possibility. Capacitive coupling between the oscillator circuitry and other signal has already been mentioned as a source of miscounts in the internal clocking circuitry. Inductive coupling is also possible, if there are strong currents nearby. These problems are a function of the PCB layout.

Surrounding the oscillator components with "quiet" traces (VCC and ground, for example) will alleviate capacitive coupling to signals that have fast transition times. To minimize inductive coupling, the PCB layout should minimize the areas of the loops formed by the oscillator components. These are the loops that should be checked:

XTAL1 through the resonator to XTAL2; XTAL1 through C_{X1} to the VSS pin; XTAL2 through C_{X2} to the VSS pin.

It is not unusual to find that the grounded ends of C_{X1} and C_{X2} eventually connect up to the VSS pin only after looping around the farthest ends of the board. Not good.

Finally, it should not be overlooked that software problems sometimes imitate the symptoms of a slow-starting oscillator or incorrect frequency. Never underestimate the perversity of a software problem.

intel

REFERENCES

- 1. Frerking, M. E., Crystal Oscillator Design and Temperature Compensation, Van Nostrand Reinhold, 1978.
- 2. Bottom, V., "The Crystal Unit as a Circuit Component," Ch. 7, Introduction to Quartz Crystal Unit Design, Van Nostrand Reinhold, 1982.
- 3. Parzen, B., Design of Crystal and Other Harmonic Oscillators, John Wiley & Sons, 1983.
- 4. Holmbeck, J. D., "Frequency Tolerance Limitations with Logic Gate Clock Oscillators, 31st Annual Frequency Control Symposium, June, 1977.
- 5. Roberge, J. K., "Nonlinear Systems," Ch. 6, Operational Amplifiers: Theory and Practice, Wiley, 1975.
- Eaton, S. S. Timekeeping Advances Through COS/MOS Technology, RCA Application Note ICAN-6086.

- 7. Eaton, S. S., Micropower Crystal-Controlled Oscillator Design Using RCA COS/MOS Inverters, RCA Application Note ICAN-6539.
- 8. Fisher, J. B., Crystal Specifications for the Intel 8031/8051/8751 Microcontrollers, Standard Crystal Corp. Design Data Note #2F.
- 9. Murata Mfg. Co., Ltd., Ceramic Resonator "Ceralock" Application Manual.
- 10. Kyoto Ceramic Co., Ltd., Adaptability Test Between Intel 8049H and Kyocera Ceramic Resonators.
- 11. Kyoto Ceramic Co., Ltd., Technical Data on Ceramic Resonator Model KBR-6.0M, KBR-8.0M, KBR-11.0M Application for 8051 (Intel).
- 12. NTK Technical Ceramic Division, NGK Spark Plug Co., Ltd., NTKK Ceramic Resonator Manual.

intel

APPENDIX A QUARTZ AND CERAMIC RESONATOR FORMULAS

Based on the equivalent circuit of the crystal, the impedance of the crystal is

$$Z_{XTAL} = \frac{(R_1 + j\omega L_1 + 1/j\omega C_1)(1/j\omega C_0)}{R_1 + j\omega L_1 + 1/j\omega C_1 + 1/j\omega C_0}$$

After some algebraic manipulation, this calculation can be written in the form

$$Z_{XTAL} = \frac{1}{j\omega(C_1 + C_0)} \bullet \frac{1 - \omega^2 L_1 C_1 + j\omega R_1 C_1}{1 - \omega^2 L_1 C_T + j\omega R_1 C_T}$$

where C_T is the capacitance of C₁ in series with C₀:

$$C_T = \frac{C_1 C_0}{C_1 + C_0}$$

The impedance of the crystal in parallel with an external load capacitance C_L is the same expression, but with $C_0 + C_L$ substituted for C_0 :

$$Z_{XTAL} \parallel_{CL} = \frac{1}{j\omega(C_1 + C_0 + C_L)} \bullet \frac{1 - \omega^2 L_1 C_1 + j\omega R_1 C_1}{1 - \omega^2 L_1 C'_T + j\omega R_1 C'_T}$$

where C'_T is the capacitance of C_1 in series with $(C_0 + C_L)$:

$$C'_T = \frac{C_1(C_0 + C_L)}{C_1 + C_0 + C_L}$$

The impedance of the crystal in series with the load capacitance is

$$\begin{split} Z_{\text{XTAL} + \text{CL}} &= Z_{\text{XTAL}} + \frac{1}{j\omega C_L} \\ &= \frac{C_L + C_1 + C_0}{j\omega C_L (C_1 + C_0)} \bullet \frac{1 - \omega^2 L_1 C'_T + j\omega R_1 C'_T}{1 - \omega^2 L_1 C_T + j\omega R_1 C_T} \end{split}$$

where C_T and C'_T are as defined above.

The phase angles of these impedances are readily obtained from the impedance expressions themselves:

$$\begin{split} \theta_{\text{XTAL}} &= \arctan \frac{\omega R_1 \, C_1}{1 - \omega^2 L_1 C_1} \\ &- \arctan \frac{\omega R_1 \, C_T}{1 - \omega^2 L_1 C_T} - \frac{\pi}{2} \end{split}$$

$$\theta_{\text{XTAL}\parallel\text{C}_L} = \arctan\frac{\omega\text{R}_1\,\text{C}_1}{1 - \omega^2\text{L}_1\text{C}_1}$$

$$-\arctan\frac{\omega\text{R}_1\,\text{C}'_1}{1 - \omega^2\text{L}_1\text{C}'_1} - \frac{\pi}{2}$$

$$\theta_{\text{XTAL} + \text{C}_L} = \arctan\frac{\omega\text{R}_1\text{C}'_1}{1 - \omega^2\text{L}_1\text{C}'_1}$$

$$-\arctan\frac{\omega\text{R}_1\,\text{C}_1}{1 - \omega^2\text{L}_1\text{C}'_1} - \frac{\pi}{2}$$

The resonant ("series resonant") frequency is the frequency at which the phase angle is zero and the impedance is low. The antiresonant ("parallel resonant") frequency is the frequency at which the phase angle is zero and the impedance is high.

Each of the above θ -expressions contains two arctan functions. Setting the denominator of the argument of the first arctan function to zero gives (approximately) the "series resonant" frequency for that configuration. Setting the denominator of the argument of the second arctan function to zero gives (approximately) the "parallel resonant" frequency for that configuration.

For example, the resonant frequency of the crystal is the frequency at which

$$1-\omega^2L_1C_1=0$$
 Thus
$$\omega_s=\frac{1}{\sqrt{L_1C_1}}$$
 or
$$f_s=\frac{1}{2\pi\sqrt{L_1C_1}}$$



Thus

or

It will be noted that the series resonant frequency of the "XTAL+CL" configuration (crystal in series with CL) is the same as the parallel resonant frequency of the "XTAL \parallel CL" configuration (crystal in parallel with C_L). This is the frequency at which

$$1 - \omega^2 L_1 C'_T = 0$$

$$\omega_a = \frac{1}{\sqrt{L_1 C'_T}}$$

$$f_a = \frac{1}{2\pi\sqrt{L_1 C'_T}}$$

This fact is used by crystal manufacturers in the process of calibrating a crystal to a specified load capacitance.

By subtracting the resonant frequency of the crystal from its antiresonant frequency, one can calculate the range of frequencies over which the crystal reactance is positive:

$$\begin{split} f_{a}-f_{S} &= f_{S}(\sqrt{1+C_{1}/C_{0}}-1) \\ &f_{S}\left(\frac{C_{1}}{2C_{0}}\right) \end{split}$$

Given typical values for C_1 and C_0 , this range can hardly exceed 0.5% of fs. Unless the inverting amplifier in the positive reactance oscillator is doing something very strange indeed, the oscillation frequency is bound to be accurate to that percentage whether the crystal was calibrated for series operation or to any unspecified load capacitance.

Equivalent Series Resistance

ESR is the real part of Z_{XTAL} at the oscillation frequency. The oscillation frequency is the parallel resonant frequency of the "XTAL \parallel CL" configuration (which is the same as the series resonant frequency of the "XTAL+CL" configuration). Substituting this frequency into the Z_{XTAL} expression yields, after some algebraic manipulation,

$$\begin{split} \text{ESR} &= \frac{R_1 \left(\frac{C_0 + C_L}{C_L} \right)^2}{1 + \omega^2 C_1^2 \left(\frac{C_0 + C_L}{C_L} \right)^2} \\ &\cong R_1 \left(1 + \frac{C_0}{C_I} \right)^2 \end{split}$$

Drive Level

The power dissipated by the crystal is $I_1^2R_1$, where I_1 is the RMS current in the motional arm of the crystal. This current is given by $V_x/|Z_1|$, where V_x is the RMS voltage across the crystal, and $|Z_1|$ is the magnitude of the impedance of the motional arm. At the oscillation frequency, the motional arm is a positive (inductive) reactance in parallel resonance with $(C_0 + C_L)$. Therefore $|Z_1|$ is approximately equal to the magnitude of the reactance of $(C_0 + C_L)$:

$$|Z_1| = \frac{1}{2\pi f(C_0 + C_L)}$$

where f is the oscillation frequency. Then,

$$\begin{split} P &= \, I_1^2 \, R_1 = \left(\frac{V_X}{|Z_1|} \right)^2 \! R_1 \\ &= \, [2 \pi f \, (C_0 \, + \, C_L) \, V_X]^2 \, R_1 \end{split}$$

The waveform of the voltage across the crystal (XTAL1 to XTAL2) is approximately sinusoidal. If its peak value is VCC, then V_x is VCC/ $\sqrt{2}$. Therefore,

$$P = 2R_1 [\pi f (C_0 + C_1) VCC]^2$$



APPENDIX B OSCILLATOR ANALYSIS PROGRAM

The program is written in BASIC. BASIC is excruciatingly slow, but it has some advantages. For one thing, more people know BASIC than FORTRAN. In addition, a BASIC program is easy to develop, modify, and "fiddle around" with. Another important advantage is that a BASIC program can run on practically any small computer system.

Its slowness is a problem, however. For example, the routine which calculates the "start-up time constant" discussed in the text may take several hours to complete. A person who finds this program useful may prefer to convert it to FORTAN, if the facilities are available.

Limitations of the Program

The program was developed with specific reference to 8051-type oscillator circuitry. That means the on-chip amplifier is a simple inverter, and not a Schmitt Trigger. The 8096, the 80C51, the 80C48 and 80C49 all have simple inverters. The 8096 oscillator is almost identical to the 8051, differing mainly in the input protection circuitry. The CHMOS amplifiers have somewhat different parameters (higher gain, for example), and different transition levels than the 8051.

The MCS-48 family is specifically included in the program only to the extent that the input-output curve used in the steady-state analysis is that of a Schmitt Trigger, if the user identifies the device under analysis as an MCS-48 device. The analysis does not include the voltage dependent phase shift of the Schmitt Trigger.

The clamping action of the input protection circuitry is important in determining the steady-state amplitudes. The steady-state routine accounts for it by setting the negative peak of the XTAL1 signal at a level which depends on the amplitude of the XTAL1 signal in accordance with experimental observations. It's an exercise in curve-fitting. A user may find a different type of curve works better. Later steppings of the chips may behave differently in this respect, having somewhat different types of input protection circuitry.

It should be noted that the analysis ignores a number of important items, such as high-frequency effects in the on-chip circuitry. These effects are difficult to predict, and are no doubt dependent on temperature, frequency, and device sample. However, they can be simulated to a reasonable degree by adding an "output capacitance" of about 20 pF to the circuit model (i.e., in parallel with CX2) as described below.

Notes on Using the Program

The program asks the user to input values for various circuit parameters. First the crystal (or ceramic resonator) parameters are asked for. These are R1, L1, C1, and C0. The manufacturer can supply these values for selected samples. To obtain any kind of correlation between calculation and experiment, the values of these parameters must be known for the specific sample in the test circuit. The value that should be entered for C0 is the C0 of the crystal itself plus an estimated 7 pF to account for the XTAL1-to-XTAL2 pin capacitance, plus any other stray capacitance paralleling the crystal that the user may feel is significant enough to be included

Then the program asks for the values of the XTAL1-to-ground and XTAL2-to-ground capacitances. For CXTAL1, enter the value of the externally connected bulk capacitor plus an estimated 7 pF for pin capacitance. For CXTAL2, enter the value of the externally connected bulk capacitor plus an estimated 7 pF for pin capacitance plus about 20 pF to simulate high-frequency roll-off and phase shifts in the on-chip circuitry.

Next the program asks for values for the small-signal parameters of the on-chip amplifier. Typically, for the 8051/8751,

Amplifier Gain Magnitude = 15 Feedback Resistance = 2300 K Ω Output Resistance = 2 K Ω

The same values can be used for MCS-48 (NMOS and HMOS) devices, but they are difficult to verify, because the Schmitt Trigger does not lend itself to small-signal measurements.



```
100 DEFDBL C.D.F.G.L.P.R.S.X
200 REM
                                                                           APRIL 8, 1983
300 REM
          *******
400 REM
500 REM
                                 FUNCTIONS
600 REM
700 REM
800 REM FNZM(R.X) = MAGNITUDE OF A COMPLEX NUMBER: :R+jX:
900 DEF FNZM(R, X) = SQR(R^2+X^2)
1000 REM
1100 REM FNZP(R, X) = ANGLE OF A COMPLEX NUMBER
                     = 180/PI#ARCTAN(X/R)
                                                      IF ROO
1200 REM
                     = 180/PI*ARCTAN(X/R) + 180
                                                    IF R<O AND X>O
IF R<O AND X<O
1300 REM
1400 REM
                     = 180/PI*ARCTAN(X/R) -- 180
1500 DEF FNZP(R, X) = 180/PI*ATN(X/R) - (SGN(R)-1)*SGN(X)*90
1600 REM
1700 REM
            INDUCTIVE IMPEDANCE AT COMPLEX FREQUENCY S+JF (HZ)
           Z = 2*PI*S*L + j2*PI*F*L
= FNRL(S,L) + jFNXL(F,L)
1800 REM
1900 REM
2000 DEF FNRL(SL, LL) = 2#*PI*SL*LL
2100 DEF FNXL(FL, LL) = 2#*PI*FL*LL
2200 REM
2300 REM
             CAPACITIVE IMPEDANCE AT COMPLEX FREQUENCY S+JF (HZ)
             Z = 1/[2*PI*(S+JF)*C]
= S/[2*PI*(S^2+F^2)*C] + J(-F)/[2*PI*(S^2+F^2)C]
= FNRC(S,F,C) + JFNXC(S,F,C)
2400 REM
2500 REM
2600 REM
2700 DEF FNRC(SC,FC,CC) = SC/(2#*PI*(SC 2+FC^2)*CC)
2800 DEF FNXC(SC,FC,CC) = -FC/(2#*PI*(SC^2+FC^2)*CC)
2900 REM
             RATIO OF TWO COMPLEX NUMBERS
3000 REM
                             RA*RB+XA*XB
3100 REM
                  RA+JXA
                                                  XA*RB-RA*XB
3200 REM
                               RB^2+XB^2 RB^2+XB^2
3300 REM RB+jx3 RB^2+xB^2 RB^2+xB^2
3400 REM = FNRR(RA, XA, RB, XB) + JFNXR(RA, XA, RB, XB)
3500 DEF FNRR(RA, XA, RB, XB) = (RA*RB+XA*XB)/(RB^2+XB^2)
3600 DEF FNXR(RA, XA, RB, XB) = (XA*RB-XB*RA)/(RB^2+XB^2)
3700 REM
3800 REM
             PRODUCT OF TWO COMPLEX NUMBERS
3900 REM
                (RA+JXA)*(RB+JXB) = RA*RB-XA*XB + J(XA*RB+RA*XB)
                                       = FNRM(RA, XA, RB, XB) + JFNXM(RA, XA, RB, XB)
4000 REM
4100 DEF FNRM(RA, XA, RB, XB) = RA*RB - XA*XB
4200 DEF FNXM(RA, XA, RB, XB) = RA*XB + RB*XA
4300 REM
4400 REM
4500 REM
            PARALLEL IMPEDANCES
4600 REM
                                       (RA+JXA)*(RB+JXB)
4700 REM
            (RA+JXA)::(RB+JXB) =
4800 REM
                                        RA+RB +j(XA+XB)
4900 REM
5000 REM
              RA*(RB^2+XB^2)+RB*(RA^2+XA^2)
                                                        XA*(RB^2+XB^2)+XB*(RA^2+XA^2)
5100 REM
                                    ----- + J -----
5200 REM
                   (RA+RB)^2 + (XA+XB)^2
                                                           (RA+RB)^2 + (XA+XB)^2
5300 REM
5400 REM
            = FNRP(RA, XA, RB, XB) + JFNXP(RA, XA, RB, XB)
5500 DEF FNRP(RA, XA, RB, XB) = (RA*(RB^2+XB^2) + RB*(RA^2+XA^2))/((RA+RB)^2 + (XA+XB)^2)
5600 DEF FNXP(RA, XA, RB, XB) = (XA*(RB^2+XB^2) + XB*(RA^2+XA^2))/((RA+RB)^2 + (XA+XB)^2)
5700 REM
5900 REM
6000 REM
                         BEGIN COMPUTATIONS
6100 REM
6200 LET PI = 3.141592654#
6300 REM
6400 REM
                       DEFINE CIRCUIT PARAMETERS
6500 GDSUB 14500
6600 REM
6700 REM ESTABLISH NOMINAL RESONANT AND ANTIRESONANT CRYSTAL FREQUENCIES
6800 FS = FIX(1/(2*PI*SQR(L1*C1)))
6900 FA = FIX(1/(2*PI*SQR(L1*C1*C0/(C1+C0))))
7000 PRINT
7100 PRINT "XTAL IS SERIES RESONANT AT ",FS," HZ"
7200 PRINT "
                   PARALLEL RESONANT AT ", FA. " HZ"
7300 PRINT
7500 PRINT "SELECT 1 LIST PARAMETERS"
7500 PRINT " 2 CIRCUIT ANALYSIS"
7600 PRINT " 3 OSCILLATION PREQUENCY"
7700 PRINT " 4 TABLE OF THE CONSTANT
7700 PRINT "
7700 PRINT " 4. START-UP TIME CONSTANT" 7800 PRINT " 5 STEADY-STATE ANALYSIS"
                                                                                               230659-44
```



```
7900 PRINT
BOOD INPUT N
8100 IF N=1 THEN PRINT ELSE 8600
8200 REM
8300 REM
           8400 GOSUB 17100
8500 GOTO 6800
8600 IF N=2 THEN PRINT ELSE 9400
8700 REM
8800 REM ------ CIRCUIT ANALYSIS -----
8900 PRINT " FREQUENCY S+JF TYPE (S), (F)
9000 INPUT SQ. FQ
9100 GOSUB 20200
9200 GDSUB 26600
9300 GDTD 6800
9400 IF N=3 THEN 10300 ELSE 11000
9500 REM
9600 REM ----- OSCILLATION FREQUENCY -----
9700 CL = CX*CY/(CX+CY) + CO
9800 FQ = FIX(1/(2*PI*SQR(L1*C1*CL/(C1+CL))))
9900 SG = 0
10000 DF = FIX(10^INT(LOG(FA-FS)/LOG(10)-2)+.5)
10100 DS = 0
10200 RETURN
10300 GOSUB 9700
10400 GDSUB 30300
10500 PRINT
10600 PRINT
10700 PRINT "FREQUENCY AT WHICH LOOP GAIN HAS ZERO PHASE ANGLE."
10800 GOSUB 26600
10900 GOTO 6800
11000 IF N=4 THEN PRINT ELSE 12200 11100 REM
11200 REM ------ START-UP TIME CONSTANT ------
11300 PRINT "THIS WILL TAKE SOME TIME .
11400 GDSUB 9700
11500 GDSUB 37700
11600 PRINT
11700 PRINT
11800 PRINT "FREQUENCY AT WHICH LOOP GAIN = 1 AT 0 DEGREES"
11900 GDSUB 26600
12000 PRINT : PRINT "THIS YIELDS A START-UP TIME CONSTANT OF "; CSNG(1000000!/(2*PI*SG)); " MICROSECS'
12100 GOTO 6800
12200 IF N=5 THEN PRINT ELSE 7300
12300 REM
12400 REM ------ STEADY-
               ----- STEADY-STATE ANALYSIS ------
12500 PRINT "STEADY-STATE ANALYSIS"
12600 PRINT
12700 PRINT "SELECT: 1. 8031/8051"
12800 PRINT " 2. 8751"
12900 PRINT " 3. 8035/8039/8040/8048/8049"
13000 PRINT " 4 8748/8749"
13100 INPUT IC%
13200 IF IC%<1 OR IC%>4 THEN 12600
13300 GOSUB 46900
13400 GOTO 7300
             SUBROUTINE BELOW DEFINES INPUT-OUTPUT CURVE OF OSCILLATOR CKT
13900 REM SUBROUTINE BELOW DEFINES INPUT-OL

13600 IF ICX>2 AND VD=5 AND VI:2 THEN RETURN

13700 VD = -10*VI + 15

13800 IF VD>5 THEN VD = 5

13900 IF VD<2 THEN VD = .2

14000 IF ICX>2 AND VD>2 THEN VD = 5

14100 RETURN
13500 REM
14200 REM
14400 REM
14500 REM
                        DEFINE CIRCUIT PARAMETERS
14600 REM
14700 INPUT " R1 (OHMS)",R1
14800 INPUT " L1 (HENRY)";L1
14900 INPUT " C1 (PF)";X
15000 C1 = X*1E-12
15100 INPUT " C0 (PF)", X
15200 CO = X*1E-12
15300 INPUT " CXTAL1 (PF)"; X
15400 CX = X*1E-12
15500 INPUT " CXTAL2 (PF)";X
15600 CY = X+1E-12
                                                                                                     230659-45
```



```
15700 INPUT " GAIN FACTOR MAGNITUDE", AV#
15800 INPUT " AMP FEEDBACK RESISTANCE (K-OHMS)", X
15900 RX = X*1000#
16000 INPUT " AMP DUTPUT RESISTANCE (K-CHMS)", X
16100 RO = X*1000#
16200 REM
LIST CURRENT PARAMETER VALUES
16500 GOSUB 17100
16600 RETURN
16700 PET
16700 REM
16800 REM
17000 REM
17100 REM
                         LIST CURRENT PARAMETER VALUES
17200 REM
17300 PRINT
17400 PRINT "CURRENT PARAMETER VALUES 1 R1 = ",R1," DHMS"
                                             2 L1 = ",CSNG(L1)," HENRY"
3 C1 = ",CSNG(C1*1E+12)," PF"
4 C0 = ",CSNG(C0*1E+12)," PF"
17500 PRINT "
17600 PRINT "
17700 PRINT "
                                              5 CXTAL1 = ".CSNG(CX*1E+12), " PF"
17800 PRINT "
                   5 CXTAL1 = ", CSNG(CX*1E+12)," PF"
6 CXTAL2 = ", CSNG(CY*1E+12)," PF"
7 AMPLIFIER GAIN MAGNITUDE = ", AV#
8. FEEDBACK RESISTANCE = ", CSNG(RX* 001)," K-OHMS"
9 OUTPUT RESISTANCE = ", CSNG(RO*, 001)," K-OHMS"
17900 PRINT "
18000 PRINT "
18100 PRINT "
18200 PRINT "
18300 PRINT
18400 PRINT "TO CHANGE A PARAMETER VALUE, TYPE (PARAM NO ), (NEW VALUE) "
18500 PRINT "OTHERWISE, TYPE O.C.
18600 INPUT N%, X
18700 IF N%=0 THEN RETURN
18800 IF N%=1 THEN R1 = X
18900 IF N%=2 THEN L1 = X
19000 IF N%=3 THEN C1 = X*1E-12
19100 IF N%=4 THEN CO = X*1E-12
19200 IF N%=5 THEN CX = X*1E-12
19300 IF N%=5 HEN CX = X*1E-12
19300 IF N%=6 THEN CY = X*1E-12
19400 IF N%=7 THEN AV* = X
19500 IF N%=8 THEN RX = X*1000'
19600 IF N%=9 THEN RO = X*1000'
19700 GUTO 17400
19800 REM
19900 REM
20000 REM *******************
20100 REM
20200 REM
                             CIRCUIT ANALYSIS
20300 REM
20400 REM
           This routine calculates the loop gain at complex frequency SQ+jFQ.
20500 REM
20600 REM
           1 Crystal impedance RE + jXE
20700 REM
20800 X1 = FNXL(FG,L1) + FNXC(SG,FG,C1)
20900 RE = FNRP((R1+FNRL(SQ,L1)+FNRC(SQ,FQ,C1)),X1,FNRC(SQ,FQ,C0),FNXC(SQ,FQ,C0))
21000 XE = FNXP((R1+FNRL(SQ,L1)+FNRC(SQ,FQ,C1)), X1,FNRC(SQ,FQ,C0),FNXC(SQ,FQ,C0))
21100 REM
21200 REM 2. RF + jXF = (RE+jXE); (amplifier feedback resistance)
21300 REM
21400 RF = FNRP(RX, O, RE, XE)
21500 XF = FNXP(RX, O, RE, XE)
21600 REM
21700 REM 3. Input impedance. Zi = RI + jXI = impedance of CXTAL1
21800 REM
21900 RI = FNRC(SQ, FQ, C()
22000 XI = FNXC(SQ,FQ,Cx)
22100 REM
22200 REM
            4 Load impedance ZL = (impedance of CXTAL2);;[(RF+RI)+j(XF+XI)]
22300 REM
22400 RL = FNRP((RF+RI): (XF+XI), FNRC(SQ: FG: CY), FNXC(SQ: FQ: CY))
22500 XL = FNXP((RF+RI , (XF+XI), FNRC(SG, FG, CY), FNXC(SG, FG, CY))
22600 REM
            5 Amplifier gain A = -AV*ZL/(ZL+RO)
22700 REM
22800 REM
                                     = A(real) + jA(imaginary)
22900 REM
23000 AR#
           = -AV#*FNRR(RL, XL, (RO+RL), XL)
23100 AI#
           = -AV##FNXR(RL, XL, (RG+RL), XL)
23200 REM
23300 REM 6 Feedback ratio (beta) = (R)+jxI)/[(RF+R1)+j(XF+XI)]
23400 REM
                                           = B(real + |B(imaginary)
                                                                                                   230659-46
```



```
23500 REM
23600 BR# = FNRR(RI, XI, (RI+RF), (XI+XF))
23700 BI# = FNXR(RI, XI, (RI+RF), (XI+XF))
23800 REM
23900 REM 7 Amplifier gain in magnitude/phase form AR+jAI = A at AP degrees
24000 REM
24100 A = FNZM(AR#, AI#)
24200 AP = FNZP(AR#, AI#)
24300 REM
24400 REM 8 (beta) in magnitude/phase form BP+jBI = B at BP degrees
24500 REM
24600 B = FNZM(BR#,BI#)
24700 BP = FNZP(BR#, BI#)
24800 REM
24900 REM 9 Loop gain G = (BR+jBI)*(AR+jAI)
25000 REM
                                = G(real) + jG(imaginary)
25100 REM
25200 GR = FNRM(AR#, AI#, BR#, BI#)
25300 GI = FNXM(AR#, AI#, BR#, BI#)
25400 REM
25500 REM 10 Loop gain in magnitude/phase form GR+jGI = AL at AQ degrees
25600 REM
25700 AL = FNZM(GR, GI)
25800 AQ = FNZP(GR,GI)
25900 RETURN
26000 REM
26100 REM
26300 REM
26400 REM
                         PRINT CIRCUIT ANALYSIS RESULTS
26500 REM
26600 PRINT
26700 PRINT " FREQUENCY = ",SQ," + J",FQ," HZ"
26800 PRINT " XTAL IMPEDANCE = ",FNZM(RE,XE)," OHMS AT ",FNZP(RE,XE)," DEGREES"
26900 PRINT " (RE = ",CSNG(RE)," OHMS)"
27000 PRINT " (XE = ";CSNG(XE)," OHMS)"
27000 PRINT " (XE = ",CSNG(XE)," UHMS)"
27100 PRINT " LOAD IMPEDANCE = ",FNZM(RL,XL)," OHMS AT ",FNZP(RL,XL);" DEGREES"
27200 PRINT " AMPLIFIER GAIN = ",A," AT ",AP," DEGREES"
27300 PRINT " FEEDBACK PATIO = ",B," AT ",BP," DEGREES"
27400 PRINT " LOOP GAIN = ",AL," AT ",AO," DEGREES"
27500 RETURN
27600 REM
27700 REM
27800 REM ******************************
27900 REM
28000 REM
                            SEARCH FOR FREQUENCY (S+JF)
28100 REM
                      AT WHICH LOOP GAIN HAS ZERO PHASE ANGLE
28200 RFM
28300 REM. This routine searches for the frequency at which the imaginary part
28400 REM of the loop gain is zero. The algorithm is as follows
28500 REM
              1. Calculate the sign of the imaginary part of the loop gain (GI).
28600 REM
               2. Increment the frequency
28700 REM
               3. Calculate the sign of GI at the incremented frequency.
             4. If the sign of GI has not changed, go back to 2
5. If the sign of GI has changed, and this frequency is within
28800 REM
28700 REM
             14 of the previous sign-change, exit the routine
6. Otherwise, divide the frequency increment by -10.
29000 REM
29100 REM
29200 REM
               7. Go back to 2
29300 REM The routine is entered with the starting frequency 50+jFQ and
29400' REM
            starting increment DS+jDF already defined by the calling program.
29500 REM
            In actual use either DS or DF is zero, so the routine searches for
            a GI=O point by incrementing either SQ or FQ while holding the other constant. It returns control to the calling program with the
29600 REM
29700 REM
29800 REM
            incremented part of the frequency being within 1Hz of the actual
29900 REM GI=O point
30000 REM
30100 REM 1. CALCULATE THE SIGN OF THE IMAGINARY PART OF THE LOOP GAIN (GI).
30200 REM
30300 GDSUB 20200
30400 GDSUB 26600
30500 IF GI=0 THEN RETURN
30600 SX% = INT(SGN(GI))
30700 IF SX%=+1 THEN DS = -DS
30800 REM (REVERSAL OF DS FOR GILO 15 FOR THE POLE-SEARCH ROUTINE )
30900 REM
31000 REM 2 INCREMENT THE FREQUENCY
31100 REM
31200 \text{ SP} = \text{SQ}
                                                                                                    230659-47
```



```
31300 \text{ FP} = \text{FQ}
31400 SQ = SQ + DS
31500 FQ = FQ + DF
31600 REM
31700 REM
             3 CALCULATE THE SIGN OF GLAT THE INCREMENTED FREQUENCY
31800 REM
31900 GDSUB 20200
32000 GDSUB 26600
32100 IF INT(SGN(GI))=0 THEN RETURN
32200 REM
32300 REM
             4 IF THE SIGN OF GI HAS NOT CHANGED, GO BACK TO 2
32400 REM
32500 IF SX%+INT(SGN(GI))=0 THEN PRINT ELSE 31400
32600 SX% = -SX%
32700 REM
32800 REM 5 IF THE SIGN OF GI HAS CHANGED, AND IF THIS FREQUENCY IS WITHIN 32900 REM 1HZ OF THE PREVIOUS SIGN-CHANGE, AND IF GI IS NEGATIVE, THEN 33000 REM EXIT THE ROUTINE (THE ADDITIONAL REQUIREMENT FOR NEGATIVE GI
33100 REM
                 IS FOR THE POLE-SEARCH ROUTINE )
33200 REM
33300 IF ABS(SP~SQ)<1 AND ABS(FP-FQ)<1 AND SX%=-1 THEN RETURN
33400 REM
33500 REM
             6. DIVIDE THE FREQUENCY INCREMENT BY -10
33600 REM
33700 DS = -DS/10#
33800 DF = -DF/10#
33900 REM
34000 REM 7 GD BACK TO 2
34100 REM
34200 GOTO 31200
34300 REM
34400 REM
34600 REM
34700 REM
                              SEARCH FOR POLE FREQUENCY
34800 REM
34900 REM
             This routine searches for the frequency at which the loop gain = 1
             at O degrees. That frequency is the pole frequency of the closed—loop gain function. The pole frequency is a complex number, SQ+JFQ (Hz). Oscillator start—up ensues if SQ2O. The algorithm is based on the calculated behavior of the phase angle of the loop gain in the
35000 REM
35100 REM
35200 REM
35300 REM
             region of interest on the complex plane. The locus of points of zero phase angle crosses the j-axis at the oscillation frequency and at some higher frequency. In between these two crossings of the j-axis,
35400 REM
35500 REM
35400 REM
35700 RFM
             the locus lies in Quadrant I of the complex plane, forming an
35800 REM
             approximate parabola which opens to the left. The basic plan is to
             follow the locus from where it crosses the j-axis at the oscillation frequency, into Quadrant I, and find the point on that locus where
35900 REM
36000 REM
             the loop gain has a magnitude of 1. The algorithm is as follows:
1. Find the oscillation frequency, O+jFQ
36100 REM
36200 REM
36300 REM
                2. At this frequency calculate the sign of (AL-1) (AL = magnitude
36400 REM
                    of loop gain )
36500 REM
                3. Increment FQ.
36600 REM
                4 For this value of FQ, find the value of SQ for which the loop
36700 REM
                    gain has zero phase.
36800 REM
                5. For this value of SQ+jFQ; calculate the sign of (AL-1).
36900 REM
               6. If the sign of (AL-1) has not changed, go back to 3. 7. If the sign of (AL-1) has changed, and this value of FQ is
37000 REM
                within 1Hz of the previous sign-change, exit the routine. 
 8 Otherwise, divide the FG-increment by -10
37100 REM
37200 REM
37300 RFM
                9 Go back to 3
37400 REM
37500 REM
             1 FIND THE OSCILLATION FREQUENCY, 0+JFQ
37600 REM
37700 GDSUB 9700
37800 GOSUB 30300
37900 REM
38000 REM
            2. AT THIS FREQUENCY, CALCULATE THE SIGN OF (AL-1)
38100 REM
38200 SY% = INT(SGN(AL-1'))
38300 IF SY%=-1 THEN STOP
38400 REM ESTABLISH INITIAL INCREMENTATION VALUE FOR FG
38500 F1 = FQ
38600 DF = (FA-F1)/10*
38700 GOSUB 30300
38800 DE = (FQ-F1)/10#
38900 DF = 0
39000 \text{ FQ = F1}
                                                                                                             230659-48
```



```
39100 REM
39200 REM 3 INCREMENT FQ
39300 REM
39400 FQ = FQ + DE
39500 REM
            4. FOR THIS VALUE OF FQ, FIND THE VALUE OF SQ FOR WHICH THE LOOP
39600 REM
                 GAIN HAS ZERO PHASE (THE ROUTINE WHICH DOES THAT NEEDS DF \pm 0, SO THAT IT CAN HOLD FG CONSTANT. AND NEEDS AN INITIAL VALUE FOR DS, WHICH IS ARBITRARILY SET TO DS \pm 1000 )
39700 REM
39800 REM
39900 REM
40000 REM
40100 DS = 1000#
40200 SQ = 0
40300 GDSUB 30300
40400 IF AL=1! THEN RETURN
40500 REM
40600 REM 5. FOR THIS VALUE OF SQ+JFG, CALCULATE THE SIGN OF (AL-1).
40700 REM 6. IF THE SIGN OF (AL-1) HAS NOT CHANGED, GO BACK TO 3.
40800 REM
40900 IF SY%+INT(SGN(AL-1'))=0 THEN PRINT ELSE 39400
41000 REM
41100 REM 7. IF THE SIGN OF (AL-1) HAS CHANGED, AND THIS VALUE OF FQ IS WITHIN 41200 REM 1HZ OF THE PREVIOUS SIGN-CHANGE, EXIT THE ROUTINE
41300 REM
41400 IF ABS(F1-FQ)<1 THEN RETURN
41500 REM
41600 REM B. DIVIDE THE FG-INCREMENT BY -10.
41700 REM
41800 DE = -DE/10#
41900 F1 = FQ
42000 SY% = -SY%
42100 REM
42200 REM 9. GD BACK TO 3.
42300 REM
42400 QUTD 39400
42500 REM
42600 REM
42800 REM
42900 REM
                                STEADY-STATE ANALYSIS
43000 REM
43100 REM
             The circuit model used in this analysis is similar to the one used
            in the small-signal analysis, but differs from it in two respects. First, it includes clamping and clipping effects described in the text. Second, the voltage source in the Thevenin equivalent of the
43200 REM
43300 REM
43400 REM
43500 REM
             amplifier is controlled by the input voltage in accordance with an
43600 REM input-output curve defined elsewhere in the program.
43700 RFM
               The analysis applies a sinusoidal input signal of arbitrary
43800 REM amplitude, at the oscillation frequency, to the XTAL1 pin, then 43900 REM calculates the resulting waveform from the voltage source. Using
44000 REM standard Fourier techniques, the fundamental frequency component of 44100 REM this waveform is extracted. This frequency component is then 44200 REM multiplied by the factor :ZL/(ZL+RQ):; and the result is taken to be 44300 REM the signal appearing at the XTAL2 pin. This signal is then
             be the signal appearing at the XTAL1 pin. The algorithm is now
44400 REM
44500 REM
44600 REM
             repeated using this computed XTAL1 signal as the assumed input
44700 REM
             sinusoid. Every time the algorithm is repeated, new values appear at XTAL1 and XTAL2, but the values change less and less with each
44800 REM
             repetition. Eventually they stop changing. This is the steady-state. The algorithm is as follows.
44900 REM
45000 RFM
45100 REM
             1. Compute approximate oscillation frequency
45200 REM
             2. Call a circuit analysis at this frequency
45300 REM
             3. Find the quiescent levels at XTAL1 and XTAL2 (to establish the
45400 REM
                 beginning DC level at XTAL1).
             4. Assume an initial amplitude for the XTAL1 signal.
5. Correct the DC level at XTAL1 for clamping effects, if necessary.
45500 REM
45600 REM
45700 REM
             6. Using the appropriate input-output curve, extract a DC level and
45800 REM
                 the fundamental frequency component (multiplying the latter by
45900 REM
                  | ZL/(ZL+RO)|).
46000 REM
             7. Clip off the negative portion of this output signal, if the
                 negative peak falls below zero.
46100 REM
46200 REM
                If this signal, multiplied by (beta), differs from the input
46300 REM
                 amplitude by less than imv. or if the algorithm has been repeated
46400 REM
                 10 times, exit the routine
46500 REM
             9 Otherwise, multiply the XTAL2 amplitude by (beta) and feed it
                 back to XTAL1, and go back to 5
46600 REM
46700 REM
46800 REM
                 1 COMPUTE APPROXIMATE OSCILLATION FREQUENCY
                                                                                                         230659-49
```



```
46900 GDSUB 9700
47000 REM
                 2. CALL A CIRCUIT ANALYSIS AT THIS FREQUENCY
47100 REM
47200 GOSUB 20800
                PRINT
                           PRINT "ASSUMED OSCILLATION FREQUENCY: "
47300 PRINT
47400 GDSUB 26600
47500 PRINT : PRINT
47600 REM
47700 REM
                 3 FIND QUIESCENT POINT
47800 REM (At quiescence the voltages at XTAL1 and XTAL2 are equal. This
              voltage level is found by trial-and-error, based on the input-
output curve, so that a person can change the input-output curve
47900 REM
48000 REM
             output curve, so that a person can change one angle ---- as desired without having to re-calculate the quiescent point.)
48100 REM
48200 VI = 0
48300 VB = 1
48400 K1 = 1
48500 VI = VI + VB
48600 GOSUB 13600
48700 IF ABS(VO-VI)<. 001 THEN 49200
48800 IF K1+SGN(VD-VI)=0 THEN 48900 ELSE 48500
48900 K1 = SGN(VO-VI)
49000 VB = -VB/10
49100 GOTO 48500
49200 VB = VI
49300 PRINT "QUIESCENT POINT = ". VB
49400 REM
                4. ASSUME AN INITIAL AMPLITUDE FOR THE XTAL1 SIGNAL.
49500 REM
49600 EI = .01
49700 NR% = 0
49800 REM
49900 REM
                 5. CORRECT FOR CLAMPING EFFECTS, IF NECESSARY
50000 REM (K1 and K2 are curve-fitting parameters for the ROM parts.)
50100 K1 = (2.5-VB)/(3-VB)
50200 K2 = (VB-1 25)/(3-VB)
50300 IF ICX=2 OR ICX=4 THEN IF EI<(VB+ 5) THEN EO = VB ELSE EO = EI - .5
50400 IF ICX=1 OR ICX=3 THEN IF EI<(VB+ 5) THEN EO = VB ELSE EO = K1*EI+K2
50500 NR% = NR% + 1
50600 REM
50700 REM
                6. DERIVE XTAL2 AMPLITUDE
50800 \ V0 = 0
50900 VC = 0
51000 VS = 0
51100 FOR N% = -25 TO +24
51200 VI = E0 - EI*COS(PI*N%/25)
51300 GDSUB 13600
51400 VO = VO + VD
51500 VC = VC + VD*CDS(PI*N%/25)
51600 VS = VS + V0*SIN(PI*N%/25)
51700 NEXT N%
51800 VO = VO/50
51900 V1 = SQR(VC^2+VS^2)/25*FNZM(RL, XL)/FNZM((RL+RD), XL)
52000 REM
52100 REM 7. CLIP XTAL2 SIGNAL
52200 IF VO-V1<0 THEN VL = 0 ELSE VL = VO-V1
52300 PRINT PRINT "XTAL1 SWING = ",EO-EI;" TO ";EO+EI
52400 PRINT "XTAL2 SWING = ",VL." TO ",VO+V1
52500 REM
52600 REM B TEST FOR TERMINATION
52700 IF, ABS(EI-V1*B)<, CO1 OR NR%=10 THEN RETURN
52800 REM
52900 REM
                 9. FEED BACK TO XTAL1 AND REPEAT
53000 EI = V1*B
53100 GOTO 50300
                                                                                                         230659-50
```



APPLICATION NOTE

AP-318

September 1988

Intel's 87C75PF Port Expander Reduces System Size and Design Time

TERRY KENDALL
MICROCONTROLLER PERIPHERALS



INTRODUCTION

What's the driving factor in your embedded control application? Board space? Reliability? Power? Design time? Manufacturing simplicity? Cost?

What if a single component helped you achieve smaller board size, higher reliability, lower power, faster design time, simplified manufacturing, and lower cost? Intel's 87C75PF is the first in a family of microcontroller peripheral port expander products. This application note will show how the 87C75PF significantly reduces chip count and greatly simplifies system design. The 87C75PF data sheet has detailed device information.

Intel's early microcontrollers had obvious benefits over previous alternatives — a high degree of system integration. The most common microcomputer functions — CPU, ROM, RAM, I/O ports, timers/counters, address decoding, etc. — were combined onto a single chip. Upgrades and proliferations have grown significantly since those early days. Four-bit and 8-bit controllers are the most widely used, with 16-bit versions, spearheaded by Intel's 8096 family, beginning their exponential growth.

The most sought after microcontroller improvement is additional program memory. 8- and 16-bit controllers are optionally equipped with 4K or 8K bytes of ROM or EPROM. This is sufficient memory for about half of embedded applications.

The remaining applications use off-chip EPROM. One reason, of course, is to increase system memory; typically to 16K- or 32K-bytes. Another is to provide flexibility for code that changes frequently. In other applications, generic boards or multi-use modules can be manufactured and custom-programmed for special con-

figurations. For example, a single robot control module can be manufactured. Identical robots can be configured to perform various factory tasks.

8- and 16-bit microcontrollers accommodate externalmemory expansion. Controllers sacrifice two 8-bit I/O ports to supply address and data lines to peripheral components. Unfortunately, expanded-memory modes violate two embedded-control objectives: maximizing I/O capability and reducing chip count (or board size). Usually, systems that need more memory are also I/O intensive. Traditional memory-expansion/port-recovery schemes use multiple chips. Memory, address latches, port latches, transceivers, address decoders, and glue chips turn a single-chip uC system into a multiplechip conglomeration.

THE MULTIPLEXED BUS

To achieve small board size, embedded control systems require minimum chip count and chips that occupy small footprints. Embedded controllers use multiplexed address/data buses to achieve both. An 8051 controller, for example, shares its lower eight address pins with its 8-bit data.

Every memory access requires two cycles — one for address, one for data (see Figure 1). The controller's first cycle places a 16-bit address on the bus. It holds the upper eight bits constant throughout the access. It presents the low-address byte just long enough for an external latch to capture it. The latch and controller's upper bus then supply the 16-bit address to external devices for the remainder of the memory access. The controller's data cycle transmits or receives data on its multiplexed lower address/data pins. The multiplexed bus minimizes the controller's pin count and the system's board traces.




Figure 1. Every microcontroller memory access requires two cycles.



WHY A PORT EXPANDER?

Single-chip microcontroller solutions are quickly giving way to multiple-chip, high-end solutions. Embedded control applications often require more program memory than the microcontroller's on-chip memory. Sometimes, code flexibility is needed. The 87C75PF's 32K byte EPROM dwarfs any microcontroller's on-chip memory.

In the near future, microcontroller chip-sets — controller and peripheral — will make up most embedded control applications. The controller will contain features that must be coupled closely to its CPU. The peripheral chip will provide memory and I/O functions.

Controller and peripheral-chip costs will be more balanced. The chips will share complexity, which equates to cost. Two smaller, less complex chips will cost less than one huge controller chip, resulting in lower total system cost.

Typically, adding external functions to microcontrollers requires many chips and substantial board space. Address latches, memory, port recovery, and glue chips require far more space than a single-chip microcontroller. System reliability and performance are degraded. Design and manufacturing are more complicated.

Intel's high-performance 87C75PF Port Expander doesn't compromise designers' goals to create reliable, minimum chip systems. Its single chip, no-glue interface simplifies design and manufacturing while increasing performance and reliability — in the smallest possible board space.

A TYPICAL SYSTEM

Intel's 8051 microcontroller architecture is the most widely used. Many variations are available with enhanced I/O features and various amounts of memory. Intel's 80C31 is a non-ROM, CHMOS version of the 8051. It will help illustrate the 87C75PF's benefits over typical multiple-chip uC solutions.

Figure 2 shows a typical expanded microcontroller system. Whenever memory-mapped devices are connected to a microcontroller, two 8-bit ports lose their I/O functions to become address and data pins. Figure 2 shows port-reconstruction devices, a 256K-bit EPROM, and glue chips that make up an embedded control system. Nineteen chips are required!




Figure 2. Many discrete chips provide EPROM and port expansion.



SYSTEM PERFORMANCE

Every system component influences performance. Performance encompasses speed, system noise, and power consumption. A typical expanded-mode controller application uses many chips to increase memory and recover lost I/O. Figure 3 shows an improved, but more expensive, alternative to the system in Figure 2. "Glue" chips between the controller and peripherals delay address signals. To optimize system speed, fast, expensive glue chips, memory, and peripheral devices are required.

Multiple-chip solutions consume significant power and inject noise into a system. A beefed-up, well regulated power supply will relieve symptoms, but adds significantly to cost, board size, and weight.

THE 87C75PF SOLUTION

Figure 4 shows the same system using the 87C75PF — a two chip solution!

The 87C75PF furnishes a no-glue interface to 8051-based systems and all other Intel-architecture embedded controllers. The Port Expander's flexible, user-programmable memory map and alterable control signals simplify 8051, 8096, and 80188 connections.

Examples in this application note show how the 87C75PF works with various microcontrollers. An 8051/87C75PF system that takes advantage of high-level compiled languages and an in-system programmable example will also be shown.

SYSTEM INTEGRATION

Intuitively we all recognize the benefit of system integration — chip-count is reduced.

Just as important are:

- small board size with few layers
- increased performance
- decreased design time
- · optimized software development
- reduced inventory
- less incoming inspection
- increased system reliability
- · simplified manufacturing.

Cost is a prime consideration. The itemized cost of discrete components is only one parameter. Until the benefits listed above are quantified, realistic system costs can't be determined. Hardware design and software development time are significant up-front expenses. Multiple-chip systems incur substantial inventory, incoming inspection, testing, manufacturing, board size, and rework costs.




Figure 3. A simplified multiple-chip system.






Figure 4. A "no-glue", two chip 87C75PF system.

Reliability also has significant value — to you and your customers. Customers demand products that work properly — forever. Reworked products waste time and money, increase the cost of every unit you ship, and ruin your company's reputation. The best way to increase reliability is to eliminate system components.

Simplified manufacturing saves time and money while increasing reliability. One factory-tested, integrated-function chip is much easier to place on a circuit board and is far more reliable than myriad discrete chips. Every solder joint is a possible failure point. A single chip reduces potential failure points from hundreds to a few.

87C75PF ARCHITECTURE

The 87C75PF Port Expander's features include:

- Two 8-bit I/O ports
- $32K \times 8$ EPROM
- Two 64K-byte memory planes
- Special Function Registers
- Device-configuration registers
- "No-glue" controller interface
- Low-power, Low-noise CHMOSII-E
- Quick-Pulse ProgrammingTM Algorithm
- · In-system programmability
- 40-Pin CERDIP, 44-Lead PLCC packages

Two Ports

The 87C75PF has two 8-bit bi-directional I/O ports. Port 1 has open-drain outputs and port 2 has quasi-bi-directional (resistor pull-up) outputs. Each port is individually addressable with separate port-latch and port-pin addresses. Typical of quasi-bi-directional ports, they are always in output mode but can be used as inputs by simply writing logic "1s" to their latches.

Relocatable EPROM

The EPROM has 262,144 bits organized as 32K 8-bit words. Its access time determines the device's speed rating. The 32K-byte EPROM occupies half of the program memory (or EPROM) plane. The EPROM block can be located in either the lower or upper half of the EPROM plane to accommodate various microcontroller architectures.

Dual or Single Memory Planes

8051-family microcontrollers have two external memory planes — program and data. 8096-, 80188-, and 68xx-family microcontrollers have only one program/data plane. The 87C75PF's user-configurable doubleand single-plane modes work with any 8-bit microcontroller architecture.

Relocatable SFRs

The 87C75PF has five special function registers:

- Port 1 latch
- Port 2 latch
- Port 1 Pin
- Port 2 pin

• Plane select.

Port-latch registers allow the microcontroller to change port-pin output levels. The microcontroller can read the port latches to recall the last value written. A microcontroller can determine external pin levels by reading the port-pin locations.

During programming, the plane select register determines whether the EPROM array or the configuration registers are being programmed. More special function register details are described later in this application note.

Device Reconfiguration

Non-volatile (EPROM cell) device-configuration registers configure the 87C75PF for microcontroller compatibility. Programmable configuration registers can:

- · relocate the EPROM array in the memory map
- · relocate the SFRs in the memory map
- combine the EPROM and SFR planes
- change the reset pin's active polarity
- insert transistor pull-ups on port pins.



In its default configuration, the 87C75PF is compatible with the 8051's two-plane architecture. It is easily reconfigured for single-plane 8096 architecture. Remapping the memory planes makes the device compatible with 80188 and 68xx architectures.

Various microcontrollers have different reset input levels. The 8051's reset is active-high while the 8096's is active-low. The 80188 has an active-low reset input and active-high synchronous reset output. The Port Expander's configurable reset polarity can work with active-high or active-low microcontrollers.

If the I/O ports are used only as outputs, a "push-pull" drive is desirable. Port 1 and/or port 2 can be configured to have active pull-up transistors rather than open-drain or quasi-bi-directional outputs.

"No-glue" Microcontroller Interface

The 87C75PF's internal address latches, address decoders, reconfigurable memory planes, and alterable control inputs allow no-glue interfacing to any Intel microcontroller. The 87C75PF makes expanded-mode, two-chip microcontroller systems a reality.

Quick-Pulse Programming

Intel's microcontroller, peripheral, and EPROM products employ the industry's fastest, most reliable Quick-Pulse Programming TM algorithm. Optimized Quick-Pulse Programming equipment can program the 87C75PF in four seconds.

In-circuit Programming

With its integrated features, the 87C75PF is easily programmed in-system. Built-in address latches, address decoders, and flexible control inputs enable the system's microcontroller to program the Port Expander. The section "80C51 In-system programming" describes this technique.

Packaging

For systems requiring periodic reprogramming, prototyping, or hermetic packages, the 87C75PF is available in a 40-pin ceramic DIP (CERDIP) package. PLCC packaging is available to further reduce board size and provide for surface mount and automated manufacturing.




Figure 5. 87C75PF Block Diagram.



87C75PF FUNCTIONAL BLOCKS

Figure 5 shows the 87C75PF's block diagram. The device has three main functional blocks, or memory planes: EPROM, special function registers, and configuration registers.

The block diagram shows device inputs on the left and outputs on the right. Sixteen address lines enter the device and their states are latched by ALE. The lower eight address pins are multiplexed with data. PSEN (Program-Store ENable) gates the device's EPROM data. RD gates SFR data. WR/PGM controls SFR data writes. CE is the master chip enable input. Vpp (the programming voltage input) is multiplexed with RST (reset). Vpp is required only during programming. Asserting RST sets port latches to "1s" during operating mode.

Port 1 is an 8-bit open-drain port with optional "CMOS" drive capability. Port 2 has 8 quasi-bi-directional pins, also with optional "CMOS" drive.




Figure 6. DIP Pinout.

DEVICE PINOUTS

The 87C75PF is available in two package styles — 40-pin CERDIP and 44-lead PLCC. Both pinouts are similar to Intel's 27210 megabit EPROM. The device's pinouts are compatible with most programming equipment capable of programming 27210 EPROMs.

Figure 6 shows the CERDIP pinout. The left side has sequential address and data inputs. The ground pin (GND) separates lower and upper address lines for better noise immunity. Ports are logically placed on the device's right side. Port 1, which is open-drain, is near V_{CC} . SIP-pack resistor pull-ups added externally to port 1 have easy access to V_{CC} .

Figure 7 shows the PLCC pinout. PLCC leads are in the same sequence as the CERDIP pinout. No-connect (NC) and don't-use (DU) leads are inserted at strategic locations. Future enhancements will use these leads for expanded features. DU leads should be left unconnected.




Figure 7. PLCC Pinout.



3 PLANE MEMORY MAP

The 87C75PF has three memory planes: EPROM, SFR, and configuration. Two planes, EPROM and SFR, are available during operating mode. The configuration plane is present under special programming conditions. Figure 8 shows the three memory planes, conditions when they are present, control signals that access them, and memory locations they occupy.

EPROM Plane

The 32K-byte EPROM fills the lower half (0000h-7FFFh default) of the 64K-byte EPROM plane. This conforms to 8051- and 8096-family microcontrollers that have reset and interrupt addresses in the bottom half of the memory map. The EPROM array can adapt to 80188- and 68xx-family microcontrollers by moving it to high memory (8000h-FFFFh). PSEN is the EPROM array's operating- and programming-mode read control. WR/PGM strobes data into the array only during programming mode.

SFR Plane

Special function registers are located in the SFR plane. They occupy low-addresses in a relocatable 2K-byte block (default addresses F800h-FFFFh). The 2K SFR block can be placed on any 2K-byte address boundary to match microcontroller architecture requirements. \overline{RD} and $\overline{WR}/\overline{PGM}$ control reads and writes from/to this plane.

Configuration Plane

The configuration plane contains non-volatile EPROM registers that determine the device's configuration. This plane is available only when high voltages are applied to special pins. PROM programming equipment can use this plane to identify the device, read its present configuration, and program new configurations. Memory-mapped registers can be programmed to:




Figure 8. The 87C75PF has three internal memory planes — SFR, EPROM, and Configuration.



- move the EPROM array
- move the SFR block
- · combine the EPROM and SFR planes
- combine PSEN and RD
- change RST's polarity
- insert pull-up transistors on port output drivers.

Device reconfiguration will be covered further in the "Architecture compatibility" section.

Plane Select Register

The plane select register (PSR) occupies address F810h in the SFR plane (Figure 9). This register's value determines which plane, EPROM or configuration, is in programming mode. The following plane is programmed when V_{PP} is raised to its programming voltage if PSR contains:

- xxxxxx00 = programming prohibited
- xxxxxx01 = EPROM plane
- xxxxxxx10 = configuration plane
- xxxxxx11 = programming prohibited.

Note that both PSR bits must toggle to change planes. Spurious programming noise is unlikely to alter both bits simultaneously. This safeguard prevents erroneous programming of the wrong plane.

I/O PORTS

The 87C75PF has two 8-bit, bi-directional I/O ports. Each port has two addresses in the SFR plane — port latch and port pin. The port latch register drives port pins; it's the port output register. Byte-wide data written to it is strobed by WR/PGM's rising edge. This allows individual register bits to be changed without "glitching" unchanged bits. Port latches can be read to determine previously stored values. Redundant RAM locations that contain port values are not required. Asserting RST sets port latches to "1s".

Each port has a pin register. This input register allows a microcontroller to monitor pin status. Although a port latch register may drive a port pin to "1", an external switch can pull it to "0". A software exclusive-OR of latch and pin values will discover the switch closure.

Figure 9 shows the 2K-byte SFR block (default location shown) containing port addresses. Locations F800h-F807h are reserved for port latch addresses; the 87C75PF uses only two of these addresses. Locations F808h-F80Fh are reserved for port pin addresses; again, the 87C75PF uses only two addresses. Each port latch and port pin register contains eight bits; each corresponding to a port pin. Locations F810h-F81Fh are reserved for SFR registers.




Figure 9. The 2K-byte SFR block contains port latch and pin addresses and Plan Select Register.



Port 1

Port 1's default latch address is F800h; its pin address is F808h. Its default configuration is open drain. Other open-drain devices can be "wire-ORed" to port 1 pins.

Pull-up resistors can be added externally to provide $I_{\mbox{OH}}$ drive.

Port 1's outputs can be reconfigured to supply CMOS drive. Programming the control level register's P1C bit (CLR.6) inserts active pull-up transistors. This switches port 1 pins faster from V_{OL} to V_{OH} and simplifies interfaces to external CMOS devices. Figure 10 shows port 1's block diagram.

Port 2

Port 2 is similar to port 1. Its latch address is F801h and its pin address is F809h. Its default configuration is quasi-bi-directional. This means that each pin has a weak pull-up resistor. External pull-up resistors can be added to increase the port's I_{OH} drive.

Port 2's outputs can be reconfigured to supply CMOS drive. Programming the control level register's P2C bit (CLR.5) inserts active pull-up transistors. Figure 11 shows port 2's block diagram. Note the difference between port 2's and port 1's output stages. In addition to the weak pull-up resistor, the feedback network senses the pin's V_{OH} level and switches a stronger pull-up resistor into the circuit. A V_{OL} level turns the resistor off. Another addition is the pulsed pull-up. When a port latch value changes from "0" to "1", the CMOS transistor is pulsed to quickly supply current to the pin.

ARCHITECTURE COMPATIBILITY

Every microcontroller family has its own architecture. Each has unique boot-up, interrupt, and vectoring addresses. Some support dual external memory planes while others communicate with only one. External addressing capacity varies from 64K- to 1M-bytes.

The 8051's control signals and software instructions manipulate 5 memory planes. Three planes are internal—on-chip ROM/EPROM, RAM/SFR, and bit-ad-




Figure 10. Port 1 is Open-Drain (default) or programmable for active (CMOS) pull-ups.






Figure 11. Port 2 is Quasi-bi-directional (default) or programmable for active (CMOS) pull-ups.

dressable registers. Two planes are external — program (EPROM) and data (RAM) memory. The instruction type drives internal and external read, write, and bus signals that select individual planes. An 8051 controller requires non-volatile boot-up memory, internal or ex-

ternal, at the bottom of its program memory plane. The 87C75PF's two-plane external-memory architecture (see Figure 12) matches the 8051's architecture. EPROM defaults to the EPROM plane's low-memory and SFRs default to the SFR plane's high-memory.




Figure 12. The 8051's two-plane memory has reset and vector addresses in low program-memory.



8096-family controllers are typically used with a single 64K-byte external memory plane (Figure 13). Like the 8051, reset and vector addresses are in low memory. The 87C75PF has an optional single-plane configuration that complements 8096 architecture. The EPROM, located in low memory, is combined with the SFR plane.

Intel's 80188 microprocessor is used primarily in highend embedded-control applications. Adding ports and memory makes the 80188 one of the most powerful microcontrollers available. The 87C75PF provides much of this hardware in a single package. The 80188




Figure 13. The 8096 has a single memory plane.

has a single memory plane. Unlike 8051 and 8096 controllers, its boot-up address is at the top of its 1M-byte address space (Figure 14). The 87C75PF can be configured for a no-glue 80188 interface.

The 87C75PF's flexibility simplifies hardware interfacing with many other microcontrollers. A 68xx controller, for example, has boot-up vectors at the top of its 64K-byte single-plane memory space. The Port Expander's memory map can be configured, much like that used by the 80188 (Figure 14), to accommodate 68xx controllers.




Figure 14. The 80188 boots up at the top of its 1M-byte address space.

Default Configuration

Ultraviolet light exposure will erase the 87C75PF's EPROM array and non-volatile configuration registers. The EPROM, SFRs, and other user-configurable options' default to:

- two memory planes EPROM and SFR
- EPROM at 0000h-7FFFh
- SFR block at F800h-FFFFh
- · reset (RST) active-high
- port 1 open drain
- port 2 quasi-bi-directional.



Changing the Reset Polarity

8051-family microcontrollers have active high reset inputs. 8096, 68xx, 80188, and special 8051-architecture controllers have active-low resets. The 80188 also has an active-high synchronous reset output.

The Port Expander's alterable reset input (RST) can match any microcontroller. When erased, the 87C75PF's RST is active-high. Programming the configuration plane's control level register bit CLR.7 changes RST to active-low (see Figure 15).

Changing Port Output Drive

If port 1 and/or port 2 are used only as outputs, it may be preferable to have CMOS-type output levels. Programming CLR.6, P1C, and/or CLR.5, P2C (see Figure 15), inserts active pull-up transistors in port output buffers. These transistors supply higher current and faster switching than open drain or quasi-bi-directional outputs.

Moving the EPROM

The 87C75PF's EPROM can be relocated to the upper half of its 64K-byte memory map. When erased, the EPROM is correctly positioned in low memory for 8051- and 8096-family controllers. Programming the configuration plane's EPROM Location bit, ELR.7 (Figure 16), moves the EPROM to high memory for 80188 and 68xx compatibility.




Figure 15. The Control Level Register (CLR) determines the reset pin's polarity and CMOS port drive.



Double- and Single-plane Configurations

The 87C75PF has two operating-mode memory-planes — EPROM and SFR. These planes share identical memory addresses. The EPROM plane is selected when PSEN is TTL-low. The SFR plane is selected when either RD or WR is TTL-low. 8051 microcontrollers use PSEN, RD, and WR to select two external memory planes. 8096 controllers have only RD and WR; some versions have an "INST" output that allows external circuitry to determine when instructions are being issued. Most other microcontrollers provide read and write signals that control only one memory plane.

Programming the 87C75PF's overlap bit, OVLP (ELR.6), converts the device from dual-plane to single-plane (see Figure 16). When ELR.6 = "0", PSEN and RD are internally combined. Both memory planes are active if either is TTL-low.

8051 applications that use code compiled from highlevel languages find this especially useful. Some highlevel languages can't distinguish between data-plane and program-plane addresses. For example, look-up tables stored in the same EPROM as program instructions require \overline{PSEN} to be asserted. However, a compiler interprets look-up table instructions as data fetches. It assigns code that asserts \overline{RD} instead of \overline{PSEN} . A typical hardware solution uses an AND gate to combine \overline{PSEN} and \overline{RD} . This forms one memory plane that is accessed by either signal. Programming the 87C75PF's OVLP bit provides this "AND" function.

This bit also permits the SFRs to overlap the EPROM array. This allows multiple Port Expanders to be used in single-plane applications. For example, two Port Expanders can be used in an 8096 system (see Figure 22). Normally, two 87C75PFs' 64K EPROM bytes consume the entire address space leaving no room for port addresses or external RAM. When ELR.6 = "0" and the device's 2K-byte SFR block overlaps its EPROM array, 2K EPROM bytes are sacrificed to make room for the SFRs and external RAM. Under these conditions, the 87C75PF remains in a high impedance state during any access to the 2K-byte SFR-block except for the five valid SFR addresses (see Figure 9).




Figure 16. The EPROM Location Register determines the EPROM's memory-map location



Moving the SFR Block

The 2K-byte SFR block's default location is F800h-FFFFh in the SFR plane. This location is fine for 8051 and 8096 applications. However, 80188 and 68xx-family controllers have boot-up and vector addresses in this address range; EPROM should be located here.

The SFR block can be moved to any 2K-byte device-address boundary. The SFR location register's (SFRLR) five bits determine the SFR-block's most-significant address bits. When erased, these bits are all "1s", placing the SFRs at 11111xxx xxxxxxxxb or F800h-FFFFh. Programming the SFRLR to 01111xxx, for example, relocates the SFR-block to 7800h-7FFFh (just below the EPROM array when it's at the top of

memory, 8000h-FFFFh). Programming SFRLR to 00000xxx moves the SFRs to the bottom of memory, 0000h-07FFh. Figure 17 shows the SFRLR and its bit definitions.

Programming the Configuration Plane

The 87C75PF data sheet describes detailed programming requirements. PROM programming equipment makes device reconfiguration easy. Down-loading EPROM code (from 0000h to 7FFFh) to the programmer is the same as for any 256K PROM device. The programmer allows editing of CLR, ELR, and SFLR codes to reconfigure the device. Once programming commences, the EPROM array and the configuration registers are programmed automatically.




Figure 17. The SFRLR determines the 2K-byte SFR block's base address.



87C75PF APPLICATIONS

Now that you're familiar with how the Port Expander is organized and reconfigured, this section highlights some application examples. You'll see how the 87C75PF connects to 8051, 8096, 80188, and 68xx microcontrollers. Also shown are more sophisticated applications that use multiple Port Expanders and one that allows the microcontroller to program its own Port Expander. All of the applications illustrated show microcontroller/Port Expander interfaces, memory maps, and configuration register (CLR, ELR, SFRLR) values.

80C31 + 87C75PF

8051-family controllers usually operate in two-plane mode. To use external program memory (EPROM) exclusively, the controller's external access pin, \overline{EA} , is tied to ground. Port 2 supplies upper addresses, A_{8^-} A_{15} . Port 0 becomes the multiplexed lower-address/data bus, AD_0-AD_7 . \overline{PSEN} is the program memory read strobe. \overline{WR} and \overline{RD} (port pins P3.6 and P3.7) control external RAM and other read/write devices. RST is active-high on most 8051-family microcontrollers. Some special-purpose '51-based controllers have active-low resets.

Figure 18 shows a typical 80C31 + 87C75PF no-glue application. The 87C75PF's EPROM, SFR, and control-signal default-settings are already configured. Programming the large XX place holders shown in the CLR register enables CMOS port drive.




Figure 18. The 87C75PF's no-glue interface takes advantage of the 80C31's two-plane memory map.



80C31 + Two 87C75PFs

High-end applications, such as telecommunications, require sizable program memories and numerous I/O ports. Many of these applications use 8051-family microcontrollers. Two 87C75PF Port Expanders supply added I/O while furnishing EPROM — without using "glue" devices!

Figure 19 shows two Port Expanders in an 80C31 system. Port Expander 1's EPROM is in its default low-memory location (0000h–7FFFh). Its SFR block is moved to F000h, out of Port Expander 2's SFR range (F800h). Port Expander 2's EPROM is moved to high-memory (8000h–FFFFh). Each device's configuration register values are shown below the memory map. This configuration provides 16 additional I/O pins, 64K EPROM bytes, and leaves 60K for RAM and other memory-mapped devices.




Figure 19. Two 87C75PFs provide 16 I/O pins, 64K EPROM bytes, and room for 60K of RAM.



High-level Language 80C31 + 87C75PF

The 8051's two-plane flexibility challenges hardware and software engineers' creativity. Its two planes logically separate program and data planes to create 128K-bytes of memory in a 64K address space. However, many applications have look-up tables in non-volatile memory, usually in the same EPROM that contains program code. Unique assembly-language instructions drive hardware signals, PSEN, RD, and WR, to determine which plane is active.

Some compiled, high-level programming languages, however, have a hard time dealing with two-plane memories. They can't determine which 8051 instruction to use when look-up tables occupy the program plane. They usually assign an instruction that activates \overline{RD} , rather than \overline{PSEN} .

The typical solution forces the system to operate in single-plane mode by combining PSEN and RD with an AND gate. If either signal is TTL-low, the AND gate's output drives a common external-memory read signal. A compiler can now assign its typical "read from data memory" instruction.

The Port Expander has this "AND" function built in. Programming the configuration plane's Overlap bit, ELR.6, internally combines \overline{PSEN} and \overline{RD} ; if either is at TTL-low EPROM or SFR data, depending on the address, is read. Figure 20 shows a typical high-level-language application.

Programming this bit also allows the SFR-block to overlap the EPROM in single-plane applications. If, and only if, these blocks overlap, 2K EPROM bytes are sacrificed to make room for the SFR block. The "8096 + two 87C75PFs" section illustrates this.




Figure 20. Programming ELR.6 combines PSEN and RD to form a single memory plane.



8096 + 87C75PF

8096-family 16-bit microcontrollers can also operate in 8-bit mode. These high performance controllers manage applications that are I/O intensive and, as a result, require large EPROM arrays. The 87C75PF expands the I/O while providing the EPROM.

The 8096 accesses a 64K-byte single-plane memory. Its memory map is similar to the 8051's. External EPROM is required at its low-memory boot-up location (2080h). The 87C75PF's EPROM and SFRs are appropriately located.

The 8096's reset input (\overline{RES}) is active-low. Programming the Port Expander's reset level configuration bit, RSTL (CLR.7), makes RST's polarity active-low.

The 87C75PF is converted to single-plane mode by either tying \overline{PSEN} and \overline{RD} to the 8096's \overline{RD} pin or by programming ELR.6, the overlap bit. If the latter option is chosen, the unused input, \overline{PSEN} or \overline{RD} , should be tied to V_{CC} . Figure 21 shows a "no-glue" 8096 + 87C75PF application.




Figure 21. The 87C75PF is also the no-glue Port Expander for 8096 systems.



8096 + Two 87C75PFs

Single-plane 8096 applications can use two Port Expanders. Figure 22 shows this no-glue, three-chip system.

Port Expander 1 has its EPROM in default low-memory. Its SFR block is mapped over its EPROM; location 7800h is arbitrarily chosen. Programming 01111xxxb into SFRLR moves the SFR block. Programming ELR.6 (to "0") overlaps the EPROM and SFR planes; one plane is formed. This bit also tells the Port Expander that its SFRs are intentionally mapped over its EPROM. The device sacrifices 2K EPROM bytes to make room for the SFR block. Any access to this 2K-

byte block, except valid port and PSR addresses, places the external data bus in a high impedance state. External RAM can occupy the 2K-byte space.

Port Expander 2 is also reconfigured. Its EPROM is moved to high-memory by programming ELR.7. Its SFR block must overlap its EPROM array; 8000h is arbitrarily chosen. Port Expander 2's overlap bit, ELR.6, is programmed to form a single plane and to tell the device that its SFRs are intentionally mapped over its EPROM, like Port Expander 1. This configuration supplies four additional 8-bit ports, 60K EPROM bytes, and still leaves 4K bytes free for RAM.




Figure 22. Two 87C75PFs add 16 I/O pins, 60K EPROM bytes, and leave room for 4K of RAM.



80C188 + 87C75PF

The 80C188 found its niche in high-end embedded control applications. This CPU, when combined with RAM and the Port Expander, becomes a powerful embedded controller. Its 1M-byte address range accommodates several Port Expanders and large amounts of RAM. Although the 80C188 has two planes, memory and I/O, the Port Expander works best in the memory plane. Figure 23 shows a simple 80C188 + 87C75PF system.

The 80C188 boots up at address FFFF0h. The 87C75PF's EPROM array is moved to its high memory (8000h-FFFFh) by programming ELR.7. The SFR block must be moved to lower memory outside of

EPROM-block addresses, (F7800h is shown). Pro-ramming the overlap bit, ELR.6, or tying PSEN and RD to the 80C188's RD combines the EPROM and SFR planes. The processor's UCS, connected to the 87C75PF's CE, selects the Port Expander in the upper address range. The 80C188's reset input, RES, is active low. Programming the 87C75PF's RSTL bit, CLR.7, converts RST to active-low. the 80C188 also has an active-high synchronous reset output. This output can be connected to the 87C75PF's RST without reconfiguring RST's polarity.

80C188 systems usually have larger RAM arrays than typical microcontroller applications. Figure 23 shows the simple RAM interface. The RAM does not contain its own address latches, so an 8-bit latch must be used to capture addresses A_0 – A_7 .




Figure 23. The Port Expander and SRAM make the 80C188 a powerful embedded controller.



68xx + 87C75PF

The microcomputer industry's peripheral- and memory-interface standard dictates chip-enable, output-enable, and write-enable polarities. All are active-low. The 87C75PF conforms to this industry standard.

Like Intel controllers, 68xx-family microcontrollers use multiplexed address/data pins. However, they differ in two significant ways. First, 68xx controllers have highmemory reset- and interrupt-vector addresses. Address A_{15} is logic-high during vector accesses. Second, read and write controls are functions of R/\overline{W} and E (clock output). Combinational logic must convert R/\overline{W} and E to industry-standard \overline{RD} and \overline{WR} signals.

The 87C75PF's memory map can be reconfigured and its two memory planes combined to simplify 68xx interfaces. Its RST polarity can match a 68xx's active-low reset. All that's required to complete the interface is to condition R/\overline{W} and E to \overline{RD} and \overline{WR} . Figure 24 shows a 68xx + 87C75PF system and its memory map.




Figure 24. One NAND-gate package interfaces the 87C75PF to 68xx controllers.



PROGRAMMING

EPROM and Configuration Registers

PROM programming equipment makes the 87C75PF as easy to program as EPROM-version microcontrollers and standard EPROMs. Optimized programming equipment that utilizes the Quick-Pulse ProgrammingTM algorithm can program the 87C75PF in less than four seconds.

Data I/O's model 29B (version V06), with Unipak-2B module (version 16, family/pin code = 112/107) and 87C75PF cartridge, supports the 87C75PF. It has a straightforward programming procedure. Assembled code is transferred to programmer RAM addresses 0000h-7FFFh. Configuration registers (CLR = 7FFDh, ELR = 7FFEh, and SFRLR = 7FFFh) are loaded into programmer RAM addresses 8000H, 8001h, and 8002h. Configuration register contents can be entered manually using the programmer's edit command.

With EPROM and configuration register contents loaded, the programmer automatically programs the EPROM array and non-volatile registers. The programmer can also read a programmed master device's EPROM array and configuration registers and program duplicates without further editing. Contact Data I/O or your programmer vendor for further details.

80C51 In-system Programming

Factory programmed and field updated applications use in-system and board-programming techniques. Board programming equipment supplies voltages, addresses, data, and pertinent control signals to the board's edge-card connector.

In-system programming, on the other hand, allows a resident ROM- or EPROM-type microcontroller to program the system's off-chip non-volatile memory. A small amount of the microcontroller's ROM or EPROM contains code that controls its serial communications channel and knows how to program external EPROM.




Figure 25. A simple circuit allows the microcontroller to program the 87C75PF in-system.



Multiple-application modules can be customized using in-system programming. For example, a generic control module can be built, installed in a variety of end products, and customized for different tasks at the end of the production sequence.

Figure 25 shows a simple 80C51-based in-system-programmable module. The microcontroller's on-chip ROM or EPROM contains the communication and programming algorithms. Port pins P3.0 and P3.1 provide the serial communication link. P3.2 (EACONT) controls the EA pin. When high (which occurs at reset or when "1" is written to it), internal program memory supplies code. When low, external EPROM supplies code. P3.4 (ALECONT) controls the ALE latching signal during programming. P3.5 (PGMON) controls programming and operating-mode VPP and VCC voltages. P3.6, which is the WR signal during normal operation, serves as the program pulse strobe, PGM, during programming. RD, P3.7, or PSEN can be used to verify programmed data whenever VPP is at its programming voltage.

Figure 26 shows the program and latch control circuit. 5 volt and 12 volt supplies are connected to this circuit at all times. Inverter 74'06a allows 12 volts to pass into the DC/DC converter and the LM317 voltage regulators only when system power is on. PGMON is high after reset or when P3.5 contains a "1." PGMON controls inverter 74'06b which turns Vpp on or off. Inverter 74'06c keeps VCC at 5 volts until programming commences. When PGMON goes low, these inverters turn off allowing Vpp and VCC voltages to attain their programming levels. The variable resistors adjust Vpp and VCC read- and program-voltages. VCC read voltage is 5.0V and its program voltage is 6.25V. Vpp read voltage is off, so it doesn't interfere with the 87C75PF's reset, and its program voltage is 12.75V.

<u>PGMON</u> also controls the ALE circuit. When <u>PGMON</u> is high, the microcontroller's <u>ALE value</u> passes to the 87C75PF's ALE pin. When <u>PGMON</u> is low, the microcontroller's ALECONT controls ALE.




Figure 26. A microcontroller can use this circuit to control programming voltages and ALE.



The microcontroller's AD_{0-7} and A_{8-15} (ports 0 and 2) connect to the 87C75PF's AD_{0-7} and A_{8-15} pins. The controller's program-memory read signal, PSEN, controls the 87C75PF's output-enable, PSEN.

During programming, the controller brings EACONT high and PGMON low. This allows it to operate from internal code, enables programming voltages on the 87C75PF's Vpp and V_{CC} pins, and switches ALE control from the controller's ALE to its ALECONT. It then inputs data over its serial channel. With ALECONT high, an address is placed on ports 0 and 2. When ALECONT is brought low, the 87C75PF internally latches the address. Data read from the serial port is written to port 0. Port 0 must have pull-up resistors when used in its I/O port mode. The Port Expander now has both address and data information. The controller needs only to bring its \overline{WR} pin low to program data into the addressed location.

The in-system programming sequence is summarized below.

- 1) Set EACONT = "1". Code is now supplied from the controller's internal program memory.
- Assert PGMON. This switches V_{PP} and V_{CC} to their program voltages and allows the controller to manually control ALE via ALECONT. ALECONT and WR are high.
- 3) Down-load address and data information via Port 3's serial channel. Ports 0 and 2 serve as I/O ports, so place the 16-bit address on them. Bring ALE-CONT low to latch the address into the 87C75PF.
- 4) Write data information to port 0.
- 5) Bring WR low to program data into the 87C75PF. See the 87C75PF data sheet for the programming algorithm and timing requirements.

- 6) Verify the programmed data. When the 87C75PF's V_{PP} is at 12.75V, its PSEN and RD pins are internally combined. The "MOVC A,@A+DPTR" instruction uses the PSEN pin to read EPROM data (or the "MOVX A,@DPTR" instruction uses the RD pin).
- Repeat this sequence until all EPROM data is programmed and verified.
- 8) When programming is complete, de-assert PGMON and ALECONT. When EACONT = "0", code execution commences from the 87C75PF. Code duplication at identical internal and external memory locations allows uninterrupted paging between these two memory spaces.

When 6.25V is applied to the 87C75PF's V_{CC} during programming, its port outputs, when "1", will be close to 6.25V. Careful system design should ensure that microcontroller and other device inputs can handle this elevated voltage. Writing "0s" to all port pins before V_{CC} receives 6.25V will prevent damage to external devices.

SUMMARY

System demands push single-chip microcontroller designs to their limits. Complex applications are I/O intensive and use lots of EPROM. Traditional solutions use discrete chips – EPROM, address latches, address decoders, I/O port chips, and "glue" logic – to get more memory and expand, or recover, I/O.

Intel's 87C75PF Port Expander puts port functions, EPROM, and "glue" into a single package. Chip count and board size are dramatically reduced. System performance is optimized. Reliability is assured. Design time is shortened. Manufacturing is simplified. Device inventory is reduced.

Miniaturized system designs that weren't possible before, can now come to life, thanks to the 87C75PF.



APPLICATION NOTE

AP-315

July 1988

Latched EPROMs Simplify Microcontroller Designs

TERRY KENDALL
MICROCONTROLLER PERIPHERALS



INTRODUCTION

Board Space. Simplified design. Reliability. Manufacturability. Performance. Cost. Designers balance these requirements in every project, especially in microcontroller applications.

This application note will show how Intel's latched EPROMs minimize board space and cost, simplify design and manufacturing, and increase performance and reliability in microcontroller systems.

A few years ago an embedded control system consisted of many discrete components. A general purpose microprocessor was combined with memories, timers, counters, I/O expanders, address decoders, latches, and assorted glue chips to make a basic control system. Then came the microcontroller. These functions, and many more, are now combined into a single chip.

Today, engineers are stretching the limits of microcontroller features. Controller manufacturers are stuffing as many functions and as much memory as die and package can accommodate. Microcontrollers typically have EPROM (or ROM) densities of 4K or 8K bytes; some advanced controllers even have 16K. Still, more is required.

Microcontroller applications are now moving back to multiple chip solutions. 32K-byte EPROMs are common in many medium and high-end systems. It is not practical to put this much memory on the microcontroller die; chip price becomes prohibitive. Most controllers have an expansion mode that allows external memory to be added.

Higher density is not the only reason to go "off-chip" for memory. Many systems are designed to be generic modules. For example, one engine control module can be designed for an entire line of car models. During a final manufacturing step the module can be custom programmed for any particular vehicle. ROM-version controllers don't lend themselves to this application. EPROM memory allows any application to be customized—at any step in the manufacturing process.

But, using off-chip memory shouldn't detract from the designer's goal to achieve a minimum-chip system. Latched EPROMs provide microcontroller memory expansion without adding "glue" chips.

THE MULTIPLEXED BUS

To achieve small board space, embedded control systems require not only minimum chip count but chips that occupy small footprints. Embedded controllers achieve this by using multiplexed address/data buses. An 8051 controller, for example, shares its lower eight address pins with its 8-bit data.

Every memory access requires two cycles — one for address, one for data (see Figure 1). The controller




Figure 1. Every microcontroller memory access requires two cycles.



places a 16-bit address on the bus during the first cycle. It holds the upper eight bits constant throughout the access. It presents the lower address byte just long enough for an external latch to capture it. The latch and controller's upper bus supply the address to external devices for the remainder of the memory access. The controller uses its multiplexed lower address/data pins to transmit or receive data during the data cycle. As well as minimizing the controller's pin count, the multiplexed bus requires fewer board traces.

Before latched EPROMs, adding external memory to microcontrollers consumed excess board space. Address latches plus EPROM required more space than the controller itself. The address latch consumes significant board space and system power, degrades system reliability and EPROM performance, and complicates design and manufacturing.

Intel's high-performance latched EPROMs don't compromise designers' goals to produce minimum chip systems. The address latching function is built into the EPROM chip. The no-glue controller-EPROM interface simplifies design and manufacturing while increasing performance and reliability — in the smallest possible board space.

MICROCONTROLLER MEMORY INTERFACE

A typical microcontroller/memory interface is shown in Figure 2. Eight-bit controllers require at least one 8-bit address latch; Sixteen-bit controllers require two. In an 8-bit system, the controller's A_{8-15} address pins are connected directly to the EPROM's upper address pins. Address/data pins AD_{0-7} are connected to the EPROM's D_{0-7} data pins and to the address latch's inputs. The latch's outputs drive the EPROM's A_{0-7} address inputs. The controller's address-latch-enable, ALE, controls the latch. Figure 2a shows this memory interface.

Figure 2b shows a simplified system that uses a latched EPROM. All of the controller's bus signals connect directly to the latched EPROM. It's easy to see that design time (and manufacturing) are simplified. Performance is improved because latch propagation delay is non-existent. System reliability is assured — one factory-tested, integrated memory device is inherently more reliable than several discrete components.




Figure 2. Typical microcontroller/memory systems are improved with latched EPROMs.



Discrete latch chips, like the 74HCT573, have large output drivers. This allows them to drive many devices on a system's address bus. Unfortunately, large output drivers consume considerable power. Typical microcontroller applications are minimum-chip systems. Discrete address latches unnecessarily waste system power with their large drive capability. Intel's latched EPROMs use very little power because their built-in latches drive only internal address lines. Integrated address latches allow "no-glue" interfacing to 8-bit and 16-bit microcontrollers.

SYSTEM INTEGRITY

An address latch and associated board traces require about .75 inches². This doesn't sound like much, but compared to the EPROM's 1.2 in² and the controller's 1.5 in² it amounts to 22% of a system's board space.

Not only does a latched EPROM produce a more "elegant" design, but system reliability is improved. Every

board component is subject to failure. A discrete latch requires twenty additional PC-board solder joints — each a potential failure point. Failures decrease as part count (elimination of latches) goes down.

Every board trace and component node is a source (or receptor) of system noise. Noise can degrade performance and compromise data integrity. EPROM performance requires rock-steady address inputs. When EPROM output buffers turn on, address input buffers are affected. A small ground reference fluctuation changes the threshold voltage of input buffer transistors. This can effectively change the EPROM's address in mid-access; data integrity is compromised.

Latched EPROMs are virtually immune to ground-reference shifts. Current surge caused by switching output buffers may affect the EPROM's address inputs, but the internally latched address remains steady; noise isn't transferred to address decoders. Access time and data integrity are optimized.




Figure 3. Propagation delays can be significant when standard EPROMs are used in uC systems.

Latched EPROMs eliminate these delays.



SYSTEM PERFORMANCE

Latched EPROMs improve system performance. Discrete latches have inherent propagation delays. In a pure CMOS system, this delay is significant; a 74HCT373 latch delay is 45ns at automotive and military temperatures. A 16MHz 80C31 microcontroller, for example, provides 207ns for EPROM access time. A 45ns latch delay degrades this access time to 162ns. An EPROM rated at 160ns or faster must be used. Figure 3 shows the timing delays inherent in discrete component solutions.

If a latched EPROM is used, no external latch delay occurs. A 200ns latched EPROM can be used. Access time parameters include internal latch propagation delays. Slower, less expensive latched EPROMs do the same job as fast EPROMs and discrete latches.

ARCHITECTURE COMPATIBILITY

Intel's latched EPROMs have separate address and data pins. All address inputs contain latches. This simplifies 16-bit microcontroller interfacing. Pin layout is virtually identical to standard EPROMs. Upgrade-compatible circuit board designs are simplified. In 8-bit multiplexed address/data systems, EPROM pins A_{0-7} are connected directly to corresponding D_{0-7} pins. In 16-bit multiplexed systems, low-byte EPROM data pins D_{0-7} are connected to address lines A_{0-7} while high-byte EPROM data pins D_{0-7} are connected to address lines A_{8-15} . See Figures 7 and 9 for typical 8-bit and 16-bit system examples.

THE LATCHED EPROM FAMILY

Intel's growing family of latched EPROMs includes the 87C64, 87C257, and 68C257. Ceramic DIP and PLCC package pinouts are shown in Figures 4 and 5. This application note shows how latched EPROMs simplify microcontroller system designs.




Figure 4. 28-pin ceramic DIP latched-EPROM pinouts




Figure 5. 32-Lead PLCC latched-EPROM pinouts.

intaľ

87C64

The 87C64 is a 64K-bit EPROM organized as 8192 8-bit words. Integrated address latches make the 87C64 EPROM unique. This device is functionally identical to two 74HCT573 latches and a 27C64 EPROM (see Figure 6). However, with latches included, the 87C64 conserves:

- chip count
- system performance
- board space
- · power consumption
- system cost
- inventory
- · design time
- incoming inspection

In discrete component solutions, separate latches are used with a 27C64 EPROM. Even when the EPROM is in standby mode, the latches are always active, consuming full power. The 87C64 achieves low standby power in a novel way. It has a combined ALE/CE signal. When this signal is TTL-high, both the EPROM and the internal latches are placed in low-power standby mode. When ALE/CE is TTL-low, the latches activate, address information is latched, address decoding begins, and the EPROM is ready to present data at its outputs.

The 87C64 easily connects to an 80C31 microcontroller. EPROM data pins are connected to its A_{0-7} ad-




Figure 6. 87C64 Functional Diagram.



dress pins, which in turn connect to the controller's AD_{0-7} pins. ALE/\overline{CE} must be generated by the processor's ALE signal, as shown in Figure 7. When ALE is high, a new address can flow into the device's latch. The address is latched when ALE goes low. EPROM data is present on AD_{0-7} when \overline{OE} goes low.

Using Multiple 87C64s

If multiple chips are used in a low power system, address lines and the ALE signal are combined via an address decoder as shown in Figure 8. Connecting the

ALE signal to the address decoder is important because the 87C64's ALE/CE input must toggle high-to-low each time the address changes.

The EPROM contains system operating code. The microcontroller typically accesses sequential addresses as it executes instructions. Upper address lines are used to decode memory blocks, but they usually don't change when sequential addresses are generated. This means that the outputs of an address decoder connected to these lines will not toggle as sequential addresses change. The address decoder shown in Figure 8 is gated by ALE to provide the latching signal at the 87C64's ALE/CE input.




Figure 7. The 87C64 easily connects to the 80C31.




Figure 8. Multiple latched-EPROMs are controlled by the address decoder.

87C64s in 16-bit Systems

The 87C64 is an ideal memory for word-wide systems. Two devices provide low-byte and high-byte data. Figure 9 shows an 8096 system that uses two 87C64s.

Microcontroller address/data lines AD_{1-13} are connected to address inputs A_{0-12} on both EPROMs. Address/data line AD_0 is normally used to select low-byte data in read/write memories. This line need not be connected to read-only (EPROM) memories. In order to operate from external EPROM mapped at low-memory, the 8096's \overline{EA} pin must be tied to ground.

The low-byte EPROM's D_{0-7} outputs are connected to the controller's AD_{0-7} lines. The high-byte EPROM's D_{0-7} outputs are connected to lines AD_{8-15} . The controller's \overline{RD} and \overline{ALE} lines are connected directly to both EPROMs' \overline{OE} and $\overline{ALE}/\overline{CE}$ inputs.

In-System Programming

EPROMs are not just read-only memories, they're user-programmable. That's the reason EPROMs are the preferred non-volatile memory. EPROMs are usually programmed in PROM programming equipment. In-system programming, however, is becoming popular in applications that require factory programming or field updates.

In-system programming allows the resident microcontroller to program the system's EPROM. A small amount of the microcontroller's ROM or EPROM can contain code that knows how to down-load data over its serial channel and program an 87C64.

In-system programming allows a multi-use module to be customized for different applications. For example, a generic robot-control module can be built, installed in several locations, and customized for any particular job on an assembly line.






Figure 9. Two 87C64s provide a no-glue EPROM solution for word-wide systems.




Figure 10. A simple in-system programmable module.



Figure 10 shows a simple 80C51-based in-system programmable module. The microcontroller's on-board ROM or EPROM memory contains the communication and programming algorithms. Port pins P3.0 and P3.1 provide the serial communication link. P3.2 (EACONT) controls the EA pin. When high (which occurs at reset and when "1" is written to P3.2), code operates from internal memory. When low, external EPROM supplies code. P3.3 (ALECONT) controls the ALE latching signal during programming. P3.4 (PGMCONT) controls the 87C64's PGM (program pulse) pin. P3.5 (VPPON) controls the VPP and VCC programming and operating voltages.

Figure 11 shows the program and latch control circuit. The 5 volt and 12 volt supplies are connected to this circuit at all times. Inverter 74'06a allows 12 volts to pass into the DC/DC converter and the LM317 voltage regulators only when 5 volts is applied. VPPON is high at reset or when P3.5 contains a "1." Inverters 74'06b

and 74'06c keep V_{PP} and V_{CC} at 5 volts until programming is initiated. When \overline{VPPON} goes low, these inverters turn off allowing V_{PP} and V_{CC} voltages to go to their programming levels. V_{PP} and V_{CC} read- and program-voltages are adjusted by the variable resistors shown. V_{CC} read voltage should be 5.0V and its program voltage should be 6.25V. V_{PP} read voltage should be 5.0V and its program voltage should be 12.75V.

VPPON also controls the ALE circuit. When VPPON is high, the microcontroller's ALE value passes through to the 87C64's ALE/CE pin. When VPPON is low, ALE/CE can be controlled by the microcontroller's ALECONT signal during programming.

The microcontroller's A_{0-12} outputs are connected to the 87C64's A_{0-12} pins. The EPROM's D_{0-7} are connected to the controller's AD_{0-7} pins. The controller's program-memory read signal, PSEN, controls the 87C64's output-enable, \overline{OE} .




Figure 11. Program- and latch-control circuit for in-system programming.

intel

During programming, the controller brings EACONT high and VPPON low. This allows it to operate from internal code, enables programming voltages on the 87C64's Vpp and V_{CC} pins, and switches ALE/CE control from the controller's ALE to its ALECONT. It then inputs data over its serial channel. With ALECONT high, an address is placed on ports 0 and 2. When ALECONT is brought low, the 87C64 internally latches the address. Data read from the serial port is then written to port 0. The 87C64 now has both address and data information. The controller needs only to bring PGMCONT low to program data into the addressed location.

The in-system programming sequence is summarized below.

- 1) Assert EACONT. Code is now supplied from the uController's internal program memory.
- Assert VPPON. This switches V_{PP} and V_{CC} to their program voltages and allows the controller to manually control ALE via ALECONT. PGMCONT and ALECONT are high.
- 3) Input address and data information from Port 3's serial channel. Ports 0 and 2 serve as I/O ports. Place the address on ports 0 and 2. Bring ALECONT low to latch the address into the 87C64.
- 4) Write data information to port 0.
- 5) Bring PGMCONT low to program data into the 87C64. See the 87C64 data sheet for the proper programming algorithm and timing requirements.
- 6) Verify the programmed data. Use the "MOVC A,@A+DPTR" instruction to read EPROM data. The configuration shown in Figure 10 allows the 87C64 to be read at any 8K-byte boundary. This allows the controller to operate using its internal low-memory code and still verify external EPROM mapped at the same locations.
- Repeat this sequence until all EPROM data bytes are programmed and verified.
- 8) When programming is complete, VPPON, PGMCONT, and ALECONT should be de-asserted. When EACONT = "0", code execution will commence from the 87C64. Duplication of code at identical internal and external memory locations will allow uninterrupted paging between these two memory spaces (see application note AP-284 "Using Page-Addressed EPROMs" for further details).

Care should be taken during system design to ensure that microcontroller and other device inputs can handle elevated voltages supplied by the EPROM during programming. When 6.25V is applied to the 87C64's V_{CC}, its outputs, when "1", will be close to 6.25V.

87C257

The 87C257 is a 256K-bit EPROM organized as 32768 8-bit words. It also contains the equivalent of two 74HCT573 address latches. All address inputs are latched. Figure 12 shows the 87C257's block diagram. To serve high-performance 8-bit microcontrollers, the 87C257 has separate ALE and \overline{CE} inputs. The 87C257 is pin compatible with the 27C256 (see Figure 4).

The ALE/VPP input serves as the latch enable during read mode and as the high voltage input during programming. When ALE is high, address information on pins A_{0-14} flows through the latches to the input decoders. If \overline{CE} is asserted ($\overline{CE} = V_{IL}$), the EPROM is in its active mode which allows address decoding to begin immediately. If \overline{CE} is high, the 87C257 is in stand-by mode, but addresses can still be latched. The address latches retain present address-pin values when ALE goes low (ALE = V_{IL}).




Figure 12. 87C257 functional diagram.



87C257 + 80C31

The 87C257 interfaces to 8051-family microcontrollers without "glue" chips. Figure 13 shows a simple 80C31/87C257 system. *Note that all 8051-family controllers have similar interfaces.* The 80C31's port 0 serves as the multiplexed low-order address/data bus when used in expanded memory mode; port 2 is the high-address bus.

Port 0 pins connect directly to the 87C257's A_{0-7} and D_{0-7} pins. Port 2 pins are connected to the 87C257's A_{8-14} and \overline{CE} pins. Since the 87C257 fills the lower half of the 80C31's program-memory map (0000h – 7FFFh), address line A_{15} (P2.7) can be connected to the 87C257's \overline{CE} input. The EPROM is selected whenever A_{15} is low.

The controller's <u>PSEN</u> output is the program (or instruction) memory read-strobe. This pin is connected to the 87C257's output enable pin, <u>OE</u>.

The 80C31's ALE controls an external address latch. When ALE is high, the controller's port 0 and port 2 pins present address information. When low, addresses A_{0-7} are externally latched. The external latch then supplies the low-address to external memory devices. Since the 87C257 has its own latch, the 80C31's ALE is connected to the 87C257's ALE/VPP (the 87C257's V_{PP} function is internally disabled in read mode.

The 80C31's EA (External Access) pin must be connected to ground when accessing external program memory between addresses 0000h and 0FFFh (the upper address boundary may vary depending on the 8051 version used).




Figure 13. A "no-glue" 80C31/87C257 system.



Two 87C257s + 80C31

8051-family controllers are unique in that two 64K-byte memory spaces can be addressed. These controllers have separate \overline{PSEN} and \overline{RD} signals that access program memory (ROM or EPROM) and data memory (RAM and peripheral devices). All system devices see the controller's 16-bit address. Depending on the instruction type, either \overline{PSEN} or \overline{RD} is asserted. Although two devices can be memory mapped at identical locations, \overline{PSEN} and \overline{RD} determine which will present data.

Figure 14 shows two 87C257s in an 80C31 system. Each 87C257 connects to the 80C31 just as it did in the 87C257 + 80C31 example shown in Figure 13. The only difference is the inverter between A_{15} and the second 87C257's $\overline{\text{CE}}$. This inverter allows the second 87C257 to be selected when A_{15} is high — addresses 8000h – FFFFh.




Figure 14. A maximum function, but minimum chip, 80C31 system.



Two 87C257s completely fill the 80C31's program memory space. 64K bytes are still available in the data memory space. A system that requires 64K-bytes of EPROM is probably performing complex I/O tasks. These tasks usually require more RAM than the microcontroller contains. Also, since the 80C31 loses two 8-bit I/O ports when accessing external memory, port reconstruction is desirable.

The 8155 shown in Figure 14 recovers the lost ports (plus 6 additional port pins) and supplies 256 bytes of RAM. In addition, it provides a 14-bit counter/timer. Connected as shown, the 8155's RAM is mapped at locations 0000h – 00FFh. Ports and timer addresses are mapped at 0100h – 01FFh. Since the 8155 is not fully decoded, shadow addresses occur at 512-byte boundaries.

The system shown in Figure 14 consists of a high performance microcontroller, 64K-bytes of EPROM, 256 bytes of RAM (in addition to the uC's RAM), 36 I/O port pins, and an additional timer/counter. The only "glue" device in this system is the inverter, which can be made from one transistor and a resistor.

87C257 + 8096

Intel's 8096-family microcontrollers contain six 8-bit I/O ports, a powerful CPU, and many other high-performance features. 8096BH, 8098, and 80C196 versions also have 8-bit external bus modes that simplify interfaces to 8-bit memories and peripherals. When used in expanded mode, ports 3 and 4 supply the multiplexed address/data bus.

Figure 15 shows a no-glue 8096/87C257 interface. The 8096's \overline{EA} (External Access) and Buswidth pins are tied to ground. This tells the controller that programmemory accesses are from external EPROM and that the external data bus is 8 bits wide.

Port 3 supplies multiplexed address/data information. Its pins are connected to the 87C257's A_{0-7} and D_{0-7} pins. Port 4 supplies addresses A_{8-15} . Its pins are connected to A_{8-14} and \overline{CE} . The EPROM is selected whenever A_{15} is low (addresses 0000h – 7FFFh), which encompasses the 8096's boot-up and vector locations. \overline{RD} and ALE are connected to the 87C257's \overline{OE} and ALE/VPP pins.




Figure 15. An 87C257 enhances the powerful 8096.



68C257

The microcomputer industry has a standard for memory and peripheral interfaces which dictates chip-enable and output-enable polarities. Customers using non-standard-bus controllers asked Intel to provide a "noglue" EPROM for their applications — the 68C257.

Like Intel controllers, 68xx-family uCs use multiplexed address/data pins. However, they differ in two significant ways. First, 68xx controllers use high-memory addresses for reset- and interrupt-vectors. Since A15 is high during vector accesses, it can't be connected directly to a standard EPROM's \overline{CE} — an inverter is required. Second, read and write controls are functions of R/\overline{W} and E (clock output). Fortunately, EPROMs don't require combinational logic to decode R/\overline{W} and E. The active-high E output can simply be inverted before connecting it to an EPROM's \overline{OE} input.

The 32K-byte 68C257 EPROM's inputs contain latches, just like the 87C257. The 68C257 also internally inverts CE and OE. Figure 16 shows the 68C257's block diagram. Figure 17 shows a no-glue 68C257/68xx interface.




Figure 16. 68C257 functional diagram.




Figure 17. The 68C257 is the "no-glue" EPROM for alternate-architecture micrcontrollers.

SUMMARY

The best system design is small in size, easy to manufacture, highly reliable, and cost effective. Components that simplify the design process add even more value to the system.

Intel's latched EPROMs reduce chip count and board space, enhance performance, increase reliability, minimize design time, and simplify microcontroller systems. Latched EPROMs are available in popular 64K- and 256K-bit densities, and a version is available that will provide a "no-glue" interface to virtually any microcontroller architecture.



ALABAMA

†Intel Corp. 5015 Bradford Dr., #2 Huntsville 35805 Tel: (205) 830-4010 FAX: (205) 837-2640

ARIZONA

fintel Corp. 11225 N. 28th Dr. Suite D-214 Phoenix 85029 Tel: (602) 869-4980 FAX: (602) 869-4294

Intel Corp. 1161 N. El Dorado Place Suite 301 Tucson 85715 Tel: (602) 299-6815 FAX: (602) 296-8234

CALIFORNIA

†Intel Corp. 21515 Vanowen Street Suite 116 Canoga Park 91303 Tel: (818) 704-8500 FAX: (818) 340-1144

†Intel Corp. 2250 E. Imperial Highway Suite 218 El Segundo 90245 Tel: (213) 640-6040 FAX: (213) 640-7133

Intel Corp. 1510 Arden Way Suite 101 Sacramento 95815 Tel: (916) 920-8096 FAX: (916) 920-8253

Hintel Corp. 9665 Chesapeake Dr. Suite 325 San Diego 95123 Tel: (619) 292-8086 FAX: (619) 292-0628

tintel Corp.* 400 N. Tustin Avenue Suite 450 Santa Ana 92705 Tel: (714) 835-9642 TWX: 910-595-1114 FAX: (714) 541-9157

†Intel Corp.* San Tomas 4 2700 San Tomas Expressway 2nd Floor Santa Clara 95051 Tel: (408) 986-8086 TWX: 910-338-0255 FAX: (408) 727-2620

COLORADO

Intel Corp. 4445 Northpark Drive Suite 100 Colorado Springs 80907 Tel: (719) 594-6622 FAX: (303) 594-0720

Tintel Corp.*
650 S. Cherry St.
Suite 915
Denver 80222
Tel: (303) 321-8086
TWX: 910-931-2289
FAX: (303) 322-8670

CONNECTICUT

†Intel Corp. 301 Lee Farm Corporate Park 83 Wooster Heights Rd. Danbury 06810 Tel: (203) 748-3130 FAX: (203) 794-0339

FI ORIDA

fintel Corp. 6363 N.W. 6th Way Suite 100 Ft. Lauderdale 33309 Tel: (305) 771-0600 TWX: 510-956-9407 FAX: (305) 772-8193

†Intel Corp. 5850 T.G. Lee Blvd. Suite 340 Orlando 32822 Tel: (407) 240-8000 FAX: (407) 240-8097

Intel Corp. 11300 4th Street North Suite 170 St. Petersburg 33716 Tel: (813) 577-2413 FAX: (813) 578-1607

GEORGIA

Intel Corp. 20 Technology Parkway, N.W. Suite 150 Norcross 30092 Tel: (404) 449-0541 FAX: (404) 605-9762

ILLINOIS

†Intel Corp.* 300 N. Martingale Road Suite 400 Schaumburg 60173 Tel: (312) 605-8031 FAX: (312) 706-9762

INDIANA

†Intel Corp. 8777 Purdue Road Suite 125 Indianapolis 46268 Tel: (317) 875-0623 FAX: (317) 875-8938

IOWA

Intel Corp. 1930 St. Andrews Drive N.E. 2nd Floor Cedar Rapids 52402 Tel: (319) 393-1294

KANSAS

†Intel Corp. 10985 Cody St. Suite 140, Bldg. D Overland Park 66210 Tel: (913) 345-2727 FAX: (913) 345-2076

MARYLAND

†Intel Corp.* 10010 Junction Dr. Suite 200 Annapolis Junction 20701 Tel: (301) 206-2860 FAX: (301) 206-3677 (301) 206-3678

MASSACHUSETTS

DOMESTIC SALES OFFICES

†Intel Corp.* Westford Corp. Center 3 Carlisle Road 2nd Floor Westford 01886 Tel: (508) 692-3222 TWX: 710-343-6333 FAX: (508) 692-7867

MICHIGAN

Tintel Corp. 7071 Orchard Lake Road Suite 100 West Bloomfield 48322 Tel: (313) 851-8096 FAX: (313) 851-8770

MINNESOTA

fintel Corp. 3500 W. 80th St. 3500 W. 8011 St. Suite 360 Bloomington 55431 Tel: (612) 835-6722 TWX: 910-576-2867 FAX: (612) 831-6497

MISSOURI

†Intel Corp. 4203 Earth City Expressway 4203 Earth City Expr Suite 131 Earth City 63045 Tel: (314) 291-1990 FAX: (314) 291-4341

NEW JERSEY

Fintel Corp.*
Parkway 109 Office Center 328 Newman Springs Road Red Bank 07701
Tel: (201) 747-2233
FAX: (201) 747-0983

Intel Corp. 280 Corporate Center 75 Livingston Avenue First Floor Roseland 07068 Tel: (201) 740-0111 FAX: (201) 740-0626

NEW YORK

Intel Corp.**
850 Cross Keys Office Park
Fairport 14450
Tel: (716) 425-2750
TWX: 510-253-7391
FAX: (716) 223-2561

tintel Corp.* 2950 Expressway Dr., South Suite 130 Islandia 11722 Tel: (516) 231-3300 TWX: 510-227-6236 FAX: (516) 348-7939

†Intel Corp. Westage Business Center Bldg. 300, Route 9 Fishkill 12524 Tel: (914) 897-3860 FAX: (914) 897-3125

NORTH CAROLINA

Intel Corp. 5800 Executive Center Dr. Suite 105 Charlotte 28212 Tel: (704) 568-8966 FAX: (704) 535-2236

Intel Corp. 5540 Centerview Dr. Suite 215 Raleigh 27606 Tel: (919) 851-9537 FAX: (919) 851-8974

оню

†Intel Corp.* 3401 Park Center Drive Suite 220 Dayton 45414 Tel: (513) 890-5350 TWX: 810-450-2528 FAX: (513) 890-8658

†Intel Corp.* 25700 Science Park Dr. Suite 100 Beachwood 44122 Tel: (216) 464-2736 TWX: 810-427-9298 FAX: (804) 282-0673

OKLAHOMA

Intel Corp. 6801 N. Broadway Suite 115 Oklahoma City 73162 Tel: (405) 848-8086 FAX: (405) 840-9819

OREGON

†Intel Corp. 15254 N.W. Greenbrier Parkway Building B Beaverton 97005 Tel: (503) 645-8051 TWX: 910-467-8741 FAX: (503) 645-8181

PENNSYLVANIA

†Intel Corp.* 455 Pennsylvania Avenue Suite 230 Fort Washington 19034 Tel: (215) 641-1000 TWX: 510-661-2077 FAX: (215) 641-0785

Fintel Corp.*
400 Penn Center Blvd.
Suite 610
Pittsburgh 15235
Tel: (412) 823-4970
FAX: (412) 829-7578

PUERTO RICO

fintel Corp. South Industrial Park P.O. Box 910 Las Piedras 00671 Tel: (809) 733-8616

TEXAS

Intel Corp. 8911 Capital of Texas Hwy. Austin 78759 Tel: (512) 794-8086 FAX: (512) 338:9335

†Intel Corp.* 12000 Ford Road Suite 400 Dallas 75234 Tel: (214) 241-8087 FAX: (214) 484-1180 †Intel Corp.*
7322 S.W. Freeway
Suite 1490
Houston 77074
Tel: (713) 988-8086
TWX: 910-881-2490
FAX: (713) 988-3660

†Intel Corp. 428 East 6400 South Suite 104 Murray 84107 Tel: (801) 263-8051 FAX: (801) 268-1457

VIRGINIA

Tintel Corp. 1504 Santa Rosa Road Suite 108 Richmond 23288 Tel: (804) 282-5668 FAX: (216) 464-2270

WASHINGTON

tintel Corp. 155 108th Avenue N.E. Suite 386 Bellevue 98004 Tel: (206) 453-8086 TWX: 910-443-3002 FAX: (206) 451-9556

Intel Corp. 408 N. Mullan Road Suite 102 Spokane 99206 Tel: (509) 928-8086 FAX: (509) 928-9467

WISCONSIN

Intel Corp. 330 S. Executive Dr. Suite 102 Brookfield 53005 Tel: (414) 784-8087 FAX: (414) 796-2115

CANADA

BRITISH COLUMBIA

Intel Semiconductor of Canada, Ltd. 4585 Canada Way Suite 202 Burnaby V5G 4L6 Tel: (604) 298-0387 FAX: (604) 298-8234

ONTARIO

†Intel Semiconductor of Canada, Ltd. 2650 Queensview Drive Suite 250 Ottawa K2B 8H6 Tel: (613) 829-9714 FAX: (613) 820-5936 tIntel Semiconductor of fintel Semiconductor Canada, Ltd. 190 Attwell Drive Suite 500 Rexdale M9W 6H8 Tel: (416) 675-2105 FAX: (416) 675-2438

QUEBEC

Intel Semiconductor of Canada, Ltd. 620 St. Jean Boulevard Pointe Claire H9R 3K2 Tel: (514) 694-9130 FAX: 514-694-0064



DOMESTIC DISTRIBUTORS

ALABAMA

Arrow Electronics, Inc. 1015 Henderson Road Huntsville 35805 Tel: (205) 837-6955

†Hamilton/Avnet Electronics 4940 Research Drive Huntsville 35805 Tel: (205) 837-7210 TWX: 810-726-2162

Pioneer/Technologies Group, Inc. 4825 University Square Huntsville 35805 Tel: (205) 837-9300 TWX: 810-726-2197

ARIZONA

†Hamilton/Avnet Electronics 505 S. Madison Drive Tempe 85281 Tel: (602) 231-5140 TWX: 910-950-0077

Hamilton/Avnet Electronics 30 South McKiemy Chandler 85226 Tel: (602) 961-6669 TWX: 910-950-0077

Arrow Electronics, Inc. 4134 E. Wood Street Phoenix 85040 Tel: (602) 437-0750 TWX: 910-951-1550

Wyle Distribution Group 17855 N. Black Canyon Hwy. Phoenix 85023 Tel: (602) 249-2232 TWX: 910-951-4282

CALIFORNIA

Arrow Electronics, Inc. 10824 Hope Street Cypress 90630 Tel: (714) 220-6300

Arrow Electronics, Inc. 19748 Dearborn Street Chatsworth 91311 Tel: (213) 701-7500 TWX: 910-493-2086

†Arow Electronics, Inc. 521 Weddell Drive Sunnyvale 94086 Tel: (408) 745-6600 TWX: 910-339-9371

Arrow Electronics, Inc. 9511 Ridgehaven Court San Diego 92123 Tel: (619) 565-4800 TWX: 888-064

†Arrow Electronics, Inc. 2961 Dow Avenue Tustin 92680 Tel: (714) 838-5422 TWX: 910-595-2860

†Avnet Electronics 350 McCormick Avenue Costa Mesa 92626 Tel: (714) 754-6071 TWX: 910-595-1928

†Hamilton/Avnet Electronics 1175 Bordeaux Drive Sunnyvale 94086 Tel: (408) 743-3300 TWX: 910-339-9332

†Hamilton/Avnet Electronics 4545 Ridgeview Avenue San Diego 92123 Tel: (619) 571-7500 TWX: 910-595-2638

†Hamilton/Avnet Electronics 9650 Desoto Avenue Chatsworth 91311 Tel: (818) 700-1161 †Hamilton Electro Sales 10950 W. Washington Blvd. Culver City 20230 Tel: (213) 558-2458 TWX: 910-340-6364

Hamilton Electro Sales 1361B West 190th Street Gardena 90248 Tel: (213) 217-6700

†Hamilton/Avnet Electronics 3002 'G' Street Ontario 91761 Tel: (714) 989-9411

†Avnet Electronics 20501 Plummer Chatsworth 91351 Tel: (213) 700-6271 TWX: 910-494-2207

†Hamilton Electro Sales 3170 Pullman Street Costa Mesa 92626 Tel: (714) 641-4150 TWX: 910-595-2638

†Hamilton/Avnet Electronics 4103 Northgate Blvd. Sacramento 95834 Tel: (916) 920-3150

Wyle Distribution Group 124 Maryland Street El Segundo 90254 Tel: (213) 322-8100

Wyle Distribution Group 7382 Lampson Ave. Garden Grove 92641 Tel: (714) 891-1717 TWX: 910-348-7140 or 7111

Wyle Distribution Group 11151 Sun Center Drive Rancho Cordova 95670 Tel: (916) 638-5282

†Wyle Distribution Group 9525 Chesapeake Drive San Diego 92123 Tel: (619) 565-9171 TWX: 910-335-1590

†Wyle Distribution Group 3000 Bowers Avenue Santa Clara 95051 Tel: (408) 727-2500 TWX: 910-338-0296

†Wyle Distribution Group 17872 Cowan Avenue Irvine 92714 Tel: (714) 863-9953 TWX: 910-595-1572

Wyle Distribution Group 26677 W. Agoura Rd. Calabasas 91302 Tel: (818) 880-9000 TWX: 372-0232

COLORADO

Arrow Electronics, Inc. 7060 South Tucson Way Englewood 80112 Tel: (303) 790-4444

†Hamilton/Avnet Electronics 8765 E. Orchard Road Suite 708 Englewood 80111 Tel: (303) 740-1017 TWX: 910-935-0787

†Wyle Distribution Group 451 E. 124th Avenue Thornton 80241 Tel: (303) 457-9953 TWX: 910-936-0770

CONNECTICUT

†Arrow Electronics, Inc. 12 Beaumont Road Wallingford 06492 Tel: (203) 265-7741 TWX: 710-476-0162

Hamilton/Avnet Electronics Commerce Industrial Park Commerce Drive Danbury 06810 Tel: (203) 797-2800 TWX: 710-456-9974

†Pioneer Electronics 112 Main Street Norwalk 06851 Tel: (203) 853-1515 TWX: 710-468-3373

FLORIDA

†Arrow Electronics, Inc. 400 Fairway Drive Suite 102 Deerfield Beach 33441 Tel: (305) 429-8200 TWX: 510-955-9456

Arrow Electronics, Inc. 37 Skyline Drive Suite 3101 Lake Marv 32746 Tel: (407) 323-0252 TWX: 510-959-6337

†Hamilton/Avnet Electronics 6801 N.W. 15th Way Ft. Lauderdale 33309 Tel: (305) 971-2900 TWX: 510-956-3097

†Hamilton/Avnet Electronics 3197 Tech Drive North St. Petersburg 33702 Tel: (813) 576-3930 TWX: 810-863-0374

†Hamilton/Avnet Electronics 6947 University Boulevard Winter Park 32792 Tel: (305) 628-3888 TWX: 810-853-0322

†Pioneer/Technologies Group, Inc. 337 S. Lake Blvd. Alta Monte Springs 32701 Tel: (407) 834-9090 TWX: 810-853-0284

Pioneer/Technologies Group, Inc. 674 S. Military Trail Deerfield Beach 33442 Tel: (305) 428-8877 TWX: 510-955-9653

GEORGIA

†Arrow Electronics, Inc. 3155 Northwoods Parkway Suite A Norcross 30071 Tel: (404) 449-8252 TWX: 810-766-0439

†Hamilton/Avnet Electronics 5825 D Peachtree Corners Norcross 30092 Tel: (404) 447-7500 TWX: 810-766-0432

Pioneer/Technologies Group, Inc. 3100 F Northwoods Place Norcross 30071 Fel: (404) 448-1711 TWX: 810-766-4515

ILLINOIS

Arrow Electronics, Inc. 1140 W. Thorndale Itasca 60143 Tel: (312) 250-0500 TWX: 312-250-0916 †Hamilton/Avnet Electronics 1130 Thorndale Avenue Bensenville 60106 Tel: (312) 860-7780 TWX: 910-227-0060

MTI Systems Sales 1100 W. Thorndale Itasca 60143 Tel: (312) 773-2300

†Pioneer Electronics 1551 Carmen Drive Elk Grove Village 60007 Tel: (312) 437-9680 TWX: 910-222-1834

INDIANA

†Arrow Electronics, Inc. 2495 Directors Row, Suite H Indianapolis 46241 Tel: (317) 243-9353 TWX: 810-341-3119

Hamilton/Avnet Electronics 485 Gradle Drive Carmel 46032 Tel: (317) 844-9333 TWX: 810-260-3966

†Pioneer Electronics 6408 Castleplace Drive Indianapolis 46250 Tel: (317) 849-7300 TWX: 810-260-1794

IOWA

Hamilton/Avnet Electronics 915 33rd Avenue, S.W. Cedar Rapids 52404 Tel: (319) 362-4757

KANSAS

Arrow Electronics 8208 Melrose Dr., Suite 210 Lenexa 66214 Tel: (913) 541-9542

†Hamilton/Avnet Electronics 9219 Quivera Road Overland Park 66215 Tel: (913) 888-8900 TWX: 910-743-0005

Pioneer/Tec Gr. 10551 Lockman Rd. Lenexa 66215 Tel: (913) 492-0500

KENTUCKY

Hamilton/Avnet Electronics 1051 D. Newton Park Lexington 40511 Tel: (606) 259-1475

MARYLAND

Arrow Electronics, Inc. 8300 Guilford Drive Suite H, River Center Columbia 21046 Tel: (301) 995-0003 TWX: 710-236-9005

Hamilton/Avnet Electronics 6822 Oak Hall Lane Columbia 21045 Tel: (301) 995-3500 TWX: 710-862-1861

†Mesa Technology Corp. 9720 Patuxent Woods Dr. Columbia 21046 Tel: (301) 290-8150 TWX: 710-828-9702

†Pioneer/Technologies Group, Inc. 9100 Gaither Road Gaithersburg 20877 Tel: (301) 921-0660 TWX: 710-828-0545 Arrow Electronics, Inc. 7524 Standish Place Rockville 20855 Tel: 301-424-0244

MASSACHUSETTS

Arrow Electronics, Inc. 25 Upton Dr. Wilmington 01887 Tel: (617) 935-5134

†Hamilton/Avnet Electronics 10D Centennial Drive Peabody 01960 Tel: (617) 531-7430 TWX: 710-393-0382 MTI Systems Sales 83 Cambridge St. Burlington 01813

Pioneer Electronics 44 Hartwell Avenue Lexington 02173 Tel: (617) 861-9200 TWX: 710-326-6617

MICHIGAN

Arrow Electronics, Inc. 755 Phoenix Drive Ann Arbor 48104 Ann Arbor 48104 Tel: (313) 971-323-6020 Hamilton/Avnet Electronics 2215 29th Street S.E. Space AS Grand Rapids 49508 Tel: (616) 243-8805 TWX: 810-274-6921

Pioneer Electronics 4504 Broadmoor S.E. Grand Rapids 49508 FAX: 616-698-1831

†Hamilton/Avnet Electronics 32487 Schoolcraft Road Livonia 48150 Tel: (313) 522-4700 TWX: 810-282-8775

†Pioneer/Michigan 13485 Stamford Livonia 48150 Tel: (313) 525-1800 TWX: 810-242-3271

MINNESOTA

†Arrow Electronics, Inc. 5230 W. 73rd Street Edina 55435 Tel: (612) 830-1800 TWX: 910-576-3125

†Hamilton/Avnet Electronics 12400 Whitewater Drive Minnetonka 55434 Tel: (612) 932-0600

†Pioneer Electronics 7625 Golden Triange Dr. Suite G Eden Prairi 55343 Tel: (612) 944-3355

MISSOURI

TArrow Electronics, Inc. 2380 Schuetz St. Louis 63141 Tel: (314) 567-6888 TWX: 910-764-0882

†Hamilton/Avnet Electronics 13743 Shoreline Court Earth City 63045 Tel: (314) 344-1200 TWX: 910-762-0684

NEW HAMPSHIRE

†Arrow Electronics, Inc. 3 Perimeter Road Manchester 03103 Tel: (603) 668-6968 TWX: 710-220-1684

†Hamilton/Avnet Electronics 444 E. Industrial Drive Manchester 03103 Tel: (603) 624-9400



NEW JERSEY

†Arrow Electronics, Inc. Four East Stow Road Unit 11 Marlton 08053 Tel: (609) 596-8000 TWX: 710-897-0829

†Arrow Electronics 6 Century Drive Parsipanny 07054 Tel: (201) 538-0900

†Hamilton/Avnet Electronics 1 Keystone Ave., Bldg. 36 Cherry Hill 08003 Tel: (609) 424-0110 TWX: 710-940-0262

†Hamilton/Avnet Electronics 10 Industrial Fairfield 07006 Tel: (201) 575-5300 TWX: 710-734-4388

†MTI Systems Sales 37 Kulick Rd. Fairfield 07006 Tel: (201) 227-5552

†Pioneer Electronics 45 Route 46 Pinebrook 07058 Tel: (201) 575-3510 TWX: 710-734-4382

NEW MEXICO

Alliance Electronics Inc. 11030 Cochiti S.E. Albuquerque 87123 Tel: (505) 292-3360 TWX: 910-989-1151

Hamilton/Avnet Electronics 2524 Baylor Drive S.E. Albuquerque 87106 Tel: (505) 765-1500 TWX: 910-989-0614

NEW YORK

†Arrow Electronics, Inc. 3375 Brighton Henrietta Townline Rd. Rochester 14623 Tel: (716) 275-0300 TWX: 510-253-4766

Arrow Electronics, Inc. 20 Oser Avenue Hauppauge 11788 Tel: (516) 231-1000 TWX: 510-227-6623

Hamilton/Avnet 933 Motor Parkway Hauppauge 11788 Tel: (516) 231-9800 TWX: 510-224-6166

†Hamilton/Avnet Electronics 333 Metro Park Rochester 14623 Tel: (716) 475-9130 TWX: 510-253-5470

†Hamilton/Avnet Electronics 103 Twin Oaks Drive Syracuse 13206 Tel: (315) 437-0288 TWX: 710-541-1560

tMTI Systems Sales 38 Harbor Park Drive Port Washington 11050 Tel: (516) 621-6200

DOMESTIC DISTRIBUTORS (Contd.)

†Pioneer Electronics 68 Corporate Drive Binghamton 13904 Tel: (607) 722-9300 TWX: 510-252-0893

Pioneer Electronics 40 Oser Avenue Hauppauge 11787 Tel: (516) 231-9200

†Pioneer Electronics 60 Crossway Park West Woodbury, Long Island 11797 Tel: (516) 921-8700 TWX: 510-221-2184

†Pioneer Electronics 840 Fairport Park Fairport 14450 Tel: (716) 381-7070 TWX: 510-253-7001

NORTH CAROLINA

†Arrow Electronics, Inc. 5240 Greensdairy Road Raleigh 27604
Tel: (919) 876-3132
TWX: 510-928-1856

†Hamilton/Avnet Electronics 3510 Spring Forest Drive Raleigh 27604 Tel: (919) 878-0819 TWX: 510-928-1836

Pioneer/Technologies Group, Inc. 9801 A-Southern Pine Blvd. Charlotte 28210 Tel: (919) 527-8188 TWX: 810-621-0366

OHIO

Arrow Electronics, Inc. 7620 McEwen Road Centerville 45459 Tel: (513) 435-5563 TWX: 810-459-1611

†Arrow Electronics, Inc. 6238 Cochran Road Solon 44139 Tel: (216) 248-3990 TWX: 810-427-9409

†Hamilton/Avnet Electronics 954 Senate Drive Dayton 45459 Tel: (513) 439-6733 TWX: 810-450-2531

Hamilton/Avnet Electronics 4588 Emery Industrial Pkwy. Warrensville Heights 44128 Tel: (216) 349-5100 TWX: 810-427-9452

†Hamilton/Avnet Electronics 777 Brooksedge Blvd. Westerville 43081 Tel: (614) 882-7004

†Pioneer Electronics 4433 Interpoint Boulevard Dayton 45424 Tel: (513) 236-9900 TWX: 810-459-1622

†Pioneer Electronics 4800 E. 131st Street Cleveland 44105 Tel: (216) 587-3600 TWX: 810-422-2211

OKLAHOMA

Arrow Electronics, Inc. 1211 E. 51st St., Suite 101 Tulsa 74146 Tel: (918) 252-7537 †Hamilton/Avnet Electronics 12121 E. 51st St., Suite 102A Tulsa 74146 Tel: (918) 252-7297

OREGON

†Almac Electronics Corp. 1885 N.W. 169th Place Beaverton 97005 Tel: (503) 629-8090 TWX: 910-467-8746

†Hamilton/Avnet Electronics 6024 S.W. Jean Road Bldg. C, Suite 10 Lake Oswego 97034 Tel: (503) 635-7848 TWX: 910-455-8179

Wyle Distribution Group 5250 N.E. Elam Young Parkway Suite 600 Hillsboro 97124 Tel: (503) 640-6000 TWX: 910-460-2203

PENNSYL VANIA

Arrow Electronics, Inc. 650 Seco Road Monroeville 15146 Tel: (412) 856-7000

Hamilton/Avnet Electronics 2800 Liberty Ave. Pittsburgh 15238 Tel: (412) 281-4150

Pioneer Electronics 259 Kappa Drive Pittsburgh 15238 Tel: (412) 782-2300 TWX: 710-795-3122

†Pioneer/Technologies Group, Inc. Delaware Valley 261 Gibralter Road Horsham 19044 Tel: (215) 674-4000 TWX: 510-665-6778

TEXAS

†Arrow Electronics, Inc. 3220 Commander Drive Carrollton 75006 Tel: (214) 380-6464 TWX: 910-860-5377

†Arrow Electronics, Inc. 10899 Kinghurst Suite 100 Houston 77099 Tel: (713) 530-4700 TWX: 910-880-4439

†Arrow Electronics, Inc. 2227 W. Braker Lane Austin 78758 Tel: (512) 835-4180 TWX: 910-874-1348

†Hamilton/Avnet Electronics 1807 W. Braker Lane Austin 78758 Tel: (512) 837-8911 TWX: 910-874-1319

†Hamilton/Avnet Electronics 2111 W. Walnut Hill Lane Irving 75038 Tel: (214) 550-6111 TWX: 910-860-5929

†Hamilton/Avnet Electronics 4850 Wright Rd., Suite 190 Stafford 77477 Tel: (713) 240-7733 TWX: 910-881-5523 †Pioneer Electronics 18260 Kramer Austin 78758 Tel: (512) 835-4000 TWX: 910-874-1323

†Pioneer Electronics 13710 Omega Road Dallas 75234 Tel: (214) 386-7300 TWX: 910-850-5563

†Pioneer Electronics 5853 Point West Drive Houston 77036 Tel: (713) 988-5555 TWX: 910-881-1606

Wyle Distribution Group 1810 Greenville Avenue Richardson 75081 Tel: (214) 235-9953

UTAH

Arrow Electronics 1946 Parkway Blvd. Salt Lake City 84119 Tel: (801) 973-6913

†Hamilton/Avnet Electronics 1585 West 2100 South Salt Lake City 84119 Tel: (801) 972-2800 TWX: 910-925-4018

Wyle Distribution Group 1325 West 2200 South Suite E West Valley 84119 Tel: (801) 974-9953

WASHINGTON

†Almac Electronics Corp. 14360 S.E. Eastgate Way Bellevue 98007 Tel: (206) 643-9992 TWX: 910-444-2067

Arrow Electronics, Inc. 19540 68th Ave. South Kent 98032 Tel: (206) 575-4420

†Hamilton/Avnet Electronics 14212 N.E. 21st Street Bellevue 98005 Tel: (206) 643-3950 TWX: 910-443-2469

Wyle Distribution Group 15385 N.E. 90th Street Redmond 98052 Tel: (206) 881-1150

WISCONSIN

Arrow Electronics, Inc. 200 N. Patrick Blvd., Ste. 100 Brookfield 53005 Tel: (414) 767-6600 TWX: 910-262-1193

Hamilton/Avnet Electronics 2975 Moorland Road New Berlin 53151 Tel: (414) 784-4510 TWX: 910-262-1182

CANADA

ALBERTA

Hamilton/Avnet Electronics 2816 21st Street N.E. Calgary T2E 6Z3 Tel: (403) 230-3586 TWX: 03-827-642 Zentronics Bay No. 1 3300 14th Avenue N.E. Calgary T2A 6J4 Tel: (403) 272-1021

BRITISH COLUMBIA

†Hamilton/Avnet Electronics 105-2550 Boundary Burmalay V5M 3Z3 Tel: (604) 437-6667

Zentronics 108-11400 Bridgeport Road Richmond V6X 1T2 Tel: (604) 273-5575 TWX: 04-5077-89

MANITOBA

Zentronics 60-1313 Border Unit 60 Winnipeg R3H 0X4 Tel: (204) 694-1957

ONTARIO

Arrow Electronics, Inc. 36 Antares Dr. Nepean K2E 7W5 Tel: (613) 226-6903

Arrow Electronics, Inc. 1093 Meyerside Mississauga L5T 1M4 Tel: (416) 673-7769 TWX: 06-218213

†Hamilton/Avnet Electronics 6845 Rexwood Road Units 3-4-5 Mississauga L4T 1R2 Tel: (416) 677-7432 TWX: 610-492-8867

Hamilton/Avnet Electronics 6845 Rexwood Rd., Unit 6 Mississauga L4T 1R2 Tel: (416) 277-0484

†Hamilton/Avnet Electronics 190 Colonnade Road South Nepean K2E 7L5 Tel: (613) 226-1700 TWX: 05-349-71

†Zentronics 8 Tilbury Court Brampton L6T 3T4 Tel: (416) 451-9600 TWX: 06-976-78

†Zentronics 155 Colonnade Road Unit 17 Nepean K2E 7K1 Tel: (613) 226-8840

Zentronics 60-1313 Border St. Winnipeg R3H 0l4 Tel: (204) 694-7957

QUEBEC

†Arrow Electronics Inc. 4050 Jean Talon Quest Montreal H4P 1W1 Tel: (514) 735-5511 TWX: 05-25590

Arrow Electronics, Inc. 500 Avenue St-Jean Baptiste Suite 280 Cuebec G2E 5R9 Tel: (418) 871-7500 FAX: 418-871-6816

Hamilton/Avnet Electronics 2795 Halpern St. Laurent H2E 7K1 Tel: (514) 335-1000 TWX: 610-421-3731

Zentronics 817 McCaffrey St. Laurent H4T 1M3 Tel: (514) 737-9700 TWX: 05-827-535



EUROPEAN SALES OFFICES

DENMARK

Intel Denmark A/S Glentevej 61, 3rd Floor 2400 Copenhagen NV Tel: (45) (31) 19 80 33 TLX: 19567

FINLAND

Intel Finland OY Ruosilantie 2 00390 Helsinki Tel: (358) 0 544 644 TLX: 123332

FRANCE

Intel Corporation S.A.R.L. 1, Rue Edison-BP 303 78054 St. Quentin-en-Yvelines Cedex Tel: (33) (1) 30 57 70 00 TLX: 699016

WEST GERMANY

Intel Semiconductor GmbH* Dornacher Strasse 1 8016 Feldkirchen bei Muenchen Tel: (49) 089/90992-0 TLX: 5-23177

Intel Semiconductor GmbH Hohenzollern Strasse 5 3000 Hannover 1 Tel: (49) 0511/344081 TLX: 9-23625

Intel Semiconductor GmbH Abraham Lincoln Strasse 16-18 6200 Wiesbaden Tel: (49) 06121/7605-0 TLX: 4-186183

Intel Semiconductor GmbH Zettachring 10A 7000 Stuttgart 80 Tel: (49) 0711/7287-280 TLX: 7-254826

ISRAEL

Intel Semiconductor Ltd.* Atidim Industrial Park-Neve Sharet P.O. Box 43202 Tel-Aviv 61430 Tel: (972) 03-498080 TLX: 371215

ITALY

Intel Corporation Italia S.p.A.* Milanofiori Palazzo E 20090 Assago Milano Tel: (39) (02) 89200950 TLX: 341286

NETHERLANDS

Intel Semiconductor B.V.* Postbus 84130 3099 CC Rotterdam Tel: (31) 10.407.11.11 TLX: 22283

NORWAY

Intel Norway A/S Hvamveien 4-PO Box 92 2013 Skjetten Tel: (47) (6) 842 420 TLX: 78018

SPAIN

Intel Iberia S.A. Zurbaran, 28 28010 Madrid Tel: (34) (1) 308.25.52 TLX: 46880

SWEDEN

Intel Sweden A.B.* Dalvagen 24 171 36 Solna Tel: (46) 8 734 01 00 TLX: 12261

SWITZERLAND

Intel Semiconductor A.G. Zuerichstrasse 8185 Winkel-Rueti bei Zuerich Tel: (41) 01/860 62 62 TLX: 825977

UNITED KINGDOM

Intel Corporation (U.K.) Ltd.* Pipers Way Swindon, Wiltshire SN3 1RJ Tel: (44) (0793) 696000 TLX: 444447/8

EUROPEAN DISTRIBUTORS/REPRESENTATIVES

AUSTRIA

Bacher Electronics G.m.b.H. Rotenmuehlgasse 26 1120 Wien Tel: (43) (0222) 83 56 46 TLX: 31532

BELGIUM

Inelco Belgium S.A. Av. des Croix de Guerre 94 1120 Bruxelles Oorlogskruisenlaan, 94 1120 Brussel Tel: (32) (02) 216 01 60 TLX: 64475 or 22090

DENMARK

ITT-Multikomponent Naverland 29 2600 Glostrup Tel: (45) (0) 2 45 66 45 TLX: 33 355

FINLAND

OY Fintronic AB Melkonkatu 24A 00210 Helsinki Tel: (358) (0) 6926022 TLX: 124224

FRANCE

Almex Zone industrielle d'Antony 48, rue de l'Aubepine BP 102 92164 Antony cedex Tel: (33) (1) 46 66 21 12 TLX: 250067

Jermyn-Generim 60, rue des Gemeaux Silic 580 94653 Rungis cedex Tel: (33) (1) 49 78 49 78 TLX: 261585

Metrologie Tour d'Asnieres 4, av. Laurent-Cely 92606 Asnieres Cedex Tel: (33) (1) 47 90 62 40 TLX: 611448 Tekelec-Airtronic Cite des Bruyeres Rue Carle Vernet - BP 2 92310 Sevres Tel: (33) (1) 45 34 75 35 TLX: 204552

WEST GERMANY

Electronic 2000 AG Stahlgruberring 12 8000 Muenchen 82 Tel: (49) 089/42001-0 TLX: 522561

ITT Multikomponent GmbH Postfach 1265 Bahnhofstrasse 44 7141 Moeglingen Tel: (49) 07141/4879 TLX: 7264472

Jermyn GmbH Im Dachsstueck 9 6250 Limburg Tel: (49) 06431/508-0 TLX: 415257-0

Metrologie GmbH Meglingerstrasse 49 8000 Muenchen 71 Tel: (49) 089/78042-0 TLX: 5213189

Proelectron Vertriebs GmbH Max Planck Strasse 1-3 6072 Dreleich Tel: (49) 06103/30434-3 TLX: 417903

IRELAND

Micro Marketing Ltd. Glenageary Office Park Glenageary Co. Dublin Tel: (21) (353) (01) 85 63 25 TLX: 31584

ISRAEL

Eastronics Ltd. 11 Rozanis Street P.O.B. 39300 Tel-Aviv 61392 Tel: (972) 03-475151 TLX: 33638

TAL

Intesi Divisione ITT Industries GmbH Viale Milanofiori Palazzo E/5 20090 Assago (MI) Tel: (39) 02/824701 TLX: 311351

Lasi Elettronica S.p.A. V. le Fulvio Testi, 126 20092 Cinisello Balsamo (MI) Tel: (39) 02/2440012 TLX: 352040

Telcom S.r.I. Via M. Civitali 75 20148 Milano Tel: (39) 02/4049046 TLX: 335654

ITT Multicomponents Viale Milanofiori E/5 20090 Assago (MI) Tel: (39) 02/824701 TLX: 311351 Silverstar Via Dei Gracchi 20

Via Dei Gracchi 20 20146 Milano Tel: (39) 02/49961, TLX: 332189

Koning en Hartman Elektrotechniek B.V. Energieweg 1 2627 AP Delft Tel: (31) (0) 15/609906 TLX: 38250

NORWAY

Nordisk Elektronikk (Norge) A/S Postboks 123 Smedsvingen 4 1364 Hvalstad Tel: (47) (02) 84 62 10 TLX: 77546

PORTUGAL

ATD Portugal LDA Rua Dos Lusiados, 5 Sala B 1300 Lisboa Tel: (35) (1) 64 80 91 TLX: 61562 Ditram Avenida Miguel Bombarda, 133 1000 Lisboa Tel: (35) (1) 54 53 13 TLX: 14182

SPAIN

ATD Electronica, S.A. Plaza Ciudad de Viena, 6 28040 Madrid Tel: (34) (1) 234 40 00 TLX: 42477

ITT-SESA Calle Miguel Angel, 21-3 28010 Madrid Tel: (34) (1) 419 09 57 TLX: 27461

Metrologia Iberica, S.A. Ctra. de Fuencarral, n.80 28100 Alcobendas (Madrid) Tel: (34) (1) 653 86 11

SWEDEN

Nordisk Elektronik AB Torshamnsgatan 39 Box 36 164 93 Kista Tel: (46) 08-03 46 30 TLX: 105 47

SWITZERLAND

Industrade A.G. Hertistrasse 31 8304 Wallisellen Tel: (41) (01) 8328111 TLX: 56788

TURKEY

EMPA Electronic Lindwurmstrasse 95A 8000 Muenchen 2 Tel: (49) 089/53 80 570 TLX: 528573

UNITED KINGDOM

Accent Electronic Components Ltd. Jubilee House, Jubilee Road Letchworth, Herts SG6 1TL Tel: (44) (0462) 686666 TLX: 826293 Bytech-Comway Systems 3 The Western Centre Western Road Bracknell RG12 1RW Tel: (44) (0344) 55333 TLX: 847201

Jermyn Vestry Estate Otford Road Sevenoaks Kent TN14 5EU Tel: (44) (0732) 450144 TLX: 95142

MMD Unit 8 Southview Park Caversham Reading Berkshire RG4 0AF Tel: (44) (0734) 481666 TLX: 846669

Rapid Silicon Rapid House Denmark Street High Wycombe Buckinghamshire HP11 2ER Tel: (44) (0494) 442266 TLX: 837931

Rapid Systems Rapid House Denmark Street High Wycombe Buckinghamshire HP11 2ER Tel: (44) (0494) 450244 TLX: 837931

YUGOSLAVIA

H.R. Microelectronics Corp. 2005 de la Cruz Blvd., Ste. 223 Santa Clara, CA 95050 U.S.A. Tel: (1) (408) 988-0286 TLX: 387452

Rapido Electronic Components S.p.a. Via C. Beccaria, 8 34133 Trieste Italia Tel: (39) 040/360555 TLX: 460461



INTERNATIONAL SALES OFFICES

AUSTRALIA

Intel Australia Pty. Ltd.* Spectrum Building 200 Pacific Hwy., Level 6 Crows Nest, NSE, 2065 Tel: 612-957-2744 FAX: 612-923-2632

BBA7II

Intel Semicondutores do Brazil LTDA Mer Semiconductors do Brazil Av. Paulista, 1159-CJS 404/405 01311 - Sao Paulo - S.P. Tel: 55-11-287-5899 TLX: 3911153146 ISDB FAX: 55-11-287-5119

CHINA/HONG KONG

Intel PRC Corporation 15/F, Office 1, Citic Bldg. Jian Guo Men Wai Street Beijing, PRC Tel: (1) 500-4850 TLX: 22947 INTEL CN FAX: (1) 500-2953

Intel Semiconductor Ltd.*
10/F East Tower
Bond Center
Queensway, Central
Hong Kong
Tel: (5) 8444-555
TLX: 63869 ISHLHK HX
FAX: (5) 8681-989

Intel Asia Electronics, Inc. 4/2, Samrah Plaza St. Mark's Road Bangalore 560001 Tel: 011-91-812-215065 TLX: 9538452875 DCBY FAX: 091-812-215067

.ΙΔΡΔΝ

Intel Japan K.K. 5-6 Tokodai, Tsukuba-shi Ibaraki, 300-26 Tel: 0298-47-8511 TLX: 3656-160 FAX: 029747-8450

Intel Japan K.K.* Daiichi Mitsugi Bldg. 1-8889 Fuchu-cho Fuchu-shi, Tokyo 183 Tel: 0423-60-7871 FAX: 0423-60-0315

Intel Japan K.K.* Bldg. Kumagaya 2-69 Hon-cho Kumagaya-shi, Saitama 360 Tel: 0485-24-6871 FAX: 0485-24-7518

Intel Japan K.K.* Mitsui-Seimei Musashi-kosugi Bldg. 915 Shimaruko, Nakahara-ku Kawasaki-shi, Kanagawa 211 Tel: 044-733-7011 FAX: 044-733-7010

Intel Japan K.K. Nihon Seimei Atsugi Bldg. 1-2-1 Asahi-machi Atsugi-shi, Kanagawa 243 Tel: 0462-29-3731 FAX: 0462-29-3781

Intel Japan K.K.* Ryokuchi-Eki Bldg. 2-4-1 Terauchi Toyonaka-shi, Osaka 560 Tel: 06-863-1091 FAX: 06-863-1084

Intel Japan K.K. Shinmaru Bldg. 1-5-1 Marunouchi Chiyoda-ku, Tokyo 100 Tel: 03-201-3621 FAX: 03-201-6850

Intel Japan K.K. Green Bldg. 1-16-20 Nishiki Naka-ku, Nagoya-shi Aichi 450 Tel: 052-204-1261

Intel Technology Asia, Ltd. 16th Floor, Life Bldg. 61 Yoldo-dong, Youngdeungpo-Ku Seoul 150-010 Tel: (2) 784-8186, 8286, 8386 TLX: K29312 INTELKO FAX: (2) 784-8096

SINGAPORE

Intel Singapore Technology, Ltd. 101 Thomson Road #21-05/06 United Square Singapore 1130 Tel: 250-7811 TLX: 39921 INTEL

Intel Technology Far East Ltd. 8th Floor, No. 205 Bank Tower Bldg. Tung Hua N. Road Taipei Tel: 886-2-716-9660

INTERNATIONAL DISTRIBUTORS/REPRESENTATIVES

ARGENTINA

DAFSYS S.R.L DAFSYS S.H.L. Chacabuco, 90-6 PISO 1069-Buenos Aires Tel: 54-1-334-7726 FAX: 54-1-334-1871

AUSTRALIA

Email Electronics 15-17 Hume Street Huntingdale, 3166 Tel: 011-61-3-544-8244 TLX: AA 30895 FAX: 011-61-3-543-8179

NSD-Australia 205 Middleborough Rd. Box Hill, Victoria 3128 Tel: 03 8900970 FAX: 03 8990819

BRAZIL

Elebra Microelectronica S.A. Rua Geraldo Flausina Gomes, 78 10th Floor 04575 - Sao Paulo - S.P. Tel: 55-11-534-9641 TLX: 55-11-54593/54591 FAX: 55-11-534-9424

CHILE

DIN Instruments Suecia 2323 Casilla 6055, Correo 22 Santiago Tel: 56-2-225-8139 TLX: 240.846 RUD

CHINA/HONG KONG

Novel Precision Machinery Co., Ltd. Flat D. 20 Kingsford Ind. Bildg. Phase 1, 26 Kwal Hei Street N.T., Kowloon Hong Kong Tel: 852-0-4223222 TWX: 39114 JINMI HX FAX: 652-0-4261602

INDIA

Micronic Devices Micronic Devices Arun Complex No. 65 D.V.G. Road Basavanagudi Bangalore 560 004 Tel: 011-91-812-600-631 011-91-812-611-365 TLX: 9538458332 MDBG

Micronic Devices No. 516 5th Floor Swastik Chambers Sion, Trombay Road Chembur Bombay 400 071 TLX: 9531 171447 MDEV

Micronic Devices 25/8, 1st Floor Bada Bazaar Marg Old Rajinder Nagar New Delhi 110 060 Tel: 011-91-11-5723509 011-91-11-589771 TLX: 031-63253 MDND IN

Micronic Devices 6-3-348/12A Dwarakapuri Colony Hyderabad 500 482 Tel: 011-91-842-226748

S&S Corporation 1587 Kooser Road San Jose, CA 95118 Tel: (408) 978-6216 TLX: 820281 FAX: (408) 978-8635

.ΙΔΡΔΝ

Asahi Electronics Co. Ltd. KMM Bldg. 2-14-1 Asano Kokurakita-ku Kitakyushu-shi 802 Tel: 093-511-6471 FAX: 093-551-7861

C. Itoh Techno-Science Co., Ltd. 4-8-1 Dobashi, Miyamae-ku Kawasaki-shi, Kanagawa 213 Tel: 044-852-5121 FAX: 044-877-4268

Dia Semicon Systems, Inc. Flower Hill Shinmachi Higashi-kan 1-23-9 Shinmachi, Setagaya-ku Tokyo 154 Tel: 03-439-1600 FAX: 03-439-1601

Okaya Koki 2-4-18 Sakae Naka-ku, Nagoya-shi 460 Tel: 052-204-2916 FAX: 052-204-2901

Ryoyo Electro Corp. Hyoyo Electro Corp. Konwa Bldg. 1-12-22 Tsukiji Chuo-ku, Tokyo 104 Tel: 03-546-5011 FAX: 03-546-5044

KOREA

J-Tek Corporation 6th Floor, Government Pension Bldg. 24-3 Yoido-dong Youngdeungpo-ku Seoul 150-010 Tel: 82-2-780-8039 TLX: 25299 KODIGIT FAX: 82-2-784-8391

Samsung Electronics 150 Taepyungro-2 KA Chungku, Seoul 100-102 Tel: 82-2-751-3985 TLX: 27970 KORSST FAX: 82-2-753-0967

MEXICO

SSB Electronics, Inc. 675 Palomar Street, Bldg. 4, Suite A Chula Vista, CA 92011 Tel: (619) 585-3253 TLX: 287751 CBALL UR FAX: (619) 585-8322

Dicopel S.A. Tochtli 368 Fracc. Ind. San Antonio Azcapotzalco C.P. 02760-Mexico, D.F. Tel: 52-5-561-3211 TLX: 177 3790 Dicome FAX: 52-5-561-1279

PSI de Mexico PSI de Mexico Francisco Villas Esq. Ajusto Cuernavaca — Morelos — CEP 62130 Tel: 52-73-13-9412 FAX: 52-73-17-5333

NEW ZEALAND

Email Electronics 36 Olive Road Penrose, Auckland Tel: 011-64-9-591-155 FAX: 011-64-9-592-681

SINGAPORE

Electronic Resources Pte, Ltd. 17 Harvey Road #04-01 Singapore 1336 Tel: 283-0888 TWX: 56541 ERS FAX: 2895327

SOUTH AFRICA

Electronic Building Elements 178 Erasmus Street (off Watermeyet Street) Meyerspark, Pretoria, 0184 Tel: 011-2712-803-7680 FAX: 011-2712-803-8294

Micro Electronics Corporation 5/F 587, Ming Shen East Rd. Taipei, R.O.C. Tel: 886-2-501-8231 FAX: 886-2-505-6609 Sertek

15/F 135, Section 2 15/F 135, Section 2 Chien Juo North Rd. Taipei 10479, R.O.C. Tel: (02) 5010055 FAX: (02) 5012521 (02) 5058414

VENEZUELA

P. Benavides S.A. Avilanes a Rio Residencia Kamarata Locales 4 AL 7 La Candelaria, Caracas Tel: 58-2-574-6338 TLX: 28450 FAX: 58-2-572-3321



DOMESTIC SERVICE OFFICES

ALABAMA

*Intel Corp. 5015 Bradford Dr., Suite 2 Huntsville 35805 Tel: (205) 830-4010

ALASKA

Intel Corp. c/o TransAlaska Data Systems 300 Old Steese Hwy. Fairbanks 99701-3120 Tel: (907) 452-4401

Intel Corp. c/o TransAlaska Data Systems 1551 Lore Road Anchorage 99507 Tel: (907) 522-1776

ARIZONA

*Intel Corp. 11225 N. 28th Dr. Suite D-214 Phoenix 85029 Tel: (602) 869-4980

*Intel Corp. 500 E. Fry Blvd., Suite M-15 Sierra Vista 85635 Tel: (602) 459-5010

CALIFORNIA

†Intel Corp. 21515 Vanowen St., Ste. 116 Canoga Park 91303 Tel: (818) 704-8500

*Intel Corp. 2250 E. Imperial Hwy., Ste. 218 El Segundo 90245 Tel: (213) 640-6040

*Intel Corp. 1900 Prairie City Rd. Folsom 95630-9597 Tel: (916) 351-6143 1-800-468-3548

Intel Corp. 9665 Cheasapeake Dr., Suite 325 San Diego 92123-1326 Tel: (619) 292-8086

**Intel Corp. 400 N. Tustin Avenue Suite 450 Santa Ana 92705 Tel: (714) 835-9642 **tintel Corp. San Tomas 4 2700 San Tomas Exp., 2nd Floor Santa Clara 95051 Tel: (408) 986-8086

COLORADO

*Intel Corp. 650 S. Cherry St., Suite 915 Denver 80222 Tel: (303) 321-8086

CONNECTICUT

*Intel Corp. 301 Lee Farm Corporate Park 83 Wooster Heights Rd. Danbury 06810 Tel: (203) 748-3130

FLORIDA

**Intel Corp. 6363 N.W. 6th Way, Ste. 100 Ft. Lauderdale 33309 Tel: (305) 771-0600

*Intel Corp. 5850 T.G. Lee Blvd., Ste. 340 Orlando 32822 Tel: (407) 240-8000

GEORGIA

*Intel Corp. 3280 Pointe Pkwy., Ste. 200 Norcross 30092 Tel: (404) 449-0541

HAWAII

*Intel Corp. U.S.I.S.C. Signal Batt. Building T-1521 Shafter Plats Shafter 96856

ILLINOIS

**†Intel Corp. 300 N. Martingale Rd., Ste. 400 Schaumburg 60173 Tel: (312) 605-8031

INDIANA

*Intel Corp. 8777 Purdue Rd., Ste. 125 Indianapolis 46268 Tel: (317) 875-0623

KANSAS

*Intel Corp. 10985 Cody, Suite 140 Overland Park 66210 Tel: (913) 345-2727

MARYLAND

**†Intel Corp. 10010 Junction Dr., Suite 200 Annapolis Junction 20701 Tel: (301) 206-2860 FAX: 301-206-3677

MASSACHUSETTS

**†Intel Corp. 3 Carlisle Rd., 2nd Floor Westford 01886 Tel: (508) 692-1060

MICHIGAN

*†Intel Corp. 7071 Orchard Lake Rd., Ste. 100 West Bloomfield 48322 Tel: (313) 851-8905

MINNESOTA

*†Intel Corp. 3500 W. 80th St., Suite 360 Bloomington 55431 Tel: (612) 835-6722

MISSOURI

*Intel Corp. 4203 Earth City Exp., Ste. 131 Earth City 63045 Tel: (314) 291-1990

NEW JERSEY

**Intel Corp. 300 Sylvan Avenue Englewood Cliffs 07632 Tel: (201) 567-0821

*Intel Corp. Parkway 109 Office Center 328 Newman Springs Road Red Bank 07701 Tel: (201) 747-2233

*Intel Corp. 280 Corporate Center 75 Livingston Ave., 1st Floor Roseland 07068 Tel: (201) 740-0111

NEW YORK

*†Intel Corp. 2950 Expressway Dr. South Islandia 11722 Tel: (516) 231-3300

*Intel Corp. Westage Business Center Bldg. 300, Route 9 Fishkill 12524 Tel: (914) 897-3860

NORTH CAROLINA

*Intel Corp. 5800 Executive Dr., Ste. 105 Charlotte 28212 Tel: (704) 568-8966

**Intel Corp. 2700 Wycliff Road Suite 102 Raleigh 27607 Tel: (919) 781-8022

оню

**†Intel Corp. 3401 Park Center Dr., Ste. 220 Dayton 45414 Tel: (513) 890-5350

*†Intel Corp. 25700 Science Park Dr., Ste. 100 Beachwood 44122 Tel: (216) 464-2736

OREGON

Intel Corp. 15254 N.W. Greenbrier Parkway Building B Beaverton 97005 Tel: (503) 645-8051

*Intel Corp. 5200 N.E. Elam Young Parkway Hillsboro 97123 Tel: (503) 681-8080

PENNSYLVANIA

*†Intel Corp. 455 Pennsylvania Ave., Ste. 230 Fort Washington 19034 Tel: (215) 641-1000

†Intel Corp. 400 Penn Center Blvd., Ste. 610 Pittsburgh 15235 Tel: (412) 823-4970 Intel Corp. 1513 Cedar Cliff Dr. Camp Hill 17011 Tel: (717) 761-0860

PUERTO RICO

Intel Corp. South Industrial Park P.O. Box 910 Las Piedras 00671 Tel: (809) 733-8616

TEXAS

Intel Corp. 8815 Dyer St., Suite 225 El Paso 79904 Tel: (915) 751-0186

*Intel Corp. 313 E. Anderson Lane, Suite 314 Austin 78752 Tel: (512) 454-3628 **Intel Corp. 12000 Ford Rd., Suite 401 Dallas 75234 Tel: (214) 241-8087

*Intel Corp. 7322 S.W. Freeway, Ste. 1490 Houston 77074 Tel: (713) 988-8086

UTAH

Intel Corp. 428 East 6400 South, Ste. 104 Murray 84107 Tel: (801) 263-8051

VIRGINIA

*Intel Corp. 1504 Santa Rosa Rd., Ste. 108 Richmond 23288 Tel: (804) 282-5668

WASHINGTON

*Intel Corp. 155 108th Avenue N.E., Ste. 386 Bellevue 98004 Tel: (206) 453-8086

CANADA

ONTARIO

Intel Semiconductor of Canada, Ltd. 2550 Queensview Dr., Ste. 250 Ottawa K2B 8H6 Tel: (613) 829-9714 FAX: 613-820-5936 Intel Semiconductor of Canada, Ltd.

Intel Semiconductor of Canada, Ltd. 190 Attwell Dr., Ste. 102 Rexdale M9W 6H8 Tel: (416) 675-2105 FAX: 416-675-2438

CUSTOMER TRAINING CENTERS

CALIFORNIA

2700 San Tomas Expressway Santa Clara 95051 Tel: (408) 970-1700 1-800-421-0386

ILLINOIS

300 N. Martingale Road Suite 300 Schaumburg 60173 Tel: (708) 706-5700 1-800-421-0386

MASSACHUSETTS

3 Carlisle Road, First Floor Westford 01886 Tel: (301) 220-3380 1-800-328-0386

MARYLAND

10010 Junction Dr. Suite 200 Annapolis Junction 20701 Tel: (301) 206-2860 1-800-328-0386

SYSTEMS ENGINEERING MANAGERS OFFICES

MINNESOTA

3500 W. 80th Street Suite 360 Bloomington 55431 Tel: (612) 835-6722

NEW YORK

2950 Expressway Dr., South Islandia 11722 Tel: (506) 231-3300

[†]System Engineering locations

^{*}Carry-in locations

^{*}Carry-in locations

**Carry-in/mail-in locations



Embedded Applications

The 80960 embedded microprocessor family provides high performance 32-bit RISC-based architecture! Charts, diagrams, technical specifications and architectural information are all great tools for the designer but what is even better is application techniques. Experience shared is the best teacher. From laser printers to production control, these notes discuss hardware and software implementation and present helpful techniques.

Read how Intel's 8-,16- and 32-bit embedded controllers and processors are put to work in this collection of application notes. This edition contains over 50 application notes and article reprints on topics including the new 80960 embedded processors, MCS*-48, MCS-51 and MCS-96 families. Also covered is the 80186/80188 family and a general section on microcontrollers.