


SEMICONDUCTOR, INC.



1989



1989 DATA BOOK

	State of the second	()	Summer's	<u>></u>			<i></i>									
	81:22		1	1	11:::::1	10	1 7.1.6									
			(()	·····	//i/ (i										
	×		Summe?	`~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	`;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	(<u>}</u>									
					11	hi		1 T)							
	** :			()-ET(1 	10.7	1			\mathbf{i}						
		· · · · · · · · · · · · · · · · · · ·		······		Service of the servic	`		,							
						1:24	1:077	1.07	1.0771							
		18.J.÷1		1.1.1	1::+- ()	144	1.1.1.2		11221							
VIIII		· · · · · · · · · · · · · · · · · · ·	·	<u></u>	<u></u>	<u> </u>	<u></u>	·	<u></u>	<i></i>	\					
X				1.201	{}	10.00	{ Y"}.i	1	1 7 14	{ x*3.4						
- N		1 () (1121-1			17-11	1:723						
V		×		0	VIII776	C.T9	C		<	C	· · ·					
		· · · · · · · · · · · · · · · · · · ·		((mm)	((1.1.1.1.1.1.1	1.8yy?	(1177)						
- X 8		N T		17.1		· · · · · · · ·	<u>↓</u>				1	\				
					()							1				
		·····)	(7	(C)	(1	<u></u>	(, ;		· · · · ·	(mar a)	·					
\square						11. T.	1,1711			11:44	1,174	1				
			(()	1					(<u></u>)	<u></u>	1				
	. V iiiiii	() () ()	(******	()	(mm)	£	((737 mm	(T)	(Circuit (1				
		8 Y : J		61 . I	1			4.1.				1				
:::::•)		88 (c.)	((::::)	{		{	(وجنينيا	()	- 1				
	(* 1 000		(1	(*******)	G	~~~~	ſ		·····	······ ··· ··· ··· ··· ··· ··· ··· ···	·····					
πH				μ <u>π</u> η		∦+,i	[,Fii]	1.4-41	1.3-48	1	1.4-41	- 1				
·*****		200 - D	(****)	(****)	{******{}	$l^{n} \rightarrow 0$	$\{\ldots, \}$	· · · · · ·	fert i	(*****)	· · · · · ·	- 1				
	/**** 8 88		(······	()	<u></u>	(<u> </u>	<u></u>		- 1				
÷~ .	1.188		1 store and	{i	12:0-24		1191:			1121:1		- 1				
	···· 🎆		1	1	1.222 1		1.1.4		1.4			1				
	<u>~</u>		<u>}</u>	<u>}</u>	<u>}</u>	······				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	······	1				
· • • •	1 1 00		<u></u>			8 ; ; ;	1		1	1.774.8	. T	1				
	⊂ 1 88	388 JUN	12+ 11		12:00					{						
			· · · · · · · · · · · · · · · · · · ·	·	·······					·				-	(100) 0	~~ ~~~
, iii (1	2231 (Jalle (de Lu	na, Sa	anta C	lara	CA 95	5054;	1el: (4	108) 7	48-	7700;	; ⊢ax:	(408) 9	80-9209
ill-f	1 111111.	 ,		, · ,	e	·						,				
			·	,)	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	;	·····	<u>}</u>	·····	/					
) (in the second	Ŧ) XII.8			1 7:2-3						
		18 I ÷-1		1		81. ⁻ 6										

세퍼(태)

© Copyright Catalyst Semiconductor, Inc. 1989 Specifications subject to change without notice. All rights reserved.

Leaping Cat: Mary Erwin Computer Graphics: MCD, Fremont, CA Printed by: Consolidated Printers, Berkeley, CA



April 1989

Dear Customer,

1989 is developing into an exciting year for us at Catalyst Semiconductor. During the past year we expanded at an unprecedented rate. We dramatically increased our production and the breadth of our product family offering, learning and improving as we grew to meet the challenge. Now we are positioned to support this accelerating growth rate. In 1989 we are introducing a number of new leading edge semiconductor products.

To ensure our customers the advantage of low-cost, high-volume manufacturing, we have established long-term strategic alliances with several major semiconductor manufacturers. These alliances give us access to some of the most advanced fabrication facilities in the world. We have defined strict quality control standards with these foundries, resulting in products of distinguished quality and reliability.

Catalyst Semiconductor is in the business of providing integrated circuits which enhance your electronic systems' performance, thereby giving you a competitive edge in your marketplace. In our view, you, our customer, have not simply purchased IC's; you've secured our commitment to your company and your business. Since our founding in 1985, we have found that relationships based on this commitment result in the development of trust, support and mutual prosperity. Such is the foundation of long-term corporate partnerships, and these are what the future of Catalyst is being designed to secure.

We look forward to working with you in a dynamic and rewarding relationship.

& Chairman

PRODUCT SELECTION GUIDE

			11141949	EFE5 BBOWE	•	
	Device	Temp Range	Size (Organization)	Access Time (ns)	Package Types	Data Book Section
	CAT28C16A	C,I	16К Bit (2Кх8)	200	Plastic DIP PLCC	3
<u>.</u>	CAT28C17A	C,I	16K Bit (2Kx8)	200	Plastic DIP PLCC	3
Š	CAT28C64A	C,I	64K Bit (8Kx8)	120/150/200	Plastic DIP Small Outline	3
	CAT28C65A	C,I	64К Bit (вкхв)	120/150/200	Plastic DIP Small Outline	3
	CAT28C256	C,I	256K Bit (32Kx8)	200/250/300	Plastic DIP	3

				SERIAL ES	PROMS		
	Device	Temp Range	Compatibility	Size (Organization)	Maximum Clock Frequency	Package Types	Data Book Section
	CAT93C46A	C,I	National 9346	1K Bit (64x16)	250KHz	Plastic DIP Small Outline	3
	CAT93C46	C,I	National 9346	1 K Bit (x8 or x 16) 3	250KHz	Plastic DIP Small Outline	3
	CAT93C46H *	C,I	National 9346	1K Bit (x8 or x16) 3	250KHz	Plastic DIP Small Outline	3
	CAT59C11	C,I	G.I. 5911	1 K Bit (x8 or x16) 3	250KHz	Plastic DIP Small Outline	3
	CAT59C11A	C,I	G.I. 5911	1 K Bit (x8 or x16)	250KHz	Plastic DIP Small Outline	3
Ň	CAT59C11H*	C,I	G.I. 5911	1K Bit (x8 or x18)	250KHz	Plastic DIP Small Outline	3
	CAT35C102	C,I	National 9346 UPGRADE	2 K Bit (x8 or x16) 3	1 MHz	Plastic DIP Small Outline	3
	CAT35C202	C,I	G.I. 5911 UPGRADE	2K Bit (x8 or x 16) 3	1 MHz	Plastic DIP Small Outline	3
	CAT33C104	C,I	National 9346 UPGRADE	4K Bit (x8 or x16) 3	250KHz	Plastic DIP Small Outline	3
	CAT35C104	C,I	National 9346 UPGRADE	4K Bit (x8 or x16) 3	1MHz	Plastic DIP Small Outline	3

		9.F.C	9A 3RUI.	US II	9311AH93676	aMORY	
	Device	Protocol	Size (Organization)	Temp Range	Maximum Clock Frequency	Package Types	Data Book Section
	CAT33C704,	Synchronous					
Ň	CAT35C704	Synchronous	4K Bit	C,I	5 MHz	Chip on Board Plastic DIP	4
	CAT33C804 1	UART	(x8 or x16) 3	0,1	5 Wi12	CERDIP Small Outline	4
	CAT35C804	Compatible					

PRODUCT SELECTION GUIDE

Device	Temp Range	Siz (Organi	ze zation)	Access Time (ns)	Package Types	Data Book Section
CAT27HC256 C		05 AV 51		55/70/90 70/90/120	CERDIP	_
CAT27HC256L	C I.M	256K Bit	(32Kx8)	55/70/90 70/90/120	LCC	2
CAT27C210	с	1M Bit	(64Kx16)	150/170/200/250	CERDIP	2

2	
2	
e,	
2	
λ.	
5	
١.	
۰.	
۰.	
s	
2	
۰,	
۰.	
N	
9	
2	
2	
1	
ł	
5	
z	
í.	
1	
ş	
ā	
ł	
i	
i	

	Device	Temp Range	Size (Organization)	Access Time (ns)	Package Types	Data Book Section
સ્	CAT2764A (OTP)	С	64 K Bit (8Kx8)	150	Plastic DIP	2
	CAT27128A (OTP)	с	128K Bit (16Kx8)	150	Plastic DIP	2
	CAT27256 (OTP)	С	256K Bit (32Kx8)	170	Plastic DIP	2
Ň	CAT27512 (OTP)	с	512K Bit (64Kx8)	150/200	Plastic DIP PLCC	2
	CAT27010 (OTP) CAT27010 (UV)	с	1M Bit (128Kx8)	150/170/200 150	Plastic DIP CERDIP	2

				MN	RAMS		
Calles 1	Device	Temp Range	Compatibility	Size (Organization)	Maximum Speed	Package Types	Data Book Section
	CAT22C10	C,I	Xicor	256 Bit (64x4)	200/300ns	Plastic DIP	1
	CAT22C12	C,I	Xicor	1K Bit (256x4)	200/300ns	Plastic DIP	1
Ŵ	CAT24C44	C,I	Xicor	256 Bit (16x16) Serial	1MHz	Plastic DIP	1

			é	emar Dirare		
Ň	Device	Temp Range	Size (Organization)	Access Time (ns)	Package Types	Data Book Section
	CAT71C256 CAT71C256L	с	256K Bit (32Kx8)	85	Plastic DIP	5


1. 2.

3-Volt-only device Soon to be offered as High Endurance device * User configurable

3.

*High Endurance Device: minimum 100,000 write/erase cycles and 100 year data retention.





The device used in the example above is a CAT28C64API-20 (Plastic DIP, Industrial temperature, 200ns access time). * High Endurance Device: minimum 100,000 write/erase cycles and 100 year data retention.



EPROMS

E²PROMS - Parallel & Serial

E²PROMS - Secure Access Serial

STATIC RAMS

MICROCOMPUTERS

APPLICATION NOTES

RELIABILITY & QUALITY ASSURANCE

PACKAGE INFORMATION

CROSS REFERENCE GUIDE

ARTICLE REPRINTS

SALES OFFICES & ORDERING INFORMATION



























TABLE OF CONTENTS

PRESIDENT'S MESSAGE	ł
PRODUCT SELECTION GUIDE	11 - 111
ORDERING INFORMATION	IV
TABLE OF CONTENTS COMMERCIAL TEMPERATURE RANGE DEVICES	
HIGH ENDURANCE DEVICES INDUSTRIAL TEMPERATURE RANGE DEVICES MILITARY TEMPERATURE RANGE DEVICES	VIII

CATALYST COMMERCIAL TEMPERATURE GRADE DEVICES

NVRAMS			SECTION 1
CAT22C10	256 bit		
CAT22C12	1 K bit		
CAT24C44	256 bit	(16x16) serial	
EPROMS			SECTION 2
CAT2764A	64K bit	(8Kx8)	
CAT27128A	128K bit		2-7
CAT27126A CAT27256		(16Kx8)	2-7 2-13
	256K bit	(32Kx8)	
CAT27HC256	256K bit	(32Kx8)	2-19
CAT27HC256L	256K bit	(32Kx8)	2-29
CAT27512	512K bit	(64Kx8)	2-79
CAT27010	1M bit	(128 Kx8)	2-85
CAT27C210	1M bit	(64 Kx16)	2-91
E ² PROMS - PARAL			
CAT28C16A	16K bit	(2Kx8)	
CAT28C17A	16K bit	(2Kx8)	
CAT28C64A	64K bit	(8Kx8)	
CAT28C65A	64K bit	(8Kx8)	3-41
CAT28C256	256K bit	(32Kx8)	3-49
-0			
САТЗЗС104 з и	olt Only 4K bit	(256x16 or 512x8)	
САТЗЗС204 з и	olt Only 4K bit	(256x16 or 512x8)	3-57



TABLE OF CONTENTS

E ² PROMS - SERIAL co			
CAT35C102	2K bit	(128x16 or 256x8)	3-65
CAT35C104	4K bit	(256x16 or 512x8)	3-8 9
CAT35C202	2K bit	(128x16 or 256x8)	3-113
CAT35C204	4K bit	(256x16 or 512x8)	3-137
CAT59C11	1K bit	(64x16 or 128x8)	
CAT59C11A	1K bit	(64x16 or 128x8)	3-161
CAT93C46	1K bit	(64x16 or 128x8)	
CAT93C46A	1K bit	(64x16)	
CAT35C704 CAT35C804A/B		OMS (256x16 or 512x8) (256x16 or 512x8)	4-1
CAT71C256	256K bit	· · · ·	
CAT71C256L	256K bit	(32Kx8)	5-7
		35	SECTION 6

SMART CARD MICROCOMPUTERS	SECTION 6
CAT62C580	6-1
CAT62C780	6-11

CATALYST HIGH ENDURANCE E²PROM DEVICES*

E ² PROMS - Serial			SECTION 3
CAT35C102H		(128x16 or 256x8)	
CAT35C104H	4K bit	(256x16 or 512x8)	3-97
CAT35C202H	2K bit	(128x16 or 256x8)	3-121
CAT35C204H	4K bit	(256x16 or 512x8)	3-145
CAT59C11H	1K bit	(64x16 or 128x8)	3-169
CAT93C46H	1K bit	(64x16 or 128x8)	3-193
CAT93C46AH	1K bit	(64x16)	3-217

*High Endurance Device: minimum 100,000 read/erase cycles and 100 year data retention



TABLE OF CONTENTS

CATALYST INDUSTRIAL TEMPERATURE RANGE DEVICES

NVRAMS			SECTION 1
CAT22C10I	256 bit	(64x4)	
CAT22C12I	1K bit	(128x4)	
CAT24C44I	256 bit	(16x16)	1-43
50000			
EPROMS			
CAT27HC2561	256K bit	(32Kx8)	
CAT27HC256L1	256K bit	(32Kx8)	2-49
-			
E ² PROMS - Parallel			SECTION 3
CAT28C16A1	16K bit	(2Kx8)	3-9
CAT28C17A1	16K bit	(2Kx8)	
E ² PROMS - Serial	SECTIC	N 3	
CAT35C1021	2K bit	(128x16 or 256x8)	3-81
CAT35C1041	4K bit	(256x16 or 512x8)	3-105
CAT35C2021	2K bit	(28x16 or 256x8)	3-129
CAT59C111	1K bit	(64x16 or 128x8)	3-177
CAT93C461	1K bit	(64x16 or 128x8)	3-201
CAT93C46A I	1K bit	(64x16)	3-225
E ² PROMS - Secure Ac	Cess		SECTION 4
CAT35C704I	4K bit	(256x16 or 512x8)	
CAT35C804AI/BI	4K bit	(256x16 or 512x8)	
0/11000004/11/DI			T IV



CATALYST MILITARY TEMPERATURE RANGE DEVICES

EP			(201/20)	
	CAT27HC256M CAT27HC256LM		(32Kx8) (32Kx8)	
		2300 01	(52(10)	2-03
APPLI	CATION NOTES			SECTION 7
	APPLICATION NOTI	E 1: Using	CATALYST's Serial E ² PROMS	
		in Sha	red Input/Output Configuration	7-1
	APPLICATION NOTI	E 2: Progra	amming Time Optimization	7-5
		= 2 · Mioroa	controller Communication	77
	AFFLICATION NOT		controller communication	/-/
RELIA	BILITY & QUALITY A	SSURANC	E	SECTION 8
PACK	AGE INFORMATION			SECTION 9
0000				
CRUS	S REFERENCE			SECTION 10
ARTIC				SECTION 11
SALES	S OFFICES & ORDER	ING INFOF		SECTION 12



SECTION 1

NVRAMS



COMMERCIAL TEMPERATURE RANGE

CAT22C10	256 bit	(64x4)	1-1
CAT22C12		(256x8)	
CAT24C44	256 bit	(16x 16) serial	1-33

INDUSTRIAL TEMPERATURE RANGE

CAT22C101	256 bit	(64x4)	1-9
CAT22C121	1K bit	(128x4)	1-25
CAT24C44I	256 bit	(16x16)	1-43



CAT22C10 256-BIT (64x4) NONVOLATILE CMOS STATIC RAM

DESCRIPTION


The Catalyst CAT22C10 Nonvolatile Random Access Memory (NVRAM) is a 256-bit device with a 64x4 organization. It features fully static CMOS circuitry for very low power consumption. The active current is 40mA and the standby current is 30μ A.

An internal E^2 PROM array provides bit-by-bit backup for the static RAM array. Store operations write data from the RAM array to the E^2 PROM array. Recall operations write data from the E^2 PROM array to the RAM array.

Data retention for each store cycle is specified for over 10 years, and over 10,000 store operations can be performed reliably. Unlimited recall operations, and read and write operations to the RAM are further specified.

The CAT22C10 has internal false store protection circuitry, which prohibits any store operation for V_{CC} less than 3.5V (typically) to ensure the integrity of the E^2 PROM data. Other internal circuitry performs an automatic recall operation upon V_{CC} power-up.


BLOCK DIAGRAM



FEATURES

- CMOS technology completely static operation
- Low current consumption Active: 40mA max Standby: 30µA max
- Single power supply (+5V ±10%)
- RAM access time 200ns, and 300ns
- Fully TTL and CMOS compatible
- JEDEC standard 18-pin 300-mil package
- Write protect circuit to preserve data on power-up and power-down
- Automatic recall on power-up
- 3-state output
- Short store pulse: 200ns
- Short recall pulse: 300ns
- False store protection below 3.5V operation level
- 10,000 nonvolatile store cycles per bit

PIN CONFIGURATION








MODES OF OPERATION

	Ing	out		Input/Output	Mode
cs	WE	RECALL	STORE		mode
н	-	н	н	Output high impedance	Standby
L	н	н	н	Output data	RAM Read
L	L	н	н	Input data	RAM Write
-	н	L	н	Output high impedence RECALL	(E ² PROM→RAM)
н	-	L	н	Output high impedence RECALL	(E ² PROM→RAM)
-	н	н	L	Output high impedence STORE	(RAM→E ² PROM)
Н	-	Н	L	Output high impedence STORE	(RAM→E ² PROM)

NOTES:

- <u>RECALL</u> signal has priority over <u>STORE</u> signal when both are applied at the same time
 STORE is inhibited when RECALL is active
- The auto recall is activated on power-up when V_{CC} reaches \approx 3.5V The store operation is inhibited when V_{CC} is below \approx 3.5V V_{CC} rise and fall time should be between 10ms and 1000ms



SEMICONDUCTOR, INC.

MAXIMUM RATINGS *

Storage temperature
Temperature under bias
Power supply (V _{CC})
Input voltage
Output voltage
Output current
Lead temperature
(soldering for 10 seconds)

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	Parameter	Conditions		Limits	é an air é d'éan an t-risin an an	Unit
			Min.	Тур.	Max.	
Icco	Current consumption (operating)	All input = $5.5V$ T _A = $0^{\circ}C$ All outputs unloaded		15	40	mA
lccs	Current consumption (standby)				30	μA
ILI	Input current	$0 \le V_{IN} \le 5.5V$		0.1	10	μΑ
ILO	Output leakage current	$0 \le V_{OUT} \le 5.5V$		0.1	10	μA
VIH	High level input voltage		2.0		Vcc	v
VIL	Low level input voltage		0.0		0.8	v
Vон	High level output voltage	I _{OH} = -2mA	2.4			v
VoL	Low level output voltage	I _{OL} = 4.2mA			0.4	V
VDH	RAM data holding voltage	Vcc	1.5		5.5	v

CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1.0MHz, V_{CC} = 5V)$

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
Ci/o	Input/Output capacitance	V _{I/O} = 0V	10	pF
CIN	Input capacitance	V _{IN} = 0V	6	pF

Note: These parameters are periodically sampled and are not 100% tested.






AC CHARACTERISTICS < Write Cycle>

 $(T_A = 0^{\circ}C \text{ to } + 70^{\circ}C)$

Symbol	Parameter	Conditions	22C10-20		22C1	0-30	Units
			Min.	Max.	Min.	Max.	
twc	Write cycle time		200		300		ns
tcw	CS write pulse width	$V_{CC} = 4.5 \text{ to } 5.5 \text{V}$ $C_L = 100 \text{pF}$	150		150		ns
tas	Address set-up time	+ 1 TTL gate Voн = 2.2V	50		50		ns
twp	Write pulse width	V _{OL} = 0.65V	150		150		ns
twn	Write recovery time	$V_{IH} = 2.2V$ $V_{IL} = 0.65$	25		25		ns
tow	Data valid time		100		100		ns
t _{DH}	Data hold time		20		20		ns
twz	Output disable time		10	100	10	100	ns
tow	Output enable time		10		10		ns

AC CHARACTERISTICS < Write Cycle>


 $(T_A = 0^{\circ}C \text{ to } + 70^{\circ}C)$






AC CHARACTERISTICS < Early Write Cycle>

 $(T_A = 0^{\circ}C \text{ to } + 70^{\circ}C)$



AC CHARACTERISTICS <Read Cycle>

 $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C)$









AC CHARACTERISTICS <Store Cycle>

Symbol	Parameter	Conditions	Min	Max	Units
tstc	Store time			10	ms
tstp	Store pulse width	$V_{CC} = 4.5 \text{ to } 5.5V$ $C_L = 100\text{pF} + 1\text{TTL gate}$	200		ns
ts⊤z	Store disable time	$V_{OH} = 2.2V, V_{OL} = 0.65V$		100	ns
tos⊤	Store enable time	V _{IH} = 2.2V, V _{IL} = 0.65V	10		ns



AC CHARACTERISTICS <Recall Cycle>

Symbol	Parameter	Conditions	Min	Max	Units
tRCC	Recall cycle time	$V_{CC} = 4.5 \text{ to } 5.5 \text{V}$ $C_L = 100 \text{pF} + 1 \text{TTL gate}$ $V_{OH} = 2.2 \text{V}, V_{OL} = 0.65 \text{V}$	1400		ns
tRCP	Recall pulse width		300		ns
tRCZ	Recall disable time			100	ns
torc	Recall enable time	- V _{IH} = 2.2V, V _{IL} = 0.65V	10		ns
tARC	Recall data access time			1100	ns





DEVICE OPERATION

The configuration of the CAT22C10 allows a common address bus to be directly connected to the address inputs, and the Input/Output (I/O) pins to be connected directly to a common I/O bus if it has less than 1 TTL load and 100pF capacitance. If not, the I/O path should be buffered.

When the chip select (\overline{CS}) goes low, the chip is activated. When \overline{CS} is forced high, the chip goes into the standby mode and consumes very little current. With the nonvolatile functions inhibited, the device operates like a Static RAM. The Write Enable (\overline{WE}) selects a write operation when \overline{WE} is low and a read operation when \overline{WE} is high. In either of these modes, an array byte (4 bits) can be addressed uniquely by using the address lines (A₀ - A₅), and that byte will be read or written to through the Input/Output pins (I/O₀ - I/O₃).

The <u>nonvolatile</u> functions <u>are inhibited</u> by holding the <u>STORE</u> input and the <u>RECALL</u> high. When the <u>RECALL</u> input is taken low, it initiates a recall operation which transfers the contents of the entire <u>E²PROM</u> array into the Static RAM. When the <u>STORE</u> input is taken low, it initiates a store operation which transfers the entire Static RAM array contents into the E²PROM array.

STANDBY MODE

The chip select $\overline{(CS)}$ input controls all of the functions of the <u>CA</u>T22C10. When a high level is supplied to the <u>CS</u> pin, the chip goes into the standby mode. In the mode the chip consumes 99.9% less power and the outputs are put into a high impedance state. Because I_{CCS} is less than 100µA in standby mode, the designer has the flexibility to use this part in battery operated systems.

READ

When the chip is enabled ($\overline{CS} = low$), the nonvolatile functions are inhibited (STORE = high and RECALL = high). The Write Enable (WE) can put the chip into the read mode when it is held high. In this mode, the data in the Static RAM array may be accessed by selecting an address on the input pins A₀ - A₅. This will occur when the outputs are connected to a bus which is loaded by no more than 100pF and 1 TTL gate. If the loading is greater than this, some additional buffering circuitry is recommended.

WRITE

Like the read mode, with the chip enabled and the <u>nonvolatile</u> functions inhibited, the Write Enable (\overline{WE}) will select the write mode when taken to a low level. In this mode, the address must be supplied for the byte to be written to. After the set-up time (t_{AS}), the input data must be supplied to pins I/O_0 - I/O_3 . When these conditions, including the write pulse width time (t_{WP}) are met, the data will be written to the specified location in the static RAM. A write function may also be initiated from the standby mode by setting \overline{WE} = low, inhibiting the nonvolatile functions, supplying valid addresses, and then taking \overline{CS} low and supplying input data.

RECALL

<u>At anytime</u>, except during a store, taking the RECALL pin low will initiate a recall operation. This is independent of the state of CS, WE, or A₀-A₅. After the RECALL pin has been held low for the duration of the Recall Pulse Width (t_{RCP}), the recall will continue independent of any other inputs. During the recall, the entire content of the E²PROM array is transferred to the Static RAM array. The first byte of data may be externally accessed after the recalled data access time from end of recall (t_{ARC}). After this, any other bytes may be accessed by using the normal read mode.

If $\overrightarrow{\text{RECALL}}$ is held low for the entire Recall Cycle time (t_{RCC}), the contents of the Static RAM may be immediately accessed by using the normal read mode. A recall operation can be performed an unlimited number of times without affecting the integrity of the data. A recall operation is automatically performed upon power-up (low to high transition) of V_{CC}.

The outputs I/O0-I/O3 will go into the high impedance state as long as the RECALL signal is held low.



STORE

At any time, except during a recall operation, taking the STORE pin low will initiate a store operation. This takes place independent of the state of CS, WE or A₀-A₅. The STORE pin must be held low for the duration of the Store Pulse Width (t_{STP}) to ensure that a store operation is initiated. Once initiated, the STORE pin may be left low or taken high and the store operations will complete its transfer of the entire contents of the Static RAM array into the E^2 PROM array within the Store Cycle time (t_{STC}). However, if a store operation is initiated during the write mode, the contents of the addressed Static RAM byte and its corresponding byte in the E^2 PROM array will be unknown. During the store operation, the outputs are in a high impedance state. At least 10,000 store operations can be performed reliably. The data which is written into the E^2 PROM array during a store operation has a data retention time greater than 10 years.

DATA PROTECTION DURING POWER-UP AND POWER-DOWN

The CAT22C10 has on-chip circuitry which will prevent a store operation from occurring when V_{CC} falls below 3.5V. This function eliminates the potential hazard of a spurious signal from initiating a store operation when the system power is below 3.5V.



CAT22C10 I - Industrial Temperature 256-BIT (64x4) NONVOLATILE CMOS STATIC RAM

DESCRIPTION


The Catalyst CAT22C10I Nonvolatile Random Access Memory (NVRAM) is a 256-bit device with a 64x4 organization. It features fully static CMOS circuitry for very low power consumption. The active current is 40mA and the standby current is 30μ A.

An internal E^2 PROM array provides bit-by-bit backup for the static RAM array. Store operations write data from the RAM array to the E^2 PROM array. Recall operations write data from the E^2 PROM array to the RAM array.

Data retention for each store cycle is specified for over 10 years, and over 10,000 store operations can be performed reliably. Unlimited recall operations, and read and write operations to the RAM are further specified.

The CAT22C10I has internal false store protection circuitry, which prohibits any store operation for V_{CC} less than 3.5V (typically) to ensure the integrity of the E^2 PROM data. Other internal circuitry performs an automatic recall operation upon V_{CC} power-up.


BLOCK DIAGRAM



FEATURES

- CMOS technology completely static operation
- Low current consumption Active: 40mA max Standby: 30µA max
- Single power supply (+5V ±10%)
- RAM access time 200ns, and 300ns
- Fully TTL and CMOS compatible
- JEDEC standard 18-pin 300-mil package
- Write protect circuit to preserve data on power-up and power-down
- Automatic recall on power-up
- 3-state output
- Short store pulse: 200ns
- Short recall pulse: 300ns
- False store protection below 3.5V operation level
- 10,000 nonvolatile store cycles per bit

PIN CONFIGURATION






SEMICONDUCTOR,

MODES OF OPERATION

	Ing	out		Input/Output	Mode
cs	WE	RECALL	STORE	mparoachar	moue
н	-	н	н	Output high impedance	Standby
L	н	н	н	Output data	RAM Read
L	L	н	н	Input data	RAM Write
-	Н	L	н	Output high impedence RECALL	(E ² PROM→RAM)
н	-	L	н	Output high impedence RECALL	(E ² PROM→RAM)
-	н	н	L	Output high impedence STORE	(RAM→E ² PROM)
Н	-	н	L	Output high impedence STORE	(RAM→E ² PROM)

NOTES:

- <u>RECALL</u> signal has priority over <u>STORE</u> signal when both are applied at the same time
 STORE is inhibited when <u>RECALL</u> is active
- The auto recall is activated on power-up when V_{CC} reaches ≈3.5V
 The store operation is inhibited when V_{CC} is below ≈3.5V
 V_{CC} rise and fall time should be between 10ms and 1000ms



SEMICONDUCTOR, INC.

MAXIMUM RATINGS *

Storage temperature
Temperature under bias
Power supply (V _{CC})
Input voltage
Output voltage
Output current
Lead temperature
(soldering for 10 seconds)

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

Symbol Parameter Conditions Limits Unit Min. Typ. Max. All input = 5.5VT_A = 0°C 15 40 mΑ lcco Current consumption (operating) All outputs unloaded lccs Current consumption (standby) 30 μA 0.1 lu. Input current $0 \leq V_{IN} \leq 5.5 V$ 10 μA $0 \le V_{OUT} \le 5.5V$ 0.1 10 ILO. Output leakage current μA v Ин High level input voltage 2.0 Vcc Vii v Low level input voltage 0.0 0.8 High level output voltage Vон $l_{OH} = -2mA$ 24 v Vol Low level output voltage $I_{OL} = 4.2 m A$ 0.4 v VDH RAM data holding voltage Vcc 1.5 5.5 v

 $(V_{CC} = +5V \pm 10\%, CAT22C10I T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

CAPACITANCE

 $(T_A= 25^{\circ}C, f = 1.0 \text{ MHz}, V_{CC} = 5V)$

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
Ci/o	Input/Output capacitance	VI/O = 0V	10	pF
CIN	Input capacitance	V _{IN} = 0V	6	pF

Note: These parameters are periodically sampled and are not 100% tested.






AC CHARACTERISTICS < Write Cycle>

 $(CAT22C10I T_{A} = -40^{\circ}C to +85^{\circ}C)$

Symbol	Parameter	Conditions	22C1	22C10I-20		22C10I-30	
			Min.	Max.	Min.	Max.	
twc	Write cycle time		200		300		ns
tcw	CS write pulse width	$V_{CC} = 4.5 \text{ to } 5.5 \text{V}$ $C_{L} = 100 \text{pF}$	150		150		ns
tas	Address set-up time	+ 1 TTL gate - Vон = 2.2V	50		50		ns
twp	Write pulse width	V _{OL} = 0.65V	150		150		ns
twn	Write recovery time	V _{IH} = 2.2V V _{IL} = 0.65	25		25		ns
tow	Data valid time		100		100		ns
tDH	Data hold time		20		20		ns
twz	Output disable time		10	100	10	100	ns
tow	Output enable time		10		10		ns

AC CHARACTERISTICS < Write Cycle>


 $(CAT22C10IT_{A} = -40^{\circ}C to +85^{\circ}C)$






AC CHARACTERISTICS < Early Write Cycle>

 $(CAT22C10IT_{A} = -40^{\circ}C to +85^{\circ}C)$



AC CHARACTERISTICS <Read Cycle>


 $(CAT22C10I T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$






AC CHARACTERISTICS <Store Cycle>

Symbol	Parameter	Conditions	Min	Max	Units
tstc	Store time			10	ms
tSTP	Store pulse width	$V_{CC} = 4.5$ to 5.5V C _L = 100pF + 1TTL gate	200		ns
tstz	Store disable time	$V_{OH} = 2.2V, V_{OL} = 0.65V$ $V_{HH} = 2.2V, V_{IL} = 0.65V$		100	ns
tost	Store enable time	$v_{\rm IH} = 2.2 v, v_{\rm IL} = 0.05 v$	10		ns



AC CHARACTERISTICS <Recall Cycle>

Symbol	Parameter	Conditions	Min	Max	Units
tRCC	Recall cycle time	V _{CC} = 4.5 to 5.5V C _L = 100pF + 1TTL gate	1400		ns
tRCP	Recall pulse width		300		ns
tRCZ	Recall disable time	$V_{OH} = 2.2V, V_{OL} = 0.65V$		100	ns
torc	Recall enable time	- V _{IH} = 2.2V, V _{IL} = 0.65V	10		ns
TARC	Recall data access time			1100	ns





DEVICE OPERATION

The configuration of the CAT22C10I allows a common address bus to be directly connected to the address inputs, and the Input/Output (I/O) pins to be connected directly to a common I/O bus if it has less than 1 TTL load and 100pF capacitance. If not, the I/O path should be buffered.

When the chip select (\overline{CS}) goes low, the chip is activated. When \overline{CS} is forced high, the chip goes into the standby mode and consumes very little current. With the nonvolatile functions inhibited, the device operates like a Static RAM. The Write Enable (WE) selects a write operation when \overline{WE} is low and a read operation when \overline{WE} is high. In either of these modes, an array byte (4 bits) can be addressed uniquely by using the address lines (A₀ - A₅), and that byte will be read or written to through the Input/Output pins (I/O₀ - I/O₃).

The nonvolatile functions are inhibited by holding the STORE input and the RECALL high. When the RECALL input is taken low, it initiates a recall operation which transfers the contents of the entire E^2PROM array into the Static RAM. When the STORE input is taken low, it initiates a store operation which transfers the entire Static RAM array contents into the E^2PROM array.

STANDBY MODE

The chip select (\overline{CS}) input controls all of the functions of the <u>CA</u>T22C10I. When a high level is supplied to the \overline{CS} pin, the chip goes into the standby mode. In the mode the chip consumes 99.9% less power and the outputs are put into a high impedance state. Because I_{CCS} is less than 100µA in standby mode, the designer has the flexibility to use this part in battery operated systems.

READ

When the chip is enabled $(\overline{CS} = low)$, the nonvolatile functions are inhibited (STORE = high and RECALL = high). The Write Enable (WE) can put the chip into the read mode when it is held high. In this mode, the data in the Static RAM array may be accessed by selecting an address on the input pins A₀ - A₅. This will occur when the outputs are connected to a bus which is loaded by no more than 100pF and 1 TTL gate. If the loading is greater than this, some additional buffering circuitry is recommended.

WRITE

Like the read mode, with the chip enabled and the nonvolatile functions inhibited, the Write Enable $\overline{(WE)}$ will select the write mode when taken to a low level. In this mode, the address must be supplied for the byte to be written to. After the set-up time (t_{AS}), the input data must be supplied to pins I/O_0 - I/O_3 . When these conditions, including the written to the specified location in the static RAM. A write function may also be initiated from the standby mode by setting WE = low, inhibiting the nonvolatile functions, supplying valid addresses, and then taking CS low and supplying input data.

RECALL

<u>At anytime</u>, except during a store, taking the RECALL pin low will initiate a recall operation. This is independent of the state of CS, WE, or A₀-A₅. After the RECALL pin has been held low for the duration of the Recall Pulse Width (t_{RCP}), the recall will continue independent of any other inputs. During the recall, the entire content of the E²PROM array is transferred to the Static RAM array. The first byte of data may be externally accessed after the recalled data access time from end of recall (t_{ARC}). After this, any other bytes may be accessed by using the normal read mode.

If $\overrightarrow{\text{RECALL}}$ is held low for the entire Recall Cycle time (t_{RCC}), the contents of the Static RAM may be immediately accessed by using the normal read mode. A recall operation can be performed an unlimited number of times without affecting the integrity of the data. A recall operation is automatically performed upon power-up (low to high transition) of Vcc.

The outputs I/O0-I/O3 will go into the high impedance state as long as the RECALL signal is held low.





STORE

At any time, except during a recall operation, taking the STORE pin low will initiate a store operation. This takes place independent of the state of CS, WE or A₀-A₅. The STORE pin must be held low for the duration of the Store Pulse Width (t_{STP}) to ensure that a store operation is initiated. Once initiated, the STORE pin may be left low or taken high and the store operations will complete its transfer of the entire contents of the Static RAM array into the E^2 PROM array within the Store Cycle time (t_{STC}). However, if a store operation is initiated during the write mode, the contents of the addressed Static RAM byte and its corresponding byte in the E^2 PROM array will be unknown. During the store operation, the outputs are in a high impedance state. At least 10,000 store operations can be performed reliably. The data which is written into the E^2 PROM array during a store operation has a data retention time greater than 10 years.

DATA PROTECTION DURING POWER-UP AND POWER-DOWN

The CAT22C10I has on-chip circuitry which will prevent a store operation from occurring when V_{CC} falls below 3.5V. This function eliminates the potential hazard of a spurious signal from initiating a store operation when the system power is below 3.5V.



CAT22C12 1024-BIT (256x4) NONVOLATILE CMOS STATIC RAM

DESCRIPTION


The Catalyst CAT22C12 Nonvolatile Random Access Memory (NVRAM) is a 1024-bit device with a 256x4 organization. It features fully static CMOS circuitry for very low power consumption. The active current is 50mA. and the standby current is 30μ A.

An internal E^2 PROM array provides bit-by-bit backup for the static RAM array. Store operations write data from the RAM array to the E^2 PROM array. Recall operations write data from the E^2 PROM array to the RAM array.

Data retention for each store cycle is specified for over 10 years, and over 10,000 store operations can be performed reliably. Unlimited recall operations, and read and write operations to the RAM are further specified.

The CAT22C12 has internal false store protection circuitry, which prohibits any store operation for V_{CC} less than 3.5V (typically) to ensure the integrity of the E²PROM data. Other internal circuitry performs an automatic recall operation upon V_{CC} power-up.


BLOCK DIAGRAM



FEATURES

- CMOS technology completely static operation
- Low current consumption Active: 50mA max Standby: 30uA max
- Single power supply (+5V ±10%)
- RAM access time 200ns and 300ns
- Fully TTL and CMOS compatible
- JEDEC standard 18-pin 300-mil package
- Write protect circuit to preserve data on power-up and power-down
- Automatic recall on power-up
- 3-state output
- Short store pulse: 200ns
- Short recall pulse: 300ns
- False store protection below 3.5V operation level
- 10,000 nonvolatile store cycles per bit

PIN CONFIGURATION






MODES OF OPERATION

	Ing	out		Input/Output	Mode
CS	WE	RECALL	STORE		
н	-	Н	Н	Output high impedance	Standby
L	н	н	н	Output data	RAM Read
L	L	н	н	Input data	RAM Write
-	н	L	н	Output high impedence RECALL	(E ² PROM→RAM)
н	-	L	н	Output high impedence RECALL	(E ² PROM→RAM)
-	н	н	L	Output high impedence STORE	(RAM→E ² PROM)
н	-	н	L	Output high impedence STORE	(RAM→E ² PROM)

NOTES:

- RECALL signal has priority over STORE signal when both are applied at the same time STORE is inhibited when RECALL is active
- The auto recall is activated on power-up when V_{CC} reaches $\approx 3.5V$
- The store operation is inhibited when V_{CC} is below $\approx 3.5V$ V_{CC} rise and fall time should be between 10ms and 1000ms



SEMICONDUCTOR, INC.

MAXIMUM RATINGS *

Storage temperature
Temperature under bias
Power supply (V _{CC})
Input voltage
Output voltage
Output current
Lead temperature
(soldering for 10 seconds)

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, CAT22C12 T_A = 0^{\circ}C to +70^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
lcco	Current consumption (operating)	All input = $5.5V$, T _A =0°C All outputs unloaded		15	50	mA
lccs	Current consumption (standby)				30	μΑ
ILI	Input current	$0 \le V_{IN} \le 5.5V$		0.1	10	μΑ
Ιιο	Output leakage current	$0 \le V_{OUT} \le 5.5V$		0.1	10	μΑ
VIH	High level input voltage		2.0		Vcc	V
VIL	Low level input voltage		0.0		0.8	V
Vон	High level output voltage	I _{OH} = -2mA	2.4			v
Vol	Low level output voltage	lo _L = 4.2mA			0.4	v
VDH	RAM data holding voltage	Vcc	1.5		5.5	v

CAPACITANCE

 $T_A = 25^{\circ}C, f = 1.0MHz, V_{CC} = 5V)$

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
Ci/o	Input/Output capacitance	$V_{I/O} = 0V$	10	рF
CIN	Input capacitance	$V_{IN} = 0V$	6	pF

Note: These parameters are periodically sampled and are not 100% tested.

21




AC CHARACTERISTICS <Write Cycle>

 $(CAT22C12 T_{A} = 0^{\circ}C to +70^{\circ}C)$

Symbol	Parameter	Conditions	22C1 Min.	2-20 Max.	22C1 Min.	2-30 Max.	Units
twc	Write cycle time		200		300		ns
tcw	CS write pulse width		150		150		ns
tas	Address set-up time	$V_{CC} = 4.5 \text{ to } 5.5 \text{V}$ $C_{L} = 100 \text{pF}$	50		50		ns
twp	Write pulse width	+ 1TTL gate	150		150		ns
twr	Write recovery time	$V_{OH} = 2.2V$ $V_{OL} = 0.65V$	25		25		ns
tow	Data valid time	V _{IH} = 2.2V V _{IL} = 0.65	100		100		ns
tрн	Data hold time		20		20		ns
twz	Output disable time		10	100	10	100	ns
tow	Output enable time		10		10		ns

AC CHARACTERISTICS < Write Cycle>


 $(CAT22C12 T_A = 0^{\circ}C to +70^{\circ}C)$






AC CHARACTERISTICS < Early Write Cycle>

 $(CAT22C12 T_A = 0^{\circ}C to +70^{\circ}C)$



AC CHARACTERISTICS <Read Cycle>

 $(CAT22C12 T_A = 0^{\circ}C to +70^{\circ}C)$




1-21






AC CHARACTERISTICS <Store Cycle>

Symbol	Parameter	Conditions	Min	Max	Units
tstc	Store time			10	ms
tstp	Store pulse width	$V_{CC} = 4.5$ to 5.5V $C_L = 100pF + 1TTL gate$	200		ns
ts⊤z	Store disable time	$V_{OH} = 2.2V, V_{OL} = 0.65V$ $V_{IH} = 2.2V, V_{IL} = 0.65V$		100	ns
tost	Store enable time	$V_{\rm H} = 2.2V, V_{\rm L} = 0.05V$	10		ns



AC CHARACTERISTICS <Recall Cycle>

Symbol	Parameter	Conditions	Min	Max	Units
tRCC	Recall cycle time	V _{CC} = 4.5 to 5.5V C _L = 100pF + 1TTL gate	1400		ns
tRCP	Recall pulse width		300		ns
tRCZ	Recall disable time	$V_{OH} = 2.2V, V_{OL} = 0.65V$		100	ns
torc	Recall enable time	$V_{IH} = 2.2V, V_{IL} = 0.65V$	10		ns
tarc	Recall data access time			1100	ns







DEVICE OPERATION

The configuration of the CAT22C12 allows a common address bus to be directly connected to the address inputs, and the Input/Output (I/O) pins to be connected directly to a common I/O bus if it has less than 1 TTL load and 100pF capacitance. If not, the I/O path should be buffered.

When the chip <u>select</u> (\overline{CS}) goes low, the chip is activated. When \overline{CS} is forced high, the chip goes into the standby mode and consumes very little current. With the nonvolatile functions inhibited, the device operates like a Static RAM. The <u>Write</u> Enable (WE) selects a write operation when \overline{WE} is low and a read operation when \overline{WE} is high. In either of these modes, an array byte (4 bits) can be addressed uniquely by using the address lines (A₀ - A₇), and that byte will be read from or written to through the Input/Output pins (I/O₀ - I/O₃).

The <u>nonvolatile</u> functions are inhibited by holding the <u>STORE</u> and the <u>RECALL</u> high. When the <u>RECALL</u> input is taken low, it initiates a recall operation which transfers the contents of the entire <u>E²PROM</u> array into the Static RAM. When the <u>STORE</u> input is taken low, it initiates a store operation which transfers the entire Static RAM array contents into the E²PROM array.

STANDBY MODE

The chip select $\overline{(CS)}$ input controls all of the functions of the <u>CA</u>T22C12. When a high level is supplied to the <u>CS</u> pin, the chip goes into the standby mode. In the mode the chip consumes 99.9% less power and the outputs are put into a high impedance state. Because l_{CCS} is less than 100µA in standby mode, the designer has the flexibility to use this part in battery operated systems.

READ

When the chip is enabled (CS = low), the nonvolatile functions are inhibited (STORE = high and RECALL = high). The Write Enable (WE) can put the chip into the read mode when it is held high. In this mode, the data in the Static RAM array may be accessed by selecting an address on the input pins A₀ - A₇. This will occur when the outputs are connected to a bus which is loaded by no more than 100pF and 1 TTL gate. If the loading is greater than this, some additional buffering circuitry is recommended.

WRITE

Like the read mode, with the chip enabled and the nonvolatile functions inhibited, the Write Enable (\overline{WE}) will select the write mode when taken to a low level. In this mode, the address must be supplied for the byte to be written to. After the set-up time (t_{AS}), the input data must be supplied to pins I/O_0 - I/O_3 . When these conditions, including the write pulse width time (twp), are met, the data will be written to the specified location in the static RAM. A write function may also be initiated from the standby mode by setting $\overline{WE} = low$, inhibiting the nonvolatile functions, supplying valid addresses, and then taking \overline{CS} low and supplying input data.

RECALL

<u>At anytime</u>, except during a store, taking the RECALL pin low will initiate a recall operation. This is independent of the state of CS, WE, or A₀-A₇. After the RECALL pin has been held low for the duration of the Recall Pulse Width (t_{RCP}), the recall will continue independent of any other inputs. During the recall, the entire content of the EEPROM array is transferred to the Static RAM array. The first byte of data may be externally accessed after the recalled data access time from End of Recall (t_{ARC}). After this, any other bytes may be accessed by using the normal read mode.

If RECALL is held low for the entire Recall Cycle time (t_{RCC}), the contents of the Static RAM may be immediately accessed by using the normal read mode. A recall operation can be performed an unlimited number of times without affecting the integrity of the data. A recall operation is automatically performed upon power-up (low to high transition) of Vcc.

The outputs $I/O_0-I/O_3$ will go into the high impedance state as long as the RECALL signal is held low.





STORE

At any time, except during a recall operation, taking the STORE pin low will initiate a store operation. This takes place independent of the state of \overline{CS} , \overline{WE} or A₀-A₇. The STORE pin must be held low for the duration of the Store Pulse Width (tSTP) to ensure that a store operation is initiated. Once initiated, the STORE pin may be left low or taken high and the store operations will complete its transfer of the entire contents of the Static RAM array into the E²PROM array within the Store Cycle time (tSTC). However, if a store operation is initiated during the write mode, the contents of the addressed Static RAM byte and its corresponding byte in the E²PROM array will be unknown. During the store operation, the outputs are in a high impedance state. At least 10,000 store operations can be performed reliably. The data which is written into the E^2 PROM array during a store operation has a data retention time greater than 10 years.

DATA PROTECTION DURING POWER-UP AND POWER-DOWN

The CAT22C12 has on-chip circuitry which will prevent a store operation from occurring when V_{CC} falls below 3.5V. This function eliminates the potential hazard of a spurious signal from initiating a store operation when the system power supply is below 3.5V.



CAT22C12 I - Industrial Temperature 1024-BIT (256x4) NONVOLATILE CMOS STATIC RAM

DESCRIPTION


The Catalyst CAT22C12I Nonvolatile Random Access Memory (NVRAM) is a 1024-bit device with a 256x4 organization. It features fully static CMOS circuitry for very low power consumption. The active current is 50mA and the standby current is 30μ A.

An internal E^2 PROM array provides bit-by-bit backup for the static RAM array. Store operations write data from the RAM array to the E^2 PROM array. Recall operations write data from the E^2 PROM array to the RAM array.

Data retention for each store cycle is specified for over 10 years, and over 10,000 store operations can be performed reliably. Unlimited recall operations, and read and write operations to the RAM are further specified.

The CAT22C12I has internal false store protection circuitry, which prohibits any store operation for V_{CC} less than 3.5V (typically) to ensure the integrity of the E^2 PROM data. Other internal circuitry performs an automatic recall operation upon V_{CC} power-up.


BLOCK DIAGRAM



FEATURES

- CMOS technology completely static operation
- Low current consumption Active: 50mA max Standby: 30µA max
- Single power supply (+5V ±10%)
- RAM access time 200ns and 300ns
- Fully TTL and CMOS compatible
- JEDEC standard 18-pin 300-mil package
- Write protect circuit to preserve data on power-up and power-down
- Automatic recall on power-up
- 3-state output
- Short store pulse: 200ns
- Short recall pulse: 300ns
- False store protection below 3.5V operation level
- 10,000 nonvolatile store cycles per bit

PIN CONFIGURATION






SEMICONDUCTOR,

MODES OF OPERATION

	Ing	out		Input/Output	Mode
CS	WE	RECALL	STORE		
н	-	н	н	Output high impedance	Standby
L	н	н	н	Output data	RAM Read
L	L	н	н	Input data	RAM Write
-	н	L	н	Output high impedence RECALL	(E ² PROM→RAM)
н	-	L	Н	Output high impedence RECALL	(E ² PROM→RAM)
-	н	н	L	Output high impedence STORE	(RAM→E ² PROM)
Н	-	н	L	Output high impedence STORE	(RAM→E ² PROM)

NOTES:

- <u>RECALL</u> signal has priority over <u>STORE</u> signal when both are applied at the same time
 STORE is inhibited when <u>RECALL</u> is active
- The auto recall is activated on power-up when V_{CC} reaches ≈3.5V
 The store operation is inhibited when V_{CC} is below ≈3.5V
 V_{CC} rise and fall time should be between 10ms and 1000ms



CAT22C12I



MAXIMUM RATINGS *

Storage temperature
Temperature under bias
Power supply (V _{CC})
Input voltage
Output voltage
Output current
Lead temperature
(soldering for 10 seconds)

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

(V_{CC} = +5V $\pm 10\%$, CAT22C12I T_A = -40°C to +85°C)

Symbol	Parameter	Conditions	Min.	Limits	Max.	Unit
Icco	Current consumption (operating)	All input = 5.5V, TA = 0° C All outputs unloaded		Тур. 15	50	mA
lccs	Current consumption (standby)				30	μΑ
lu	Input current	$0 \le V_{IN} \le 5.5V$		0.1	10	μΑ
ILO	Output leakage current	$0 \le V_{OUT} \le 5.5V$		0.1	10	μΑ
ViH	High level input voltage		2.0		Vcc	v
VIL	Low level input voltage		0.0		0.8	v
Vон	High level output voltage	I _{OH} = -2mA	2.4			v
Vol	Low level output voltage	I _{OL} = 4.2mA			0.4	v
VDH	RAM data holding voltage	Vcc	1.5		5.5	v

CAPACITANCE

 $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$)

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
C _{I/O}	Input/Output capacitance	$V_{I/O} = 0V$	10	pF
Cin	Input capacitance	$V_{IN} = 0V$	6	pF

Note: These parameters are periodically sampled and are not 100% tested.






AC CHARACTERISTICS <Write Cycle>

 $(CAT22C12IT_{A} = -40^{\circ}C to +85^{\circ}C)$

Symbol	Parameter	Conditions	22C1 Min.	1 21-20 Max.	22C1 Min.	2i-30 Max.	Units
twc	Write cycle time		200		300		ns
tcw	CS write pulse width		150		150		ns
tas	Address set-up time	$V_{CC} = 4.5 \text{ to } 5.5 \text{V}$ $C_{L} = 100 \text{pF}$	50		50		ns
twp	Write pulse width	+ 1TTL gate	150		150		ns
twn	Write recovery time	V _{OH} = 2.2V V _{OL} = 0.65V	25		25		ns
tow	Data valid time	V _{IH} = 2.2V V _{IL} = 0.65	100		100		ns
tон	Data hold time		20		20		ns
twz	Output disable time	-	10	100	10	100	ns
tow	Output enable time		10		10		ns

AC CHARACTERISTICS <Write Cycle>

 $(CAT22C12IT_{A} = -40^{\circ}C \text{ to } +85^{\circ}C)$






Í


AC CHARACTERISTICS < Early Write Cycle>

 $(CAT22C12IT_{A} = -40^{\circ}C \text{ to } +85^{\circ}C)$



AC CHARACTERISTICS <Read Cycle>


 $(CAT22C12IT_{A} = -40^{\circ}C to +85^{\circ}C)$






AC CHARACTERISTICS <Store Cycle>

Symbol	Parameter	Conditions	Min	Max	Units
tstc	Store time	V _{CC} = 4.5 to 5.5V C _L = 100pF + 1TTL gate		10	ms
tstp	Store pulse width		200		ns
ts⊤z	Store disable time	$V_{OH} = 2.2V, V_{OL} = 0.65V$ $V_{IH} = 2.2V, V_{IL} = 0.65V$		100	ns
tost	Store enable time	VIH = 2.2V, VIL = 0.05V	10		ns



AC CHARACTERISTICS <Recall Cycle>

Symbol	Parameter	Conditions	Min	Max	Units
tRCC	Recall cycle time	$V_{CC} = 4.5$ to 5.5V C _L = 100pF + 1TTL gate	1400		ns
tRCP	Recall pulse width		300		ns
tRCZ	Recall disable time	$V_{OH} = 2.2V, V_{OL} = 0.65V$		100	ns
torc	Recall enable time	$V_{IH} = 2.2V, V_{IL} = 0.65V$	10		ns
tarc	Recall data access time	1		1100	ns





DEVICE OPERATION

The configuration of the CAT22C12I allows a common address bus to be directly connected to the address inputs, and the Input/Output (I/O) pins to be connected directly to a common I/O bus if it has less than 1 TTL load and 100pF capacitance. If not, the I/O path should be buffered.

When the chip select (\overline{CS}) goes low, the chip is activated. When \overline{CS} is forced high, the chip goes into the standby mode and consumes very little current. With the nonvolatile functions inhibited, the device operates like a Static RAM. The Write Enable (\overline{WE}) selects a write operation when \overline{WE} is low and a read operation when \overline{WE} is high. In either of these modes, an array byte (4 bits) can be addressed uniquely by using the address lines (A₀ - A₇), and that byte will be read from or written to through the Input/Output pins (I/O₀ - I/O₃).

The <u>nonvola</u>tile functions are inhibited by holding the <u>STORE</u> and the <u>RECALL</u> high. When the <u>RECALL</u> input is taken low, it initiates a recall operation which transfers the contents of the entire <u>E²PROM</u> array into the Static RAM. When the STORE input is taken low, it initiates a store operation which transfers the entire Static RAM array contents into the E²PROM array.

STANDBY MODE

The chip select $\overline{(CS)}$ input controls all of the functions of the <u>CA</u>T22C12I. When a high level is supplied to the <u>CS</u> pin, the chip goes into the standby mode. In the mode the chip consumes 99.9% less power and the outputs are put into a high impedance state. Because I_{CCS} is less than 100µA in standby mode, the designer has the flexibility to use this part in battery operated systems.

READ

When the chip is enabled ($\overline{CS} = low$), the nonvolatile functions are inhibited (STORE = high and RECALL = high). The Write Enable (WE) can put the chip into the read mode when it is held high. In this mode, the data in the Static RAM array may be accessed by selecting an address on the input pins A₀ - A₇. This will occur when the outputs are connected to a bus which is loaded by no more than 100pF and 1 TTL gate. If the loading is greater than this, some additional buffering circuitry is recommended.

WRITE

Like the read mode, with the chip enabled and the nonvolatile functions inhibited, the Write Enable (\overline{WE}) will select the write mode when taken to a low level. In this mode, the address must be supplied for the byte to be written to. After the set-up time (t_{AS}), the input data must be supplied to pins I/O_0 - I/O_3 . When these conditions, including the write pulse width time (t_{WP}), are met, the data will be written to the specified location in the static RAM. A write function may also be initiated from the standby mode by setting $\overline{WE} = low$, inhibiting the nonvolatile functions, supplying valid addresses, and then taking \overline{CS} low and supplying input data.

RECALL

<u>At anytime</u>, except during a store, taking the RECALL pin low will initiate a recall operation. This is independent of the state of CS, WE, or A₀-A₇. After the RECALL pin has been held low for the duration of the Recall Pulse Width (t_{RCP}), the recall will continue independent of any other inputs. During the recall, the entire content of the EEPROM array is transferred to the Static RAM array. The first byte of data may be externally accessed after the recalled data access time from End of Recall (t_{ARC}). After this, any other bytes may be accessed by using the normal read mode.

If $\overrightarrow{\text{RECALL}}$ is held low for the entire Recall Cycle time (t_{RCC}), the contents of the Static RAM may be immediately accessed by using the normal read mode. A recall operation can be performed an unlimited number of times without affecting the integrity of the data. A recall operation is automatically performed upon power-up (low to high transition) of V_{CC}.

The outputs I/O_0 - I/O_3 will go into the high impedance state as long as the RECALL signal is held low.





STORE

At any time, except during a recall operation, taking the STORE pin low will initiate a store operation. This takes place independent of the state of \overline{CS} , \overline{WE} or A₀-A₇. The STORE pin must be held low for the duration of the Store Pulse Width (tSTP) to ensure that a store operation is initiated. Once initiated, the STORE pin may be left low or taken high and the store operations will complete its transfer of the entire contents of the Static RAM array into the E²PROM array within the Store Cycle time (tSTC). However, if a store operation is initiated during the write mode, the contents of the addressed Static RAM byte and its corresponding byte in the E²PROM array will be unknown. During the store operation, the outputs are in a high impedance state. At least 10,000 store operations can be performed reliably. The data which is written into the E^2 PROM array during a store operation has a data retention time greater than 10 years.

DATA PROTECTION DURING POWER-UP AND POWER-DOWN

The CAT22C12I has on-chip circuitry which will prevent a store operation from occurring when V_{CC} falls below 3.5V. This function eliminates the potential hazard of a spurious signal from initiating a store operation when the system power supply is below 3.5V.



CAT24C44 256-BIT (16x16) NONVOLATILE CMOS SERIAL STATIC RAM

DESCRIPTION

The Catalyst CAT24C44 nonvolatile RAM (NVRAM) is a 256-bit device with a 16 x 16 organization. It features fully static CMOS circuitry for very low power consumption. Active current is 10 mA and standby current is typically 5 μ A. An internal E²PROM array provides bit-by-bit backup for the static RAM array. Store operations write data from the RAM to the E²PROM array. Recall operations write data from the E²PROM array by either hardware inputs or software commands.


Data retention for each store cycle is specified for over 10 years and over 10,000 store operations can be performed reliably. There are unlimited recall operations from the E^2 PROM along with unlimited read and write operations to the RAM.

The CAT24C44 has internal false store protection circuitry to prohibit store operations when V_{CC} is less than 3.5V (typ.). This ensures E^2PROM data integrity. Other internal circuitry performs an automatic recall upon power-up.

FEATURES


- CMOS technology, completely static operation
 - Single 5V supply
 - Low current consumption Active: 10mA typ. Standby: 5µA typ., operation Sleep current 5µA typ.
- Software/hardware control of nonvolatile functions
- Fully TTL & CMOS compatible with high drive ability
- Write protection preserves data on power-up and power-down
- Auto-recall on power-up
- Serial port compatible (i.e. COPS™, 8051)
- 3-State output
- Short store pulse: 200ns
- Short recall pulse: 500ns
- False store protection below 3.5V operation level
- 10,000 nonvolatile store cycles ber bit.
- 8 pin low cost 300-mil package

PIN CONFIGURATION





BLOCK DIAGRAM





CAT24C44


NONVOLATILE MODES OF OPERATION

Operation	STORE	RECALL	Inst.	Write Enable Latch	Previous RECALL
Hardware recall	1	0		x	x
Software recall	1	1	RCL	x	х
Hardware store	0	1		SET	TRUE
Software store	1	1	STO	SET	TRUE

X = Don't care

NOTES:

- The store operation has priority over all the other operations
- The auto recall is activated on power-up when V_{CC} reaches \approx 3.5V The store operation is inhibited when V_{CC} is below \approx 3.5V
- V_{CC} rise and fall time should be between 10ms and 100ms







MAXIMUM RATINGS *

Storage temperature
Temperature under bias
Power supply (V _{CC})
Input voltage
Output voltage
Output current
Lead temperature
(soldering for 10 seconds)

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	Parameter	Conditions	Min.	Limits Typ.	Max.	Unit
lcco	Current consumption (operating)	$I_{I/O} = 0mA$ All inputs=V _{CC} , T _A =0°C		10	20	mA
lccs	Current consumption (stand-by)	Inputs=V _{CC} or V _{SS}		5	30	μΑ
IsL	Sleep current	CE=V _{SS}		5	30	μA
lLI	Input current	$0 \le V_{IN} \le 5.5V$		0.1	10	μA
ILO	Output leakage current	$0 \le V_{OUT} \le 5.5V$		0.1	10	μΑ
Vн	High level input voltage		2.0		Vcc	v
VIL	Low level input voltage		0.0		0.8	v
Vон	High level output voltage	I _{OH} = -2mA	2.4			v
Vol	Low level output voltage	I _{OL} = 4.2mA			0.40	v
VDH	Data holding voltage	Vcc	1.5		5.5	v

CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1.0MHz, V_{CC} = 5V)$

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
Ci/O	Input/Output capacitance	V _{I/O} = 0V	8	pF
CIN	Input capacitance	$V_{IN} = 0V$	6	pF

Note: These parameters are periodically sampled and are not 100% tested.




AC CHARACTERISTICS


 $(T_A = 0^{\circ}C \text{ to } + 70^{\circ}C, V_{CC} = 5V \pm 10\%)$

Symbol	Parameter	Conditions	Min	Max	Units
Fsĸ	SK frequency		DC	1.0	MHz
tsкн	SK positive pulse width		400		ns
tsĸ∟	SK negative pulse width		400		ns
tos	Input data setup time	$V_{CC} = 4.5 \text{ to } 5.5 \text{V}$ $C_{L} = 100 \text{pF} + 1 \text{TTL gate}$	400		ns
tDH	Input data hold time	$V_{OH} = 2.2V, V_{OL} = 0.65V$ $V_{IH} = 2.2V, V_{IL} = 0.65V$	80		ns
tPD	SK data valid time	Input rise and fall times = 10ns		375	ns
tz	CE disable time			1.0	μs
tCES	CE enable setup time		800		ns
tCEH	CE enable hold time		400		ns
tcDS	CE de-select time		800		ns

READ CYCLE



WRITE CYCLE











RAM READ



RAM WRITE






STORE CYCLE

Symbol	Parameter	Conditions	Min	Max	Units
ts⊤	Store time	V _{cc} = 4.5 to 5.5V		10	ms
tstp	Store pulse width	$C_L = 100 \text{pF} + 1 \text{TTL gate}$ $V_{OH} = 2.2 \text{V}, V_{OL} = 0.65 \text{V}$	200		ns
ts⊤z	Store disable time	$V_{IH} = 2.2V, V_{IL} = 0.65V$		100	ns






RECALL CYCLE

Symbol	Parameter	Conditions	Min	Max	Units
tRCC	Recall cycle time	$V_{CC} = 4.5$ to 5.5V $C_L = 100pF + 1TTL$ gate	2500		ns
tRCP	Recall pulse width		500		ns
tRCZ	Recall disable time			500	ns
torc	Recall enable time	$V_{OH} = 2.2V, V_{OL} = 0.65V$ $V_{IH} = 2.2V, V_{IL} = 0.65V$	10		ns
tarc	Recall data access time			1500	ns

RECALL CYCLE



CAT24C44




INSTRUCTION SET

Instruction	Format, I ₂ , I ₁ , I ₀	Operation
WRDS	1XXXX000	Reset write enable latch
STO	1XXXX001	Store RAM data in E ² PROM
SLEEP	1XXXX010	Enter SLEEP mode
WRITE	1AAAA011	Write data into RAM address AAAA
WREN	1XXXX100	Set write enable latch (enables writes and stores)
RCL	1XXXX101	Recall E ² PROM data into RAM
READ	1AAAA11X	Read data from RAM address AAAA

X = Don't care

A = Address bit

NON-DATA OPERATIONS



DEVICE OPERATION

The CAT24C44 is a 256 bit nonvolatile CMOS serial static RAM intended for use with the COPSTM family of microcontrollers, or other standard microprocessors such as the 8048 or 8051. The CAT24C44 is organized as 16 registers by 16 bits. Seven 8 bit instructions control the device's operating modes, the RAM reading and writing, and the E^2 PROM storing and recalling. It is also possible to control the E^2 PROM store and recall functions in hardware with the STORE and RECALL pins. The CAT24C44 operates on a single 5V supply and will generate, on chip, the high voltage required during a RAM to E^2 PROM storing operation.

Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin remains in a high impedance state except when outputting data from the device. The CE (chip enable) pin must remain high during the entire data transfer.

The format for all instructions sent to the CAT24C44 is one logical "1" start bit, 4 address bits (data read or write operations) or 4 "don't care" bits (device mode operations), and a 3 bit op code (see table above). For data write operations, the 8 bit instruction is followed by 16 bits of data. For data read instructions, DO will come out of the high impedance state and enable 16 bits of data to be clocked from the device. The 8th bit of the read instruction is a "don't care" bit. This is to eliminate any bus contention that would occur in applications where the DI and DO pins are tied together to form a common DI/O line. A word of caution while clocking data to



or from the device. If the CE pin is prematurely deselected while shifting in an instruction, that instruction will not be executed and the shift register internal to the CAT24C44 will be cleared. If there are more than or less than 16 SK clocks during a memory data transfer, an improper data transfer will result.

WREN/WRDS

The CAT24C44 powers up in the program disable state (the "write enable latch" is reset). Any programming after power-up or after a WRDS (RAM write/E²PROM store disable) instruction must first be preceded by the WREN (RAM write/E²PROM store enable) instruction. Once writing/storing is enabled, it will remain enabled until power to the device is removed, the WRDS instruction is sent, or an E²PROM store has been executed (STO/STORE). The WRDS (write/store disable) can be used to disable all CAT24C44 programming functions, and will prevent any accidental writing to the RAM, or storing to the E²PROM. Data can be read normally from the CAT24C44 regardless of the "write enable latch" status.

SLEEP

The sleep mode places the CAT24C44 into a lower quiescent power mode. Internal RAM power is turned off, and any data that is written into the RAM area is lost. However, data from the last RAM to E^2 PROM store operation is retained in the E^2 PROM memory. The CAT24C44 will exit the sleep mode, and restore the RAM memory area by issuing either a hardware or software recall command.

RCL/RECALL

Data is transferred from the E^2 PROM data memory to RAM by <u>either sen</u>ding the RCL instruction, or by pulling the RECALL input pin low. Although the E^2 PROM data is automatically transferred to RAM at power up, a recall operation must be performed before the E^2 PROM store, or RAM write operations can be executed. Either recall operation will set the "previous recall latch" internal to the CAT24C44.

STO/STORE

Data in the RAM memory area is stored in the E^2 PROM memory either <u>by send</u>ing the STO instruction or by pulling the STORE input pin low. As security against any inadvertent store operations, the following conditions must each be met before data can be transferred into nonvolatile storage:

- a) The "<u>previous</u> recall latch" must be set. (See RCL/RECALL)
- b) The "write enable latch" must be set. (See WREN/WRDS)

A store operation command must be delivered to the device either by sending the STO instruction or by pulling the STORE input pin low.

During the store operation, all other CAT24C44 functions are inhibited. Upon completion of the store operation the "write enable latch" is reset. The device also provides false store protection whenever V_{CC} falls below a 3.5V level. If V_{CC} falls below this level, the store operation is disabled and the "write enable latch" is reset.

READ

Upon receiving a start bit, 4 address bits, and the 3 bit read command (clocked into the DI pin), the DO pin of the CAT24C44 will come out of the high impedance state and the 16 bits of data, located at the address location specified in the instructions, will be clocked out of the device. When clocking data from the device, the first bit clocked out (D0) is timed from the falling edge of the 8th clock, all succeeding bits (D1 - D15) are timed from the rising edge of the clock. (See Read Cycle timing diagram.)

WRITE

After receiving a start bit, 4 address bits, and the 3 bit WRITE command, the 16 bit word is clocked into the device for storage into the RAM memory location specified.

COPS™ is a trademark of National Semiconductor Corporation.

1-42



CAT24C44 I - Industrial Temperature 256-BIT (16x16) NONVOLATILE CMOS SERIAL STATIC RAM



DESCRIPTION

The Catalyst CAT24C44I nonvolatile RAM (NVRAM) is a 256-bit device with a 16 x 16 organization. It features fully static CMOS circuitry for very low power consumption. Active current is 10 mA and standby current is typically 5 μ A. An internal E²PROM array provides bit-by-bit backup for the static RAM array. Store operations write data from the RAM to the E²PROM array. Recall operations write data from the E²PROM array by either hardware inputs or software commands.


Data retention for each store cycle is specified for over 10 years and over 10,000 store operations can be performed reliably. There are unlimited recall operations from the E^2 PROM along with unlimited read and write operations to the RAM.

The CAT24C44I has internal false store protection circuitry to prohibit store operations when V_{CC} is less than 3.5V (typ.). This ensures E^2 PROM data integrity. Other internal circuitry performs an automatic recall upon power-up.

FEATURES


- CMOS technology, completely static operation
- Single 5V supply
- Low current consumption Active: 10mA typ. Standby: 5µA typ., operation Sleep current 5µA typ.
- Software/hardware control of nonvolatile functions
- Fully TTL & CMOS compatible with high drive ability
- Write protection preserves data on power-up and power-down
- Auto-recall on power-up
- Serial port compatible (i.e. COPS™, 8051)
- 3-State output
- Short store pulse: 200ns
- Short recall pulse: 500ns
- False store protection below 3.5V operation level
- 10,000 nonvolatile store cycles ber bit.
- 8 pin low cost 300-mil package

PIN CONFIGURATION





BLOCK DIAGRAM








NONVOLATILE MODES OF OPERATION

Operation	STORE	RECALL	inst.	Write Enable Latch	Previous RECALL
Hardware recall	1	0		х	х
Software recall	1	1	RCL	x	х
Hardware store	0	1		SET	TRUE
Software store	1	1	STO	SET	TRUE

X = Don't care

NOTES:

- The store operation has priority over all the other operations
- The auto recall is activated on power-up when V_{CC} reaches ≈3.5V
- The store operation is inhibited when V_{CC} is below $\approx 3.5V$
- V_{CC} rise and fall time should be between 10ms and 100ms





CAT24C44I



MAXIMUM RATINGS *

Storage temperature
Temperature under bias
Power supply (V _{CC})
Input voltage
Output voltage
Output current
Lead temperature
(soldering for 10 seconds)

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
lcco	Current consumption (operating)	$I_{1/O} = 0mA$ All inputs=V _{CC} , T _A =0°C		10	20	mA
lccs	Current consumption (stand-by)	Inputs=V _{CC} or V _{SS}		5	30	μΑ
IsL	Sleep current	CE=V _{SS}		5	30	μA
ILI	Input current	$0 \le V_{IN} \le 5.5V$		0.1	10	μΑ
llo	Output leakage current	$0 \le V_{OUT} \le 5.5V$		0.1	10	μΑ
Vін	High level input voltage		2.0		Vcc	v
VIL	Low level input voltage		0.0		0.8	v
Vон	High level output voltage	I _{OH} = -2mA	2.4			v
Vol	Low level output voltage	l _{OL} = 4.2mA			0.40	v
VDH	Data holding voltage	Vcc	1.5		5.5	v

 $(V_{CC} = +5V \pm 10\%, CAT24C44I T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1.0MHz, V_{CC} = 5V)$

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
Ci/o	Input/Output capacitance	$V_{I/O} = 0V$	8	pF
Cin	Input capacitance	V _{IN} = 0V	6	pF

Note: These parameters are periodically sampled and are not 100% tested.




AC CHARACTERISTICS


(CAT24C44I T_A = -40° C to $+85^{\circ}$ C, V_{CC} = 5V ±10%)

Symbol	Parameter	Conditions	Min	Max	Units
Fsк	SK frequency		DC	1.0	MHz
tsкн	SK positive pulse width		400		ns
tskl.	SK negative pulse width		400		ns
t _{DS}	Input data setup time	$V_{CC} = 4.5$ to 5.5V $C_L = 100 pF + 1TTL gate$	400		ns
tон	Input data hold time	$V_{OH} = 2.2V, V_{OL} = 0.65V$ $V_{IH} = 2.2V, V_{IL} = 0.65V$	80		ns
tPD	SK data valid time	Input rise and fall times = 10ns		375	ns
tz	CE disable time	-		1.0	μs
tCES	CE enable setup time		800		ns
tCEH	CE enable hold time		400		ns
tcps	CE de-select time		800		ns

READ CYCLE



WRITE CYCLE









SEMICONDUCTOR, INC.

RAM READ



RAM WRITE






STORE CYCLE

Symbol	Parameter	Conditions	Min	Max	Units
ts⊤	Store time	$V_{CC} = 4.5 \text{ to } 5.5 \text{V}$ $C_L = 100 \text{pF} + 1 \text{TTL gate}$ $V_{OH} = 2.2 \text{V}, V_{OL} = 0.65 \text{V}$ $V_{IH} = 2.2 \text{V}, V_{IL} = 0.65 \text{V}$		10	ms
tstp	Store pulse width		200		ns
tsrz	Store disable time			100	ns


HARDWARE STORE



RECALL CYCLE

Symbol	Parameter	Conditions	Min	Max	Units
tRCC	Recall cycle time	V _{CC} = 4.5 to 5.5V	2500		ns
trcp	Recall pulse width		500		ns
tRCZ	Recall disable time	C _L = 100pF + 1TTL gate		500	ns
torc	Recall enable time	$V_{OH} = 2.2V, V_{OL} = 0.65V$ $V_{IH} = 2.2V, V_{IL} = 0.65V$	10		ns
tarc	Recall data access time			1500	ns

RECALL CYCLE





SEMICONDUCTOR, INC.


INSTRUCTION SET

Instruction	Format, I ₂ , I ₁ , I ₀	Operation
WRDS	1XXXX000	Reset write enable latch
STO	1XXXX001	Store RAM data in E ² PROM
SLEEP	1XXXX010	Enter SLEEP mode
WRITE	1AAAA011	Write data into RAM address AAAA
WREN	1XXXX100	Set write enable latch (enables writes and stores)
RCL	1XXXX101	Recall E ² PROM data into RAM
READ	1AAAA11X	Read data from RAM address AAAA

X = Don't care

A = Address bit

NON-DATA OPERATIONS



DEVICE OPERATION

The CAT24C44I is a 256 bit nonvolatile CMOS serial static RAM intended for use with the COPSTM family of microcontrollers, or other standard microprocessors such as the 8048 or 8051. The CAT24C44I is organized as 16 registers by 16 bits. Seven 8 bit instructions control the device's operating modes, the RAM reading and writing, and the E^2 PROM storing and recalling. It is also possible to control the E^2 PROM store and recall functions in hardware with the STORE and RECALL pins. The CAT24C44 operates on a single 5V supply and will generate, on chip, the high voltage required during a RAM to E^2 PROM storing operation.

Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin remains in a high impedance state except when outputting data from the device. The CE (chip enable) pin must remain high during the entire data transfer.

The format for all instructions sent to the CAT24C44I is one logical "1" start bit, 4 address bits (data read or write operations) or 4 "don't care" bits (device mode operations), and a 3 bit op code (see table above). For data write operations, the 8 bit instruction is followed by 16 bits of data. For data read instructions, DO will come out of the high impedance state and enable 16 bits of data to be clocked from the device. The 8th bit of the read instruction is a "don't care" bit. This is to eliminate any bus contention that would occur in applications where the DI and DO pins are tied together to form a common DI/O line. A word of caution while clock-



ing data to or from the device. If the CE pin is prematurely deselected while shifting in an instruction, that instruction will not be executed and the shift register internal to the CAT24C44I will be cleared. If there are more than or less than 16 SK clocks during a memory data transfer, an improper data transfer will result.

WREN/WRDS

The CAT24C44I powers up in the program disable state (the "write enable latch" is reset). Any programming after power-up or after a WRDS (RAM write/E²PROM store disable) instruction must first be preceded by the WREN (RAM write/E²PROM store enable) instruction. Once writing/storing is enabled, it will remain enabled until power to the device is removed, the WRDS instruction is sent, or an E²PROM store has been executed (STO/STORE). The WRDS (write/store disable) can be used to disable all CAT24C441 programming functions, and will prevent any accidental writing to the RAM, or storing to the E²PROM. Data can be read normally from the CAT24C44I regardless of the "write enable latch" status

SLEEP

The sleep mode places the CAT24C44I into a lower quiescent power mode. Internal RAM power is turned off, and any data that is written into the RAM area is lost. However, data from the last RAM to E^2 PROM store operation is retained in the E^2 PROM memory. The CAT24C44I will exit the sleep mode, and restore the RAM memory area by issuing either a hardware or software recall command.

RCL/RECALL

Data is transferred from the E^2 PROM data memory to RAM by <u>either sen</u>ding the RCL instruction, or by pulling the RECALL input pin low. Although the E^2 PROM data is automatically transferred to RAM at power up, a recall operation must be performed before the E^2 PROM store, or RAM write operations can be executed. Either recall operation will set the "previous recall latch" internal to the CAT24C44I.

STO/STORE

Data in the RAM memory area is stored in the E^2 PROM memory either <u>by sending</u> the STO instruction or by pulling the <u>STORE</u> input pin low. As security against any inadvertent store operations, the following conditions must each be met before data can be transferred into nonvolatile storage:

- a) The "<u>previous</u> recall latch" must be set. (See RCL/RECALL)
- b) The "write enable latch" must be set. (See WREN/WRDS)

A store operation command must be delivered to the device either by sending the STO instruction or by pulling the STORE input pin low.

During the store operation, all other CAT24C44I functions are inhibited. Upon completion of the store operation the "write enable latch" is reset. The device also provides false store protection whenever V_{CC} falls below a 3.5V level. If V_{CC} falls below this level, the store operation is disabled and the "write enable latch" is reset.

READ

Upon receiving a start bit, 4 address bits, and the 3 bit read command (clocked into the DI pin), the DO pin of the CAT24C44I will come out of the high impedance state and the 16 bits of data, located at the address location specified in the instructions, will be clocked out of the device. When clocking data from the device, the first bit clocked out (D0) is timed from the falling edge of the 8th clock, all succeeding bits (D1 - D15) are timed from the rising edge of the clock. (See Read Cycle timing diagram.)

WRITE

After receiving a start bit, 4 address bits, and the 3 bit WRITE command, the 16 bit word is clocked into the device for storage into the RAM memory location specified.

COPS™ is a trademark of National Semiconductor Corporation.



1-52



EPROMS

COMMERCIAL TEMPERATURE RANGE

CAT2764A	64K bit	(8Kx8)	2-1
CAT27128A		(16Kx8)	
CAT27256	256K bit	(32Kx8)	2-13
CAT27HC256	256K bit	(32Kx8)	2-19
CAT27HC256L	256K bit	(32Kx8)	2-29
CAT27512	512K bit	(64Kx8)	2-79
CAT27010	1M bit	(128 Kx8)	2-85
CAT27C210	1M bit	(64Kx16)	2-91

INDUSTRIAL TEMPERATURE RANGE

CAT27HC2561	256K bit	(32Kx8)	2-39
CAT27HC256LI	256K bit	(32Kx8)	2-49

MILITARY TEMPERATURE RANGE

CAT27HC256M	256K bit	(32Kx8)	2-59
CAT27HC256LM	256K bit	(32Kx8)	2-69





CAT2764A OTP 8,196 x 8-BIT ONE-TIME PROGRAMMABLE ROM

DESCRIPTION

The CAT2764A is a 8, 192x8-bit One Time Programmable Read Only Memory (OTPROM). It is offered in a plastic package, ideally suited for high volume production. The fast access time of the CAT2764A allows it to be used in systems that utilize high performance microprocessors with no WAIT states. Two control lines eliminate bus contention in multiple bus microprocessor systems. The CAT2764A is manufactured using N-channel dual-poly silicon gate MOS technology and supplied in a 28-pin JEDEC approved package.


FEATURES

- 5V single power supply
- 8,192 words x 8-bit configuration
- Access time:
 - 150ns max (CAT2764A-15) 200ns max (CAT2764A-20) 250ns max (CAT2764A-25)
- Power consumption: Active: 100mA max Standby: 35mA max
- Fully static operation
 - TTL compatible Input/Output (3-state output)

PIN CONFIGURATION

TOP VIEW V_{pp} 28 1 Vcc A12 2 27 PGM A7 3. 26 NC A₆ 4 25 A۹ A₅ 5 24 A۹ A4 6 23 A11 22 7 OE A₃ 圞 A₂ 8 21 A10 A₁ 9 20 CE 圞 A₀ 19 10 07 O₀ 18 11 O₆ Ot 12 17 O5 O2 16 13 O₄ GND 14 15 **O**3

BLOCK DIAGRAM





SEMICONDUCTOR, INC.

FUNCTION TABLE

Pins Mode	CE (20)	OE (22)	PGM (27)	V рр (1)	Vcc (28)	Outputs
Read	ViL	ViL	ViH	+5V	+5V	Dout
Output disable	VIL	ViH	Vн	+5V	+5V	High impedance
Standby	Vін	-	-	+5V	+5V	High impedance
Program	VIL	ViH	VIL	+12.5V	+6V	DIN
Program verify	ViL	ViL	ViH	+12.5V	+6V	Dout
Program inhibit	ViH	-	-	+12.5V	+6V	High impedance

The " - " means the value can be either V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS

Temperature under bias	0°C ~ 70°C
Storage temperature	- 55°C ~ 125°C
All input/output voltages	- 0.6 ~ 13.5 V
V _{CC} supply voltage	
Program voltage	
Power assembly voltage	1.5 W

(Voltages with respect to ground)

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



SEMICONDUCTOR, INC.

DC CHARACTERISTICS <Read Operation>


(V_{CC} = 5V \pm 5%, V_{PP} = V_{CC}, voltages with respect to ground, T_A = 0°C to 70°C)

Symbol	Parameter	Conditions	Limits			Units
			Min.	Тур.	Max.	
ILI	Input leakage current	$V_{IN} = V_{IH} \text{ or } V_{IL}$	-	-	10	μΑ
ILO	Output leakage current	V _{OUT} = 5.25V	-	-	10	μΑ
Icc1	Vcc power current (stand-by)	$\overline{CE} = V_{IH}$, outputs unloaded	-	-	35	mA
Icc2	Vcc power current (operation)	$\overline{CE} = V_{IL}$, outputs unloaded	-	-	100	mA
IPP1	Program power current	VPP = VCC	-	-	5	mA
ViH	Input voltage "H" level	-	2.0	-	Vcc+1	V
VIL	Input voltage "L" level	-	-0.1	-	0.8	v
Vон	Output voltage "H" level	І _{ОН} = -400μА	2.4	-	-	v
Vol	Output voltage "L" level	l _{OL} = 2.1mA	-	-	0.45	V

AC CHARACTERISTICS <Read Operation>

 $(V_{CC} = 5V \pm 5\%, V_{PP} = V_{CC}, \overline{PGM} = V_{IH}, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions 2764A		64A-15 2764A-20		2764A-25		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.	
tacc	Address access time	$\overline{CE} = \overline{OE} = V_{IL}$	-	150	-	200	-	250	ns
tCE	CE access time	$\overline{OE} = V_{IL}$	-	150	-	200	-	250	ns
toe	OE access time	$\overline{CE} = V_{IL}$	-	60	-	70	-	100	ns
tDF	Output disable time	$\overline{CE} = V_{IL}$	0	50	0	60	0	70	ns







DC CHARACTERISTICS < Programming Operation>

 $(V_{CC} = 5.75 - 6.5V, V_{PP} = 12.5V \pm 0.5V, T_{A} = 25^{\circ}C \pm 5^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
lu	Input leakage current	VIN = VIH or VIL	-	-	10	μΑ
Ipp	VPP power current	$\overline{CE} = \overline{PGM} = V_{IL}$	-	-	50	mA
lcc	Vcc power current	-	-	-	100	mA
ViH	Input voltage "H" level	-	2.0	-	Vcc+1	v
VIL	input voltage "L" level	-	-0.1	-	0.8	v
Vон	Output voltage "H" level	I _{OH} = -400µА	2.4	-	-	v
Vol	Output voltage "L" level	I _{OL} = 2.1mA	-	-1.05	0.45	v

AC CHARACTERISTICS < Programming Operation>


Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
tas	Address set-up time	-	2	-	-	μs
toes	OE set-up time	-	2	-	-	μs
tDS	Data set-up time	-	2	-	-	μs
tан	Address hold time	-	0	-	-	μs
tDH	Data hold time	-	2	-	-	μs
tDFP	Output enable to output float delay	-	0	-	130	ns
tvs	V_{PP} and V_{CC} power set-up times	-	2	-	-	μs
tew	PGM initial program pulse width	$V_{CC} = 6V \pm 0.25V$	0.95	1.0	1.05	ms
tpw	High-speed initial program pulse width	$V_{CC} = 6.25 V \pm 0.25 V$	95	100	105	μs
topw	PGM overprogram pulse width	$V_{CC} = 6V \pm 0.25V$	2.85	-	78.75	ms
tCES	CE set-up time	-	2	-	-	μs
toe	Data valid from OE	-	-	-	150	ns

 $(V_{CC} = 5.75 - 6.5V, V_{PP} = 12.5V \pm 0.5V, T_{A} = 25^{\circ}C \pm 5^{\circ}C)$

2



TIMING <Programming Operation>



Programming Mode

As shipped, all bits of the OTPROM are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. To enter the programming mode, V_{CC} and V_{PP} must be adjusted to their programming levels, the device must be selected ($\overline{CE} = V_{IL}$), outputs are disabled ($\overline{OE} = V_{IH}$), and a program write pulse must be applied to the PGM pin. After the program write pulse, the programmed data may be verified by enabling the outputs ($\overline{OE} = V_{IL}$) and comparing the written data to the read data. This device is compatible with the Intelligent ProgrammingTM algorithm, and the Quick Pulse ProgrammingTM algorithm. Intelligent Programming and Quick Pulse Programming are registered trademarks of Intel Corp. [9/87]

Caution: Exceeding 14V on VPP will permanently damage the device.

2-6



CAT27128A OTP 16,384 x 8-BIT ONE-TIME PROGRAMMABLE ROM

DESCRIPTION

The CAT27128A is a One Time Programmable Read Only Memory (OTPROM). It is offered in a plastic package, ideally suited for high volume production. The fast access time of the CAT27128A allows it to be used in systems that utilize high performance microprocessor systems. The CAT27128A is manufactured using N-channel dualpoly silicon gate MOS technology and supplied in a 28-pin JEDEC approved package.


FEATURES

- 5V single power supply
- 16,384 words x 8-bit configuration
- Access time:
 - 150ns max (CAT27128A-15) 200ns max (CAT27128A-20) 250ns max (CAT27128A-25)
- Power consumption: Active: 100mA Standby: 35mA
- Fully static operation
- TTL compatible Input/Output (3-state output)

PIN CONFIGURATION

TOP VIEW 28 Vpp 1 Vcc A₁₂ 2 27 PGM A₇ 3. 26 A13 4 25 A₆ A₈ 5 A₅ 24 A₉ A4 6 23 A11 7 Аз 22 OE A₂ 8 21 A10 9 CE A₁ *** 20 19 🗱 Ao 10 07 O₀ 18 🗱 11 O₆ O1 12 17 🗱 **O**5 16 🗱 O2 13 O₄ GND 🗱 14 15 O3

BLOCK DIAGRAM



SEMICONDUCTOR, INC.

FUNCTION TABLE

Pins Mode	CE (20)	OE (22)	PGM (27)	V _{РР} (1)	V cc (28)	Outputs
Read	VIL	VIL	ViH	+5V	+5V	Dout
Output disable	ViL	ViH	ViH	+5V	+5V	High impedance
Standby	Vн	-	-	+5V	+5V	High impedance
Program	VIL	ViH	VIL	+12.5V	+6V	Din
Program verify	VIL	VIL	VIH	+12.5V	+6V	Dout
Program inhibit	VIH	-	-	+12.5V	+6V	High impedance

The " - " means the value can be either V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS

Temperature under bias						•								0°C ~ 70°C
Storage temperature	•	•		•				•	•	•	•	•	•	- 55°C ~ 125°C
All input/output voltages														
Vcc supply voltage														- 0.6V ~ 7V
Program voltage														- 0.6 ~ 14V
Power assembly voltage														1.5W

(Voltages with respect to ground)

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



DC CHARACTERISTICS <Read Operation>

(Vcc = 5V \pm 5%, Vpp = V_{CC} voltages with respect to ground, T_A = 0°C to 70°C)


Symbol	Parameter	Conditions		Limits		Units
			Min.	Тур.	Max.	
lu -	Input leakage current	$V_{IN} = V_{IH} \text{ or } V_{IL}$	-	-	10	μΑ
llo	Output leakage current	V _{OUT} = 5.25V	-	-	10	μΑ
Icc1	Vcc power current (standby)	$\overline{CE} = V_{IH}$, outputs unloaded	-	-	35	mA
Icc2	Vcc power current (operation)	$\overline{CE} = V_{IL}$, outputs unloaded	-	-	100	mA
IPP1	Program power current	VPP = VCC	-	-	5	mA
ViH	Input voltage "H" level	-	2.0	-	Vcc+1	v
VIL	Input voltage "L" level	-	-0.1	-	0.8	v
Vон	Output voltage "H" level	l _{OH} = -400μA	2.4	-	-	v
Vol	Output voltage "L" level	I _{OL} = 2.1mA	-	-	0.45	v

AC CHARACTERISTICS <Read Operation>

 $(V_{CC} = 5V \pm 5\%, V_{PP} = V_{CC}, \overline{PGM} = V_{IH}, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions	2712 Min.	27128A-15 Min. Max.		27128 A-20 Min. Max.		8 A-25 Max.	Unit
				1		Г	Min.		
tacc	Address access time	$\overline{CE} = \overline{OE} = V_{IL}$	-	150	-	200	-	250	ns
tCE	CE access time	$\overline{OE} = V_{IL}$	-	150	-	200	-	250	ns
toe	OE access time	$\overline{CE} = V_{IL}$	-	60	-	75	-	100	ns
tDF	Output disable time	$\overline{CE} = V_{IL}$	0	50	0	60	0	70	ns

TIMING <Read Operation>







DC CHARACTERISTICS < Programming Operation>

 $(V_{CC} = 5.75 - 6.5V, V_{PP} = 12.5V \pm 0.5V, T_A = 25^{\circ}C \pm 5^{\circ}C)$

Symbol	Parameter	Conditions		Limits				
			Min.	Тур.	Max.			
lu l	Input leakage current	VIN = VIH or VIL	-	-	10	μA		
Ірр	VPP power current	$\overline{CE} = \overline{PGM} = V_{IL}$ All outputs unloaded	-	-	50	mA		
lcc	V _{CC} power current	All outputs unloaded	-	-	100	mA		
ViH	Input voltage "H" level	-	2.0	-	Vcc+1	v		
VIL	Input voltage "L" level	-	-0.1	-	0.8	v		
Vон	Output voltage "H" level	lон = -400µА	2.4	-	-	v		
Vol	Output voltage "L" level	I _{OL} = 2.1mA	-	-	0.45	V		

AC CHARACTERISTICS < Programming Operation>


Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
tas	Address set-up time	-	2	-	-	μs
toes	OE set-up time	-	2	-	-	μs
t _{DS}	Data set-up time	-	2	-	-	μs
t _{AH}	Address hold time	-	0	-	-	μs
tон	Data hold time	-	2	-	-	μs
tDFP	Output enable to output float delay	-	0	-	130	ns
tvs	V_{PP} and V_{CC} power set-up times	-	2	-	-	μs
tPW	PGM initial program pulse width	$V_{CC} = 6V \pm 0.25V$	0.95	1.0	1.05	ms
t₽₩	High-speed initial program pulse width	$V_{CC} = 6.25 V \pm 0.25 V$	95	100	105	μs
topw	PGM overprogram pulse width	$V_{CC} = 6V \pm 0.25V$	2.85	-	78.75	ms
tCES	CE set-up time	-	2	-	-	μs
toe	Data valid from \overline{OE}	-	-	-	150	ns

 $(V_{CC} = 5.75 - 6.5V, V_{PP} = 12.5V \pm 0.5V, T_A = 25^{\circ}C \pm 5^{\circ}C)$





TIMING <Programming Operation>



Programming Mode

As shipped, all bits of the OTPROM are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. To enter the programming mode, V_{CC} and V_{PP} must be adjusted to their programming levels, the device must be selected ($\overline{CE} = V_{IL}$), outputs are disabled ($\overline{OE} = V_{IH}$), and a program write pulse must be applied to the PGM pin. After the program write pulse, the programmed data may be verified by enabling the outputs (\overline{OE} = V_{IL}) and comparing the written data to the read data. This device is compatible with the Intelligent Programming TM algorithm, and the Quick Pulse Programming TM algorithm. Intelligent Programming and Quick Pulse Programming are registered trademarks of Intel Corp. [9/87]

Caution: Exceeding 14V on VPP will permanently damage the device.

2-12



CAT27256 OTP 32,768 x 8-BIT ONE-TIME PROGRAMMABLE ROM


DESCRIPTION

The CAT27256 is a 32,768x8-bit One Time Programmable Read Only Memory (OTPROM). It is offered in a plastic package, ideally suited for high volume production. The fast access time of the CAT27256 allows it to be used in systems that utilize high performance microprocessors with no WAIT states. Two control lines eliminate bus contention in multiple bus microprocessor systems. The CAT27256 is manufactured using N-channel dual-poly silicon gate MOS technology and supplied in a 28-pin JEDEC-approved package.


FEATURES

- 5V single power supply
- 32,768 words x 8-bit configuration
- Access time:
 - 170ns max (CAT27256-17) 200ns max (CAT27256-20) 250ns max (CAT27256-25)
- Power consumption: Active: 100mA max Standby: 35mA max
- Fully static operation
- TTL compatible Input/Output (3-state output)

PIN CONFIGURATION



BLOCK DIAGRAM





SEMICONDUCTOR, INC.

FUNCTION TABLE

Pins Mode	CE (20)	OE (22)	V РР (1)	Vcc (28)	Outputs
Read	Vı∟	VIL	+5V	+5V	Dout
Output disable	VIL	ViH	+5V	+5V	High impedance
Standby	ViH	-	+5V	+5V	High impedance
Program	ViL	ViH	+12.5V	+6V	Din
Program verify	Vін	ViL	+12.5V	+6V	Dout
Program inhibit	ViH	ViH	+12.5V	+6V	High impedance

The " - " means the value can be either V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS

Temperature under bias	0°C ~ 70 °C
Storage temperature	- 55°C ~ 125 °C
All input/output voltages	
V _{CC} supply voltage	
Program Voltage	
Power assembly voltage	1.5W

(Voltages with respect to ground)

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



DC CHARACTERISTICS <Read Operation>

(Vcc = 5V \pm 5%, Vpp = V_{CC} voltages with respect to ground, T_A = 0°C to 70°C)


Symbol	Parameter	Conditions		Limits		Units
			Min.	Тур.	Max.	
lu	Input leakage current	V _{IN} = 5.25V	-	-	10	μA
ILO	Output leakage current	V _{OUT} = 5.25V	-	-	10	μA
Icc1	Vcc power current (standby)	CE = VIH	-	-	35	mA
ICC2	Vcc power current (operation)	CE = VIL	-	-	100	mA
IPP1	Program power current	VPP = VCC	-	-	5	mA
VIH	Input voltage "H" level	-	2.0	-	Vcc+1	v
VIL	Input voltage "L" level	-	-0.1	-	0.8	v
VOH	Output voltage "H" level	l _{OH} = -400µА	2.4	-	-	v
Vol	Output voltage "L" level	l _{OL} = 2.1mA	-	-	0.45	v

AC CHARACTERISTICS <Read Operation>

 $(V_{CC} = 5V \pm 5\%, V_{PP} = V_{CC}, \overline{PGM} = V_{IH}, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions	272	56-17	6-17 27256-20		272	56-25	Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
tacc	Address access time	$\overline{CE} = \overline{OE} = V_{IL}$	-	170	-	200	-	250	ns
t CE	CE access time	$\overline{OE} = V_{IL}$	-	170	-	200	-	250	ns
toe	OE access time	$\overline{CE} = V_{IL}$	-	60	-	75	-	100	ns
tDF	Output disable time	$\overline{CE} = V_{IL}$	0	50	0	55	0	60	ns

TIMING <Read Operation>







DC CHARACTERISTICS < Programming Operation>

 $(V_{CC} = 5.75 - 6.5V, V_{PP} = 12.5V \pm 0.5V, T_A = 25^{\circ}C \pm 5^{\circ}C)$

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
ILI	Input leakage current	V _{IN} = 5.25V	-	-	10	μA
IPP	VPP power current	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	-	-	50	mA
lcc	Vcc power current	-	-	-	100	mA
VIH	Input voltage "H" level	-	2.0	-	Vcc+1	v
ViL	Input voltage "L" level		-0.1	-	0.8	v
V _{OH}	Output voltage "H" level	I _{OH} = -400μA	2.4	-	-	v
VoL	Output voltage "L" level	I _{OL} = 2.1mA	-	-	0.45	v

AC CHARACTERISTICS < Programming Operation>

Symbol	Parameter	Conditions		Limits			
			Min.	Тур.	Max.		
tas	Address set-up time	-	2	-	-	μs	
tOES	OE set-up time	_	2	-	-	μs	
tos	Data set-up time	-	2	-	-	μs	
tan	Address hold time	-	0	-	-	μs	
tDH	Data hold time	-	2	-	-	μs	
tDFP	Output enable to output float delay	-	0	-	130	ns	
tvs	VPP power set-up times	-	2	-	-	μs	
tew	CE initial program pulse width	$V_{CC} = 6V \pm 0.25V$	0.95	1.0	1.05	ms	
tpw	CE program pulse width	V _{CC} = 6.25V ±0.25V	95	100	105	μs	
topw	CE overprogram pulse width	V _{CC} = 6V ±0.25V	2.85	-	78.75	ms	
tOE	Data valid from \overline{OE}	-	-	-	150	ns	
tOE	Data valid from OE	-	-	-	150	ns	


 $(V_{CC} = 5.75 - 6.5V, V_{PP} = 12.5V \pm 0.5V, T_A = 25^{\circ}C \pm 5^{\circ}C)$



2



TIMING <Programming Operation>



Programming Mode

As shipped, all bits of the OTPROM are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. To enter the programming mode, V_{CC} and V_{PP} must be adjusted to their programming levels, outputs are disabled ($\overline{OE} = V_{IH}$), and a program write pulse must be applied to the \overline{CE} pin. After the program write pulse the programmed data may be verified by enabling the outputs (OE=V_{IL}) and comparing the written data to the read data. This device is compatible with the Intelligent Programming™ algorithm, and the Quick Pulse Programming™ algorithm. Intelligent Programming and Quick Pulse Programming are registered trademarks of Intel Corp. [9/87]

Caution: Exceeding 14V on VPP will permanently damage the device.

2-18

CAT27HC256


32,768 x 8-BIT HIGH-SPEED CMOS EPROM

Preliminary

DESCRIPTION

The CAT27HC256 is a high speed 256K UV erasable and electrically reprogrammable EPROM ideally suited for high speed applications. Any byte can be accessed in less than 55ns, making this part compatible with high performance microprocessor systems by eliminating the need for speed-robbing wait states. The Quick Pulse algorithm reduces the time required to program this chip and ensures more reliable programming. The CAT27HC256 is used in applications where fast turnaround and pattern experimentation are important requirements. The CAT27HC256 is available in a 28-pin dual-in-line package with a transparent lid. This allows the user to expose the chip to ultraviolet light to erase the bit pattern, allowing a new pattern to be written into the device.


PIN CONFIGURATION 28-PIN DIP




FEATURES

- Fast access time: 55/70/90/120 ns
- 5V single power supply read mode
- 32,768 words x 8-bit configuration
- Low current requirements: Active: 60mA max (CMOS levels) Standby: 500µA (CMOS levels) Standby: 2mA (TTL levels)
- High speed programming: 100µs/byte
- TTL compatible Input/Output
- 12.5V programming voltage
- JEDEC approved 28-pin DIP and 32-pin LCC
- Electronic signature
- Industrial and military temp. devices available

PIN CONFIGURATION 32-PIN LCC



BLOCK DIAGRAM





FUNCTION TABLE

Pins Mode	CE (20)	0E (22)	V _{РР} (1)	A ₀ (10)	A9 (24)	I/O
Read	VIL	VIL	Vcc	-	-	Dout
Output disable	VIL	ViH	Vcc	-	-	High Z
Stand-by	Vн	-	Vcc	-	-	High Z
Program	VIL	ViH	VPP	-	-	D _{IN}
Program verify	Vн	VIL	VPP	-	-	Dout
Program inhibit	ViH	ViH	VPP	-	-	High Z
Signature MFG.	VIL	VIL	Vcc	VIL	V _H	31H
Signature device	VIL	VIL	Vcc	ViH	V _H	40H

NOTES ON THE FUNCTION TABLE

Logic Levels:	V _{IH} = TTL Logic 1 level V _{IL} = TTL Logic 0 level " - " = Logic "Do not care," V _{IH} or V _{IL}
Supply Voltage:	$V_{PP} = Programming / high-voltage$ $V_{CC} = Read / low-voltage$ $V_{H} = 12.0V \pm 0.5V$
Read:	Read mode: the content of the addressed memory byte is placed on the I/O pins O ₀ to O ₇
Output Disable:	Device is selected (active mode), programming is disabled and O_0 to O_7 output buffers are tristated (PMOS and NMOS drivers turned-off)
Standby:	Device is deselected, low power dissipation
Program:	Byte programming mode: logic zeros in the bit pattern driving the O_0 to O_7 data input buffers are written into the respective memory cells of the addressed byte
Program Verify:	Following a programming cycle, to verify the cell contents of the memory byte being programmed (not recommended as a normal read operation)
Program Inhibit:	CE set to logic one and OE set to logic one prevents programming and deselects the device
Signature MFG:	Signature mode with all other addresses at V_{IL} , code of IC manufacturer (Catalyst) output on I/O pins O ₀ to O ₇
Signature device:	Signature mode with all other addresses at VIL, code of IC type output on I/O pins O0 to O7 $$

PIN CAPACITANCE T_A = 25^oC, Freq = 1.0 MHz.

PARAMETER	TYPICAL	MAXIMUM	<u>CONDITIONS</u>
Input pin capacitance C _{IN} Output pin capacitance C _{OUT} V _{PP} supply capacitance CV _{PP}	4.0pF 6.0pF	6.0pF 10.0pF 25.0pF	$V_{IN} = 0.0V$ $V_{OUT} = 0.0V$ $V_{PP} = 0.0V$



ABSOLUTE MAXIMUM RATINGS

T _A 10°C to +85°C
Tstg
VIN, VOUT
V _{CC}
V _{PP}
1.0W

*Stresses above those listed under *Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SUPPLY CURRENT CHARACTERISTICS (AC and DC) (TA = Commercial 0^oC to 70^oC)

Symbol	Parameter	Conditions	Standard	Limit
lcc	V _{CC} active current (DC)	$\overline{OE} = \overline{CE} = V_{IL}, V_{PP} = V_{CC}$ $A_0 - A_{14} = V_{IL}$	50mA	Max
Icc1	V _{cc} active current (CMOS in @ 10MHz)	Inputs conform to V_{ILC} and V_{IHC}	60mA	Max
Icc2	V _{CC} active current (TTL in @ 10MHz)	Inputs conform to AC test waveform (Fig. 1)	60mA	Max
I _{SB1}	V _{cc} standby current (CMOS in)	CE = VIHC	40mA	Max
I _{SB2}	V _{cc} standby current (TTL in)	CE = VIH	40mA	Max

DC CHARACTERISTICS <Read Operation> (V_{CC} = 5V \pm 10%, T_A = Commercial 0^oC to 70^oC)

Symbol	Parameter	Conditions		Limits		Units
			Min.	Тур.	Max.	
iLi	Input leakage current	V _{IN} = 5.5V	-	-	10	μA
ILO	Output leakage current	V _{OUT} = 5.5V	-	-	10	μA
IPP1	VPP leakage current	Vpp = 5.5V	-	-	10	μA
ViH	Input high level TTL		2.0	-	Vcc+0.5	v
ViL	Input low level TTL		-0.5	-	0.8	V
Vон	Output voltage high level	I _{OH} = -1.0 mA	2.4	-	-	v
Vol	Output voltage low level	I _{OL} = 4.0 mA	-	-	0.40	V
Vilc	Input low level CMOS		-0.5	-	0.30	v
VIHC	Input high level CMOS		Vcc -0.5	-	Vcc +0.5	v

NOTES:

- The maximum current values are with outputs O0 to O7 unloaded.

- Vcc must be applied simultaneously with or before VPP, and removed simultaneously with or after VPP.





AC CHARACTERISTICS <READ OPERATION>

(Temperature range: Commercial 0°C to 70°C)

Symbol	Parameter	Vcc±5%	27HC	27HC256-55/5 27HC256-		27HC256-70/5		27HC256-90/5		256-120/5	Unit
		Vcc±10%	27HC	256-55	27HC	256-70	27HC256-90		27HC256-120		
			Min	Max	Min.	Max.	Min.	Max.	Min.	Max.	
tacc	Address acce	ess time	-	55	-	70	-	90	-	120	ns
tCE	CE to output	delay	-	55	-	70	-	90	-	120	ns
toe	OE to output	delay	-	30	-	35	-	40	-	50	ns
tон *	Output hold	A, OE, CE	0	-	0	-	0	-	0	-	ns
tDF *	OE high to o	ut High-Z	0	30	0	35	0	40	0	50	ns

- Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer

- Input rise and fall times (10% to 90%) = 5ns

- Input pulse levels = 0.0V to 3.0 V
- Input and output timing reference = 0.8V and 2.0V
- * These parameters are sampled and not 100% tested.

Fig. 1 AC Test Waveforms






Fig. 2 Output Test Load



TIMING <Read Operation>





DC CHARACTERISTICS < Programming Operation>

 $T_A = 25^{\circ}C \pm 5^{\circ}C$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
Vcc	Low-voltage supply Quick Pulse algorithm	-	6	6.25	6.5	v
Vcc	Low-voltage supply Intelligent algorithm	-	5.75	6.0	6.25	v
Vpp	High-voltage supply Quick Pulse algorithm	-	12.50	12.75	13.0	v
Vpp	High-voltage supply Intelligent algorithm	-	12.0	12.5	13.0	۷
Icc _p	V _{CC} supply current Program and Verify	-	- ·	-	80.0	mA
lpp	VPP supply current Program Operation	-	-	-	40.0	mA
ILI	Input leakage current	V _{IN} = 5.25V	-	-	10.0	μA
ILO	Output leakage current	V _{OUT} = 5.25V	-	-	10.0	μA
VIL	Input Low-Level TTL	-	-0.50	-	0.80	v
Vi∟c	Input Low-Level CMOS	-	-0.50	-	0.30	v
Vol	Output Low-Level	lo _L = 4.0mA	-	-	0.40	v
Vн	Input High-Level TTL	-	2.0	-	Vcc+0.50	v
VIHC	Input High-Level CMOS	-	Vcc-0.50	-	Vcc+0.50	۷
Vон	Output High level	I _{OH} = -1.0 mA	2.4	-	-	٧
V _H	High-Voltage INPUT for Signature Mode(s)	(See notes below)	11.5	-	12.50	۷

NOTES:

The maximum current values are with outputs O₀ to O₇ unloaded.
 V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.



AC CHARACTERISTICS <Programming Operation>

 $T_A = 25^{\circ}C \pm 5^{\circ}C$

Symbol	Parameter	Conditions	Min.	Limits Typ.	Max.	Unit
tas	Address set-up time	-	2.0	-	-	μs
tOES	OE set-up time	-	2.0	-	-	μs
tos	Data set-up time	-	2.0	-	-	μs
tан	Address hold time	-	0.0	-	-	μs
tон	Data hold time	-	2.0	-	-	μs
tvps	VPP set-up time	-	2.0	-	-	μs
tvcs	V _{CC} set-up time	-	2.0	-	-	μs
tPW	CE pulse width Quick Pulse algorithm	-	95.0	100.0	105.0	μs
tpw	CE pulse width Intelligent algorithm	-	⇒0.95	1.0	1.05	ms
topw	CE overprogram pulse width Intelligent algorithm	-	2.85	-	78.5	ms
tDFP	OE high to Output High-Z	-	0.0	-	130	ns
toe	Data valid from OE	-	-	-	150	ns

SEMICONDUCTOR, INC.

NOTES:

- Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer.

- Input Rise and Fall times (10% to 90%) = 20 ns.

- Input Pulse Levels = 0.0V to 3.0V.

- Input and Output Timing Reference = 0.80V and 2.0V.

- t_{DPF} is sampled and not 100% tested.

When programming the device a 0.1 microfarad capacitor is required between VPP and VSS to suppress spurious voltage transients which can damage the part.



.2

TIMING <Programming Operation>








Fig. 4 INTELLIGENT ALGORITHM





2

Fig. 5 QUICK PULSE ALGORITHM



2-27



READ OPERATION AND STANDBY MODES

Memory access for reading an address location is controlled by \overline{CE} and \overline{OE} . Chip enable \overline{CE} is used independently of all other input signals as the primary device selection. In the logic zero state (TTL level V_{IL}), \overline{CE} powers up all inputs and enables internal circuitry. In the logic one state (CMOS level V_{IHC}) \overline{CE} places the device in standby mode, all DC paths to ground are shut-off, and the power dissipation is reduced to a minimum. A logic one on Output Enable \overline{OE} disables the output buffers and places the output pads in a high impedance state. Assuming that the address lines A₀ to A₁₄ have been stable for a time equal to T_{ACC} - T_{OE}, the output data is available after a delay of T_{OE} from the falling edge of \overline{OE} .

SIGNATURE MODE

The Signature Mode allows one to identify the IC manufacturer and the type of the part. This mode is entered as a regular Read Mode by driving low the \overline{CE} and \overline{OE} inputs, and in addition driving the input address bit A₉ to high-voltage VH level with all other address lines at V_{IL}.

A VIL on A₀ with all other addresses at VIL, gives the binary code of the IC manufacturer on outputs O₀ to O₇.

CATALYST Code: 00110001 (31H)

A V_{IH} on A₀ with all other addresses at V_{IL}, gives the binary code of the device type on outputs O₀ to O₇.

27HC256 / 27HC256L Code: 0 1 0 0 0 0 0 0 (40H)

PROGRAMMING MODE

After a proper erasure operation, all bits of the EPROM are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. The programming mode is entered by raising \overrightarrow{CE} and \overrightarrow{OE} to a high level and bringing the low voltage supply pin (V_{CC}), followed

by the high voltage supply pin (VPP), to their respective programming levels.

After the address inputs A_0 to A_{14} and data inputs O_0 to O_7 are stabilized, \overline{CE} is switched from the logic one to logic zero state to perform the programming. The particular memory cells of the addressed byte, corresponding to the 0's of the input data bits, are then programmed.

A Program Verify cycle is performed after each byte is programmed to ensure that the zero bits have been correctly written. The byte verification cycle is initiated by keeping \overline{CE} at V_{IH} and switching \overline{OE} from V_{IH} to V_{IL}, while all other pin voltages remain unchanged. In most cases a single 100-microsecond programming cycle is sufficient to set a memory cell in the logic zero state. The Quick Pulse algorithm is recommended as the preferred device programming operation. The CAT27HC256 is also compatible with "Intelligent Programming."

The flow charts for both the algorithms are given in Fig.4 and Fig.5.

U.V. ERASURE OPERATION FOR CERDIP EPROMS

Direct exposure to fluorescent lamps such as those used in room light fixtures, can erase the CAT27HC256 EPROM in less than three years. When exposed to direct sun light the EPROM can be erased in less than a week.

The recommended erasure procedure is to expose the CAT27HC256 EPROM to a standard ultraviolet light with a wavelength of 2537 Angstroms. The integrated dose for proper erasure is 15 Wsec/cm². The erasure time with this dosage is approximately 15 to 60 minutes using an ultraviolet lamp with a 1200 μ W/cm² power rating. The EPROM should be placed within 1 inch of the lamp tubes.

The maximum integrated dose a CAT27HC256 EPROM can be exposed to is 7258 Wsec/cm² (one week at 1200 μ W/cm²). Exposure of the device to higher U.V. doses may cause permanent damage and loss of functionality.



CAT27HC256L

CAT27HC256L - Low Power 32,768 x 8-BIT HIGH-SPEED CMOS EPROM

Preliminary

DESCRIPTION

The CAT27HC256L is a high speed 256K UV erasable and electrically reprogrammable EPROM ideally suited for high speed applications. Any byte can be accessed in less than 55ns, making this part compatible with high performance microprocessor systems by eliminating the need for speed-robbing wait states. The Quick Pulse algorithm reduces the time required to program this chip and ensures more reliable programming. The CAT27HC256L is used in applications where fast turnaround and pattern experimentation are important requirements. The CAT27HC256L is available in a 28-pin dual-in-line package with a transparent lid. This allows the user to expose the chip to ultraviolet light to erase the bit pattern, allowing a new pattern to be written into the device


TOP VIEW V_{pp} 28 1 Vcc 2 A12 27 A14 A7 3 26 A13 4 A₆ 25 Aв A5 5 24 A۹ A4 6 23 A11 7 OE A₃ 22 A₂ 8 21 A10 A₁ 9 20 CE 10 07 Ao 19 88 O₀ 11 18 06 O1 12 17 **O**₅ O₂ 13 16 O₄ V_{SS} 14 15 O₃

PIN CONFIGURATION 28-PIN DIP


FEATURES

- Fast access time: 55/70/90/120 ns
- 5V single power supply read mode
- 32,768 words x 8-bit configuration
 - Low current requirements: Active: 60mA max (CMOS levels) Standby: 500µA (CMOS levels) Standby: 2mA (TTL levels)
- High speed programming: 100µs/byte
- TTL compatible Input/Output
- 12.5V programming voltage
- JEDEC approved 28-pin DIP and 32-pin LCC
- Electronic signature
- Industrial and military temp. devices available

PIN CONFIGURATION 32-PIN LCC



BLOCK DIAGRAM





FUNCTION TABLE

Pins Mode	CE (20)	OE (22)	V _{РР} (1)	A ₀ (10)	A ₉ (24)	I/O
Read	VIL	VIL	Vcc	-	-	Dout
Output disable	VIL	ViH	Vcc	-	-	High Z
Stand-by	Vн	-	Vcc	-	-	High Z
Program	VIL	ViH	VPP	-	-	Din
Program verify	VIH	VIL	VPP	-	-	Dout
Program inhibit	ViH	ViH	VPP	-	-	High Z
Signature MFG.	VIL	ViL	Vcc	ViL	Vн	31H
Signature device	VIL	ViL	Vcc	ViH	VH	40H

NOTES ON THE FUNCTION TABLE

Logic Levels:	V _{IH} = TTL Logic 1 level V _{IL} = TTL Logic 0 level " - " = Logic "Do not care," V _{IH} or V _{IL}
Supply Voltage:	$V_{PP} = Programming / high-voltage$ $V_{CC} = Read / low-voltage$ $V_{H} = 12.0V \pm 0.5V$
Read:	Read mode: the content of the addressed memory byte is placed on the I/O pins O_0 to O_7
Output Disable:	Device is selected (active mode), programming is disabled and O_0 to O_7 output buffers are tristated (PMOS and NMOS drivers turned-off)
Standby:	Device is deselected, low power dissipation
Program:	Byte programming mode: logic zeros in the bit pattern driving the O_0 to O_7 data input buffers are written into the respective memory cells of the addressed byte
Program Verify:	Following a programming cycle, to verify the cell contents of the memory byte being programmed (not recommended as a normal read operation)
Program Inhibit:	CE set to logic one and OE set to logic one prevents programming and deselects the device
Signature MFG:	Signature mode with all other addresses at V_{IL} , code of IC manufacturer (Catalyst) output on I/O pins O ₀ to O ₇
Signature device:	Signature mode with all other addresses at V _{IL} , code of IC type output on I/O pins O ₀ to O ₇

PIN CAPACITANCE (T_A = 25°C, Freq = 1.0MHz)

PARAMETER	TYPICAL	MAXIMUM	CONDITIONS
Input pin capacitance C _{IN} Output pin capacitance C _{OUT} Vpp supply capacitance CVpp	4.0pF 6.0pF	6.0pF 10.0pF 25.0pF	V _{IN} = 0.0V V _{OUT} = 0.0V V _{PP} = 0.0V



ABSOLUTE MAXIMUM RATINGS

Temperature under bias	T _A 10 [°] C to +85 [°] C
Storage temperature	Tstg
All input/output voltages (except A ₉)	V _{IN} , V _{OUT}
Voltage on A ₉	
Read supply voltage	V _{cc}
Program voltage	V _{PP}
Power dissipation, $T_A = 25^{\circ}C$	
DC short-circuit current, output pin	
Max lead solder temp., 10 seconds	
(Voltages with respect to ground)	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SUPPLY CURRENT CHARACTERISTICS (AC and DC) $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions	Low Power	Limit
lcc	Vcc active current (DC)	$\overline{OE} = \overline{CE} = V_{IL}, V_{PP} = V_{CC}$ $A_0 - A_{14} = V_{IL}$	30mA	Max
Icc1	V _{cc} active current (CMOS in @ 10MHz)	Inputs conform to V_{ILC} and V_{IHC}	60mA	Max
lcc2	V _{CC} active current (TTL in @ 10MHz)	Inputs conform to AC test waveform (Fig. 1)	60mA	Max
I _{SB1}	V _{cc} standby current (CMOS in)	CE = V _{IHC}	500µA	Max
I _{SB2}	V _{cc} standby current (TTL in)	CE = VIH	2mA	Max

DC CHARACTERISTICS <Read Operation> (V_{CC} = 5V \pm 10%, T_A = 0^oC to 70^oC)

Symbol	Parameter	Conditions		Limits			
			Min.	Тур.	Max.		
lu l	Input leakage current	$V_{IN} = 5.5V$	-	-	10	μA	
ILO	Output leakage current	V _{OUT} = 5.5V	-	-	10	μΑ	
IPP1	VPP leakage current	Vpp = 5.5V	-	-	10	μΑ	
Vін	Input high level TTL		2.0	-	Vcc+0.5	v	
VIL	Input low level TTL		-0.5	-	0.8	v	
Voн	Output voltage high level	I _{OH} = -1.0 mA	2.4	-	-	v	
Vol	Output voltage low level	l _{OL} = 4.0 mA	-	-	0.40	V	
VILC	Input low level CMOS		-0.5	-	0.30	v	
VIHC	Input high level CMOS		Vcc -0.5	-	Vcc +0.5	v	

NOTES:

- The maximum current values are with outputs O0 to O7 unloaded.

- V_{CC} must be applied simultaneously with or before V_{PP}, and removed simultaneously with or after V_{PP}.

AC CHARACTERISTICS <READ OPERATION>

(Temperature range: 0°C to 70°C)

Symbol	Parameter	Vcc±5%	% 27HC256-55/5		27HC256-70/5		27HC256-90/5		27HC256-120/5		Unit
		Vcc±10%	27HC256-55		27HC256-70		27HC256-90		27HC256-120		
			Min	Max	Min.	Max.	Min.	Max.	Min.	Max.	1
tacc	Address acce	ess time	-	55	-	70	-	90	-	120	ns
tCE	CE to output	delay	-	55	-	70	-	90	-	120	ns
tOE	OE to output	delay	-	30	-	35	-	40	-	50	ns
tон *	Output hold A	A, OE, CE	0	-	0	- ,	0	-	0	-	ns
tor *	OE high to ou	ut High-Z	0	30	0	35	0	40	0	50	ns

- Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer

- Input rise and fall times (10% to 90%) = 5ns
- Input pulse levels = 0.0V to 3.0 V
- Input and output timing reference = 0.8V and 2.0V
- * These parameters are sampled and not 100% tested.

Fig. 1 AC Test Waveforms






Fig. 2 Output Test Load



TIMING <Read Operation>





DC CHARACTERISTICS <Programming Operation>

 $T_A = 25^{\circ}C \pm 5^{\circ}C$

Symbol	Parameter	Conditions		Limits			
		· · · · · · · · · · · · · · · · · · ·	Min.	Тур.	Max.		
Vcc	Low-voltage supply Quick Pulse algorithm	-	6	6.25	6.5	V	
Vcc	Low-voltage supply Intelligent algorithm	-	5.75	6.0	6.25	V	
VPP	High-voltage supply Quick Pulse algorithm		12.50	12.75	13.0	v	
Vpp	High-voltage supply Intelligent algorithm	-	12.0	12.5	13.0	v	
ICCp	V _{CC} supply current Program and Verify	-	-	-	80.0	mA	
IPP	VPP supply current Program Operation	-	-	-	40.0	mA	
lu	Input leakage current	V _{IN} = 5.25V	-	-	10.0	μA	
llo	Output leakage current	V _{OUT} = 5.25V	-	-	10.0	μA	
VIL	Input Low-Level TTL	-	-0.50	-	0.80	v	
VILC	Input Low-Level CMOS	-	-0.50	-	0.30	۷	
Vol	Output Low-Level	IoL = 4.0mA	-	-	0.40	V	
ViH	Input High-Level TTL	-	2.0	-	Vcc+0.50	۷	
VIHC	Input High-Level CMOS	-	V _{CC} -0.50	-	Vcc+0.50	V	
Vон	Output High level	l _{OH} = -1.0 mA	2.4	-	-	V	
V _H	High-Voltage INPUT for Signature Mode(s)	(See notes below)	11.5	-	12.50	v	

2

NOTES:

- The maximum current values are with outputs O₀ to O₇ unloaded. - V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.



AC CHARACTERISTICS <Programming Operation>

 $T_A = 25^{\circ}C \pm 5^{\circ}C$

Symbol	Parameter	Conditions	[Unit	
			Min.	Тур.	Max.	
tas	Address set-up time	-	2.0	-	-	μs
tOES	OE set-up time	-	2.0	-	-	μs
tos	Data set-up time	-	2.0	-	-	μs
tан	Address hold time	-	0.0	-	-	μs
tон	Data hold time	-	2.0	-	-	μs
tvps	VPP set-up time	-	2.0	-	-	μs
tvcs	V _{CC} set-up time	-	2.0	-	-	μs
tew	CE pulse width Quick Pulse algorithm	-	95.0	100.0	105.0	μs
tPW	CE pulse width Intelligent algorithm	-	0.95	1.0	1.05	ms
topw	CE overprogram pulse width Intelligent algorithm	-	2.85	-	78.5	ms
tDFP	OE high to Output High-Z	-	0.0	-	130	ns
tOE	Data valid from \overline{OE}	-	-	-	150	ns

SEMICONDUCTOR, INC.

NOTES:

- Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer.
- Input Rise and Fall times (10% to 90%) = 20 ns.
- Input Pulse Levels = 0.0V to 3.0V.
- Input and Output Timing Reference = 0.80V and 2.0V.

- tDPF is sampled and not 100% tested.

When programming the device a 0.1 microfarad capacitor is required between V_{PP} and V_{SS} to suppress spurious voltage transients which can damage the part.

2

TIMING <Programming Operation>







Fig. 4 INTELLIGENT ALGORITHM






CAT27HC256L

2

Fig. 5 QUICK PULSE ALGORITHM



2-37

SEMICONDUCTOR, INC.

READ OPERATION AND STANDBY MODES

Memory access for reading an address location is controlled by \overline{CE} and \overline{OE} . Chip enable \overline{CE} is used independently of all other input signals as the primary device selection. In the logic zero state (TTL level V_{IL}), \overline{CE} powers up all inputs and enables internal circuitry. In the logic one state (CMOS level V_{IHC}) \overline{CE} places the device in standby mode, all DC paths to ground are shut-off, and the power dissipation is reduced to a minimum. A logic one on Output Enable \overline{OE} disables the output buffers and places the output pads in a high impedance state. Assuming that the address lines A₀ to A₁₄ have been stable for a time equal to T_{ACC} - T_{OE}, the output data is available after a delay of T_{OE} from the falling edge of \overline{OE} .

SIGNATURE MODE

The Signature Mode allows one to identify the IC manufacturer and the type of the part. This mode is entered as a regular Read Mode by driving low the $\overrightarrow{\text{CE}}$ and $\overrightarrow{\text{OE}}$ inputs, and in addition driving the input address bit A₉ to high-voltage VH level with all other address lines at V_{IL}.

A V_{IL} on A_0 with all other addresses at V_{IL} , gives the binary code of the IC manufacturer on outputs O_0 to O_7 .

CATALYST Code: 00110001 (31H)

A V_{IH} on A₀ with all other addresses at V_{IL}, gives the binary code of the device type on outputs O₀ to O₇.

27HC256 / 27HC256L Code: 0 1 0 0 0 0 0 0 (40H)

PROGRAMMING MODE

After a proper erasure operation, all bits of the EPROM are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. The programming mode is entered by raising CE and OE to a high level and bringing the low voltage supply pin (Vcc), followed

by the high voltage supply pin (VPP), to their respective programming levels.

After the address inputs A_0 to A_{14} and data inputs O_0 to O_7 are stabilized, \overline{CE} is switched from the logic one to logic zero state to perform the programming. The particular memory cells of the addressed byte, corresponding to the 0's of the input data bits, are then programmed.

A Program Verify cycle is performed after each byte is programmed to ensure that the zero bits have been correctly written. The byte verification cycle is initiated by keeping \overline{CE} at V_{IH} and switching \overline{OE} from V_{IH} to V_{IL}, while all other pin voltages remain unchanged. In most cases a single 100-microsecond programming cycle is sufficient to set a memory cell in the logic zero state. The Quick Pulse algorithm is recommended as the preferred device programming operation. The CAT27HC256 is also compatible with "Intelligent Programming."

The flow charts for both the algorithms are given in Fig.4 and Fig.5.

U.V. ERASURE OPERATION FOR CERDIP EPROMS

Direct exposure to fluorescent lamps such as those used in room light fixtures, can erase the CAT27HC256 EPROM in less than three years. When exposed to direct sun light the EPROM can be erased in less than a week.

The recommended erasure procedure is to expose the CAT27HC256 EPROM to a standard ultraviolet light with a wavelength of 2537 Angstroms. The integrated dose for proper erasure is 15 Wsec/cm². The erasure time with this dosage is approximately 15 to 60 minutes using an ultraviolet lamp with a 1200 μ W/cm² power rating. The EPROM should be placed within 1 inch of the lamp tubes.

The maximum integrated dose a CAT27HC256 EPROM can be exposed to is 7258 Wsec/cm² (one week at 1200 μ W/cm²). Exposure of the device to higher U.V. doses may cause permanent damage and loss of functionality.

CAT27HC256I - Industrial Temperature 32,768 x 8-BIT HIGH-SPEED CMOS EPROM

Preliminary

DESCRIPTION

The CAT27HC256I is a high speed 256K UV erasable and electrically reprogrammable EPROM ideally suited for high speed applications. Any byte can be accessed in less than 55ns making this part compatible with high performance microprocessor systems by eliminating the need for speed-robbing wait states. The Quick Pulse algorithm reduces the time required to program this chip and ensures more reliable programming. The CAT27HC256I is used in applications where fast turnaround and pattern experimentation are important requirements. The CAT27HC256I is available in a 28-pin dual-in-line package with a transparent lid. This allows the user to expose the chip to ultraviolet light to erase the bit pattern, allowing a new pattern to be written into the device.


TOP VIEW Vpp 28 1 8 Vcc A12 2 27 A14 A7 з 26 A₁₃ A6 4 25 As A5 5 24 A۹ A₄ 6 23 A11 Аз 7 22 OE A2 8 21 A10 A₁ 9 20 CE Ao 10 19 07 O₀ 11 18 06 01 12 17 **O**5 O2 13 16 O4 Vss 14 15 **O**3

PIN CONFIGURATION 28-PIN DIP


FEATURES

- Fast access time: 55/70/90/120ns
- 5V single power supply read mode
- Low current requirements: Active: 80mA max (CMOS levels) Standby: 1mA max (CMOS levels)
 - High speed programming: 100µs/byte
- TTL compatible Input/Output
- 12.5V programming voltage
- JEDEC approved 28-pin DIP and 32-pin LCC
- Electronic signature

PIN CONFIGURATION 32-PIN LCC



BLOCK DIAGRAM





CAT27HC256I [INDUSTRIAL]

SEMICONDUCTOR, INC.

FUNCTION TABLE

Pins Mode	CE (20)	OE (22)	V _{PP} (1)	A ₀ (10)	A ₉ (24)	1/0
Read	VIL	VIL	Vcc	-	-	Dout
Output disable	ViL	ViH	Vcc	-	-	High-Z
Standby	VIH	-	Vcc	-	-	High-Z
Program	VIL	Vн	VPP	-	-	Din
Program verify	VIH	VIL	VPP	-	-	Dout
Program inhibit	VIH	VIH	VPP		-	High-Z
Signature MFG.	Vi∟	VIL	Vcc	ViL	VH	31H
Signature device	Vı∟	Vi∟	Vcc	VIH	VH	40H

NOTES ON THE FUNCTION TABLE

Logic Levels:	V _{IH} = TTL Logic 1 level V _{IL} = TTL Logic 0 level " - " = Logic "Do not care," V _{IH} or V _{IL}
Supply Voltage:	$V_{PP} = Programming / high-voltage$ $V_{CC} = Read / low-voltage$ $V_{H} = 12.0V \pm 0.5V$
Read:	Read mode: the content of the addressed memory byte is placed on the I/O pins O_0 to O_7
Output Disable:	Device is selected (active mode), programming is disabled and O_0 to O_7 output buffers are tristated (PMOS and NMOS drivers turned-off)
Standby:	Device is deselected, low power dissipation
Program:	Byte programming mode: logic zeros in the bit pattern driving the O_0 to O_7 data input buffers are written into the respective memory cells of the addressed byte
Program Verify:	Following a programming cycle, to verify the cell contents of the memory byte being programmed (not recommended as a normal read operation)
Program Inhibit:	CE set to logic one and OE set to logic one prevents programming and deselects the device
Signature MFG:	Signature mode with all other addresses at V_{IL} , code of IC manufacturer (Catalyst) output on I/O pins O ₀ to O ₇
Signature device:	Signature mode with all other addresses at V _{IL} , code of IC type output on I/O pins O ₀ to O ₇

PIN CAPACITANCE (T_A = 25°C, Freq = 1.0MHz)

PARAMETER	TYPICAL	MAXIMUM	CONDITIONS
Input pin capacitance C _{IN} Output pin capacitance C _{OUT} Vpp supply capacitance CV _{PP}	4.0рF 6.0рF	6.0pF 10.0pF 25.0pF	V _{IN} = 0.0V V _{OUT} = 0.0V V _{PP} = 0.0V



ABSOLUTE MAXIMUM RATINGS

Temperature under bias												65°C to +135°C
Storage temperature												- 65°C to +135°C
All input/output voltages (except A ₉)												- 0.5V to Vcc+0.5V
Voltage on A ₉												- 1.0V to +14.0 V
Read supply voltage												- 1.0V to +7.0 V
Program voltage												- 1.0V to +14.0 V
Power dissipation, $T_A = 25^{\circ}C$. 1.0 W
DC short-circuit current, output pin												. 20.0 mA
Max lead solder temp., 10 seconds												. 300°C
(Voltages with respect to ground)												

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SUPPLY CURRENT CHARACTERISTICS (AC and DC) $(T_A = Industrial -40^{\circ}C \text{ to } 85^{\circ}C)$

Symbol	Parameter	Conditions	Standard	Limit
lcc	V _{CC} active current (DC)	$\overline{OE} = \overline{CE} = V_{IL}, V_{PP} = V_{CC}$ $A_0 - A_{14} = V_{IL}$	55mA	Max.
Icc1	V _{CC} active current (CMOS in @ 10MHz)	Inputs conform to V_{ILC} and V_{IHC}	80mA	Max.
Icc2	V _{CC} active current (TTL in @ 10MHz)	Inputs conform to AC test waveform (Fig. 1)	80mA	Max.
I _{SB1}	V _{CC} standby current (CMOS in)	CE = VIHC	45mA	Max.
I _{SB2}	V _{cc} standby current (TTL in)	CE = V _{IH}	45mA	Max.

DC CHARACTERISTICS <Read Operation> (VCC = $5V \pm 10\%$, TA = Industrial - 40° C to 85° C)

Symbol	Parameter	Conditions		Limits		Units
			Min.	Тур.	Max.	
lu	Input leakage current	$V_{IN} = 5.5V$	-	-	10	μA
ILO	Output leakage current	V _{OUT} = 5.5V	-	-	10	μΑ
IPP1	VPP leakage current	Vpp = 5.5V	-	-	10	μΑ
ViH	Input high level TTL		2.0	-	Vcc+0.5	v
VIL	Input low level TTL		-0.5	-	0.8	v
Voh	Output voltage high level	I _{OH} = -1.0 mA	2.4	-	-	v
Vol	Output voltage low level	I _{OL} = 4.0 mA	-	-	0.40	v
Vilc	Input low level CMOS		-0.5	-	0.30	v
VIHC	Input high level CMOS		Vcc -0.5	-	Vcc +0.5	v

NOTES:

- The maximum current values are with outputs O0 to O7 unloaded.

- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

AC CHARACTERISTICS <READ OPERATION> (Temperature range: Industrial -40°C to 85°C)

Symbol	Parameter	Vcc±5%	27HC256-55/5			256-70/5		256-90/5	27HC2	Unit	
		Vcc±10%	NC	DTE 1	27HC	256-70	27HC	256-90	27HC		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
tacc	Address acce	ess time	-	55	-	70	-	90	-	120	ns
tCE	CE to output	delay	-	55	-	70	-	90	-	120	ns
toe	OE to output	delay	-	30	-	35	-	40	-	50	ns
ton *	Output hold A	A, OE, CE	0	-	0	-	0	-	0	-	ns
tDF *	OE high to ou	ut High-Z	0	30	0	35	0	40	0	50	ns

- Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer

- Input rise and fall times (10% to 90%) = 5ns

- Input pulse levels = 0.0V to 3.0V
- Input and output timing reference = 0.8V and 2.0V

* These parameters are sampled and not 100% tested.

NOTE 1. The 55ns version is not currently available in military, low power or $V_{CC} = \pm 10\%$

Fig. 1 AC Test Waveforms







Fig. 2 Output Test Load









DC CHARACTERISTICS < Programming Operation>

 $(T_A = 25^{\circ}C \pm 5^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
Vcc	Low-voltage supply Quick Pulse algorithm	-	6	6.25	6.5	v
Vcc	Low-voltage supply Intelligent algorithm	-		6.0	6.25	v
V _{PP}	High-voltage supply Quick Pulse algorithm	-	12.50	12.75	13.0	v
V _{PP}	High-voltage supply Intelligent algorithm	-	12.0	12.5	13.0	V
ICCp	V _{CC} supply current Program and Verify	-	-	-	45.0	mA
lpp	VPP supply current Program Operation	-	-	-	40.0	mA
lu	Input leakage current	V _{IN} = 5.25V	-	-	10.0	μΑ
ILO	Output leakage current	V _{OUT} = 5.25V	-	-	10.0	μA
VIL	Input Low-Level TTL	-	-0.50	-	0.80	v
VILC	Input Low-Level CMOS	-	-0.50	-	0.30	۷
Vol	Output Low-Level	I _{OL} = 4.0mA	-	-	0.40	۷
VIH	Input High-Level TTL	-	2.0	-	Vcc+0.50	۷
VIHC	Input High-Level CMOS	-	V _{CC} -0.50	-	Vcc+0.50	۷
Voн	Output High level	I _{OH} = -1.0mA	2.4	-	-	۷
VH	High-Voltage INPUT for Signature Mode(s)	(See notes below)	11.5	-	12.50	v

NOTES:

- The maximum current values are with outputs O_0 to O_7 unloaded.

- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.







AC CHARACTERISTICS <Programming Operation>

 $(T_A = 25^{\circ}C \pm 5^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
tas	Address set-up time	-	2.0	-	-	μs
tOES	OE set-up time	-	2.0	-	-	μs
tos	Data set-up time	-	2.0	-	-	μs
tан	Address hold time	-	0.0	-	-	μs
tон	Data hold time	- ,	2.0	-	-	μs
tvps	V _{PP} set-up time	-	2.0	-	-	μs
tvcs	V _{CC} set-up time	-	2.0	-	-	μs
tew	CE pulse width Quick Pulse algorithm	-	95.0	100.0	105.0	μs
tew	CE pulse width Intelligent algorithm	-	0.95	1.0	1.05	ms
topw	CE overprogram pulse width Intelligent algorithm	-	2.85	-	78.5	ms
t DFP	OE high to Output High-Z	-	0.0	-	130	ns
toe	Data valid from OE	-	-	-	150	ns


NOTES:

- Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer.
- Input Rise and Fall times (10% to 90%) = 20ns.
- Input Pulse Levels = 0.0V to 3.0V.
- Input and Output Timing Reference = 0.80V and 2.0V.
- tDPF is sampled and not 100% tested.

When programming the device a 0.1 microfarad capacitor is required between V_{PP} and V_{SS} to suppress spurious voltage transients which can damage the part.

2

TIMING <Programming Operation>



CAT27HC256I [INDUSTRIAL]



Fig. 4 INTELLIGENT ALGORITHM





Fig. 5 QUICK PULSE ALGORITHM



SEMICONDUCTOR, INC.

22





READ OPERATION AND STANDBY MODES

Memory access for reading an address location is controlled by \overline{CE} and \overline{OE} . Chip enable \overline{CE} is used independently of all other input signals as the primary device selection. In the logic zero state (TTL level V_{IL}), \overline{CE} powers up all inputs and enables internal circuitry. In the logic one state (CMOS level V_{IHC}) \overline{CE} places the device in standby mode, all DC paths to ground are shut-off, and the power dissipation is reduced to a minimum. A logic one on Output Enable \overline{OE} disables the output buffers and places the output pads in a high impedance state. Assuming that the address lines A₀ to A₁₄ have been stable for a time equal to T_{ACC} - T_{OE}, the output data is available after a delay of T_{OE} from the falling edge of \overline{OE} .

SIGNATURE MODE

The Signature Mode allows one to identify the IC manufacturer and the type of the part. This mode is entered as a regular Read Mode by driving low the $\overrightarrow{\text{CE}}$ and $\overrightarrow{\text{OE}}$ inputs, and in addition driving the input address bit A₉ to high-voltage VH level with all other address lines at V_{IL}.

A V_{IL} on A₀ with all other addresses at V_{IL}, gives the binary code of the IC manufacturer on outputs O_0 to O_7 .

CATALYST Code: 00110001 (31H)

A V_{IH} on A_0 with all other addresses at V_{IL} , gives the binary code of the device type on outputs O_0 to O_7 .

27HC256 / 27HC256L Code: 0 1 0 0 0 0 0 0 (40H)

PROGRAMMING MODE

After a proper erasure operation, all bits of the EPROM are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. The programming mode is entered by raising \overrightarrow{CE} and \overrightarrow{OE} to a high level and bringing the low voltage supply pin (V_{CC}), followed

by the high voltage supply pin (VPP), to their respective programming levels.

After the address inputs A_0 to A_{14} and data inputs O_0 to O_7 are stabilized, \overline{CE} is switched from the logic one to logic zero state to perform the programming. The particular memory cells of the addressed byte, corresponding to the 0's of the input data bits, are then programmed.

A Program Verify cycle is performed after each byte is programmed to ensure that the zero bits have been correctly written. The byte verification cycle is initiated by keeping \overline{CE} at V_{IH} and switching \overline{OE} from V_{IH} to V_{IL}, while all other pin voltages remain unchanged. In most cases a single 100-microsecond programming cycle is sufficient to set a memory cell in the logic zero state. The Quick Pulse algorithm is recommended as the preferred device programming operation. The CAT27HC256I is also compatible with "Intelligent Programming."

The flow charts for both the algorithms are given in Fig.4 and Fig.5.

U.V. ERASURE OPERATION FOR CERDIP EPROMS

Direct exposure to fluorescent lamps such as those used in room light fixtures, can erase the CAT27HC256I EPROM in less than three years. When exposed to direct sunlight the EPROM can be erased in less than a week.

The recommended erasure procedure is to expose the CAT27HC256I EPROM to a standard ultraviolet light with a wavelength of 2537 Angstroms. The integrated dose for proper erasure is 15 Wsec/cm². The erasure time with this dosage is approximately 15 to 60 minutes using an ultraviolet lamp with a 1200 μ W/cm² power rating. The EPROM should be placed within 1 inch of the lamp tubes.

The maximum integrated dose a CAT27HC256I EPROM can be exposed to is 7258 Wsec/cm² (one week at 1200 μ W/cm²). Exposure of the device to higher U.V. doses may cause permanent damage and loss of functionality.

CAT27HC256LI - Low Power Industrial Temperature32,768 x 8-BIT HIGH-SPEED CMOS EPROMPreliminary

DESCRIPTION

The CAT27HC256LI is a high speed 256K UV erasable and electrically reprogrammable EPROM ideally suited for high speed applications. Any byte can be accessed in less than 55ns making this part compatible with high performance microprocessor systems by eliminating the need for speed-robbing wait states. The Quick Pulse algorithm reduces the time required to program this chip and ensures more reliable programming. The CAT27HC256LI is used in applications where fast turnaround and pattern experimentation are important requirements. The CAT27HC256LI is available in a 28-pin dual-in-line package with a transparent lid. This allows the user to expose the chip to ultraviolet light to erase the bit pattern, allowing a new pattern to be written into the device.


TOP VIEW V_{pp} 28 1 V_{cc} 2 A12 27 A14 A7 3 26 A13 A6 4 25 Aa A5 5 24 A۹ A4 6 23 A11 A3 7 22 OE A₂ 8 21 A10 Aı 9 20 CE A٥ 10 19 07 O₀ *** 11 18 06 01 12 17 O5 16 🗱 O2 13 O₄ Vss 14 15 🎆 O3

PIN CONFIGURATION 28-PIN DIP


FEATURES

- Fast access time: 55/70/90/120ns
- 5V single power supply read mode
- Low current requirements: Active: 80mA max (CMOS levels) Standby: 1mA max (CMOS levels)
- High speed programming: 100µs/byte
- TTL compatible Input/Output
- 12.5V programming voltage
- JEDEC approved 28-pin DIP and 32-pin LCC
- Electronic signature

PIN CONFIGURATION 32-PIN LCC



BLOCK DIAGRAM





CAT27HC256LI CAT27HC256LI [LOW POWER INDUSTRIAL]

FUNCTION TABLE

Pins Mode	CE (20)	OE (22)	V _{РР} (1)	A ₀ (10)	A ₉ (24)	1/0
Read	ViL	ViL	Vcc	-	-	Dout
Output disable	ViL	Vін	Vcc	-	-	High-Z
Standby	Vін	-	Vcc	-	-	High-Z
Program	VIL	ViH	VPP	-	-	D _{IN}
Program verify	ViH	VIL	Vpp	-	-	Dout
Program inhibit	ViH	ViH	VPP	-	-	High-Z
Signature MFG.	VIL	VIL	Vcc	VIL	VH	31H
Signature device	VIL	VIL	Vcc	ViH	VH	40H

NOTES ON THE FUNCTION TABLE

Logic Levels:	V _{IH} = TTL Logic 1 level V _{IL} = TTL Logic 0 level " - " = Logic "Do not care," V _{IH} or V _{IL}
Supply Voltage:	V _{PP} = Programming / high-voltage V _{CC} = Read / low-voltage V _H = 12.0V ±0.5V
Read:	Read mode: the content of the addressed memory byte is placed on the I/O pins O_0 to O_7
Output Disable:	Device is selected (active mode), programming is disabled and O_0 to O_7 output buffers are tristated (PMOS and NMOS drivers turned-off)
Standby:	Device is deselected, low power dissipation
Program:	Byte programming mode: logic zeros in the bit pattern driving the O_0 to O_7 data input buffers are written into the respective memory cells of the addressed byte
Program Verify:	Following a programming cycle, to verify the cell contents of the memory byte being programmed (not recommended as a normal read operation)
Program Inhibit:	CE set to logic one and OE set to logic one prevents programming and deselects the device
Signature MFG:	Signature mode with all other addresses at V_{IL} code of IC manufacturer (Catalyst) output on I/O pins O ₀ to O ₇
Signature device:	Signature mode with all other addresses at V _{IL} , code of IC type output on I/O pins O ₀ to O ₇

PIN CAPACITANCE (T_A = 25°C, Freq = 1.0MHz)

PARAMETER	TYPICAL	MAXIMUM	CONDITIONS
Input pin capacitance C _{IN} Output pin capacitance C _{OUT} Vpp supply capacitance CV _{PP}	4.0pF 6.0pF	6.0pF 10.0pF 25.0pF	$V_{IN} = 0.0V$ $V_{OUT} = 0.0V$ $V_{PP} = 0.0V$



ABSOLUTE MAXIMUM RATINGS

Temperature under bias												- 65°C to +135°C
Storage temperature												- 65°C to +135°C
All input/output voltages (except A ₉)			 :								- 0.5V to Vcc+0.5V
Voltage on A ₉											•	- 1.0V to +14.0 V
Read supply voltage .												
Program voltage												
Power dissipation, $T_A = 2$												
DC short-circuit current, o												
Max lead solder temp., 10												300°C
(Voltages with respect to	ground)											

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SUPPLY CURRENT CHARACTERISTICS (AC and DC) (T_A = Industrial -40° C to 85° C)

Symbol	Parameter	Conditions	Low Power	Limit
lcc	V _{CC} active current (DC)	$\overline{OE} = \overline{CE} = V_{IL}, V_{PP} = V_{CC}$ $A_0 - A_{14} = V_{IL}$	40mA	Max
lcc1	V _{CC} active current (CMOS in @ 10MHz)	Inputs conform to V_{ILC} and V_{IHC}	80mA	Max
Icc2	V _{CC} active current (TTL in @ 10MHz)	Inputs conform to AC test waveform (Fig. 1)	80mA	Max
ISB1	V _{CC} standby current (CMOS in)	CE = VIHC	1mA	Max
I _{SB2}	V _{cc} standby current (TTL in)	CE = VIH	3mA	Max

DC CHARACTERISTICS <Read Operation> (V_{CC} = $5V \pm 10\%$, TA = Industrial - 40° C to 85° C)

Symbol	Parameter	Conditions		Limits			
			Min.	Тур.	Max.		
lu l	Input leakage current	V _{IN} = 5.5V	-	-	10	μΑ	
ILO	Output leakage current	V _{OUT} = 5.5V	-	-	10	μΑ	
IPP1	VPP leakage current	V _{PP} = 5.5V	-	-	10	μΑ	
Vін	Input high level TTL		2.0	-	Vcc+0.5	v	
ViL	Input low level TTL		-0.5	-	0.8	v	
Vон	Output voltage high level	I _{OH} = -1.0 mA	2.4	-	-	v	
Vol	Output voltage low level	l _{OL} = 4.0 mA	-	-	0.40	v	
Vilc	Input low level CMOS		-0.5	-	0.30	v	
VIHC	Input high level CMOS		Vcc -0.5	-	Vcc +0.5	v	

NOTES:

- The maximum current values are with outputs Oo to O7 unloaded.

- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

CAT27HC256LI [LOW POWER INDUSTRIAL]

AC CHARACTERISTICS <READ OPERATION> (Temperature range: Industrial -40°C to 85°C)

Symbol	Parameter	Vcc±5%	27HC	256-55/5	27HC	256-70/5	27HC	256-90/5	27HC2	Unit	
		Vcc±10%	NC	DTE 1	27HC	256-70	27HC	256-90	27HC		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
tacc	Address acce	ess time	-	55	-	70	-	90	-	120	ns
tce.	CE to output	delay	-	55	-	70	-	90	-	120	ns
toe	OE to output	delay	-	30	-	35	-	40	-	50	ns
tон *	Output hold	A, OE, CE	0	-	0	-	0	-	0	-	ns
tDF *	OE high to or	ut High-Z	0	30	0	35	0	40	0	50	ns

- Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer

- Input rise and fall times (10% to 90%) = 5ns

- Input pulse levels = 0.0V to 3.0V
- Input and output timing reference = 0.8V and 2.0V
- * These parameters are sampled and not 100% tested.

NOTE 1. The 55ns version is not currently available in military, low power or $V_{CC} = \pm 10\%$

Fig. 1 AC Test Waveforms






Fig. 2 Output Test Load



TIMING <Read Operation>





CAT27HC256LI

DC CHARACTERISTICS < Programming Operation>

 $(T_A = 25^{\circ}C \pm 5^{\circ}C)$

Symbol	Parameter	Conditions		Limits							
			Min.	Тур.	Max.						
Vcc	Low-voltage supply Quick Pulse algorithm	-	6	6.25	6.5	۷					
Vcc	Low-voltage supply Intelligent algorithm	-	5.75	6.0	6.25	۷					
VPP	High-voltage supply Quick Pulse algorithm	-	12.50	12.75	13.0	۷					
VPP	High-voltage supply Intelligent algorithm	-	12.0	12.5	13.0	۷					
ICCp	V _{CC} supply current Program and Verify	-	-	-	80.0	mA					
IPP	VPP supply current Program Operation	-	-	-	40.0	mA					
lLI	Input leakage current	$V_{IN} = 5.25V$	-	-	10.0	μA					
ILO	Output leakage current	V _{OUT} = 5.25V	-	-	10.0	μA					
VIL	Input Low-Level TTL	-	-0.50	-	0.80	v					
VILC	Input Low-Level CMOS	-	-0.50	-	0.30	v					
Vol	Output Low-Level	I _{OL} = 4.0mA	-	-	0.40	V					
ViH	Input High-Level TTL	-	2.0	-	Vcc+0.50	v					
VIHC	Input High-Level CMOS	-	Vcc-0.50	-	Vcc+0.50	۷					
Vон	Output High level	I _{OH} = -1.0mA	2.4	-	-	V					
V _H	High-Voltage INPUT for Signature Mode(s)	(See notes below)	11.5	-	12.50	۷					

NOTES:

The maximum current values are with outputs O₀ to O₇ unloaded.
V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.



CAT27HC256LI [LOW POWER INDUSTRIAL]

AC CHARACTERISTICS <Programming Operation>

 $(T_A = 25^{\circ}C \pm 5^{\circ}C)$

Symbol	Parameter	Conditions		Limits			
			Min.	Тур.	Max.		
tas	Address set-up time	-	2.0	-	-	μs	
toes	OE set-up time	-	2.0	-	-	μs	
tos	Data set-up time	-	2.0	-	- ·	μs	
tан	Address hold time	-	0.0	-	-	μs	
tон	Data hold time	-	2.0	-	-	μs	
tvps	VPP set-up time	-	2.0	-	-	μs	
tvcs	Vcc set-up time	-	2.0	-	-	μs	
tpw	CE pulse width Quick Pulse algorithm	-	95.0	100.0	105.0	μs	
tew	CE pulse width Intelligent algorithm	-	0.95	1.0	1.05	ms	
topw	CE overprogram pulse width Intelligent algorithm	-	2.85	-	78.5	ms	
tDFP	OE high to Output High-Z	-	0.0	-	130	ns	
toe	Data valid from OE	-	-	-	150	ns	

NOTES:


- Input Rise and Fall times (10% to 90%) = 20ns.
- Input Pulse Levels = 0.0V to 3.0V.
- Input and Output Timing Reference = 0.80V and 2.0V.
- tDPF is sampled and not 100% tested.

When programming the device a 0.1 microfarad capacitor is required between V_{PP} and V_{SS} to suppress spurious voltage transients which can damage the part.

⁻ Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer.

CAT27HC256LI SEMICONDUCTOR, INC. [LOW POWER INDUSTRIAL]


TIMING <Programming Operation>



22


CAT27HC256LI [LOW POWER INDUSTRIAL]

Fig. 4 INTELLIGENT ALGORITHM



CAT27HC256LI SEMICONDUCTOR, INC. [LOW POWER INDUSTRIAL]

Fig. 5 QUICK PULSE ALGORITHM



2-57

CAT27HC256LI [LOW POWER INDUSTRIAL]

READ OPERATION AND STANDBY MODES

Memory access for reading an address location is controlled by CE and OE. Chip enable CE is used independently of all other input signals as the primary device selection. In the logic zero state (TTL level VIL), CE powers up all inputs and enables internal circuitry. In the logic one state (CMOS level VIHC) CE places the device in standby mode, all DC paths to ground are shut-off, and the power dissipation is reduced to a minimum. A logic one on Output Enable OE disables the output buffers and places the output pads in a high impedance state. Assuming that the address lines A₀ to A₁₄ have been stable for a time equal to TACC - TOE, the output data is available after a delay of TOE from the falling edge of OE.

SIGNATURE MODE

The Signature Mode allows one to identify the IC manufacturer and the type of the part. This mode is entered as a regular Read Mode by driving low the \overrightarrow{CE} and \overrightarrow{OE} inputs, and in addition driving the input address bit Ag to high-voltage VH level with all other address lines at V_{IL}.

A V_{IL} on A_0 with all other addresses at V_{IL} , gives the binary code of the IC manufacturer on outputs O_0 to O_7 .

CATALYST Code: 00110001 (31H)

A V_{IH} on A_0 with all other addresses at V_{IL} , gives the binary code of the device type on outputs O_0 to O_7 .

27HC256 / 27HC256L Code: 0 1 0 0 0 0 0 0 (40H)

PROGRAMMING MODE

After a proper erasure operation, all bits of the EPROM are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. The programming mode is entered by raising CE and OE to a high level and bringing the low voltage supply pin (V_{CC}), followed

by the high voltage supply pin (VPP), to their respective programming levels.

After the address inputs A_0 to A_{14} and data inputs O_0 to O_7 are stabilized, \overrightarrow{CE} is switched from the logic one to logic zero state to perform the programming. The particular memory cells of the addressed byte, corresponding to the 0's of the input data bits, are then programmed.

A Program Verify cycle is performed after each byte is programmed to ensure that the zero bits have been correctly written. The byte verification cycle is initiated by keeping \overline{CE} at V_{IH} and switching \overline{OE} from V_{IH} to V_{IL}, while all other pin voltages remain unchanged. In most cases a single 100-microsecond programming cycle is sufficient to set a memory cell in the logic zero state. The Quick Pulse algorithm is recommended as the preferred device programming operation. The CAT27HC256LI is also compatible with "Intelligent Programming."

The flow charts for both the algorithms are given in Fig.4 and Fig.5.

U.V. ERASURE OPERATION FOR CERDIP EPROMS

Direct exposure to fluorescent lamps such as those used in room light fixtures, can erase the CAT27HC256LI EPROM in less than three years. When exposed to direct sunlight the EPROM can be erased in less than a week.

The recommended erasure procedure is to expose the CAT27HC256LI EPROM to a standard ultraviolet light with a wavelength of 2537 Angstroms. The integrated dose for proper erasure is 15 Wsec/cm². The erasure time with this dosage is approximately 15 to 60 minutes using an ultraviolet lamp with a 1200 μ W/cm² power rating. The EPROM should be placed within 1 inch of the lamp tubes.

The maximum integrated dose a CAT27HC256LI EPROM can be exposed to is 7258 Wsec/cm² (one week at 1200 μ W/cm²). Exposure of the device to higher U.V. doses may cause permanent damage and loss of functionality.


CAT27HC256M [MILITARY]

CAT27HC256M - Military Temperature 32,768 x 8-BIT HIGH-SPEED CMOS EPROM

Preliminary

DESCRIPTION


The CAT27HC256M is a high speed 256K UV erasable and electrically reprogrammable EPROM ideally suited for high speed applications. Any byte can be accessed in less than 70ns making this part compatible with high performance microprocessor systems by eliminating the need for speed-robbing wait states. The Quick Pulse algorithm reduces the time required to program this chip and ensures more reliable programming. The CAT27HC256M is used in applications where fast turnaround and pattern experimentation are important requirements. The CAT27HC256LM is available in a 28-pin dual-in-line package with a transparent lid. This allows the user to expose the chip to ultraviolet light to erase the bit pattern, allowing a new pattern to be written into the device.




FEATURES

- Fast access time: 70/90/120ns
- 5V single power supply read mode
- Low current requirements: Active: 80mA max (CMOS levels) Standby: 1mA max (CMOS levels)
 - High speed programming: 100µs/byte
- TTL compatible Input/Output
- 12.5V programming voltage
- JEDEC approved 28-pin DIP and 32-pin LCC
- Electronic signature

PIN CONFIGURATION 32-PIN LCC



BLOCK DIAGRAM



FUNCTION TABLE

CAT27HC256M

[MILITARY]

Pins Mode	CE (20)	OE (22)	V _{РР} (1)	A ₀ (10)	A ₉ (24)	I/O
Read	VIL	VIL	Vcc	-	-	Dout
Output disable	VIL	ViH	Vcc	-	-	High-Z
Standby	ViH	-	Vcc	-	~	High-Z
Program	VIL	ViH	VPP	-	-	D _{IN}
Program verify	ViH	ViL	VPP	-	-	Dout
Program inhibit	ViH	ViH	VPP		-	High-Z
Signature MFG.	VIL	Vı∟	Vcc	Vı∟	V _H	31H
Signature device	VIL	Vı∟	Vcc	VIH	V _H	40H

NOTES ON THE FUNCTION TABLE

Logic Levels:	V _{IH} = TTL Logic 1 level V _{IL} = TTL Logic 0 level " - " = Logic "Do not care," V _{IH} or V _{IL}
Supply Voltage:	$V_{PP} = Programming / high-voltage$ $V_{CC} = Read / low-voltage$ $V_{H} = 12.0V \pm 0.5V$
Read:	Read mode: the content of the addressed memory byte is placed on the I/O pins O_0 to O_7
Output Disable:	Device is selected (active mode), programming is disabled and O_0 to O_7 output buffers are tristated (PMOS and NMOS drivers turned-off)
Standby:	Device is deselected, low power dissipation
Program:	Byte programming mode: logic zeros in the bit pattern driving the O_0 to O_7 data input buffers are written into the respective memory cells of the addressed byte
Program Verify:	Following a programming cycle, to verify the cell contents of the memory byte being programmed (not recommended as a normal read operation)
Program Inhibit:	CE set to logic one and OE set to logic one prevents programming and deselects the device
Signature MFG:	Signature mode with all other addresses at V_{IL} , code of IC manufacturer (Catalyst) output on I/O pins O ₀ to O ₇
Signature device:	Signature mode with all other addresses at V _{IL} , code of IC type output on I/O pins O ₀ to O ₇

PIN CAPACITANCE (T_A = 25°C, Freq = 1.0MHz)

PARAMETER	TYPICAL	MAXIMUM	CONDITIONS
Input pin capacitance C _{IN} Output pin capacitance C _{OUT} Vpp supply capacitance CVpp	4.0рF 6.0рF	6.0pF 10.0pF 25.0pF	V _{IN} = 0.0V V _{OUT} = 0.0V V _{PP} = 0.0V



CAT27HC256M [MILITARY]

ABSOLUTE MAXIMUM RATINGS

Temperature under bias					 									 	 - 65°C to +135°C
Storage temperature					 							 		 	- 65°C to +135°C
All input/output voltages (except A ₉)					 									 	- 0.5V to Vcc+0.5V
Voltage on A ₉					 									 	 - 1.0V to +14.0 V
Read supply voltage					 									 	- 1.0V to +7.0 V
Program voltage					 									 	 - 1.0V to +14.0 V
Power dissipation. $T_A = 25^{\circ}C$					 									 	1.0 W
DC short-circuit current, output pin					 										20.0 mA
Max lead solder temp., 10 seconds															
(Voltages with respect to ground)	·	-	·	•	 	-	•	•	-	•					
(**************************************															

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SUPPLY CURRENT CHARACTERISTICS (AC and DC) (T_A = Military -55°C to 125°C)

(······	 	- /	

Symbol	Parameter	Conditions	Standard	Limit
lcc	V _{CC} active current (DC)	$\overline{OE} = \overline{CE} = V_{IL}, V_{PP} = V_{CC}$ $A_0 - A_{14} = V_{IL}$	55mA	Max
Icc1	V _{CC} active current (CMOS in @ 10MHz)	Inputs conform to V_{ILC} and V_{IHC}	80mA	Max
Icc2	V _{CC} active current (TTL in @ 10MHz)	Inputs conform to AC test waveform (Fig. 1)	80mA	Max
ISB1	V _{CC} standby current (CMOS in)	CE = VIHC	45mA	Max
ISB2	V _{CC} standby current (TTL in)	CE = V _{IH}	45mA	Max

DC CHARACTERISTICS <Read Operation> (VCC = $5V \pm 10\%$, TA = Military - $55^{\circ}C$ to $125^{\circ}C$)

Symbol	Parameter	Conditions		Limits		Units
			Min.	Тур.	Max.	
lu	Input leakage current	V _{IN} = 5.5V	-	-	10	μΑ
ILO	Output leakage current	V _{OUT} = 5.5V	-	-	10	μA
IPP1	VPP leakage current	Vpp = 5.5V	-	-	10	μA
ViH	Input high level TTL		2.0	-	Vcc+0.5	v
ViL	Input low level TTL		-0.5	-	0.8	v
Vон	Output voltage high level	l _{OH} = -1.0 mA	2.4	-	-	v
Vol	Output voltage low level	I _{OL} = 4.0 mA	-	-	0.40	v
VILC	Input low level CMOS		-0.5	-	0.30	v
VIHC	Input high level CMOS		Vcc -0.5	-	Vcc +0.5	v

NOTES:

- The maximum current values are with outputs Oo to O7 unloaded.

- Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP .

CAT27HC256M [MILITARY]



AC CHARACTERISTICS <READ OPERATION> (Temperature range: Military -55°C to 125°C)

Symbol	Parameter	Vcc±5%	27HC	256-70/5	27HC	256-90/5	27HC2	56-120/5	Unit
		Vcc±10%	27HC	256-70	27HC	256-90	27HC	256-120	
			Min.	Max.	Min.	Max.	Min.	Max.	
tacc	Address acce	ess time	-	70	-	90	-	120	ns
t CE	CE to output	delay	-	70	-	90	-	120	ns
toe	OE to output	delay	-	35	-	40	-	50	ns
ton *	Output hold A	A, OE, CE	0	-	0	-	0	-	ns
tor *	OE high to ou	ut High-Z	0	35	0	40	0	50	ns

- Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer

- Input rise and fall times (10% to 90%) = 5ns

- Input pulse levels = 0.0V to 3.0V
- Input and output timing reference = 0.8V and 2.0V
- * These parameters are sampled and not 100% tested.

Fig. 1 AC Test Waveforms






Fig. 2 Output Test Load



TIMING <Read Operation>





2

DC CHARACTERISTICS < Programming Operation>

 $(T_A = 25^{\circ}C \pm 5^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
Vcc	Low-voltage supply Quick Pulse algorithm	-	6	6.25	6.5	V
Vcc	Low-voltage supply Intelligent algorithm	-	5.75	6.0	6.25	v
VPP	High-voltage supply Quick Pulse algorithm	-	12.50	12.75	13.0	۷
Vpp	High-voltage supply Intelligent algorithm	-	12.0	12.5	13.0	v
Icc _P	V _{CC} supply current Program and Verify	-	-	-	80.0	mA
lpp	VPP supply current Program Operation	-	-	-	40.0	mA
ILI	Input leakage current	$V_{IN} = 5.25V$	-	-	10.0	μA
ILO	Output leakage current	V _{OUT} = 5.25V	-	-	10.0	μA
VIL	Input Low-Level TTL	-	-0.50	-	0.80	v
Vilc	Input Low-Level CMOS	-	-0.50	-	0.30	v
Vol	Output Low-Level	I _{OL} = 4.0mA	-	-	0.40	v
ViH	Input High-Level TTL	-	2.0	-	Vcc+0.50	v
VIHC	Input High-Level CMOS	-	Vcc-0.50	-	Vcc+0.50	v
Voh	Output High level	I _{OH} = -1.0mA	2.4	-	-	٧
V _H	High-Voltage INPUT for Signature Mode(s)	(See notes below)	11.5	-	12.50	v

NOTES:

- The maximum current values are with outputs O₀ to O₇ unloaded.

- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.



AC CHARACTERISTICS <Programming Operation>

 $(\mathsf{T}_\mathsf{A} = 25^{\mathbf{o}}\mathsf{C} \ \pm 5^{\mathbf{o}}\mathsf{C})$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
tas	Address set-up time	-	2.0	-	-	μs
tOES	OE set-up time	-	2.0	-	-	μs
tDS	Data set-up time	-	2.0	-	-	μs
tan	Address hold time	-	0.0	-	-	μs
tDH	Data hold time	-	2.0	-	-	μs
tvps	VPP set-up time	-	2.0	-	-	μs
tvcs	V _{CC} set-up time	_	2.0	-	-	μs
tpw	CE pulse width Quick Pulse algorithm	-	95.0	100.0	105.0	μs
tpw	CE pulse width Intelligent algorithm	-	0.95	1.0	1.05	ms
topw	CE overprogram pulse width Intelligent algorithm	-	2.85	-	78.5	ms
tDFP	OE high to Output High-Z	-	0.0	-	130	ns
tOE	Data valid from OE	_	-	-	150	ns


NOTES:

- Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer.
- Input Rise and Fall times (10% to 90%) = 20ns.
- Input Pulse Levels = 0.0V to 3.0V.
- Input and Output Timing Reference = 0.80V and 2.0V.
- tDPF is sampled and not 100% tested.

When programming the device a 0.1 microfarad capacitor is required between V_{PP} and V_{SS} to suppress spurious voltage transients which can damage the part.

2

TIMING <Programming Operation>



CAT27HC256M [MILITARY]



Fig. 4 INTELLIGENT ALGORITHM





Fig. 5 QUICK PULSE ALGORITHM



CAT27HC256M [MILITARY]

READ OPERATION AND STANDBY MODES

Memory access for reading an address location is controlled by \overline{CE} and \overline{OE} . Chip enable \overline{CE} is used independently of all other input signals as the primary device selection. In the logic zero state (TTL level VIL), \overline{CE} powers up all inputs and enables internal circuitry. In the logic one state (CMOS level VIHC) \overline{CE} places the device in standby mode, all DC paths to ground are shut-off, and the power dissipation is reduced to a minimum. A logic one on Output Enable \overline{OE} disables the output buffers and places the output pads in a high impedance state. Assuming that the address lines A₀ to A₁₄ have been stable for a time equal to T_{ACC} - T_{OE}, the output data is available after a delay of T_{OE} from the falling edge of \overline{OE} .

SIGNATURE MODE

The Signature Mode allows one to identify the IC manufacturer and the type of the part. This mode is <u>entered</u> as a regular Read Mode by driving low the $\overrightarrow{\text{CE}}$ and $\overrightarrow{\text{OE}}$ inputs, and in addition driving the input address bit A₉ to high-voltage VH level with all other address lines at V_{IL}.

A V_{IL} on A_0 with all other addresses at V_{IL} , gives the the binary code of the IC manufacturer on outputs O_0 to O_7 .

CATALYST Code: 00110001 (31H)

A V_{IH} on A_0 with all other addresses at V_{IL} , gives the the binary code of the device type on outputs O_0 to O_7 .

27HC256 / 27HC256L Code: 0 1 0 0 0 0 0 0 (40H)

PROGRAMMING MODE

After a proper erasure operation, all bits of the EPROM are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. The programming mode is entered by raising CE and OE to a high level and bringing the low voltage supply pin (V_{CC}), followed

by the high voltage supply pin (VPP), to their respective programming levels.

After the address inputs A_0 to A_{14} and data inputs O_0 to O_7 are stabilized, \overline{CE} is switched from the logic one to logic zero state to perform the programming. The particular memory cells of the addressed byte, corresponding to the 0's of the input data bits, are then programmed.

A Program Verify cycle is performed after each byte is programmed to ensure that the zero bits have been correctly written. The byte verification cycle is initiated by keeping \overline{CE} at V_{IH} and switching \overline{OE} from V_{IH} to V_{IL}, while all other pin voltages remain unchanged. In most cases a single 100-microsecond programming cycle is sufficient to set a memory cell in the logic zero state. The Quick Pulse algorithm is recommended as the preferred device programming operation. The CAT27HC256M is also compatible with "Intelligent Programming."

The flow charts for both the algorithms are given in Fig.4 and Fig.5.

U.V. ERASURE OPERATION FOR CERDIP EPROMS

Direct exposure to fluorescent lamps such as those used in room light fixtures, can erase the CAT27HC256M EPROM in less than three years. When exposed to direct sunlight the EPROM can be erased in less than a week.

The recommended erasure procedure is to expose the CAT27HC256M EPROM to a standard ultraviolet light with a wavelength of 2537 Angstroms. The integrated dose for proper erasure is 15 Wsec/cm². The erasure time with this dosage is approximately 15 to 60 minutes using an ultraviolet lamp with a 1200 μ W/cm² power rating. The EPROM should be placed within 1 inch of the lamp tubes.

The maximum integrated dose a CAT27HC256M EPROM can be exposed to is 7258 Wsec/cm² (one week at 1200 μ W/cm²). Exposure of the device to higher U.V. doses may cause permanent damage and loss of functionality.

CAT27HC256LM - Low Power Military Temperature 32,768 x 8-BIT HIGH-SPEED CMOS EPROM Preliminary

DESCRIPTION

The CAT27HC256LM is a high speed 256K UV erasable and electrically reprogrammable EPROM ideally suited for high speed applications. Any byte can be accessed in less than 70ns making this part compatible with high performance microprocessor systems by eliminating the need for speed-robbing wait states. The Quick Pulse algorithm reduces the time required to program this chip and ensures more reliable programming. The CAT27HC256LM is used in applications where fast turnaround and pattern experimentation are important requirements. The CAT27HC256LM is available in a 28-pin dualin-line package with a transparent lid. This allows the user to expose the chip to ultraviolet light to erase the bit pattern, allowing a new pattern to be written into the device.


TOP VIEW Vpp 28 1 Vcc A12 2 27 A14 A₇ 3 26 A13 A₆ *** 4 25 A8 A₅ 5 24 A۹ A4 6 23 ** A11 A₃ 7 22 OE 8 A₂ 21 A10 A١ 9 20 CE A₀ 10 19 07 O₀ 11 18 06 Oı 12 17 O5 02 13 16 O₄ Vss 14 15 O₃

PIN CONFIGURATION 28-PIN DIP


FEATURES

- Fast access time: 70/90/120ns
- 5V single power supply read mode
 Low current requirements: Active: 80mA max (CMOS levels)
 - Standby: 1mA max (CMOS levels)
 - High speed programming: 100µs/byte
- TTL compatible Input/Output
- 12.5V programming voltage
- JEDEC approved 28-pin DIP and 32-pin LCC
- Electronic signature

PIN CONFIGURATION 32-PIN LCC



BLOCK DIAGRAM





CAT27HC256LM [LOW POWER MILITARY] SEMICONDUCTOR, INC.

FUNCTION TABLE

Pins Mode	CE (20)	OE (22)	V _{PP} (1)	A ₀ (10)	A ₉ (24)	I/O
Read	VIL	VIL	Vcc		-	Dout
Output disable	VIL	ViH	Vcc	-	-	High-Z
Standby	ViH	-	Vcc	-	-	High-Z
Program	ViL	Vін	Vpp	-	-	D _{IN}
Program verify	VIH	ViL	V _{PP}	-	-	Dout
Program inhibit	ViH	ViH	Vpp		-	High-Z
Signature MFG.	VIL	VIL	Vcc	VIL	VH	31H
Signature device	VIL	Vı∟	Vcc	ViH	VH	40H

NOTES ON THE FUNCTION TABLE

Logic Levels:	V _{IH} = TTL Logic 1 level V _{IL} = TTL Logic 0 level " - " = Logic "Do not care," V _{IH} or V _{IL}
Supply Voltage:	$V_{PP} = Programming / high-voltage$ $V_{CC} = Read / low-voltage$ $V_{H} = 12.0V \pm 0.5V$
Read:	Read mode: the content of the addressed memory byte is placed on the I/O pins O ₀ to O ₇
Output Disable:	Device is selected (active mode), programming is disabled and O_0 to O_7 output buffers are tristated (PMOS and NMOS drivers turned-off)
Standby:	Device is deselected, low power dissipation
Program:	Byte programming mode: logic zeros in the bit pattern driving the O_0 to O_7 data input buffers are written into the respective memory cells of the addressed byte
Program Verify:	Following a programming cycle, to verify the cell contents of the memory byte being programmed (not recommended as a normal read operation)
Program Inhibit:	CE set to logic one and OE set to logic one prevents programming and deselects the device
Signature MFG:	Signature mode with all other addresses at V_{IL} , code of IC manufacturer (Catalyst) output on I/O pins O ₀ to O ₇
Signature device:	Signature mode with all other addresses at V _{IL} , code of IC type output on I/O pins O ₀ to O ₇

PIN CAPACITANCE (T_A = 25°C, Freq = 1.0MHz)

PARAMETER	TYPICAL	MAXIMUM	CONDITIONS
Input pin capacitance C _{IN} Output pin capacitance C _{OUT} Vpp supply capacitance CVpp	4.0pF 6.0pF	6.0pF 10.0pF 25.0pF	$V_{IN} = 0.0V$ $V_{OUT} = 0.0V$ $V_{PP} = 0.0V$



ABSOLUTE MAXIMUM RATINGS

Temperature under bias									•					65°C to +135°C
Storage temperature														65°C to +135°C
All input/output voltages (except A ₉)														0.5V to Vcc+0.5V
Voltage on A ₉														1.0V to +14.0 V
Read supply voltage														
Program voltage														
Power dissipation, $T_A = 25^{\circ}C$														
DC short-circuit current, output pin														
Max lead solder temp., 10 seconds			•			•	•	•	•			•		. 300°C
(Voltages with respect to ground)														

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SUPPLY CURRENT CHARACTERISTICS (AC and DC) $(T_A = Military -55^{\circ}C \text{ to } 125^{\circ}C)$

Symbol	Parameter	Conditions	Low Power	Limit
lcc	V _{CC} active current (DC)	$\overline{OE} = \overline{CE} = V_{IL}, V_{PP} = V_{CC}$ $A_0 - A_{14} = V_{IL}$	40mA	Max
Icc1	V _{CC} active current (CMOS in @ 10MHz)	Inputs conform to V_{ILC} and V_{IHC}	80mA	Max
Icc2	V _{cc} active current (TTL in @ 10MHz)	Inputs conform to AC test waveform (Fig. 1)	80mA	Max
I _{SB1}	V _{cc} standby current (CMOS in)	CE = VIHC	1mA	Max
I _{SB2}	V _{CC} standby current (TTL in)	CE = VIH	3mA	Max

DC CHARACTERISTICS <Read Operation> (VCC = $5V \pm 10\%$, TA = Military $-55^{\circ}C$ to $125^{\circ}C$)

Symbol	Parameter	Conditions		Limits		Units
			Min.	Тур.	Max.	
ILI I	Input leakage current	V _{IN} = 5.5V	-	-	10	μΑ
ILO	Output leakage current	V _{OUT} = 5.5V	-	-	10	μA
IPP1	VPP leakage current	Vpp = 5.5V	-	-	10	μA
ViH	Input high level TTL		2.0	-	V _{CC} +0.5	v
ViL	Input low level TTL		-0.5	-	0.8	v
Vон	Output voltage high level	I _{OH} = -1.0 mA	2.4	-	-	v
Vol	Output voltage low level	I _{OL} = 4.0 mA	-	-	0.40	v
Vilc	Input low level CMOS		-0.5	-	0.30	v
VIHC	Input high level CMOS		Vcc -0.5	-	Vcc +0.5	V

NOTES:

- The maximum current values are with outputs O0 to O7 unloaded.

- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

CAT27HC256LM [LOW POWER MILITARY]

AC CHARACTERISTICS <READ OPERATION>

(Temperature range: Military -55°C to 125°C)

Symbol	Parameter	Vcc±5%	27HC	256-70/5	27HC	256-90/5	27HC2	56-120/5	Unit
		Vcc±10%			27HC	256-90	27HC		
			Min.	Max.	Min.	Max.	Min.	Max.	
tacc	Address acce	ess time	-	70	-	90	-	120	ns
tCE	CE to output	delay	-	70	-	90	-	120	ns
toe	OE to output	delay	-	35	-	40	-	50	ns
ton *	Output hold A	A, OE, CE	0	-	0	-	0	-	ns
tDF *	OE high to ou	ut High-Z	0	35	0	40	0	50	ns

- Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer
- Input rise and fall times (10% to 90%) = 5ns
- Input pulse levels = 0.0V to 3.0V
- Input and output timing reference = 0.8V and 2.0V
- * These parameters are sampled and not 100% tested.

Fig. 1 AC Test Waveforms






Fig. 2 Output Test Load



TIMING <Read Operation>





DC CHARACTERISTICS <Programming Operation>

 $(T_A = 25^{\circ}C \pm 5^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
Vcc	Low-voltage supply Quick Pulse algorithm	-	6	6.25	6.5	V
Vcc	Low-voltage supply Intelligent algorithm	-	5.75	6.0	6.25	V
V _{PP}	High-voltage supply Quick Pulse algorithm	-	12.50	12.75	13.0	v
Vpp	High-voltage supply Intelligent algorithm	-	12.0	12.5	13.0	V
Icc _P	V _{CC} supply current Program and Verify	-	-	-	80.0	mA
IPP	VPP supply current Program Operation	-	-	-	40.0	mA
IL)	Input leakage current	V _{IN} = 5.25V	-	-	10.0	μA
ILO	Output leakage current	V _{OUT} = 5.25V	-	-	10.0	μA
VIL	Input Low-Level TTL	-	-0.50	-	0.80	۷
Vilc	Input Low-Level CMOS	-	-0.50	-	0.30	v
Vol	Output Low-Level	I _{OL} = 4.0mA	-	-	0.40	V
ViH	Input High-Level TTL	-	2.0	-	Vcc+0.50	۷
VIHC	Input High-Level CMOS	-	Vcc-0.50	-	Vcc+0.50	۷
Vон	Output High level	I _{OH} = -1.0mA	2.4	-	-	V
VH	High-Voltage INPUT for Signature Mode(s)	(See notes below)	11.5	-	12.50	v

NOTES:

The maximum current values are with outputs O₀ to O₇ unloaded.
V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

CAT27HC256LM [LOW POWER MILITARY]



AC CHARACTERISTICS <Programming Operation>

 $(T_A = 25^{\circ}C \pm 5^{\circ}C)$

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
tas	Address set-up time	-	2.0	-	-	μs
tOES	OE set-up time	-	2.0	-	-	μs
tos	Data set-up time	-	2.0	-	-	μs
tан	Address hold time	-	0.0	-	-	μs
tDH	Data hold time	-	2.0	-	-	μs
tvps	VPP set-up time	-	2.0	-	-	μs
tvcs	V _{CC} set-up time	-	2.0	-	-	μs
tew	CE pulse width Quick Pulse algorithm	-	95.0	100.0	105.0	μs
tPW	CE pulse width Intelligent algorithm	-	0.95	1.0	1.05	ms
topw	CE overprogram pulse width Intelligent algorithm	-	2.85	-	78.5	ms
tDFP	OE high to Output High-Z	-	0.0	-	130	ns
toe	Data valid from OE	-	-	-	150	ns

NOTES:


- Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer.
- Input Rise and Fall times (10% to 90%) = 20ns.
- Input Pulse Levels = 0.0V to 3.0V.
- Input and Output Timing Reference = 0.80V and 2.0V.
- tDPF is sampled and not 100% tested.

When programming the device a 0.1 microfarad capacitor is required between V_{PP} and V_{SS} to suppress spurious voltage transients which can damage the part.



2


TIMING <Programming Operation>



CAT27HC256LM [LOW POWER MILITARY]




Fig. 4 INTELLIGENT ALGORITHM



SEMICONDUCTOR, INC.

CAT27HC256LM [LOW POWER MILITARY]

Fig. 5 QUICK PULSE ALGORITHM



2



READ OPERATION AND STANDBY MODES

Memory access for reading an address location is controlled by CE and OE. Chip enable CE is used independently of all other input signals as the primary device selection. In the logic zero state (TTL level V_{IL}), CE powers up all inputs and enables internal circuitry. In the logic one state (CMOS level V_{IHC}) CE places the device in standby mode, all DC paths to ground are shut-off, and the power dissipation is reduced to a minimum. A logic one on Output Enable OE disables the output buffers and places the output pads in a high impedance state. Assuming that the address lines A₀ to A₁₄ have been stable for a time equal to TACC - TOE, the output data is available after a delay of TOE from the falling edge of OE.

SIGNATURE MODE

The Signature Mode allows one to identify the IC manufacturer and the type of the part. This mode is entered as a regular Read Mode by driving low the $\overrightarrow{\text{CE}}$ and $\overrightarrow{\text{OE}}$ inputs, and in addition driving the input address bit A₉ to high-voltage VH level with all other address lines at V_{IL}.

A V_{IL} on A_0 with all other addresses at V_{IL} , gives the the binary code of the IC manufacturer on outputs O_0 to O_7 .

CATALYST Code: 00110001 (31H)

A V_{IH} on A_0 with all other addresses at V_{IL} , gives the the binary code of the device type on outputs O_0 to O_7 .

27HC256 / 27HC256L Code: 0 1 0 0 0 0 0 0 (40H)

PROGRAMMING MODE

After a proper erasure operation, all bits of the EPROM are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. The programming mode is entered by raising \overrightarrow{CE} and \overrightarrow{OE} to a high level and bringing the low voltage supply pin (V_{CC}), followed

by the high voltage supply pin ($V_{\rm PP}$), to their respective programming levels.

After the address inputs A_0 to A_{14} and data inputs O_0 to O_7 are stabilized, \overline{CE} is switched from the logic one to logic zero state to perform the programming. The particular memory cells of the addressed byte, corresponding to the 0's of the input data bits, are then programmed.

A Program Verify cycle is performed after each byte is programmed to ensure that the zero bits have been correctly writt<u>en</u>. The byte verification <u>cy</u>cle is initiated by keeping \overline{CE} at V_{IH} and switching \overline{OE} from V_{IH} to V_{IL}, while all other pin voltages remain unchanged. In most cases a single 100-microsecond programming cycle is sufficient to set a memory cell in the logic zero state. The Quick Pulse algorithm is recommended as the preferred device programming operation. The CAT27HC256LM is also compatible with "Intelligent Programming."

The flow charts for both the algorithms are given in Fig.4 and Fig.5.

U.V. ERASURE OPERATION FOR CERDIP EPROMS

Direct exposure to fluorescent lamps such as those used in room light fixtures, can erase the CAT27HC256LM EPROM in less than three years. When exposed to direct sunlight the EPROM can be erased in less than a week.

The recommended erasure procedure is to expose the CAT27HC256LM EPROM to a standard ultraviolet light with a wavelength of 2537 Angstroms. The integrated dose for proper erasure is 15 Wsec/cm². The erasure time with this dosage is approximately 15 to 60 minutes using an ultraviolet lamp with a 1200 μ W/cm² power rating. The EPROM should be placed within 1 inch of the lamp tubes.

The maximum integrated dose a CAT27HC256LM EPROM can be exposed to is 7258 Wsec/cm² (one week at 1200 μ W/cm²). Exposure of the device to higher U.V. doses may cause permanent damage and loss of functionality.






CAT27512 OTP 65,536 x 8-BIT ONE-TIME PROGRAMMABLE ROM

DESCRIPTION


The CAT27512 is a 65,536 x 8-bit One Time Programmable Read Only Memory (OTPROM). It is offered in both plastic DIP and PLCC packages ideally suited for high volume production. The fast access time of the CAT27512 allows it to be used in systems that utilize high performance microprocessors with no WAIT states. Two control lines eliminate bus contention in multiple bus microprocessor systems. The CAT27512 is manufactured using N-channel dual-poly silicon gate MOS technology and supplied in both 28-pin DIP and 32-pin PLCC JEDEC-approved packages.

FEATURES

- 5V single power supply
- 65,536 words x 8-bit configuration
 - Access time: 150ns max (CAT27512-15) 200ns max (CAT27512-20) 250ns max (CAT27512-25)
- Current consumption: Active: 100mA max Standby: 30 mA max
- Fully static operation
- TTL compatible Input/Output
- 8 three-state output buffers
- Compatible with Quick Pulse™ programming
- 28-pin plastic DIP and 32-pin PLCC available



PIN CONFIGURATION 32-PIN PLCC



PIN CONFIGURATION 28-PIN DIP



FUNCTION TABLE

Pins Mode	CE (20)	0E/V _{PP} (22)	Vcc (28)	Outputs
Read	VIL	VIL	+5V	Dout
Output disable	ViL	Vін	+5V	High impedance
Standby	ViH	-	+5V	High impedance
Program	VIL	12.5V	+6V	DIN
Program inhibit	VIH	12.5V	+6V	High impedance

The " - " means the value can be either $V_{I\!L}\, or\, V_{I\!H}$

ABSOLUTE MAXIMUM RATINGS

Temperature under bias		0°C ~ 70°C
Storage temperature		55°C ~ 125°C
All input/output voltages		<i>.</i> 0.6 ~ 13.5V
V _{CC} supply voltage		
Program voltage		
Power assembly voltage		1.5W
(Voltages with respect to	ound)	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



DC CHARACTERISTICS <Read Operation>

 $(V_{cc} = 5V \pm 5\%, T_{A} = 0^{\circ}C \text{ to } 70^{\circ}C)$


Symbol	Parameter	Conditions		Limits		Units
			Min.	Тур.	Max.	
ILI	Input leakage current	V _{IN} = 5.25V	-	-	10	μA
ILO	Output leakage current	V _{OUT} = 5.25V	-	-	10	μΑ
Icc1	Vcc power current (standby)	CE = VIH	-	-	35	mA
Icc2	V _{CC} power current (operation)	CE = VIL	-	-	100	mA
VIH	Input voltage "H" level	-	2.0	-	Vcc+1	V
VIL	Input voltage "L" level	-	-0.1	-	0.8	V
Vон	Output voltage "H" level	Іон = -400μА	2.4	-	-	V
VoL	Output voltage "L" level	l _{OL} = 2.1mA	-	-	0.45	V

AC CHARACTERISTICS <Read Operation>

 $(V_{CC} = 5V \pm 5\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions	2751	12-15	2751	12-20	2751	12-25	Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
tacc	Address access time	$\overline{CE} = \overline{OE}/V_{PP} = V_{IL}$	-	150	-	200	-	250	ns
t CE	CE access time	$\overline{OE}/V_{PP} = V_{IL}$	-	150	-	200	-	250	ns
tOE	OE access time	$\overline{CE} = V_{IL}$	-	70	-	70	-	100	ns
t DF	Output disable time	CE = VIL	0	55	0	55	0	60	ns

TIMING <Read Operation>







DC CHARACTERISTICS <Programming Operation> (Vcc = 5.75 - 6.5V, Vpp = $12.5V \pm 0.5V$, TA = $25^{\circ}C \pm 5^{\circ}C$)


Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
lu -	Input leakage current	V _{IN} = 5.25V	-	-	10	μΑ
Ірр	VPP power current	$\overline{CE} = V_{IL}$	-	-	50	mA
lcc	V _{CC} power current	-	-	-	100	mA
ViH	Input voltage "H" level	-	2.0	-	Vcc+1	V
VIL	Input voltage "L" level	-	-0.1	-	0.8	V
Vон	Output voltage "H" level	I _{OH} = -400µА	2.4	-	-	v
Vol	Output voltage "L" level	I _{OL} = 2.1mA	-	-	0.45	V

AC CHARACTERISTICS <Programming Operation> (V_{CC} = 5.75 - 6.5V, V_{PP} = 12.5V ± 0.5 V, T_A = 25° C $\pm 5^{\circ}$ C)

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
tas	Address set-up time	-	2	-	-	μs
tоен	OE/V _{PP} hold time	-	2	-	-	μs
tos	Data set-up time	-	2	-	-	μs
tah	Address hold time	_	0	-	-	μs
tрн	Data hold time	_	2	-	-	μs
tDFP	CE enable to output float delay	-	0	-	130	ns
tvs	VPP power set-up time	-	2	-	-	μs
tew	CE initial program pulse width	$V_{CC} = 6V \pm 0.25V$	0.95	1.0	1.05	ms
tPW	High speed initial program pulse width	V _{CC} = 6.25V ±0.25V	95	100	105	μs
topw	CE overprogram pulse width	V _{CC} = 6V ±0.25V	2.85	-	78.75	ms
tov	Data valid from CE	-	-	-	1	μs
tvR	OE/V _{PP} recovery time	-	2	-	-	μs



TIMING <Programming Operation>



Programming Mode

As shipped, all bits of the OTPROM are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. To enter the programming mode, V_{CC} and \overline{OE}/V_{PP} must be adjusted to their programming levels, and a program write pulse must be applied to the \overline{CE} pin. After the program write pulse the programmed data may be verified by enabling the outputs (\overline{OE} / $V_{PP} = V_{IL}$ and $\overline{CE} = V_{IL}$) and comparing the written data to the read data. This device is compatible with the Intelligent ProgrammingTM algorithm, and the Quick Pulse ProgrammingTM algorithm. Intelligent Programming and Quick Pulse Programming are registered trademarks of Intel Corp. [9/87]

Caution: Exceeding 14V on VPP will permanently damage the device.

2-84



CAT27010 1M-BIT (128K x 8) UV EPROM

DESCRIPTION

The CAT27010 is an ultraviolet erasable and electrically programmable read-only memory. Its fast access time provides no-wait-state operation with high performance CPU's and its large capacity is ideal for storage of both sizable portions of operating systems and application software. Two control lines eliminate bus contention in multiple bus microprocessor systems. The Quick-Pulse programming algorithm reduces the time required to program the chip and ensures more reliable programming. The CAT27010 is manufactured using N-channel dual-poly silicon gate MOS technology and is supplied in a 32-pin package.

FEATURES

- 5V single power supply
- 131,072 words x 8-bit configuration
- Access time:
 - 120ns max (CAT27010-12) 150ns max (CAT27010-15) 200ns max (CAT27010-20)
 - Power consumption: Active: 100mA max Standby: 35A max
- Fully static operation
- TTL compatible Input/Output
- One-Time Programmable option (OTP)

PIN CONFIGURATION

TOP VIEW O₀ O₁ O₇ 32 🗱 Vcc VPP PGM 31 🗱 A16 2 **Output Buffers** 30 NC A₁₅ 3 A₁₂ 4 29 A14 Memory matrix A7 5 28 A13 PGM PGM 131,072 x 8-bit 27 A₆ 6 A₈ -A₅ 7 26 🗱 A9 25 諁 CE CE A4 8 A11 Decoder OF Аз 9 24 🗱 23 OE OE A₂ 10 A10 CF A1 22 11 Input buffers Ao 12 21 07 O₀ 20 📖 O6 13 O1 14 19 **O**5 A₀ A₁ A₁₆ O2 15 18 🗱 O₄ GND 17 🎆 16 O3

BLOCK DIAGRAM

Vcc

Vpp

GND

CAT27010

Preliminary



FUNCTION TABLE

Pins Mode	CE (22)	OE (24)	PGM (31)	V рр (1)	Vcc (32)	Outputs
Read	VIL	VIL	-	-	+5V	Dout
Output disable	VIL	ViH	-	-	+5V	High impedance
Standby	Vін	-	-	-	+5V	High impedance
Program	ViL	ViH	ViL	+12.75V	+6.25V	Din
Program verify	VIL	VIL	VIH	+12.75V	+6.25V	Dout
Program inhibit	ViH	-	-	+12.75V	+6.25V	High impedance

The " - " means the value can be either V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS

Temperature under bias	
Storage temperature	55°C ~ 125°C
All input/output voltages	0.6V ~ 13.5V
Vout	0.6V ~ 7V
Vcc supply voltage	0.6V~ 7V
Program Voltage	0.6V ~ 14V
Power assembly voltage	1.5W
(Voltages with respect to ground)	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

MEASUREMENT CONDITIONS

Input pulse level Input timing reference level Output load Output timing reference level 0.45V and 2.4V 0.8V and 2.0V 1TTL gate + 100pF 0.8V and 2.0V

PROGRAMMING MODE

As shipped, all bits of the EPROM are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. To enter the programming mode, V_{CC} and V_{PP} must be adjusted to their programming levels, and a program write pulse must be applied to the PGM pin. After the program write pulse, the programmed data may then be verified by enabling the outputs ($\overline{OE} = \overline{CE} = V_{IL}$), then comparing the written data to the read data. This device is compatible with the Intelligent Programming[™] algorithm, and the Quick Pulse Programming and Quick Pulse Programming are registered trademarks of Intel Corp. [9/87]



CAT27010


DC CHARACTERISTICS <Read Operation> (Vcc = $5V \pm 5\%$, T_A = 0° C to 70° C)

Symbol	Parameter	Conditions		Limits		Unit
-			Min.	Тур.	Max.	
lu	Input leakage current	$V_{IN} = 5.25V$	-	-	10	μA
Ilo	Output leakage current	V _{OUT} = 5.25V	-	-	10	μΑ
Icc1	V _{CC} power current (standby)	CE = VIH	-	-	35	mA
ICC2	Vcc power current (operation)	$\overline{CE} = V_{IL}$	-	-	100	mA
ViH	Input voltage "H" level	-	2.0	-	Vcc+1	V
VIL	Input voltage "L" level	-	-0.1	-	0.8	v
Vон	Output voltage "H" level	іон = -400μА	2.4	-	-	V
Vol	Output voltage "L" level	lo _L = 2.1mA	-	-	0.45	v
Ipp	Program power current	VPP = VCC	-	-	10	μА

AC CHARACTERISTICS <Read Operation> (Vcc = $5V \pm 5\%$, T_A = 0° C to 70° C)

Symbol	Parameter	Conditions	27010-12 2		2701	27010-15		10-20	Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
tacc	Address access time	$\overline{CE} = \overline{OE} = V_{IL}$	-	120	-	150	-	200	ns
t CE	CE access time	$\overline{OE} = V_{IL}$	-	120	-	150	-	200	ns
toe	OE access time	$\overline{CE} = V_{IL}$	-	50	-	60	-	70	ns
tDF	Output disable time	$\overline{CE} = V_{IL}$	0	40	0	50	0	55	ns

TIMING <Read Operation>







DC CHARACTERISTICS <Programming Operation> (Vcc = $6.25V \pm 0.25V$, Vpp = $12.75V \pm 0.25V$, T_A = $25^{\circ}C \pm 5^{\circ}C$)

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
lu	Input leakage current	$V_{IN} = 5.25V$	-	-	10	μΑ
lpp	VPP power current	$\overline{CE} = \overline{PGM} = V_{IL}$	-	-	50	mA
lcc	V _{CC} power current	-	-	-	100	mA
Viн	Input voltage "H" level	-	2.0	-	Vcc+1	V
VIL	Input voltage "L" level	-	-0.1	-	0.8	V
Vон	Output voltage "H" level	Iон = -400µА	2.4	-	-	V
Vol	Output voltage "L" level	l _{OL} = 2.1mA	-	-	0.45	V

AC CHARACTERISTICS <Programming Operation> (Vcc = $6.25V \pm 0.25V$, Vpp = $12.75V \pm 0.25V$, T_A = $25^{\circ}C \pm 5^{\circ}C$)

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
tas	Address set-up time	-	2	-	-	μs
tOES	OE set-up time	-	2	-	-	μs
tDS	Data set-up time	-	2	-	-	μs
tан	Address hold time	-	0	-	-	μs
tон	Data hold time	-	2	-	-	μs
tDFP	Output enable to output float delay	-	0	-	130	ns
tvs	VPP power set-up time	-	2	-	-	μs
tew	Intelligent program pulse width	$V_{CC} = 6V \pm 0.25$	0.95	1.0	1.05	ms
	Quick-pulse program pulse width	$V_{CC} = 6.25 V \pm 0.25$	95	100	105	μs
topw	PGM overprogram pulse width	$V_{CC} = 6V \pm 0.25$	2.85	-	78.75	ms
tces	CE set-up time	-	2	-	-	μs
tOE	Data valid from \overline{OE}	-	-	-	150	ns


These specifications may be changed without notification.

CAT27010

2



TIMING <Programming Operation>



Caution: Exceeding 14V on VPP may permanently damage the device.

* Note: V_{CC} = 6.25V ± 0.25V; V_{PP} = 12.75V ± 0.25V for Quick Pulse Programming ™ V_{CC} = 6.00V ± 0.25V; V_{PP} = 12.50V ± 0.50V for Intelligent Programming ™



CAPACITANCE

 $(T_A = 25^{\circ}C, F = 1MHz)$

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
CIN	Input capacitance	V _{IN} = 0V	-	4	6	pF
Соит	Output capacitance	V _{OUT} = 0V	-	8	12	pF

NOTES



CAT27C210 1 M-BIT (64K x 16) CMOS UV EPROM

DESCRIPTION

The CAT27C210 is a 1,048,576 bit high-speed UV erasable EPROM featuring low power CMOS operation, 16 three-state output buffers, and a charge-pump circuit to raise the EPROM cell's gate voltage during programming. Two control lines eliminate bus contention in microprocessor systems. The CAT27C210 is packaged in a 40 pin CERDIP (a plastic OTP) or a 44 pin PLCC (OTP).


PIN CONFIGURATIONS

40-Pin DIP

VPP	1	\bigcirc	40	Vcc
CE	2		39 🜌	PGM
O15	3		38 🗱	NC
014	2 4		37 · 🗱	A15
O13	💹 5		36 🜌	A14
O ₁₂	8		35 🗱	A13
O ₁₁	2 7		34 🔯	A ₁₂
O10	8		33 🜌	A11
Og	8 9	_	32 📓	A10
O8	🖾 10	$ \land$	31 🕅	
Gnd	💹 11		· • •	Gnd
07	2 12	\smile	29 🛛	
06	13		28	
05	14		27 📓	
O₄	🖾 15		26 🖉	
O3	16		25 🖉	-
O2	1 7		24	
01	18		23	A2
<u>Oo</u>	19		22	A1
ŌĒ	20		21	Ao
	L			

FEATURES


- Fast read access time: 150ns max
- Low CMOS power dissipation: Active: 50mA max Standby: 100µA max
- 16 three state output buffers
- ESD protection greater than 2000V
- 65,536 words x 16 bits configuration
- TTL compatible input/output
- One-Time-Programmable option
- Pin/functional equivalent to Intel 27210
- 40 pin plastic DIP (OTP), 40 pin CERDIP, or 44 pin Plastic Leaded Chip Carrier (OTP) available.
- Compatible with Quick Pulse[™] programming
- Single 5V ± 10% power supply







BLOCK DIAGRAM



PIN NAMES

A0 - A15	Address inputs
O0 - O15	Data outputs
CE	Chip enable
OE	Output enable
PGM	Write enable
Vcc	Read voltage supply
Vss	Ground
VPP	Program voltage supply

CAPACITANCE

(T_A= 25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
Соит	Output capacitance	V _{OUT} = 0V	10	pF
Cin	Input capacitance	V _{IN} = 0V	6	pF
Сурр	VPP supply capacitance	VPP = 0V	25	рF

Note: These parameters are periodically sampled and are not 100% tested.

FUNCTION TABLE

Pins Mode	Vpp	CE	ŌĒ	PGM	A0	A9	I/O
Read	Vcc	VIL	ViL	-	-	-	DOUT
Output disable	Vcc	VIL	ViH	-	-	-	HI Z
Standby	Vcc	ViH	-	-	-	-	HI Z
Program	VPP	VIL	ViH	VIL	-	-	Din
Program verify	Vpp	VIL	VIL	ViH	-	-	Dout
Program inhibit	VPP	ViH	-	-	-	-	HI Z
Signature MFG	Vcc	VIL	VIL	-	VIL	VID	0031H
Signature device	Vcc	VIL	VIL	-	ViH	VID	0007H

SEMICONDUCTOR, INC.

The " - " means the values can be either $V_{I\!L}$ or $V_{I\!H}$

NOTES:

Logic levels	V _{IH} = TTL logic 1 level.
	VIL = TTL logic 0 level
Supply voltage	VPP = programming (high V)
	V _{ID} = signature voltage (high V)
Read	Read mode, the content of the addressed memory word is placed
	on the I/O pins O_0 to O_{15}
Output disable	Device is selected (active mode), programming is disabled and
	O ₀ to O ₁₅ output buffers are tri-stated (PMOS and NMOS drivers are turned off)
Standby	Device is deselected, low power dissipation.
Program	Word programming mode, logic zeros in the bit pattern driving the
	O_0 to to O_{15} input buffers are written into the respective memory cells of the addressed word.
Program verify	Following a programming cycle, to verify the cell contents of the
	memory word being programmed (not recommended as normal read operation)
Program inhibit	CE set to logic 1 level prevents programming and deselects the
·	device.
Signature MFG	Signature mode, code of IC manufacturer output on I/O pins O_0 to
	O ₁₅
Signature Device	Signature mode, code of IC type output on I/O pins O_0 to O_{15}





ABSOLUTE MAXIMUM RATINGS *

Storage temperature
Voltage on A9
-
D.C. output current, short-curcuit
Program supply voltage VPP
Read supply voltage V _{CC}
Max power dissapation (T _A = 25 ^o C)
Max lead soldering temp (10 seconds)
(Voltage with respect to ground)

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



READ OPERATION AND STANDBY MODES

Memory access for reading an address location is controlled by \overline{CE} and \overline{OE} . Chip enable \overline{CE} is used independently of all other input signals as the primary device selection. In the logic 0 state (TTL level V_{IL}), \overline{CE} powers up all input and sensitive internal circuitry. In the logic 1 state (TTL level V_{IL}), \overline{CE} places the device in standby mode, all DC paths to ground are shut-off and the power dissipation is reduced to a minimum. A logic 1 on the output enable \overline{OE} (output enable) disables the output buffers and places the output pads in a high impedance state. Assuming that the address lines A₀ to A₁₅ have been stable for a time equal to tACC - tOE, the output data is available after a delay of tOE from the falling edge of \overline{OE} .

SIGNATURE MODE

The signature mode allows the programmer to identify the manufacturer and the type of the part. This mode is entered as a regular READ mode by driving low the \overline{CE} and \overline{OE} inputs, in addition to driving the input address bit A₉ to high voltage V_{IH} level.

A logic low level (VIL) on the address pin A₀ outputs on O₀ to O₁₅ the binary code of the IC manufacturer.

CATALYST Code: 0000 0000 0011 0001 (0031H)

A logic high level (V_{IH}) on the address pin A_0 outputs the device type on O_0 to O_{15}

Device type: 0000 0000 0000 01110 (007H)

AC CHARACTERISTICS <READ OPERATION>

 $T_A = 0^{\circ}C$ to $70^{\circ}C$


Symbol	Parameter	Vcc±5%	27C2	10-15/5	27C2	10-17/5	27C2	10-20/5	27C2	10-25/5	Unit
		Vcc±10%	27C	210-15	27C	210-17	27C	210-20	27C	210-25	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
tacc	Address a	ccess time	-	150	-	170	-	200	-	250	ns
tCE	CE to out	out delay	-	150	-	170	-	200	-	250	ns
toe	OE to out	out delay	-	60	-	70	-	80	-	100	ns
tDF	OE high to	o out High-Z	-	35	-	40	-	50	-	60	ns

NOTES:






AC TESTING IN/OUT WAVEFORM



AC TEST LOAD CIRCUIT



DC CHARACTERISTICS <Read and Standby Modes>

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$


Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
Icc1	V _{CC} active current (CMOS)	f = DC to 5MHz			50	mA
ICC2	V _{CC} active current (TTL)	f = DC to 5MHz			60	mA
ISB1	V _{CC} current (standby, TTL)	CE = VIH			1	mA
I _{SB2}	V _{CC} current (standby, CMOS)	CE = VIH			100	μA
ILI	Input load current	V _{IN} = 5.5V			1.0	μΑ
ΙLO	Output leakage current	V _{OUT} = 5.5V			1.0	μA
VIH	High level input voltage TTL		2.0		V _{CC} +0.5	v
ViHC	High level input voltage CMOS		Vcc -0.5		Vcc +0.5	v
VIL	Low level input voltage TTL		-0.5		0.8	V
Vilc	Low level input voltage CMOS		-0.5		0.3	v
V _{OH}	High level output voltage	l _{OH} = -400µА	2.4			v
VoL	Low level output voltage	I _{OL} = 2.1mA			0.4	v
IPP	VPP load current (READ)	Vpp = 5.5V			1.0	μΑ

The maximum current values are with outputs O0 to O15 unloaded.

 V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .



AC TIMING <Read Operation>



Programming Mode

As shipped, all the bits of the CAT27C210 are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. To enter the programming mode, V_{CC} and V_{PP} must be adjusted to their programming levels, CE pulled to V_{IL}, and a program write pulse applied to the PGM pin. After the program write

pulse, the programmed data may then be verified by enabling the outputs ($\overline{OE}=V_{IL}$, $\overline{CE}=V_{IL}$, and $\overline{PGM}=V_{IH}$), then comparing the written data to the read data. This device is compatible with the IntelligentTM and the Quick Pulse ProgrammingTM algorithms. Intelligent Programming and Quick Pulse Programming are registered trademarks of Intel Corp.[9/87]

CAUTION: Exceeding 14V on the VPP pin may permanently damage the device.



DC CHARACTERISTICS < Programming Mode>

 $(V_{CC} = +5V \pm 10\%, T_A = 25^{\circ}C \pm 5^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
Vcc	Low voltage supply Quick Pulse program		6.0		6.5	v
Vcc	Low voltage supply Intelligent program		5.75		6.25	v
Vpp	High voltage supply Quick Pulse program		12.5		13.0	v
Vpp	High voltage supply Intelligent program		12.0		13.0	۷
Ісср	V _{CC} current, program + verify	see note			45	mA
İPP	VPP current, program operation				40	mA
lu	Input load current	V _{IN} = 5.5V			1.0	μA
ILO	Output leakage current	V _{OUT} = 5.5V			1.0	μA
VIL	Input low level TTL		-0.5		0.8	v
VILC	Input low level CMOS		-0.5		0.3	v
Vol	Output low level	I _{OL} = 2.4			0.45	v
ViH	Input high level TTL		2.0		Vcc+0.5	v
VIHC	Input high level CMOS		Vcc-0.5		Vcc+0.5	v
Vон	Output high level	I _{OH} = -400µА	2.4			V
ViD	A9 signature level		11.5		12.5	۷

NOTES:

- The maximum current values are with outputs O0 to O15 unloaded.

- V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.



AC CHARACTERISTICS < Programming>


 $(T_A = 25^{\circ}C \pm 5^{\circ}C)$

Symbol	Parameter	Conditions	Min.	Limits Typ.	Max.	Unit
tas	Address set-up time		2.0	190.	inax.	μs
toes	OE set-up time	Input rise and fall times:	2.0			μs
tos	Data set-up time	10%-90% = 20ns Input pulse levels:	2.0			μs
tan	Address hold time	0.45 to 2.4V	0.0			μs
tон	Data hold time	Input timing reference level: 0.8 to 2.0V	2.0			μs
tCES	CE set-up time	Output timing reference	2.0			μs
tvps	VPP set-up time		2.0			μs
tvcs	V _{CC} set-up time		2.0			μs
•	PGM pulse width, Intelligent Pgm.		0.95	1.0	1.05	ms
tpw	PGM pulse width, Quick Pulse Pgm.		0.95	100	105	μs
topw	PGM-overprogram pulse-Intelligent Pgm		2.85	-	78.5	ms
toe	Data valid from OE		-		130	ns
tDFP	OE high to output High-Z		-		150	ns

NOTE:

Output floating (OUTPUT High-Z) is defined as the state where the external data line is no longer driven by the output buffer. t_{DF} and t_{DFP} are measured with the switch in position "A" when DUT output starts at logic "0." t_{DF} and t_{DFP} are measured with the switch in position "B" when the DUT output starts at logic "1."


Figure 2. tDF and tDFP High-Z TEST LOAD CIRCUIT







AC TIMING < Programming Operation>



NOTE: When programming the device a 0.1 microfarad capacitor is required between V_{PP} and V_{SS} to suppress spurious voltage transients which can damage the part.



SECTION 3

E²PROMS - Parallel & Serial

COMMERCIAL TEMPERATURE RANGE

CAT28C16A		16K bit	(2Kx8)	3-1
CAT28C17A		16K bit	(2Kx8)	3-17
CAT28C64A		64K bit	(8Kx8)	3-33
CAT28C65A		64K bit	(8Kx8)	3-41
CAT28C256		256K bit	(32Kx8)	3-49
CAT33C104	3 Volt Only	4K bit	(256x16 or 512x8)	3-51
CAT33C204	3 Volt Only	4K bit	(256x16 or 512x8)	3-57
CAT35C102		2K bit	(128x16 or 256x8)	3-65
CAT35C104		4K bit	(256x16 or 512x8)	3-89
CAT35C202		2K bit	(128x16 or 256x8)	3-113
CAT35C204		4K bit	(256x16 or 512x8)	3-137
CAT59C11		1K bit	(64x16 or 128x8)	3-153
CAT59C11A		1K bit	(64x16 or 128x8)	3-161
CAT93C46		1K bit	(64x16 or 128x8)	3-185
CAT93C46A		1K bit	(64x16)	3-209

HIGH ENDURANCE

CAT35C102H 2K bit (128x16 or 256x8) 3	-73
CAT35C104H 4K bit (256x16 or 512x8) 3	-97
CAT35C202H 2K bit (128x16 or 256x8) 3	-121
CAT35C204H 4K bit (256x16 or 512x8) 3	-145
CAT59C11H 1K bit (64x16 or 128x8) 3	-169
CAT93C46H 1K bit (64x16 or 128x8) 3	-193
CAT93C46AH 1K bit (64x16) 3	-217

INDUSTRIAL TEMPERATURE RANGE

CAT28C16A1	16K bit	(2Kx8)	3-9
CAT28C17A1	16K bit	(2Kx8)	3-25
CAT35C1021	2K bit	(128x16 or 256x8)	3-81
CAT35C1041	4K bit	(256x16 or 512x8)	3-105
CAT35C2021	2K bit	(28x16 or 256x8)	3-129
CAT59C111	1K bit	(64x16 or 128x8)	3-177
CAT93C461	1K bit	(64x16 or 128x8)	3-201
CAT93C46A I	1K bit	(64x16)	3-225





CAT28C16A 2K x 8 BIT CMOS E²PROM

DESCRIPTION


The CAT28C16A is a fast, low power, 5V-only CMOS E²EPROM requiring a simple interface for in-system programming.

On-chip address and data latches, self-timed write cycle with auto-erase and Vcc power up/down write protection eliminate additional timing and protection hardware. Data polling is provided to allow the user to minimize write cycle time.

The CAT28C16A is fabricated in reliable floating gate CMOS technology. It is designed for up to 10,000 write cycles and 10 years data retention.

FEATURES


- Access time: 200ns
 - Low CMOS power: Active: 25mA max Standby: 100µA max
- 5V-only operation
 - Simple write operation:
 - On-chip address and data latches Self-timed write cycle with auto-erase Data polling Power up/down write protection
- Fast write cycle time 10ms max byte write
- Reliable floating gate CMOS technology
- JEDEC approved 24-pin DIP, Small Outline, and 32-pin PLCC packages available
- Power-up inadvertent write protection



PIN CONFIGURATION

24-Pin DIP and S.O.


32-Pin PLCC







BLOCK DIAGRAM



PIN NAMES

A0 - A10	D Address inputs
I/O ₀ - I/	O7 Data inputs/outputs
CE	Chip enable
OE	Output enable
WE	Write enable
Vcc	+5V
Vss	Ground

CAPACITANCE

$(T_{A} = 25^{\circ}C)$	f = 1.0MHz,	$V_{CC} = 5V$)
-------------------------	-------------	-----------------

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
C _{I/O}	Input/Output capacitance	V _{I/O} = 0V	10	pF
CiN	Input capacitance	V _{IN} = 0V	6	pF

Note: These parameters are periodically sampled and are not 100% tested.

SEMICONDUCTOR, INC.

ABSOLUTE MAXIMUM RATINGS *

Temperature under bias	40°C to +85°C
Storage temperature	65°C to +150°C
Voltage on any input pin relative to VSS	0.5 to +7V
Voltage on any output pin relative to V _{SS}	0.5 to V _{CC} +0.5V
D.C. output current	ōmA

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, CAT2816A T_A = 0^{\circ}C to +70^{\circ}C)$

Symbol	Parameter	Conditions	Limits		Conditions Limits			Unit
			Min.	Тур.	Max.			
lcc	V _{CC} current (operating, TTL)	$\overline{CE} = \overline{OE} = V_{IL}$, f=6.7MHz, all I/O's = open			35	mA		
lccc	V_{CC} current (operating, CMOS)	CE=OE=V _{ILC*} , f=6.7MHz, all I/O's = open			25	mA		
I _{SB}	V _{CC} current (standby, TTL)	CE=V⊮ All I/O's open			1	mA		
ISBC	V _{CC} current (standby, CMOS)	CE=V _{IHC**} All I/O's open			100	μA		
ILI	Input leakage current	$V_{IN} = GND$ to V_{CC}			10	μA		
ILO	Output leakage current	$V_{OUT} = GND \text{ to } V_{CC},$ $\overline{CE} = V_{IH}$			10	μA		
VIH	High level input voltage		2.0		Vcc +1	v		
VIL	Low level input voltage		-0.3		0.8	v		
Vон	High level output voltage	Іон = -400μА	2.4			v		
Vol	Low level output voltage	I _{OL} = 2.1mA			0.4	v		
Vwi	Vcc trip voltage for write protection		3.0	3.5		v		

NOTE:

* $V_{ILC} = -0.3V$ to +0.3V** $V_{IHC} = V_{CC} - 0.3V$ to $V_{CC} + 1.0V$





MODE SELECTION

Mode	CE	WE	ŌĒ	I/O	Power
Read	L	Н	L	Dout	ACTIVE
Byte write	L	~~-	н	DIN	ACTIVE
Standby and write inhibit	Н	X	х	High-Z	STANDBY
Write inhibit	х	х	L		
Write inhibit	х	н	х		
Chip erase	L	L	12V	High-Z	ACTIVE

AC CHARACTERISTICS - TEST CONDITIONS

Parameter	Conditions
Input pulse level	0.4 to 2.4V
Input rise and fall times	10ns
Input/output timing reference level	'0' = 0.8V, '1' = 2.0V
Output load	C _L = 100pF, 1 TTL gate

AC CHARACTERISTICS <Read Cycle>

(CAT2816A T_A = 0°C to +70°C, V_{CC} = +5V ±10%)

Symbol	Parameter	28C1	28C16A-20	
tRC	Read cycle time	200		ns
tCE	CE access time		200	ns
taa	Address access time		200	ns
tοε	OE access time		80	ns
t∟z	CE low to active output	10		ns
toLz	OE low to active output	10		ns
tHZ	CE high to high-Z output	10	55	ns
tонz	OE high to high-Z output	10	55	ns
tон	Output hold from address change	20		ns




AC CHARACTERISTICS <Write Cycle>

(CAT2816A T_A = 0° C to +70°C, V_{CC} = +5V ±10%)

Symbol	Parameter	28C1	28C16A-20		
		Min.	Max.		
twc	Write cycle time		10	ms	
tas	Address setup time	10		ns	
tан	Address hold time	100		ns	
tcs	Write setup time	0		ns	
tсн	Write hold time	0		ns	
tcw •	CE pulse time	150		ns	
toes, toeh	\overline{OE} setup time, \overline{OE} hold time	15		ns	
twp +	WE pulse width	150		ns	
tDL	Data latch time	50		ns	
tDS	Data setup time	50		ns	
tон	Data hold time	10		ns	
tinit	Write inhibit period after power-up	5	20	ms	

NOTE: * A write pulse of less than 20ns duration will not initiate a write cycle.


TIMING <Read Cycle>








TIMING < WE Controlled Write Cycle>



TIMING < CE Controlled Write Cycle>





PIN DESCRIPTIONS

ADDRESSES (Ao-A10)

The Address inputs are used to select an 8-bit memory location during read and write cycles.

CHIP ENABLE (TE)

The Chip Enable input must be held LOW to enable read and write cycles. When CE is held HIGH, the device is deselected and power consumption is reduced to the standby level.

OUTPUT ENABLE (OE)

The Output Enable input, in conjunction with \overline{CE} , determines whether the device outputs are high impedance, or output data during a read cycle.

DATA IN/DATA OUT (I/Oo-I/O7)

Data is output to the IO pins during a read cycle, and written into the device from the IO pins during a write cycle.

WRITE ENABLE (WE)

The Write Enable input, in conjunction with \overline{CE} and \overline{OE} , initiates a write cycle.

DEVICE OPERATION

READ

Device data is output to the data bus when both \overline{OE} and \overline{CE} are LOW. The data bus is high impedance when either \overline{CE} or \overline{OE} go HIGH. This 2-line control architecture can be used to eliminate bus contention in a system environment.

BYTE WRITE

A write cycle is initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. Both \overline{CE} and \overline{WE} controlled write cycles can be executed, i.e., the address is latched on the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last, while data is latched on the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and times itself to completion.

DATA POLLING

Data polling is provided to indicate the completion of a byte write cycle. Once a byte write cycle is in-

itiated, attempting to read the last byte written will output the complement of that data on I/O_7 (I/O_0 - I/O_6 are indeterminate) until the programming cycle is complete. Upon completion of the self-timed byte write cycle all I/Os will output true data during a read cycle.

FALSE WRITE PROTECTION

(I) The CAT28C16AI has an on-chip V_{CC} sense circuit which disables the internal write circuitry whenever V_{CC} is less than 3.0V.

(2) During power-up, write operations are inhibited for 5ms to 20ms after V_{CC} reaches 3.0V. Read cycles are not affected during this initialization-period.




(3) Write cycles are inhibited if \overline{OE} is LOW, or \overline{CE} or WE are HIGH.

(4) A write pulse of less than 20ns duration will not initiate a write cycle.

CHIP ERASE

The entire memory can be set to 1's by setting \overline{CE} LOW, \overline{OE} to 12V, and pulsing \overline{WE} LOW for 10ms.





CAT28C16AI - Industrial Temperature 2K x 8 BIT CMOS E²PROM

DESCRIPTION

PIN CONFIGURATION

24-Pin DIP and S.O.

The CAT28C16AI is an industrial temperature, fast, low power, 5V-only CMOS E^2 EPROM requiring a simple interface for in-system programming.


On-chip address and data latches, self-timed write cycle with auto-erase and V_{CC} power up/down write protection eliminate additional timing and protection hardware. Data polling is provided to allow the user to minimize write cycle time.

The CAT28C16AI is fabricated in reliable floating gate CMOS technology. It is designed for up to 10,000 write cycles and 10 years data retention.


FEATURES

-

- Access time: 200ns
- Low CMOS power: Active: 25mA max Standby: 100µA max
- 5V-only operation
 - Simple write operation: On-chip address and data latches <u>Self-timed</u> write cycle with auto-erase Data polling Power up/down write protection
- Fast write cycle time 10ms max byte write
- $\blacksquare \quad \text{Operating Range } -40^{\circ}\text{C to } 80^{\circ}\text{C}$
- Reliable floating gate CMOS technology
- JEDEC approved 24-pin DIP,Small Outline, and 32-pin PLCC packages available
- Power-up inadvertent write protection



32-Pin PLCC










BLOCK DIAGRAM



PIN NAMES

Ao - A10	Address inputs
1/O ₀ - 1/O7	Data inputs/outputs
CE	Chip enable
OE	Output enable
WE	Write enable
Vcc	+5V
Vss	Ground

CAPACITANCE

(T_A = 25°C, f = 1.0MHz, V_{CC} = 5V)

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
C _{I/O}	Input/Output capacitance	V _{I/O} = 0V	10	pF
Cin	Input capacitance	V _{IN} = 0V	6	pF

Note: These parameters are periodically sampled and are not 100% tested.



ABSOLUTE MAXIMUM RATINGS *

Temperature under bias	C to +85°C
Storage temperature	C to +150⁰C
Voltage on any input pin relative to Vss	to +7V
Voltage on any output pin relative to VSS	to V _{CC} +0.5V
D.C. output current	۱

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, CAT2816AI T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
lcc	V _{CC} current (operating, TTL)	$\overline{CE} = \overline{OE} = V_{IL}$, f=6.7MHz, all I/O's = open			35	mA
lccc	V _{CC} current (operating, CMOS)	CE=OE=V _{ILC*} , f=6.7MHz, all I/O's = open			25	mA
I _{SB}	Vcc current (standby, TTL)	CE=V⊮ All I/O's open			1	mA
ISBC	Vcc current (standby, CMOS)	¯CE=V _{IHC**} All I/O's open			100	μA
lu	Input leakage current	$V_{IN} = GND$ to V_{CC}			10	μA
llo	Output leakage current	$V_{OUT} = GND \text{ to } V_{CC},$ $\overline{CE} = V_{IH}$			10	μA
ViH	High level input voltage		2.0		V _{CC} +1	v
VIL	Low level input voltage		-0.3		0.8	×
Voн	High level output voltage	I _{OH} = -400µА	2.4			v
VoL	Low level output voltage	l _{OL} = 2.1mA			0.4	v
Vwi	Vcc trip voltage for write protection		3.0	3.5		v

NOTE:

* V_{ILC} = -0.3V to +0.3V ** V_{IHC} = V_{CC} - 0.3V to V_{CC} + 1.0V





MODE SELECTION

Mode	CE	WE	ŌĒ	I/O	Power
Read	L	н	L	Dout	ACTIVE
Byte write	L	~~	Н	DIN	ACTIVE
Standby and write inhibit	Н	Х	х	High-Z	STANDBY
Write inhibit	Х	х	L		
Write inhibit	х	н	×		
Chip erase	L	L	12V	High-Z	ACTIVE

AC CHARACTERISTICS - TEST CONDITIONS

Parameter	Conditions
Input pulse level	0.4 to 2.4V
Input rise and fall times	10ns
Input/output timing reference level	'0' = 0.8V, '1' = 2.0V
Output load	C _L = 100pF, 1 TTL gate

AC CHARACTERISTICS <Read Cycle>

(CAT2816AI $T_A = -40^{\circ}$ C to +85°C, V_{CC} = +5V ±10%)

Symbol	Parameter	28C10	6A-20	Units
tRC	Read cycle time	200		ns
tCE	CE access time		200	ns
taa	Address access time		200	ns
toe	OE access time		80	ns
t∟z	CE low to active output	10		ns
tolz	OE low to active output	10		ns
tHZ	CE high to high-Z output	10	55	ns
tонz	OE high to high-Z output	10	55	ns
tон	Output hold from address change	20		ns




AC CHARACTERISTICS <Write Cycle>

(CAT2816AI T_A = - 40°C to +85°C, V_{CC} = +5V \pm 10%)

Symbol	Parameter	28C1	6A-20	Units
		Min.	Max.	
twc	Write cycle time		10	ms
tas	Address setup time	10		ns
tan	Address hold time	100		ns
tcs	Write setup time	0		ns
tсн	Write hold time	0		ns
tcw・	CE pulse time	150		ns
toes, toeh	\overline{OE} setup time, \overline{OE} hold time	15		ns
twp +	WE pulse width	150		ns
toL	Data latch time	50		ns
tos	Data setup time	50		ns
tон	Data hold time	10		ns
tinit	Write inhibit period after power-up	5	20	ms

NOTE: * A write pulse of less than 20ns duration will not initiate a write cycle.


TIMING <Read Cycle>








TIMING < WE Controlled Write Cycle>



TIMING < CE Controlled Write Cycle>



SEMICONDUCTOR, INC.

PIN DESCRIPTIONS

ADDRESSES (Ao-A10)

The Address inputs are used to select an 8-bit memory location during read and write cycles.

CHIP ENABLE (CE)

The Chip Enable input must be held LOW to enable read and write cycles. When \overline{CE} is held HIGH, the device is deselected and power consumption is reduced to the standby level.

OUTPUT ENABLE (OE)

The Output Enable input, in conjunction with \overline{CE} , determines whether the device outputs are high impedance, or output data during a read cycle.

DATA IN/DATA OUT (I/Oo-I/O7)

Data is output to the I/O pins during a read cycle, and written into the device from the I/O pins during a write cycle.

WRITE ENABLE (WE)

The Write Enable input, in conjunction with \overline{CE} and \overline{OE} , initiates a write cycle.

DEVICE OPERATION

READ

Device data is output to the data bus when both \overline{OE} and \overline{OE} are LOW. The data bus is high impedance when either \overline{CE} or \overline{OE} go HIGH. This 2-line control architecture can be used to eliminate bus contention in a system environment.

BYTE WRITE

A write cycle is initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. Both \overline{CE} and \overline{WE} controlled write cycles can be executed, i.e., the address is latched on the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last, while data is latched on the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and times itself to completion.

DATA POLLING

Data polling is provided to indicate the completion of a byte write cycle. Once a byte write cycle is initiated, attempting to read the last byte written will output the complement of that data on I/O_7 (I/O_0 - I/O_6 are indeterminate) until the programming cycle is complete. Upon completion of the self-timed byte write cycle all I/Os will output true data during a read cycle.

FALSE WRITE PROTECTION

(I) The CAT28C16AI has an on-chip V_{CC} sense circuit which disables the internal write circuitry whenever V_{CC} is less than 3.0V.

(2) During power-up, write operations are inhibited for 5ms to 20ms after V_{CC} reaches 3.0V. Read cycles are not affected during this initialization-period.




(3) Write cycles are inhibited if \overline{OE} is LOW, or \overline{CE} or \overline{WE} are HIGH.

(4) A write pulse of less than 20ns duration will not initiate a write cycle.

CHIP ERASE

The entire memory can be set to 1's by setting \overline{CE} LOW, \overline{OE} to 12V, and pulsing \overline{WE} LOW for 10ms.





CAT28C17A 2K x 8 BIT CMOS E²PROM

DESCRIPTION

The CAT28C17A is a fast, low power, 5V-only CMOS E^2 PROM requiring a simple interface for insystem programming.

On-chip address and data latches, self-timed write cycle with auto-erase and V_{CC} power up/down write protection eliminate additional timing and protection hardware. Data polling and a RDY/BUSY pin are provided to allow the user to minimize write cycle time.

The CAT28C17A is fabricated in reliable floating gate CMOS technology. It is designed for up to10,000 write cycles and 10 years data retention.


FEATURES

- Access time: 200ns max
- Low CMOS power: Active: 25mA max Standby: 100µA max
- 5V-only operation
 - Simple write operation: On-chip address and data latches <u>Self-timed write cycle with auto-erase</u> Data polling
- Fast write cycle time 10ms max byte write
- Reliable floating gate CMOS technology
- JEDEC approved 28-pin DIP,Small Outline, and 32-pin PLCC packages available
- Power-up inadvertent write protection

PIN CONFIGURATION

28-Pin DIP and S.O.

32-Pin PLCC






CAT28C17A



BLOCK DIAGRAM



PIN NAMES

A0 - A10	Address inputs
1/O ₀ - 1/O ₇	Data inputs/outputs
CE	Chip enable
OE	Output enable
WE	Write enable
RDY/BUSY	Ready/Busy indicator
Vcc	+5V
Vss	Ground

CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz}, V_{CC} = 5V)$

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
Ci/o	Input/Output capacitance	$V_{I/O} = 0V$	10	pF
CIN	Input capacitance	V _{IN} = 0V	6	pF

NOTE: These parameters are periodically sampled and are not 100% tested.



ABSOLUTE MAXIMUM RATINGS *

Temperature under bias	40°C to +85°C
Storage temperature	65°C to +150°C
Voltage on any input pin relative to V _{SS}	0.5 to +7V
Voltage on any output pin relative to V _{SS}	0.5 to V _{CC} +0.5V
D.C. output current	. 5mA

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, CAT28C17A T_A = 0^{\circ}C to +70^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
lcc	V _{CC} current (operating, TTL)	CE=OE=VIL, f=6.7MHz, all I/O's = open			35	mA
lccc	V_{CC} current (operating, CMOS)	CE=OE=V _{ILC*} , f=6.7MHz, all I/O's = open			25	mA
ISB	V_{CC} current (standby, TTL)	CE=V⊮ All I/O's open			1	mA
ISBC	V _{CC} current (standby, CMOS)	CE=V _{IHC**} All I/O's open			100	μΑ
۱u	Input leakage current	$V_{IN} = GND$ to V_{CC}			10	μΑ
ILO	Output leakage current	$V_{OUT} = GND \text{ to } V_{CC},$ $\overline{CE} = V_{IH}$			10	μA
VIH	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.3		0.8	v
Vон	High level output voltage	I _{ОН} = -400µА	2.4			v
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	v
Vwi	Vcc trip voltage for write protection		3.0	3.5		v

NOTE:

* V_{ILC} = -0.3V to +0.3V ** V_{IHC} = V_{CC} - 0.3V to V_{CC} + 1.0V



MODE SELECTION

Mode	CE	WE	ŌĒ	I/O	Power
Read	L	Н	L	Dout	ACTIVE
Byte write	L	~~	Н	DIN	ACTIVE
Standby and write inhibit	Н	X	х	HIGH-Z	STANDBY
Write inhibit	Х	х	L		
Write inhibit	Х	Н	х		
Chip erase	L	L	12V	HIGH-Z	ACTIVE

AC CHARACTERISTICS - TEST CONDITIONS

Parameter	Conditions		
Input pulse level	0.4 to 2.4V		
Input rise and fall times	10ns		
Input/output timing reference level	'0' = 0.8V, '1' = 2.0V		
Output load	C _L = 100pF, 1 TTL gate		

AC CHARACTERISTICS <Read Cycle>

(CAT28C17A T_A = 0°C to +70°C, V_{CC} = +5V ±10%)

Symbol	Parameter	28C1	7A-20	Units
		Min.	Max.	
tRC	Read cycle time	200		ns
t _{CE}	CE access time		200	ns
taa	Address access time		200	ns
toe	OE access time		80	ns
t∟z	CE low to active output	10		ns
toLZ	OE low to active output	10		ns
tHZ	CE high to high-Z output	10	55	ns
tонz	OE high to high-Z output	10	55	ns
tон	Output hold from address change	20		ns




AC CHARACTERISTICS <Write Cycle>

(CAT28C17A T_A = 0° C to +70°C, V_{CC} = +5V ±10%)

Symbol	Parameter	28C1	7A-20	Units
		Min	Max	
twc	Write cycle time		10	ms
tas	Address setup time	10		ns
tah	Address hold time	100		ns
tcs	Write setup time	0		ns
tсн	Write hold time	0		ns
tcw +	CE pulse time	150		ns
toes, toeh	OE setup time, OE hold time	15		ns
twp +	WE pulse width	150		ns
tDL	Data latch time	50		ns
tos	Data setup time	50		ns
tDH	Data hold time	10		ns
tinit	Write inhibit period after power-up	5	20	ms
tDB	Time to device busy		80	ns

NOTE: * A write pulse of less than 20ns duration will not initiate a write cycle.


TIMING <Read Cycle>








TIMING < WE Controlled Write Cycle>



TIMING < CE Controlled Write Cycle>





SEMICONDUCTOR, INC.

PIN DESCRIPTIONS

ADDRESSES (Ao-A10)

The Address inputs are used to select an 8-bit memory location during read and write cycles.

CHIP ENABLE (CE)

The Chip Enable input must be held LOW to enable read and write cycles. When \overline{CE} is held HIGH, the device is deselected and power consumption is reduced to the standby level.

OUTPUT ENABLE (OE)

The Output Enable input, in conjunction with \overline{CE} , determines whether the device outputs are high impedance, or output data during a read cycle.

DATA IN/DATA OUT (I/Oo-I/O7)

Data is output to the I/O pins during a read cycle, and written into the device from the I/O pins during a write cycle.

WRITE ENABLE (WE)

The Write Enable input, in conjunction with \overline{CE} and \overline{OE} , initiates a write cycle.

READ/BUSY (RDY/BUSY)

The RDY/BUSY pin is an open drain output which indicates device status during programming. This output is pulled low during the write cycle and released at the end of programming. Several devices may be OR-tied to the same RDY/BUSY line.

DEVICE OPERATION

READ

Device data is output to the data bus when both \overline{OE} and \overline{OE} are LOW. The data bus is high impedance when either \overline{CE} or \overline{OE} go HIGH. This 2-line control architecture can be used to eliminate bus contention in a system environment.

BYTE WRITE

A write cycle is initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. Both \overline{CE} and \overline{WE} controlled write cycles can be executed, i.e., the address is latched on the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last, while data is latched on the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and times itself to completion.

DATA POLLING


Data polling is provided to indicate the completion of a byte write cycle. Once a byte write cycle is initiated, attempting to read the last byte written will output the complement of that data on I/O_7 (I/O_0 - I/O_6 are indeterminate) until the programming cycle is complete. Upon completion of the self-timed byte write cycle all I/Os will output true data during a read cycle.

FALSE WRITE PROTECTION

- (I) The CAT28C17A has an on-chip VCC sense circuit which disables the internal write circuitry whenever V_{CC} is less than 3.0V.
- (2) During power-up, write operations are inhibited for 5ms to 20ms after VCC reaches 3.0V.Read cycles are not affected during this initialization period.
- (3) Write cycles are inhibited if OE is LOW, or or WE are HIGH.
- (4) A write pulse of less than 20ns duration will not initiate a write cycle.

CHIP ERASE

The entire memory can be set to 1's by setting \overline{CE} LOW, \overline{OE} to 12V, and pulsing \overline{WE} low for 10ms.





3-24



CAT28C17AI - Industrial Temperature 2K x 8 BIT CMOS E²PROM

DESCRIPTION

The CAT28C17AI is a fast, low power, 5V-only CMOS E^2 PROM requiring a simple interface for insystem programming.

On-chip address and data latches, self-timed write cycle with auto-erase and V_{CC} power up/down write protection eliminate additional timing and protection hardware. Data polling and a RDY/BUSY pin are provided to allow the user to minimize write cycle time.

The CAT28C17AI is fabricated in reliable floating gate CMOS technology. It is designed for up to10,000 write cycles and 10 years data retention.

FEATURES


- Access time: 200ns max
- Low CMOS power: Active: 25mA max Standby: 100µA max
- 5V-only operation
 - Simple write operation:
 - On-chip address and data latches <u>Self-t</u>imed write cycle with auto-erase Data polling
- Fast write cycle time 10ms max byte write
- Reliable floating gate CMOS technology
- JEDEC approved 28-pin DIP,Small Outline, and 32-pin PLCC packages available
- Power-up inadvertent write protection

PIN CONFIGURATION

28-Pin DIP and S.O.

		٦	op view			
RDY/BUSY		1	\bigcirc	28		Vcc
NC		2		27		WE
A7		3 [.]		26		NC
A ₆		4		25		A8
A ₅		5		24		A9
A4		6		23		NC
A ₃		7		22		ŌĒ
A ₂		8		21		A10
A ₁		9		20		CE
Ao		10		19		1/07
I/O ₀		11		18		I/O ₆
I/O1		12		17		I/O5
I/O2		13		16		I/O₄
Vss		14		15		I/O ₃
	L				J	

32-Pin PLCC






CAT28C17AI



BLOCK DIAGRAM



PIN NAMES

A ₀ - A ₁₀	Address inputs
1/O ₀ - 1/O	Data inputs/outputs
CE	Chip enable
ŌĒ	Output enable
WE	Write enable
RDY/BUS	Ready/Busy indicator
Vcc	+5V
Vss	Ground

CAPACITANCE

(T_A = 25°C, f = 1.0 MHz, V_{CC} = 5V)

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
Ci/o	Input/Output capacitance	$V_{I/O} = 0V$	10	pF
CIN	Input capacitance	$V_{IN} = 0V$	6	pF

NOTE: These parameters are periodically sampled and are not 100% tested.



ABSOLUTE MAXIMUM RATINGS *

Temperature under bias	40°C to +85°C
Storage temperature	65°C to +150°C
Voltage on any input pin relative to V_{SS}	0.5 to +7V
Voltage on any output pin relative to VSS	0.5 to V_{CC} +0.5V
D.C. output current	5mA

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, CAT28C17AI T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
lcc	V_{CC} current (operating, TTL)	$\overline{CE} = \overline{OE} = V_{IL}$, f=6.7MHz, all I/O's = open			35	mA
lccc	V _{CC} current (operating, CMOS)	CE=OE=V _{ILC*} , f=6.7MHz, all I/O's = open			25	mA
ISB	V _{CC} current (standby, TTL)	CE=V _{IH} All I/O's open			1	mA
ISBC	Vcc current (standby, CMOS)	CE=V _{IHC**} All I/O's open			100	μA
ILI	Input leakage current	$V_{IN} = GND$ to V_{CC}			10	μA
ILO	Output leakage current	$V_{OUT} = GND \text{ to } V_{CC},$ $\overline{CE} = V_{IH}$			10	μA
VIH	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.3		0.8	v
Voн	High level output voltage	Іон = -400μА	2.4			v
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	v
Vwi	Vcc trip voltage for write protection		3.0	3.5		v

NOTE:

- $V_{\rm ILC} = -0.3V \text{ to } +0.3V$
- ** $V_{IHC} = V_{CC} 0.3V$ to $V_{CC} + 1.0V$



MODE SELECTION

Mode	CE	WE	ŌĒ	I/O	Power
Read	L	н	L	Dout	ACTIVE
Byte write	L	~~	н	DIN	ACTIVE
Standby and write inhibit	н	x	x	HIGH-Z	STANDBY
Write inhibit	Х	x	L		
Write inhibit	x	н	x		
Chip erase	L	L	12V	HIGH-Z	ACTIVE

AC CHARACTERISTICS - TEST CONDITIONS

Parameter	Conditions
Input pulse level	0.4 to 2.4V
Input rise and fall times	10ns
Input/output timing reference level	'0' = 0.8V, '1' = 2.0V
Output load	C _L = 100pF, 1 TTL gate

AC CHARACTERISTICS <Read Cycle>

(CAT28C17AI T_A = -40°C to +85°C, V_{CC} = +5V ±10%)

Symbol	Parameter	28C1 Min.	7A-20 Max.	Units
tRC	Read cycle time	200		ns
tCE	CE access time		200	ns
taa	Address access time		200	ns
toe	OE access time		80	ns
t∟z	CE low to active output	10		ns
toLz	OE low to active output	10		ns
tнz	CE high to high-Z output	10	55	ns
tонz	OE high to high-Z output	10	55	ns
tон	Output hold from address change	20		ns




AC CHARACTERISTICS <Write Cycle>

(CAT28C17Al T_A = -40°C to +85°C, V_{CC} = +5V \pm 10%)

Symbol	Parameter	28C1	7A-20	Units
		Min	Max	
twc	Write cycle time		10	ms
tas	Address setup time	10		ns
tан	Address hold time	100		ns
tcs	Write setup time	0		ns
tсн	Write hold time	0		ns
tcw +	CE pulse time	150		ns
toes, toeh	\overline{OE} setup time, \overline{OE} hold time	15		ns
twp +	WE pulse width	150		ns
tDL	Data latch time	50		ns
tos	Data setup time	50		ns
tон	Data hold time	10		ns
tinit	Write inhibit period after power-up	5	20	ms
tрв	Time to device busy		80	ns

NOTE: * A write pulse of less than 20ns duration will not initiate a write cycle.


TIMING <Read Cycle>








TIMING < WE Controlled Write Cycle>



TIMING < CE Controlled Write Cycle>



SEMICONDUCTOR, INC.

PIN DESCRIPTIONS

ADDRESSES (Ao-A10)

The Address inputs are used to select an 8-bit memory location during read and write cycles.

CHIP ENABLE (CE)

The Chip Enable input must be held LOW to enable read and write cycles. When \overline{CE} is held HIGH, the device is deselected and power consumption is reduced to the standby level.

OUTPUT ENABLE (OE)

The Output Enable input, in conjunction with \overline{CE} , determines whether the device outputs are high impedance, or output data during a read cycle.

DATA IN/DATA OUT (I/Oo-I/O7)

Data is output to the I/O pins during a read cycle. and written into the device from the I/O pins during a write cvcle.

WRITE ENABLE (WE)

The Write Enable input, in conjunction with \overline{CE} and OE, initiates a write cvcle.

READ/BUSY (RDY/BUSY)

The RDY/BUSY pin is an open drain output which indicates device status during programming. This output is pulled low during the write cycle and released at the end of programming. Several devices may be OR-tied to the same RDY/BUSY line.

DEVICE OPERATION

READ

Device data is output to the data bus when both OE and CE are LOW. The data bus is high impedance when either CE or OE go HIGH. This 2-line control architecture can be used to eliminate bus contention in a system environment.

BYTE WRITE

A write cycle is initiated when both \overline{CE} and \overline{WE} are LOW and OE is HIGH. Both CE and WE controlled write cycles can be executed, i.e., the address is latched on the falling edge of either CE or WE, whichever occurs last, while data is latched on the rising edge of either CE or WE, whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and times itself to completion.

DATA POLLING


Data polling is provided to indicate the completion of a byte write cycle. Once a byte write cycle is initiated, attempting to read the last byte written will output the complement of that data on I/O7 (I/O0-I/O6 are indeterminate) until the programming cycle is complete. Upon completion of the self-timed byte write cycle all I/Os will output true data during a read cycle.

FALSE WRITE PROTECTION

- (I) The CAT28C17AI has an on-chip VCC sense circuit which disables the internal write circuitry whenever V_{CC} is less than 3.0V.
- (2) During power-up, write operations are inhibited for 5ms to 20ms after VCC reaches 3.0V.Read cycles are not affected during this initialization period.
- (3) Write cycles are inhibited if OE is LOW, or or WE are HIGH.
- (4) A write pulse of less than 20ns duration will not initiate a write cycle.

CHIP ERASE

The entire memory can be set to 1's by setting CE LOW, OE to 12V, and pulsing WE low for 10ms.







CAT28C64A 8K x 8 BIT CMOS E²PROM


DESCRIPTION

The CAT28C64A is a fast, low power, 5V-only CMOS E²PROM requiring a simple interface for insystem programming. On-chip address and data latches, self-timed write cycle with auto-erase and Vcc power up/down write protection eliminate additional timing and protection hardware. Data polling allows the user to minimize write cycle time while the Page Write mode can reduce programming time. Manufactured using Catalyst's Advanced CMOS floating gate technology, the device can endure 10,000 erase/write cycles and has a data retention of 10 years. The CAT28C64A is assembled in either a 28-pin DIP, 28-pin S.O. or 32pin PLCC package.

FEATURES

- Fast read access time: 120ns/150ns/200ns
- Low CMOS power: Active 30mA max Standby 100µA max
 - 5V-only operation
 - Simple write operation: On-chip address and data latches <u>Self-timed</u> write cycle with auto-erase Data polling
- Fast nonvolatile write cycle: 10ms max
- Automatic page write: 1 to 32 bytes in 10ms
- TTL compatible I/O
- JEDEC approved DIP, Small Outline, and PLCC packages available.
- 10,000 rewrites/byte, 10 year data retention
- Power-up inadvertent write protection

32-Pin PLCC



PIN CONFIGURATION

28-Pin DIP and S.O.


		тор	VIEW	/			
	<u> </u>				ר		
NC 🛛	1			28		Vcc	
A12	2			27		WE	
A7	3			26		NC	
A6	4			25		A ₈	
A5	5			24		A9	
A4 🛛	6			23		A11	
A3	2 7			22		OE	
A2	8			21		A10	
A1	9			20		CE	
Ao 🛛	10			19		I/O7	
I/Oo	11			18		I/O6	
I/O1	12			17		I/O5	
I/O2	13			16		I/O4	
V _{SS}	14			15		I/O3	
	L				J		

3

CAT28C64A



BLOCK DIAGRAM



PIN NAMES

A0 - A12	Address inputs
1/O0 - 1/O7	Data inputs/outputs
CE	Chip enable
OE	Output enable
WE	Write enable
Vcc	+5V
Vss	Ground

CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz}, V_{CC} = 5V)$

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
Ci/o	Input/Output capacitance	VI/O = 0V	10	pF
CiN	Input capacitance	V _{IN} = 0V	10	pF

NOTE: These parameters are periodically sampled and are not 100% tested.



3

ABSOLUTE MAXIMUM RATINGS *

Temperature under bias	-10°C to +85°C
Storage temperature	-65°C to +150°C
Voltage on any input pin relative to V _{SS}	-0.3 to V _{CC} +0.3V
Voltage on any output pin relative to V _{SS}	-0.3 to V _{CC} +0.3V
D.C. output current	5mA

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
lcc	V _{CC} current (operating, TTL)	$\overline{CE} = \overline{OE} = V_{IL}$, f=8.3MHz, all I/O's = open			40	mA
lccc	V _{CC} current (operating, CMOS)	CE=OE=V _{ILC*} , f=8.3MHz, all I/O's = open			30	mA
ISB	V _{CC} current (standby, TTL)	CE=V _{IH} All I/O's open			1	mA
ISBC	Vcc current (standby, CMOS)	CE=V _{IHC**} All I/O's open			100	μA
iLI	Input leakage current	$V_{IN} = GND$ to V_{CC}	-10		10	μA
ΙLO	Output leakage current	$V_{OUT} = GND \text{ to } V_{CC},$ $\overline{CE} = V_{IH}$	-10		10	μA
VIH	High level input voltage		2.0		V _{CC} +0.3	v
VIL	Low level input voltage		-0.3		0.8	v
Vон	High level output voltage	Iон = -400µА	2.4			v
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	ν
Vwi	Vcc trip voltage for write protection		3.0		4.0	۷

NOTE:

- * V_{ILC} = -0.3V to +0.2V ** V_{IHC} = V_{CC} 0.2V to V_{CC} + 0.3V



MODE SELECTION

Mode	CE	WE	ŌĒ	I/O	Power
Read	L	н	L	Dout	ACTIVE
Byte write (WE controlled)	L	\sim	н	DIN	ACTIVE
Byte write (CE controlled)	\sim	L	Н	DIN	ACTIVE
Standby, and Write inhibit	н	x	х	HIGH-Z	STANDBY
Read and Write inhibit	L	Н	Н	HIGH-Z	ACTIVE

AC CHARACTERISTICS - TEST CONDITIONS

Parameter	Conditions
Input pulse level	0.4 to 2.4V
Input rise and fall times	10ns
Input/output timing reference level	'0' = 0.8V, '1' = 2.0V
Output load	C _L = 100pF, 1 TTL gate

AC CHARACTERISTICS <Read Cycle>

 $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CC} = +5V \pm 10\%)$

Symbol	Parameter	28C6	4 A -12	28C6	4 A -15	28C6	4A-20	Units
tRC	Read cycle time	120		150		200		ns
t CE	CE access time		120		150		200	ns
taa	Address access time		120		150		200	ns
tOE	OE access time		60		70		90	ns
۴LZ	CE low to active output	10		10		10		ns
toLz	OE low to active output	10		10		10		ns
ţнz	CE high to High-Z output	10	60	10	70	10	90	ns
tонz	OE high to High-Z output	10	60	10	70	10	90	ns
tон	Output hold from address change	20		20		20		ns






AC CHARACTERISTICS < Write Cycle>

Symbol	Parameter	Lin Min	nits Max	Units
twc	Write cycle time		10	ms
tas	Address setup time	0		ns
tан	Address hold time	100		ns
tcs	Write setup time	0		ns
tсн	Write hold time	0		ns
tcw (1)	CE pulse time	150		ns
toes	OE setup time	10		ns
tоен	OE hold time	10		ns
twp (1)	WE pulse width	150		ns
tDL	Data latch time	50		ns
tos	Data setup time	70		ns
tDH	Data hold time	0		ns
tinit	Write inhibit period after power-up	5	20	ms
t _{PL} (2)	Page load time	10	100	μs


NOTES: (1) A write pulse of less than 20ns duration will not initiate a write cycle. (2) tpL is the time the internal automatic programming cycle begins.

TIMING <Read Cycle>










TIMING < WE Controlled Write Cycle>

TIMING < CE Controlled Write Cycle>



- 3

SEMICONDUCTOR, INC.

PIN DESCRIPTIONS

ADDRESSES (A₀-A₁₂)

The Address inputs are used to select an 8-bit memory location during read and write cycles.

CHIP ENABLE (CE)

The Chip Enable input must be held LOW to enable read and write cycles. When CE is held HIGH, the device is deselected and power consumption is reduced to the standby level.

OUTPUT ENABLE (OE)

The Output Enable input, in conjunction with \overline{CE} , determines whether the device outputs are high impedance, or output data during a read cycle.

DATA IN/DATA OUT (I/Oo-I/O7)

Data is output to the I/O pins during a read cycle, and written into the device from the I/O pins during a write cycle.

WRITE ENABLE (WE)

The Write Enable input, in conjunction with \overline{CE} and \overline{OE} , initiates a write cycle.

DEVICE OPERATION

READ

Data stored in the CAT28C64A is transferred to the data bus when \overline{WE} is held high, and both \overline{OE} and \overline{CE} are held low. The data bus is set in a high impedance state when either \overline{CE} or \overline{OE} go high. This 2-line control architecture can be used to eliminate bus contention in a system environment.

BYTE WRITE

A write cycle is initiated when both \overline{CE} and \overline{WE} are low, and \overline{OE} is high. Write cycles can be executed using either WE or \overline{CE} , with the address input being latched on the falling edge of WE or \overline{CE} , whichever occurs last. Data, conversely, is latched on the rising edge of WE or \overline{CE} , whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and the new data is written within 10ms.

PAGE WRITE

The page write mode of the CAT28C64A (essentially an extended BYTE WRITE mode) allows from 1 to 32 bytes of data to be programmed within a single E²PROM write cycle. This effectively reduces the byte-write time by a factor of 32.

Following an initial WRITE operation (WE pulsed low, for twp, and then high) the <u>page</u> write mode can begin by issuing sequential WE pulses, which load the address and data bytes into a 32 byte temporary buffer. The page address where data is to be written, specified by <u>bits</u> A5 to A12, is latched on the first falling edge of WE. Each byte within the page is defined by address bits A0 to A4 (which can be loaded in any order) during the first and subsequent write cycles. Each data load cycle must begin within tpLMIN of the rising edge of the preceding WE pulse. There is no page write window limitation as long as WE is pulsed low within tpLMIN.

Upon completion of the page write sequence, \overline{WE} must stay high a minimum of tPLMAX for the internal automatic program cycle to commence. This programming cycle consists of an erase cycle, which erases any data that existed in each addressed cell, and a write cycle, which writes new data back into the cell. A page write will only write data to the locations that were addressed and will not rewrite the entire page.

DATA POLLING


Data polling is provided to indicate the completion of a byte write cycle. Once a byte write cycle is initiated, attempting to read the last byte written will output the complement of that data on I/O_7 (I/O_0 - I/O_6 are indeterminate) until the programming cycle is complete. Upon completion of the self-timed byte write cycle all I/Os will output true data during a read cycle.

FALSE WRITE PROTECTION

- The CAT28C64A has an on-chip V_{CC} sense circuit which disables the internal write circuitry whenever V_{CC} is less than 3.0V.
- (2) During power-up, write operations are inhibited for 5ms to 20ms after V_{CC} reaches 3.0V. Read cycles are not affected during this initialization period.
- (3) Write cycles are inhibited if \overline{OE} is LOW, or \overline{CE} or \overline{WE} are HIGH.
- (4) A write pulse of less than 20ns duration will not initiate a write cycle.



PAGE MODE WRITE CYCLE



SEMICONDUCTOR, INC.

CAT28C65A 8K x 8 BIT CMOS E²PROM

Preliminary


DESCRIPTION

PIN CONFIGURATION


The CAT28C65A is a fast, low power, 5V-only CMOS E^2 PROM requiring a simple interface for insystem programming. On-chip address and data latches, self-timed write cycle with auto-erase and V_{CC} power up/down write protection eliminate additional timing and protection hardware. Software and hardware data polling allows the user to minimize write cycle time while the Page Write mode can reduce programming time. Manufactured using Catalyst's Advanced CMOS E^2 PROM floating gate technology, the device can endure 10,000 erase/write cycles and has a data retention of 10 years. The CAT28C65A is assembled in either a 28-pin DIP or S.O. or 32-pin PLCC package.

FEATURES

- Fast read access time: 120ns/150ns/200ns
 - Low CMOS power: Active: 30mA max Standby: 100µA max
- 5V-only operation
 - Simple write operation: On-chip address and data latches <u>Self-</u>timed write cycle with auto-erase Data polling
- Fast nonvolatile write cycle: 10ms max
- Automatic page write: 1 to 32 bytes in 10ms
- TTL compatible I/O
- JEDEC approved DIP, Small Outline, and PLCC packages available
- 10,000 rewrites/byte, 10 year data retention
- RDY/BUSY status pin
- Power-up inadvertent write protection



32-Pin PLCC






CAT28C65A



BLOCK DIAGRAM



PIN NAMES

DDV/DUOV	
RDY/BUSY	Ready/Busy indicator
A0 - A12	Address inputs
1/O ₀ - 1/O ₇	Data inputs/outputs
CE	Chip enable
OE	Output enable
WE	Write enable
Vcc	+5V
Vss	Ground

CAPACITANCE ($T_A = 25^{\circ}C$, f = 1.0MHz, $V_{CC} = 5V$)

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
Ci/o	Input/Output capacitance	$V_{I/O} = 0V$	10	рF
Cin	Input capacitance	V _{IN} = 0V	10	pF

NOTE: These parameters are periodically sampled and are not 100% tested.



ABSOLUTE MAXIMUM RATINGS *

Temperature under bias	-10°C to +85°C
Storage temperature	-65°C to +150°C
Voltage on any input pin relative to VSS	-0.3 to V _{CC} +0.3V
Voltage on any output pin relative to VSS	-0.3 to V _{CC} +0.3V
D.C. output current	5mA

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	nbol Parameter Conditions			Limits			
			Min.	Тур.	Max.		
lcc	V _{CC} current (operating, TTL)	CE=OE=V _{IL} , f=8.3MHz, all I/O's = open			40	mA	
lccc	V _{CC} current (operating, CMOS)	CE=OE=V _{ILC*} , f=8.3MHz, all I/O's = open			30	mA	
I _{SB}	V _{CC} current (standby, TTL)	¯CĒ=V _{IH} All I/O's open			1	mA	
ISBC	Vcc current (standby, CMOS)	CE=V _{IHC**} All I/O's open			100	μA	
lu	Input leakage current	$V_{IN} = GND$ to V_{CC}	-10		10	μΑ	
llo	Output leakage current	$V_{OUT} = GND \text{ to } V_{CC},$ $\overline{CE} = V_{IH}$	-10		10	μA	
VIH	High level input voltage		2.0		Vcc +0.3	v	
VIL	Low level input voltage		-0.3		0.8	v	
Vон	High level output voltage	Іон = -400μА	2.4			v	
Vol	Low level output voltage	I _{OL} = 2.1mA			0.4	v	
Vwi	Vcc trip voltage for write protection		3.0		4.0	V	

NOTE:

- * V_{ILC} = -0.3V to +0.2V ** V_{IHC} = V_{CC} 0.2V to V_{CC} + 0.3V



MODE SELECTION

Mode	CE	WE	ŌĒ	I/O	Power
Read	L	н	L	Dout	ACTIVE
Byte write (WE controlled)	L	\sim	н	DIN	ACTIVE
Byte write (CE controlled)	\sim	L	Н	D _{IN}	ACTIVE
Standby, and Write inhibit	н	x	x	HIGH-Z	STANDBY
Read and Write inhibit	L	Н	Н	HIGH-Z	ACTIVE

AC CHARACTERISTICS - TEST CONDITIONS

Parameter	Conditions
Input pulse level	0.4 to 2.4V
Input rise and fall times	10ns
Input/output timing reference level	'0' = 0.8V, '1' = 2.0V
Output load	C _L = 100pF, 1 TTL gate

AC CHARACTERISTICS <Read Cycle>

 $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CC} = +5V \pm 10\%)$

Symbol	Parameter	28C6	5A-12	28C6	5 A -15	28C6	5A-20	Units
tRC	Read cycle time	120		150		200		ns
t CE	CE access time		120		150		200	ns
taa	Address access time		120		150		200	ns
toE	OE access time		60		70		90	ns
۴LZ	CE low to active output	10		10		10		ns
tolz	OE low to active output	10		10		10		ns
tHZ	CE high to High-Z output	10	60	10	70	10	90	ns
tонz	OE high to High-Z output	10	60	10	70	10	90	ns
tон	Output hold from address change	20		20		20		ns



AC CHARACTERISTICS <Write Cycle> (T_A = 0° to 70° C, V_{CC} = +5V ±10%)


Symbol	pol Parameter		nits Max.	Units	
twc	Write cycle time		10	ms	
tas	Address setup time	0		ns	
tan	Address hold time	100		ns	
tcs	Write setup time	0		ns	
tсн	Write hold time	0		ns	
tcw (1)	CE pulse time	150		ns	
tOES	OE setup time	10		ns	
t OEH	OE hold time	10		ns	
twp (1)	WE pulse width	150		ns	
tDL	Data latch time	50		ns	
tB	WE low to READY/BUSY low		120	ns	
tos	Data setup time	70		ns	
tон	Data hold time	0		ns	
tinit	Write inhibit period after power-up	5	20	ms	
tPL (2)	Page load time	10	100	μs	

NOTES:

(1) A write pulse of less than 20ns duration will not initiate a write cycle.


(2) tPL is the period of the internal automatic nonvolatile programming cycle.

TIMING <Read Cycle>










TIMING < WE Controlled Write Cycle>

TIMING < CE Controlled Write Cycle>





3

PIN DESCRIPTIONS

ADDRESSES (Ao-A12)

The Address inputs are used to select an 8-bit memory location during read and write cycles.

CHIP ENABLE (CE)

The Chip Enable input must be held LOW to enable read and write cycles. When \overline{CE} is held HIGH, the device is deselected and power consumption is reduced to the standby level.

OUTPUT ENABLE (OE)

The Output Enable input, in conjunction with CE, determines whether the device outputs are high impedance, or output data during a read cycle.

DATA IN/DATA OUT (I/Oo-I/O7)

Data is output to the I/O pins during a read cycle, and written into the device from the I/O pins during a write cycle.

WRITE ENABLE (WE)

The Write Enable input, in conjunction with \overline{CE} and \overline{OE} , initiates a write cycle.

DEVICE OPERATION

READ

Data stored in the CAT28C65A is transferred to the data bus when \overline{WE} is held high, and both \overline{OE} and \overline{CE} are held low. The data bus is in a high impedance state when either \overline{CE} or \overline{OE} go high.This 2-line control architecture can be used to eliminate bus contention in a system environment.

BYTE WRITE

A write cycle is initiated when both \overline{CE} and \overline{WE} are low, and \overline{OE} is high. Write cycles can be executed using either \overline{WE} or \overline{CE} , with the address input being latched on the falling edge of \overline{WE} or \overline{CE} , whichever occurs last. Data, conversely, is latched on the rising edge of \overline{WE} or \overline{CE} , whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and the new data is written within 10ms.

PAGE WRITE

The page write mode of the CAT28C65A (essentially an extended BYTE WRITE mode) allows from 1 to 32 bytes of data to be programmed within a single 10ms nonvolatile write cycle. This effectively reduces the byte-write time by a factor of 32.

Following an initial WRITE operation (WE pulsed low, for twp, and then high) the <u>page</u> write mode can begin by issuing sequential WE pulses, which load the address and data bytes into a 32 byte temporary buffer. The page address where data is to be written, specified by <u>bits</u> A5 to A12, is latched on the first falling edge of WE. Each byte within the page is defined by address bits A0 to A4 (which can be loaded in any order) during the first and subsequent write cycles. Each data load cycle must begin within tPLMIN of the rising edge of the preceding WE pulse. There is no page write window limitation as long as WE is pulsed low within tPLMIN.

Upon completion of the page write sequence, \overline{WE} must stay high a minimum of tPLMAX for the internal automatic program cycle to commence. This programming cycle consists of an erase cycle, which erases any data that existed in each addressed cell, and a write cycle, which writes new data back into the cell. A page write will only write data to the locations that were addressed and will not rewrite the entire page.

DATA POLLING

Data polling is provided to indicate the completion of a byte write cycle. Once a byte write cycle is initiated, attempting to read the last byte written will output the complement of that data on I/O_7 (I/O_0 - I/O_6 are indeterminate) until the programming cycle is complete. Upon completion of the self-timed byte write cycle all I/Os will output true data during a read cycle.

FALSE WRITE PROTECTION

- (I) The CAT28C65A has an on-chip V_{CC} sense circuit which disables the internal write circuitry whenever V_{CC} is less than 3.0V.
- (2) During power-up, write operations are inhibited for 5ms to 20ms after V_{CC} reaches 3.0V. Read cycles are not affected during this initialization period.




- (3) Write cycles are inhibited if \overline{OE} is LOW, or CE or WE are HIGH.
- (4) A write pulse of less than 20ns duration will not initiate a write cycle.

READY/BUSY (RDY/BUSY)

The RDY/BUSY pin is an open drain output which indicates device status during programming. It is pulled low during the write cycle and released at the end of programming. <u>Several devices may be OR-tied to the same RDY/BUSY</u> line.

PAGE MODE WRITE CYCLE





CAT28C256 32K x 8 BIT CMOS E²PROM

Preliminary

DESCRIPTION

The CAT28C256 is a fast, low power, 5V-only CMOS E²PROM requiring a simple interface for insystem programming.

On-chip address and data latches, self-timed write cycle with auto-erase and V_{CC} power up/down write protection eliminate additional timing and protection hardware. Data polling is provided to allow the user to minimize write cycle time. Page write mode reduces programming time.

The CAT28C256 is fabricated in reliable floating gate CMOS technology. It is designed for up to10,000 write cycles and 10 years data retention.

PIN CONFIGURATION


28-Pin DIP and S.O.

FEATURES

- Fast read access time: 200ns/250ns/300ns
- Low CMOS power: Active: 30mA max
 - Standby: 100µA max
- 5V-only operation
 - Simple write operation: On-chip address and data latches Self-timed write cycle with auto-erase Data polling
- Fast nonvolatile write cycle: 10ms max
- Automatic page write: 1 to 64 bytes in 10ms
- TTL compatible I/O
- JEDEC approved 28-pin DIP, Small Outline, and 32-pin PLCC packages available.
- 10,000 rewrites/byte, 10 year data retention
- On-chip error correction for enhanced reliability
- Power-up inadvertent write protection

	TOP VIEW							
A14		1	\bigcirc	28		Vcc		
A ₁₂		2		27		WE		
A7		3		26		A ₁₃		
A6		4		25		As		
A5		5		24		A9		
A4		6		23		A ₁₁		
A ₃		7		22		OE		
A2		8		21		A10		
A1		9		20		CE		
Ao		10		19		I/O7		
I/O₀		11		18		I/O6		
I/O ₁		12		17		I/O5		
I/O2		13		16		I/O₄		
Vss		14		15		I/O ₃		
	L							
			entino, 494 de 1960			ter and the second s		

32-Pin PLCC



SEMICONDUCTOR, INC.


CAT33C104 4K BIT SERIAL E²PROM

3-VOLT ONLY OPERATION

DESCRIPTION

The CAT33C104 is a 3V CMOS 4K-bit serial E^2 PROM with a low current drain of 2mA (write), 0.5mA (read) in the active mode and 50µA standby. Its configuration is user selectable as either 256 registers by 16 bits or 512 registers by 8 bits and has been designed to interface serially with industry standard microcontrollers. Manufactured using Catalyst's Advanced CMOS E^2 PROM floating gate technology, the device can endure 10,000 erase/write cycles and has a data retention of 10 years. The CAT33C104 is assembled in either 8-pin DIP or S.O. package.

PIN CONFIGURATION DIP AND S.O.



PIN FUNCTIONS


CS	Chip select
SK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+3V power supply
GND	Ground
NC	No connection
ORG	Memory organization

Note: When the **ORG** pin is connected to V_{CC}, the 256x16 organization is selected. When it is connected to ground, the 512x8 organization is selected. If the ORG pin is left unconnected, an internal pullup device will select the 256x16 organization.

FEATURES

- Single 3V supply (also available as a CAT35C104 single 5V supply)
- 256x16 or 512x8 user selectable serial memory
- Microwire[™] compatible
- Self timed programming cycle with Autoerase
- Available in 8-pin DIP or S.O. package
- Highly reliable CMOS floating gate technology
- Operating range 0°C to 70°C [industrial temp. range available]
- 10,000 erase/write cycles
- 10 year data retention
- Power-up inadvertent write protection

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS *

Storage temperature T _{stg}	
Power supply V_{cc}	+7 V
Voltage on any input pin	0.3 to +7V
Voltage on any output pin	0.3V to V _{CC} +0.3V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +3V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter		Conditions	Limits			Unit
				Min.	Тур.	Max.	
ICC1	Current consumption Read		DI=0.0V,SK=3.0V,VCC=3.0V, CS=3.0V, Output unloaded			2.0 0.5	mA
ICC2	Current consumption (standby)		V _{CC} = 3.3V, CS = 0V DI = 0V, SK = 0V			50	μA
lu	Input leakage current		$V_{IN} = V_{CC} + 0.1 V$			10	μΑ
ILO	Output leakage current		VOUT = VCC, CS = 0			10	μΑ
ViH	High level input voltage			Vcc -0.3		Vcc +1	v
VIL	Low level input voltage			-0.1		0.3	v
Vон	High level output voltage		I _{OH} = -10µА	Vcc-0.3			v
Vol	Low level output voltage		loL = 10μA			0.3	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Address		Data		Comments
			512 x 8	256 x 16	512 x 8	256 x 16	
READ	1	10	A8 - A0	A7 - A0			Read address AN - A0
ERASE	1	1 1	A8 - A0	A7 - A0			Erase address AN - A0
WRITE	1	0 1	A8 - A0	A7 - A0	D7 - D0	D15 - D0	Write address AN - A0
EWEN	1	0 0	11XXXXXXX	11XXXXXX			Program enable
EWDS	1	0 0	00XXXXXXX	ooxxxxxx			Program disable
ERAL	1	0 0	10XXXXXXX	10XXXXXX			Erase all addresses

AC CHARACTERISTICS

(V_{CC} = +3V $\pm 10\%$, T_A = 0°C to 70°C)


Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
tcss	CS setup time		0.2			μs
tcsH	CS hold time		0			μs
tDIS	DI setup time	C _L = 100pF	0.4			μs
tDIH	DI hold time	See Note 1. below	0.4			μs
tPD1	Output delay to 1				2	μs
tPD0	Output delay to 0				2	μs
tнz	Output delay to High-Z				0.4	μs
tew	Erase/Write pulse width	ł			20	ms
t CSMIN	Minimum CS low time		1			μs
tsкні	Minimum SK high time		1			μs
t SKLOW	Minumun SK low time		1			μs
tsv	Output delay to status valid	C _L = 100pF			1	μs
SKMAX	Maximum frequency		DC		250	kHz

Note 1. All timing measurements on the CAT33C104 are defined at the point of signal crossing $V_{CC} \div 2$.






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)
512 x 8	A ₈	D7
256 x 16	A7	D ₁₅

INSTRUCTION TIMING <READ>




INSTRUCTION TIMING <WRITE>







INSTRUCTION TIMING < EWEN, EWDS>



INSTRUCTION TIMING < ERASE>



INSTRUCTION TIMING < ERAL>



DEVICE OPERATION

The CAT33C104 is a 4096 bit nonvolatile memory intended for use with the COPSTM family of microcontrollers, or other standard microprocessors such as the 8048, or 8051. The CAT33C104 can be organized as either 256 registers by 16 bits, or as 512 registers by 8 bits. Six 11-bit instructions (12 bit instructions in 512 by 8 organization) control the reading, writing, and erase operations of the device. The CAT33C104 operates on a single 3V supply and will generate on-chip the high voltage required during any programming operation. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a programming operation. The ready/busy status can be determined after a programming operation by selecting the device and polling the DO pin; DO low indicates that the programming operation is not completed, while DO high indicates that the device is ready. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin. The format for all instructions sent to the CAT33C104 is a logical "1" start bit, a 2 bit (or 4 bit) op code, an 8 bit address (9 bit address when organized as 512 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 512 X 8).

READ

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT33C104 will come out of the high impedance state, and after sending an initial dummy zero bit, will begin shifting out the 16 (or 8) bits of data located at the specified address. The data bits being shifted out will toggle on the rising edge of the SK clock and are stable after the specified time delay tpD0 or tpD1.

ERASE/WRITE ENABLE AND DISABLE

The CAT33C104 powers up in the programming disable state. Any programming after power-up or after an EWDS (programming disable) instruction must first be preceded by the EWEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT33C104 programming and erasing functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT33C104 regardless of the programming enable/disable status.

ERASE

Upon receiving an ERASE command and address, the device must be deselected for a minimum of 1µs (TCSMIN). The falling edge of CS will start the self clocking erase cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT33C104 can be determined by selecting the device and polling the DO pin.

WRITE

After receiving a WRITE command, address and data, the device must be deselected for a minimum of 1 μ s (TCSMIN). The falling edge of CS will start the self clocking erase and data store cycle of the memory register specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT33C104 can be determined by selecting the device and polling the DO pin. With the CAT33C104 it is **NOT** necessary to erase a memory register before the WRITE command.

ERASE ALL

Upon receiving an ERAL command, the device must be deselected for a minimum of $1\mu s$ (T_{CSMIN}). The falling edge of CS will start the self clocking erase cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT33C104 can be determined by selecting the device and polling the DO pin.

MICROWIRE is a registered trademark of National Semiconductor Corporation.



CAT33C204 4K BIT SERIAL E²PROM


3Volt OPERATION

DESCRIPTION

The CAT33C204 is a 4K bit Serial E^2 PROM memory device organized in 256 registers of 16 bits (ORG pin at V_{CC}) or 512 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT33C204 is manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8-pin DIP and Small Outline packages. It is also available in a 5V version (CAT35C204).

FEATURES

- Compatible with General Instruments ER5912
- Single 3V supply
- 256x16 or 512x8 user selectable serial memory
- 20ms programming cycle
- Self timed programming cycle with Autoerase
- Highly reliable CMOS floating gate technology
- Word and chip erasable
- Operating range 0°C to +70°C [Industrial temp. range available]
- 10,000 erase/write cycles
- 10 year data retention
- Power-up inadvertent write protection




PIN FUNCTIONS

PIN CONFIGURATION

CS	Chip select
CLK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
RDY/BUSY	Status output
GND	Ground
ORG	Memory organization

Note: When the ORG pin is connected to V_{CC}, the 256x16 organization is selected. When it is connected to ground, the 512x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 256x16 organization.

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS *

Storage temperature	
Power supply (V _{CC})	+7V
Voltage on any input pin	0.3 to +7V
Voltage on any output pin	0.3V to V _{CC} +0.3V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +3V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter		Conditions			Unit	
				Min.	Тур.	Max.	
lcc1	Current consumption	Write Read	Vcc=3.0V, CS=3.0V, DI=0.0V SK=3.0V, DO Unloaded			2.0 0.5	mA
ICC2	Current consumption (stand-by)		V _{CC} = 3.3V, CS = 0V DI = 0V, SK = 0V			50	μA
lu	Input leakage current		$V_{IN} = V_{CC} + 0.1 V$			10	μA
llo	Output leakage current		VOUT = VCC, CS = 0			10	μΑ
Viн	High level input voltage)		Vcc -0.3		Vcc +1	ν
ViL	Low level input voltage			-0.1		0.3	v
Vон	High level output voltag	je	I _{OH} = -10µА	V _{CC} -0.3			v
VoL	Low level output voltag	e	l _{OL} = 10μA			0.3	v

INSTRUCTION SET

Instruction	Start	Opcode	Addı	ess	Data		Comments
	Bit		512 x 8	256 x 16	512 x 8	256 x 16	
READ	1	1000	A8 - A0	A7 - A0			Read address AN - A0
PROGRAM	1	X100	A8 - A0	A7 - A0	D7 - D0	D15 - D0	Program address AN - A0
PEN	1	0011	000000000	00000000			Program enable
PDS	1	0000	000000000	00000000			Program disable
ERAL	1	0010	000000000	00000000			Erase all addresses
WRAL	1	0001	000000000	00000000	D7 - D0	D15 - D0	Write all addresses

AC CHARACTERISTICS

(V_{CC} = +3V $\pm 10\%,\, T_A = 0^o C \text{ to } +70^o C$)


Symbol	Parameter	Conditions	Min.	Limits Typ.	Max.	Unit
tcss	CS setup time		0.2			μs
tcsн	CS hold time		0			μs
tDIS	DI setup time		0.4			μs
tон	DI hold time	C _L = 100pF See Note 1, below	0.4			μs
tPD1	Output delay to 1				2	μs
tPD0	Output delay to 0				2	μs
tew	Erase/Write pulse width				20	ms
tsкні	Minimum SK high time		1			μs
tsklow	Minumun SK low time		1			μs
СКмах	Maximum frequency		DC		250	KHz

Note 1. All timing measurements on the CAT33C204 are defined at the point of signal crossing V_{CC} + 2.






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)		
512 x 8	A ₈	D7		
256 x 16	A ₇	D ₁₅		

INSTRUCTION TIMING <READ>



INSTRUCTION TIMING <PROGRAM>







SEMICONDUCTOR, INC.

3


INSTRUCTION TIMING <PEN, PDS 512 x 8 organization>



INSTRUCTION TIMING <PEN, PDS 256 x 16 organization>




INSTRUCTION TIMING <ERAL 512 x 8 organization>









INSTRUCTION TIMING <ERAL 256 x 16 organization>



INSTRUCTION TIMING < WRAL 512 x 8 organization>



INSTRUCTION TIMING <WRAL 256 x 16 organization>



DEVICE OPERATION

The CAT33C204 is a 4096 bit nonvolatile memory intended for use with all standard controllers. The CAT33C204 can be organized as either 256 registers by 16 bits, or as 512 registers by 8 bits. Seven 11 bit instructions (12 bit instruction in 512 by 8 organization) control the reading, writing, and erase operations of the device. The CAT33C204 operates on a single 3V supply and will generate on chip the high voltage required during any program-

ming operations. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normal in a high impedance state except when reading data from the device. The ready/busy status can be determined after a programming operation by polling the RDY/BUSY pin.

The format for all instructions sent to the



CAT33C204 is one logical "1" start bit, a 4 bit op code, an 8 bit address (9 bit address when organized as 512×8), and for write operations a 16 bit data field (8 bit data field when organized as 512×8).

READ

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT33C204 will come out of the high impedance state. After sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifted out. The data bit being shifted out will toggle on the rising edge of the CLK and becomes stable after the specified time delay (tPD1 and tPD0).

ERASE/WRITE ENABLE AND DISABLE

The CAT33C204 powers up in the programming disable state. Any programming after power-up or after a PDS (programming disable) instruction must first be preceded by the PEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed or the PDS instruction is sent. The PDS

instruction can be used to disable all the CAT33C204's program and erase functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT33C204 regardless of the programming enable/disable status.

PROGRAM

After receiving a PRO<u>GRAM</u> command, address, and the data, the RDY/BUSY pin goes low and the self clocking erase and data store cycle begins. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT33C204 can be determined by polling the RDY/BUSY pin.

ERASE ALL

Upon receiving an ERAL command, the RDY/BUSY pin goes low and the self clocking erase sequence starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT33C204 can be determined by polling the RDY/BUSY pin. Once erased, all memory bits return to logical "1" state.




CAT35C102 2K BIT SERIAL E²PROM

1 MHz OPERATION

DESCRIPTION

The CAT35C102 is a 2K bit Serial E^2 PROM memory device organized in 128 registers of 16 bits (ORG pin at Vcc) or 256 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT35C102H is manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8-pin DIP or S.O. package. It will be offered in a 3V version (CAT33C102).

PIN CONFIGURATION



PIN FUNCTIONS


CS	Chip select
SK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
GND	Ground
NC	No connection
ORG	Memory organization

Note: When the ORG pin is connected to V_{CC}, the 128x16 organization is selected. When it is connected to ground, the 256x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 128x16 organization.

FEATURES

- High speed 1MHz operation
- Single 5V supply
- Available in 8 pin DIP or S.O. package
- 128x16 or 256x8 user selectable serial
- memory ■ Microwire[™] compatible
- Highly reliable CMOS floating gate technology
- Self timed programming cycle with Autoerase
- Operating range 0°C to 70°C [industrial temp. range available]
- 10,000 erase/write cycles
- 10 year data retention
- Power-up inadvertent write protection

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS *

Storage temperature
Power supply (Vcc)
Voltage on any input pin
Voltage on any output pin $\hfill \ldots .0.3V$ to V_{CC} +0.3V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)	DI=0.0V, SK=5.0V V _{CC} =5.0V, CS = 5.0V Output unloaded			3	mA
lcc2	Current consumption (standby)	$V_{CC} = 5.5V, CS = 0$ DI = 0, SK = 0			100	μΑ
lu -	Input leakage current	V _{IN} = 5.5V			10	μΑ
llo	Output leakage current	V _{OUT} = 5.5V, CS = 0			10	μΑ
ViH	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.1		0.8	v
Vон	High level output voltage	Іон = -400μА	2.4			v
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Addr	ess	Data		Comments
			256 x 8	128 x 16	256 x 8	128 x 16	
READ	1	10	A7 - A0	A6 - A0			Read address AN - A0
ERASE	1	1 1	A7 - A0	A6 - A0			Erase address AN - A0
WRITE	1	0 1	A7 - A0	A6 - A0	D7 - D0	D15 - D0	Write address AN - A0
EWEN	1	0 0	11XXXXXX	11XXXXX			Program enable
EWDS	1	0 0	00XXXXXX	00XXXXX			Program disable
ERAL	1	0 0	10XXXXXX	10XXXXX			Erase all addresses
WRAL	1	0 0	01XXXXXX	01XXXXX	D7 - D0	D15 - D0	Program all addresses

AC CHARACTERISTICS


 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions	Min.	Limits Typ.	Max.	Unit
tcss	CS setup time		50			ns
tcsн	CS hold time		0			ns
tDIS	DI setup time	CL = 100pF	100			ns
tdiн	DI hold time	V _{OL} = 0.8V, V _{OH} = 2.0V	100			ns
tPD1	Output delay to 1	V _{IL} = 0.45V, V _{IH} = 2.4V			500	ns
tPDO	Output delay to 0				500	ns
t⊦ız	Output delay to Hi-Z				100	ns
tew	Erase/Write pulse width				10	ms
t CSMIN	Minimum CS low time		250			ns
tsкнi	Minimum SK high time		250			ns
tsklow	Minimum SK low time		250			ns
tsv	Output delay to status valid	C _L = 100pF			500	ns
SKMAX	Maximum clock frequency		DC		1	MHz






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)		
256 x 8	A7	D7		
128 x 16	A ₆	D ₁₅		

INSTRUCTION TIMING <READ>




INSTRUCTION TIMING <WRITE>







INSTRUCTION TIMING < EWEN, EWDS>



INSTRUCTION TIMING < ERASE>




INSTRUCTION TIMING <ERAL>





SEMICONDUCTOR, INC.

INSTRUCTION TIMING < WRAL>



DEVICE OPERATION

The CAT35C102 is a CMOS 2048-bit nonvolatile memory intended for use with the COPS™ family of microcontrollers, or other standard microprocessors. The CAT35C102 can be organized as either 128 registers by 16 bits, or as 256 registers by 8 bits. Seven 10-bit instructions (11 bit instructions in 256 by 8 organization) control the reading, writing and erase operations of the device. The CAT35C102 operates on a single 5V supply and will generate on chip, the high voltage required during any programming operation. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the READY/BUSY status after a programming operation. The READY/BUSY status can be determined after a programming operation by selecting the device and polling the DO pin; DO low indicates that the programming operation is not completed, while DO high indicates that the device is ready. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and and the DO pin are to be tied together to form a common DI/O pin. The format for all instructions sent to the CAT35C102 is a logical "1" start bit, a 2 bit (or 4 bit) op code, a 7 bit address (8 bit address when organized as 256 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 256 X 8).

READ

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT35C102 will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed. The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (tpD0 or tpD1).

ERASE/WRITE ENABLE AND DISABLE

The CAT35C102 powers up in the programming disable state. Any programming after power-up or after an EWDS (programming disable) instruction must first be preceded by the EWEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT35C102 programming and erasing functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT35C102 regardless of the programming enable/disable status.

ERASE

Upon receiving an ERASE command and address, the CS (chip select) must be deselected for a minimum of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking erase cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The READY/BUSY status of the CAT35C102 can be determined by selecting the device and polling the DO pin. Once



erased, the contents of an erased location returns to a logical "1" state.

WRITE

After receiving a WRITE command, address and the data, the CS (chip select) must be deselected for a minimum of 250ns (TCSMIN). The falling edge of CS will start the self clocking erase and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C102 can be determined by selecting the device and polling the DO pin. With the CAT35C102 it is **NOT** necessary to erase a memory location before the WRITE command.

ERASE ALL

Upon receiving an ERAL command, the CS (chip select) must be deselected for a minimum of 250ns

(TCSMIN). The falling edge of CS will start the self clocking erase cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C102 can be determined by selecting the device and polling the DO pin. Once erased, all memory bits return to a logical "1" state.

WRITE ALL

Upon receiving a WRAL command and data, the CS (chip select) must be deselected for a minimum of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C102 can be determined by selecting the device and polling the DO pin. It **IS** necessary for all memory locations to be erased before the WRAL command is executed.

COPS and MICROWIRE are registered trademarks of the National Semiconductor Corporation.




CAT35C102H - High Endurance 2K BIT SERIAL E²PROM

1 MHz OPERATION

DESCRIPTION

The CAT35C102H is a high endurance 2K bit Serial E^2 PROM memory device organized in 128 registers of 16 bits (ORG pin at V_{CC}) or 256 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT35C102H is manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology. It is designed to endure 100,000 erase/write cycles and has a data retention of 100 years. It is packaged in an 8-pin DIP or S.O. package. It will be offered in a 3V version (CAT33C102H).

PIN CONFIGURATION



PIN FUNCTIONS


CS	Chip select
SK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
GND	Ground
NC	No connection
ORG	Memory organization

Note: When the ORG pin is connected to V_{CC}, the 128x16 organization is selected. When it is connected to ground, the 256x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 128x16 organization.

FEATURES

- High speed 1MHz operation
- Single 5V supply
- Available in 8 pin DIP or S.O. package
- 128x16 or 256x8 user selectable serial memory
- Mircowire[™] compatible
- Highly reliable CMOS floating gate technology
- Self timed programming cycle with Autoerase
- Operating range 0°C to 70°C
- 100,000 erase/write cycles
- 100 year data retention
- Power-up inadvertent write protection

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS *

Storage temperature
Power supply (V _{CC})
Voltage on any input pin
Voltage on any output pin \ldots

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)	DI=0.0V, SK=5.0V V _{CC} =5.0V, CS = 5.0V Output unloaded			3	mA
Icc2	Current consumption (stand-by)	$V_{CC} = 5.5V, CS = 0$ DI = 0, SK = 0			100	μA
lu	Input leakage current	V _{IN} = 5.5V			10	μA
ILO	Output leakage current	$V_{OUT} = 5.5V, CS = 0$			10	μA
VIH	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.1		0.8	v
Vон	High level output voltage	loн = -400µА	2.4			v
VoL	Low level output voltage	I _{OL} = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Address		Data		Comments
			256 x 8	128 x 16	256 x 8	128 x 16	
READ	1	10	A7 - A0	A6 - A0			Read address AN - A0
ERASE	1	1 1	A7 - A0	A6 - A0			Erase address AN - A0
WRITE	1	01	A7 - A0	A6 - A0	D7 - D0	D15 - D0	Write address AN - A0
EWEN	1	0 0	11XXXXXX	11XXXXX			Program enable
EWDS	1	0 0	ooxxxxxx	00XXXXX			Program disable
ERAL	1	0 0	10XXXXXX	10XXXXX			Erase all addresses
WRAL	1	0 0	01XXXXXX	01XXXXX	D7 - D0	D15 - D0	Program all addresses

AC CHARACTERISTICS


(V_{CC} = +5V $\pm 10\%$, T_A = 0°C to 70°C)

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	ļ
tcss	CS setup time		50			ns
tсsн	CS hold time		0			ns
tDIS	DI setup time	C _L = 100pF	100			ns
tон	DI hold time	$V_{OL} = 0.8V, V_{OH} = 2.0V$	100			ns
tPD1	Output delay to 1	$V_{IL} = 0.45V, V_{IH} = 2.4V$			500	ns
tPD0	Output delay to 0				500	ns
tHZ	Output delay to Hi-Z				100	ns
tew	Erase/Write pulse width				10	ms
t CSMIN	Minimum CS low time		250			ns
tsкнi	Minimum SK high time		250			ns
tsklow	Minimum SK low time		250			ns
tsv	Output delay to status valid	C _L = 100pF			500	ns
SKMAX	Maximum clock frequency		DC		1	MHz






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)
256 x 8	A7	D7
128 x 16	A ₆	D ₁₅

INSTRUCTION TIMING <READ>




INSTRUCTION TIMING < WRITE>







INSTRUCTION TIMING < EWEN, EWDS>



INSTRUCTION TIMING <ERASE>




INSTRUCTION TIMING <ERAL>





SEMICONDUCTOR, INC.

INSTRUCTION TIMING <WRAL>



DEVICE OPERATION

The CAT35C102H is a high endurance CMOS 2048-bit nonvolatile memory intended for use with the COPS™ family of microcontrollers, or other standard microprocessors. The CAT35C102H can be organized as either 128 registers by 16 bits, or as 256 registers by 8 bits. Seven 10-bit instructions (11 bit instructions in 256 by 8 organization) control the reading, writing and erase operations of the device. The CAT35C102H operates on a single 5V supply and will generate on chip, the high voltage required during any programming operation. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a programming operation. The ready/busy status can be determined after a programming operation by selecting the device and polling the DO pin; DO low indicates that the programming operation is not completed, while DO high indicates that the device is ready. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and and the DO pin are to be tied together to form a common DI/O pin. The format for all instructions sent to the CAT35C102H is a logical "1" start bit, a 2 bit (or 4 bit) op code, a 7 bit address (8 bit address when organized as 256 X 8). and for write operations a 16 bit data field (8 bit data field when organized as 256 X 8).

READ

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT35C102H will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed. The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (tpD0 or tpD1).

ERASE/WRITE ENABLE AND DISABLE

The CAT35C102H powers up in the programming disable state. Any programming after power-up or after an EWDS (programming disable) instruction must first be preceded by the EWEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT35C102H programming and erasing functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT35C102H regardless of the programming enable/disable status.

ERASE

Upon receiving an ERASE command and address, the CS (chip select) must be deselected for a minimum of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking erase cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C102H can be determined by selecting the device and polling the DO pin. Once



erased, the contents of an erased location returns to a logical "1" state.

WRITE

After receiving a WRITE command, address and the data, the CS (chip select) must be deselected for a minimum of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking erase and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C102H can be determined by selecting the device and polling the DO pin. With the CAT35C102H it is **NOT** necessary to erase a memory location before the WRITE command.

ERASE ALL

Upon receiving an ERAL command, the CS (chip select) must be deselected for a minimum of 250ns

(T_{CSMIN}). The falling edge of CS will start the self clocking erase cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C102H can be determined by selecting the device and polling the DO pin. Once erased, all memory bits return to a logical "1" state.

WRITE ALL

Upon receiving a WRAL command and data, the CS (chip select) must be deselected for a minimum of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C102H can be determined by selecting the device and polling the DO pin. It **IS** necessary for all memory locations to be erased before the WRAL command is executed.

COPS and MICROWIRE are registered trademarks of the National Semiconductor Corporation.



3-80

ż

<u>n</u>i


CAT35C102I - Industrial Temperature 2K BIT SERIAL E²PROM

1MHz OPERATION

DESCRIPTION

The CAT35C102I is an industrial temperature 2Kbit Serial E^2 PROM memory device organized in 128 registers of 16 bits (ORG pin at V_{CC}) or 256 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT35C102I is manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8-pin DIP or S.O. package.

PIN CONFIGURATION



PIN FUNCTIONS


CS	Chip select
SK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
GND	Ground
NC	No connection
ORG	Memory organization

Note: When the ORG pin is connected to V_{CC}, the 128x16 organization is selected. When it is connected to ground, the 256x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 128x16 organization.

FEATURES

- High speed 1MHz operation
- Single 5V supply
- Available in 8 pin DIP or S.O. package
- 128x16 or 256x8 user selectable serial memory
- Mircowire[™] compatible
- Highly reliable CMOS floating gate technology
- Self timed programming cycle with Autoerase
- Operating range -40°C to +85°C
- 10,000 erase/write cycles
- 10 year data retention
- Power-up inadvertent write protection

BLOCK DIAGRAM





Preliminary

ABSOLUTE MAXIMUM RATINGS *

Storage temperature	65°C to +150°C
Power supply (V _{CC})	+7V
Voltage on any input pin	0.3 to +7V
Voltage on any output pin	0.3V to V _{CC} +0.3V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)	DI=0.0V, SK=5.0V V _{CC} =5.0V, CS = 5.0V Output unloaded			4	mA
Icc2	Current consumption (standby)	$V_{CC} = 5.5V, CS = 0$ DI = 0, SK = 0			100	μΑ
ili	Input leakage current	V _{IN} = 5.5V			10	μΑ
ILO	Output leakage current	$V_{OUT} = 5.5V, CS = 0$			10	μΑ
VIH	High level input voltage		2.0		Vcc +1	V
VIL	Low level input voltage		-0.1		0.8	v
Vон	High level output voltage	юн = -400μА	2.4			v
Vol	Low level output voltage	lo _L = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Addı	ess	Da	ta	Comments
			256 x 8	128 x 16	256 x 8	128 x 16	
READ	1	10	A7 - A0	A6 - A0			Read address AN - A0
ERASE	1	1 1	A7 - A0	A6 - A0			Erase address AN - A0
WRITE	1	0 1	A7 - A0	A6 - A0	D7 - D0	D15 - D0	Write address AN - A0
EWEN	1	0 0	11XXXXXX	11XXXXX			Program enable
EWDS	1	0 0	00XXXXXX	00XXXXX			Program disable
ERAL	1	0 0	10XXXXXX	10XXXXX			Erase all addresses
WRAL	1	0 0	01XXXXXX	01XXXXX	D7 - D0	D15 - D0	Program all addresses

AC CHARACTERISTICS


 $(V_{CC} = +5V \pm 10\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Conditions	Min.	Limits Typ.	Max.	Unit
tcss	CS setup time		50	190		ns
tсsн	CS hold time		0			ns
tois	DI setup time	C _L = 100pF	100			ns
tон	DI hold time	Vol = 0.8V, VoH = 2.0V	100			ns
tPD1	Output delay to 1	−−− V _{IL} = 0.45V, V _{IH} = 2.4V			500	ns
tPD0	Output delay to 0				500	ns
tHZ	Output delay to Hi-Z				100	ns
tew	Erase/Write pulse width		1		10	ms
tcsmin	Minimum CS low time		250		,	ns
tsкні	Minimum SK high time		250			ns
tsĸlow	Minimum SK low time		250			ns
tsv	Output delay to status valid	C _L = 100pF			500	ns
SKMAX	Maximum clock frequency		DC		1	MHz






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)
256 x 8	A7	D7
128 x 16	A ₆	D ₁₅

INSTRUCTION TIMING <READ>




INSTRUCTION TIMING <WRITE>







INSTRUCTION TIMING < EWEN, EWDS>



INSTRUCTION TIMING < ERASE>




INSTRUCTION TIMING <ERAL>





SEMICONDUCTOR, INC.

INSTRUCTION TIMING < WRAL>



DEVICE OPERATION

The CAT35C102I is a high endurance CMOS 2048-bit nonvolatile memory intended for use with the COPS™ family of microcontrollers, or other standard microprocessors. The CAT35C102I can be organized as either 128 registers by 16 bits, or as 256 registers by 8 bits. Seven 10-bit instructions (11 bit instructions in 256 by 8 organization) control the reading, writing and erase operations of the device. The CAT35C102I operates on a single 5V supply and will generate on chip, the high voltage required during any programming operation. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a programming operation. The ready/busy status can be determined after a programming operation by selecting the device and polling the DO pin; DO low indicates that the programming operation is not completed, while DO high indicates that the device is ready. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and and the DO pin are to be tied together to form a common DI/O pin. The format for all instructions sent to the CAT35C102I is a logical "1" start bit, a 2 bit (or 4 bit) op code, a 7 bit address (8 bit address when organized as 256 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 256 X 8).

READ

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT35C102I will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed. The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay tpD0 or tpD1.

ERASE/WRITE ENABLE AND DISABLE

The CAT35C102I powers up in the programming disable state. Any programming after power-up or after an EWDS (programming disable) instruction must first be preceded by the EWEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT35C102I programming and erasing functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT35C102I regardless of the programming enable/disable status.

ERASE

Upon receiving an ERASE command and address, the CS (chip select) must be deselected for a minimum of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking erase cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C102I can be determined by selecting the device and polling the DO pin. Once



erased, the contents of an erased location returns to a logical "1" state.

WRITE

After receiving a WRITE command, address and the data, the CS (chip select) must be deselected for a minimum of 250ns (TCSMIN). The falling edge of CS will start the self clocking erase and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C102I can be determined by selecting the device and polling the DO pin. With the CAT35C102I it is **NOT** necessary to erase a memory location before the WRITE command.

ERASE ALL

Upon receiving an ERAL command, the CS (chip select) must be deselected for a minimum of 250ns

(T_{CSMIN}). The falling edge of CS will start the self clocking erase cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C102I can be determined by selecting the device and polling the DO pin. Once erased, all memory bits return to a logical "1" state.

WRITE ALL

Upon receiving a WRAL command and data, the CS (chip select) must be deselected for a minimum of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C102I can be determined by selecting the device and polling the DO pin. It **IS** necessary for all memory locations to be erased before the WRAL command is executed.

COPS and MICROWIRE are registered trademarks of the National Semiconductor Corporation.

3-88



CAT35C104 4K BIT SERIAL E²PROM

1MHz OPERATION


DESCRIPTION

The CAT35C104 is a 4K bit serial E^2 PROM memory device organized in 256 registers of 16 bits (ORG pin at V_{CC}) or 512 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT35C104 is manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8-pin DIP or S.O. package. This device will be offered in a G.I. compatible protocol version, the CAT35C204 and in commercial versions which will provide 3V operation (CAT33C104).

FEATURES

- Highly reliable CMOS floating gate technology
- Single 5V supply
- Available in 8 pin DIP or S.O. package
- 256x16 or 512x8 user selectable serial memory
- Microwire[™] compatible
- Self timed programming cycle with Autoerase
- Operating range 0°C to +70°C [Industrial temp. range available]
- 10,000 erase/write cycles
- 10 year data retention
- Power-up inadvertent write protection

PIN CONFIGURATION




PIN FUNCTIONS

CS	Chip select
SK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
GND	Ground
NC	No connection
ORG	Memory organization

Note: When the ORG pin is connected to V_{CC}, the 256x16 organization is selected. When it is connected to ground, the 512x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 256x16 organization.

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS*

Storage temperature		 		• •				•									•			-65°C to +150°C
Power supply (Vcc)		 																		+7V
Voltage on any input p	oin	 			•				.•				•		•		•			-0.3 to +7V
Voltage on any output	pin		•	• •	• •	•	•		•	•	•	•		•	•	•	•	•	•	-0.3V to V _{CC} +0.3V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)	DI=0.0V, SK=5.0V V _{CC} =5.0V, CS =5.0V Output unloaded			3	mA
Icc2	Current consumption (standby)	$V_{CC} = 5.5V, CS = 0$ DI = 0, SK = 0			100	μA
lL)	Input leakage current	V _{IN} = 5.5V			10	μΑ
llo	Output leakage current	$V_{OUT} = 5.5V, CS = 0$			10	μΑ
VIH	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.1		0.8	v
Vон	High level output voltage	Іон = -400μА	2.4			v
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Addr	ress	Da	ta	Comments	
			512 x 8	256 x 16	512 x 8	256 x 16		
READ	1	10	A8 - A0	A7 - A0			Read address AN - A0	
ERASE	1	1 1	A8 - A0	A7 - A0			Erase address AN - A0	
WRITE	1	0 1	A8 - A0	A7 - A0	D7 - D0	D15 - D0	Write address AN - A0	
EWEN	1	0 0	11XXXXXXX	11XXXXXX			Program enable	
EWDS	1	0 0	00XXXXXXX	00XXXXXX			Program disable	
ERAL	1	0 0	10XXXXXXX	10XXXXXX			Erase all addresses	
WRAL	1	0 0	01XXXXXXX	01XXXXXX	D7 - D0	D15 - D0	Program all addresses	

AC CHARACTERISTICS


 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	Parameter	Conditions	Min.	Limits Typ.	Max.	Unit
tcss	CS setup time		50			ns
tcsн	CS hold time		0			ns
tois	DI setup time	C _L = 100pF	100			ns
tон	DI hold time	$V_{OL} = 0.8V, V_{OH} = 2.0V$	100			ns
tPD1	Output delay to 1	−−− V _{IL} = 0.45V, V _{IH} = 2.4V			500	ns
tPD0	Output delay to 0				500	ns
tнz	Output delay to High-Z				100	ns
tew	Erase/Write pulse width				10	ms
tcsмin	Minimum CS low time		250			ns
tsкні	Minimum SK high time		250			ns
tsklow	Minimum SK low time		250			ns
tsv	Output delay to status valid	C _L = 100pF			500	ns
SKmax	Maximum clock frequency		DC		1	MHz






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)
512 x 8	A ₈	D7
256 x 16	A7	D ₁₅

INSTRUCTION TIMING <READ>




INSTRUCTION TIMING <WRITE>






3


INSTRUCTION TIMING < EWEN, EWDS>



INSTRUCTION TIMING < ERASE>




INSTRUCTION TIMING <ERAL>





INSTRUCTION TIMING < WRAL>



DEVICE OPERATION

The CAT35C104 is a 4096 bit nonvolatile memory intended for use with the COPS™ family of microcontrollers, or other standard microprocessors such as the 80C48 or 80C51. The CAT35C104 can be organized as either 256 registers by 16 bits. or as 512 registers by 8 bits. Seven 11-bit instructions (12-bit instructions in 512 by 8 organization) control the reading, writing and erase operations of the device. The CAT35C104 operates on a single 5V supply and will generate on chip the high voltage required during any programming operation. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a programming operation. The ready/busy status can be determined after a programming operation by selecting the device and polling the DO pin; DO low indicates that the programming operation is not completed, while DO high indicates that the device is ready. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin. The format for all instructions sent to the CAT35C104 is a logical "1" start bit, a 2 bit (or 4 bit) op code, a 8 bit address (9 bit address when organized as 512 X 8). and for write operations a 16 bit data field (8 bit data field when organized as 512 X 8).

At power-down, when V_{CC} falls below a threshold of approximately 3V, the data protection circuitry inhibits write mode operations and a programming disable (EWDS) is executed internally.

READ

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT35C104 will come out of the high impedance state, and after sending an initial dummy zero bit, will begin shifting out the data addressed. The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (tPD0 or tPD1).

ERASE/WRITE ENABLE AND DISABLE

The CAT35C104 powers up in the programming disable state. Any programming after power-up or after an EWDS (programming disable) instruction must first be preceded by the EWEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT35C104 programming and erasing functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT35C104 regardless of the programming enable/disable status.

ERASE

Upon receiving an ERASE command and address, the CS (chip select) must be deselected for a minimum of $1\mu s$ (T_{CSMIN}). The falling edge of CS will



start the self clocking erase cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C104 can be determined by selecting the device and polling the DO pin. Once erased, the contents of an erased location returns to logical "1" state.

WRITE

After receiving a WRITE command, address and the data, the CS (chip select) must be deselected for a minimum of 1 μ s (TCSMIN). The falling edge of CS will start the self clocking erase and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C104 can be determined by selecting the device and polling the DO pin. With the CAT35C104 it is **NOT** necessary to erase a memory location before the WRITE command.

ERASE ALL

Upon receiving an ERAL command, the CS (chip select) must be deselected for a minimum of $1\mu s$ (TCSMIN). The falling edge of CS will start the self

clocking erase cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C104 can be determined by selecting the device and polling the DO pin. Once erased, all memory bits return to logical "1" state.

WRITE ALL

Upon receiving a WRAL command and data, the CS (chip select) must be deselected for a minimum of 1 μ s (T_{CSMIN}). The falling edge of CS will start the self clocking write cycle on all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C104 can be determined by selecting the device and polling the DO pin.

It **IS NOT** necessary for all memory locations to be erased before the WRAL command is executed.

COPS and MICROWIRE are registered trademarks of the National Semiconductor Corporation.



3-96



CAT35C104H - High Endurance 4K BIT SERIAL E²PROM

1MHz OPERATION


DESCRIPTION

The CAT35C104H is a high endurance 4K bit serial E^2 PROM memory device organized in 256 registers of 16 bits (ORG pin at V_{CC}) or 512 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT35C104H is manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology. It is designed to endure 100,000 erase/write cycles and has a data retention of 100 years. It is packaged in an 8-pin DIP or S.O. package. This device will be offered in a G.I. compatible protocol version, the CAT35C204H and in commercial versions which will provide 3V operation (CAT33C104H).

FEATURES

- Highly reliable CMOS floating gate technology
- Single 5V supply
- Available in 8 pin DIP or S.O. package
- 256x16 or 512x8 user selectable serial memory
- Microwire[™] compatible
- Self timed programming cycle with Autoerase
- Operating range 0°C to +70°C
- 100,000 erase/write cycles
- 100 year data retention
- Power-up inadvertent write protection

PIN CONFIGURATION




PIN FUNCTIONS

CS	Chip select
SK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
GND	Ground
NC	No connection
ORG	Memory organization

Note: When the ORG pin is connected to V_{CC}, the 256x16 organization is selected. When it is connected to ground, the 512x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 256x16 organization.

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS *

Storage temperature	65°C to +150°C
Power supply (Vcc)	+7V
Voltage on any input pin	0.3 to +7V
Voltage on any output pin	0.3V to V _{CC} +0.3V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)	DI=0.0V, SK=5.0V V _{CC} =5.0V, CS =V _{IH} Output unloaded			3	mA
ICC2	Current consumption (standby)	$V_{CC} = 5.5V, CS = 0$ DI = 0, SK = 0			100	μA
lu	Input leakage current	V _{IN} = 5.5V			10	μA
ILO	Output leakage current	$V_{OUT} = 5.5V, CS = 0$			10	μΑ
ViH	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.1		0.8	v
Vон	High level output voltage	Іон = -400μА	2.4			v
VoL	Low level output voltage	l _{OL} = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Addı	ess	Da	ta	Comments
			512 x 8	256 x 16	512 x 8	256 x 16	,
READ	1	10	A8 - A0	A7 - A0			Read address AN - A0
ERASE	1	1 1	A8 - A0	A7 - A0			Erase address AN - A0
WRITE	1	01	A8 - A0	A7 - A0	D7 - D0	D15 - D0	Write address AN - A0
EWEN	1	0 0	11XXXXXXX	11XXXXXX			Program enable
EWDS	1	0 0	00XXXXXXX	00XXXXXX			Program disable
ERAL	1	0 0	10XXXXXXX	10XXXXXX			Erase all addresses
WRAL	1	0 0	01XXXXXXX	01XXXXXX	D7 - D0	D15 - D0	Program all addresses

AC CHARACTERISTICS


(V_{CC} = +5V $\pm 10\%,\,T_A = 0^oC$ to +70°C)

Symbol	Parameter	Conditions	Min.	Limits Min. Typ. Ma		Unit
tcss	CS setup time		50			ns
tcsн	CS hold time		0			ns
tDis	DI setup time	C _L = 100pF	100			ns
tоін	DI hold time	$V_{OL} = 0.8V, V_{OH} = 2.0V$	100			ns
tPD1	Output delay to 1	V _{IL} = 0.45V, V _{IH} = 2.4V			500	ns
tPD0	Output delay to 0				500	ns
tнz	Output delay to High-Z				100	ns
tew	Erase/Write pulse width				10	ms
tcsmin	Minimum CS low time		250			ns
tsкнi	Minimum SK high time		250			ns
tsklow	Minimum SK low time		250			ns
tsv	Output delay to status valid	C _L = 100pF			500	ns
SKMAX	Maximum clock frequency		DC		1	MHz






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)
512 x 8	A ₈	D7
256 x 16	A7	D ₁₅

INSTRUCTION TIMING <READ>




INSTRUCTION TIMING < WRITE>






3


INSTRUCTION TIMING < EWEN, EWDS>



INSTRUCTION TIMING < ERASE>




INSTRUCTION TIMING <ERAL>



SEMICONDUCTOR, INC.

INSTRUCTION TIMING <WRAL>



DEVICE OPERATION

The CAT35C104H is a 4096 bit nonvolatile memory intended for use with the COPS™ family of microcontrollers, or other standard microprocessors such as the 80C48 or 80C51. The CAT35C104H can be organized as either 256 registers by 16 bits, or as 512 registers by 8 bits. Seven 11-bit instructions (12-bit instructions in 512 by 8 organization) control the reading, writing and erase operations of the device. The CAT35C104H operates on a single 5V supply and will generate on chip the high voltage required during any programming operation. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a programming operation. The ready/busy status can be determined after a programming operation by selecting the device and polling the DO pin; DO low indicates that the programming operation is not completed, while DO high indicates that the device is ready. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin. The format for all instructions sent to the CAT35C104H is a logical "1" start bit, a 2 bit (or 4 bit) op code, a 8 bit address (9 bit address when organized as 512 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 512 X 8).

At power-down, when V_{CC} falls below a threshold of approximately 3V, the data protection circuitry inhibits write mode operations and a programming disable (EWDS) is executed internally.

READ

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT35C104H will come out of the high impedance state, and after sending an initial dummy zero bit, will begin shifting out the data addressed. The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (tpD0 or tpD1).

ERASE/WRITE ENABLE AND DISABLE

The CAT35C104H powers up in the programming disable state. Any programming after power-up or after an EWDS (programming disable) instruction must first be preceded by the EWEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT35C104H programming and erasing functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT35C104H regardless of the programming enable/disable status.

ERASE

Upon receiving an ERASE command and address, the CS (chip select) must be deselected for a minimum of 1μ s (T_{CSMIN}). The falling edge of CS will



start the self clocking erase cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C104H can be determined by selecting the device and polling the DO pin. Once erased, the contents of an erased location returns to logical "1" state.

WRITE

After receiving a WRITE command, address and the data, the CS (chip select) must be deselected for a minimum of 1 μ s (TCSMIN). The falling edge of CS will start the self clocking erase and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C104H can be determined by selecting the device and polling the DO pin. With the CAT35C104H it is **NOT** necessary to erase a memory location before the WRITE command.

ERASE ALL

Upon receiving an ERAL command, the CS (chip select) must be deselected for a minimum of $1\mu s$ (TCSMIN). The falling edge of CS will start the self

clocking erase cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C104H can be determined by selecting the device and polling the DO pin. Once erased, all memory bits return to logical "1" state.

WRITE ALL

Upon receiving a WRAL command and data, the CS (chip select) must be deselected for a minimum of 1 μ s (T_{CSMIN}). The falling edge of CS will start the self clocking write cycle on all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C104H can be determined by selecting the device and polling the DO pin.

It **IS NOT** necessary for all memory locations to be erased before the WRAL command is executed.

COPS and MICROWIRE are registered trademarks of the National Semiconductor Corporation.





1MHz


OPERATION

CAT35C104I - Industrial Temperature 4K BIT SERIAL E²PROM

DESCRIPTION

The CAT35C104I is an industrial temperature 4K bit Serial E^2 PROM memory device organized in 256 registers of 16 bits (ORG pin at V_{CC}) or 512 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT35C104I is manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8-pin DIP or S.O. package. This device will be offered in a G.I. compatible protocol version, the CAT35C204 and in commercial versions which will provide 3V operation (CAT33C104) and/or high-endurance (100,000 write cycle) performance.

PIN CONFIGURATION



PIN FUNCTIONS


CS	Chip select
SK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
GND	Ground
NC	No connection
ORG	Memory organization

Note: When the ORG pin is connected to V_{CC}, the 256x16 organization is selected. When it is connected to ground, the 512x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 256x16 organization.

FEATURES

- Highly reliable CMOS floating gate technology
- Single 5V supply
- Available in 8 pin DIP or S.O. package
- 256x16 or 512x8 user selectable serial memory
- Microwire[™] compatible
- Self timed programming cycle with Autoerase
- Operating range -40°C to +85°C
- 10,000 erase/write cycles
- 10 year data retention
- Power-up inadvertent write protection

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS *

Storage temperature	65°C to +150°C
Power supply (V _{CC})	+7V
Voltage on any input pin	0.3 to +7V
Voltage on any output pin	0.3V to V_{CC} +0.3V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)	DI=0.0V, SK=5.0V V _{CC} =5.0V, CS =5.0V Output unloaded			4	mA
Icc2	Current consumption (stand-by)	$V_{CC} = 5.5V, CS = 0$ DI = 0, SK = 0			100	μA
lu	Input leakage current	V _{IN} = 5.5V			10	μΑ
ILO	Output leakage current	$V_{OUT} = 5.5V, CS = 0$			10	μA
ViH	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.1		0.8	v
Vон	High level output voltage	Іон = -400μА	2.4			v
VoL	Low level output voltage	I _{OL} = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Addı	ess	Da	ta	Comments
			512 x 8	256 x 16	512 x 8	256 x 16	
READ	1	10	A8 - A0	A7 - A0			Read address AN - A0
ERASE	1	1 1	A8 - A0	A7 - A0			Erase address AN - A0
WRITE	1	0 1	A8 - A0	A7 - A0	D7 - D0	D15 - D0	Write address AN - A0
EWEN	1	0 0	11XXXXXXX	11XXXXXX			Program enable
EWDS	1	0 0	00XXXXXXX	00XXXXXX			Program disable
ERAL	1	0 0	10XXXXXXX	10XXXXXX			Erase all addresses
WRAL	1	0 0	01XXXXXXX	01XXXXXX	D7 - D0	D15 - D0	Program all addresses

AC CHARACTERISTICS


(V_{CC} = +5V $\pm 10\%$, T_A = -40 ^{o}C to +85 ^{o}C)

Symbol	Parameter	Conditions	Min.	Limits Typ.	Max.	Unit
tcss	CS setup time		50			ns
tcsн	CS hold time	C _L = 100pF	0			ns
tois	DI setup time	V _{OL} = 0.8V, V _{OH} = 2.0V V _{IL} = 0.45V, V _{IH} = 2.4V	100			ns
tdih	DI hold time		100			ns
tPD1	Output delay to 1				500	ns
tPDO	Output delay to 0				500	ns
tHz	Output delay to High-Z				100	ns
tew	Erase/Write pulse width				10	ms
tcsmin	Minimum CS low time		250			ns
tsкні	Minimum SK high time		250			ns
t sklow	Minimum SK low time		250			ns
tsv	Output delay to status valid	C _L = 100pF			500	ns
SKMAX	Maximum clock frequency		DC		1	MHz






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)
512 x 8	A ₈	D7
256 x 16	A7	D ₁₅

INSTRUCTION TIMING <READ>




INSTRUCTION TIMING <WRITE>




SEMICONDUCTOR, INC.

CAT35C104I


INSTRUCTION TIMING < EWEN, EWDS>



INSTRUCTION TIMING < ERASE>




INSTRUCTION TIMING < ERAL>





SEMICONDUCTOR, INC.

INSTRUCTION TIMING <WRAL>



DEVICE OPERATION

The CAT35C104I is a 4096 bit nonvolatile memory intended for use with the COPS™ family of microcontrollers as well as other standard microprocessors such as the 80C48, or 80C51. The CAT35C104I can be organized as either 256 registers by 16 bits, or as 512 registers by 8 bits. Seven 11-bit instructions (12-bit instructions in 512 by 8 organization) control the reading, writing, and erase operations of the device. The CAT35C104I operates on a single 5V supply and will generate on chip the high voltage required during any programming operation. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a programming operation. The ready/busy status can be determined after a programming operation by selecting the device and polling the DO pin; DO low indicates that the programming operation is not completed, while DO high indicates that the device is ready. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and and the DO pin are to be tied together to form a common DI/O pin. The format for all instructions sent to the CAT35C104I is a logical "1" start bit, a 2 bit (or 4 bit) op code, a 8 bit address (9 bit address when organized as 512 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 512 X 8).

At power-down, when V_{CC} falls below a threshold of approximately 3 volts, the data protection circuitry inhibits write mode operations and a programming disable (EWDS) is executed internally.

READ

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT35C104I will come out of the high impedance state, and after sending an initial dummy zero bit, will begin shifting out the data addressed. The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (tpD0 or tpD1).

ERASE/WRITE ENABLE AND DISABLE

The CAT35C104I powers up in the programming disable state. Any programming after power-up or after an EWDS (programming disable) instruction must first be preceded by the EWEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT35C104I programming and erasing functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT35C104I regardless of the programming enable/disable status.

ERASE

Upon receiving an ERASE command and address, the CS (chip select) must be deselected for a min-



imum of 250ns (TCSMIN). The falling edge of CS will start the self clocking erase cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C104I can be determined by selecting the device and polling the DO pin. Once erased, the contents of an erased location returns to logical "1" state.

WRITE

After receiving a WRITE command, address and the data, the CS (chip select) must be deselected for a minimum of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking erase and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C104I can be determined by selecting the device and polling the DO pin. With the CAT35C104I it is **NOT** necessary to erase a memory location before the WRITE command.

ERASE ALL

Upon receiving an ERAL command, the CS (chip select) must be deselected for a minimum of 250ns

(T_{CSMIN}). The falling edge of CS will start the self clocking erase cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C104I can be determined by selecting the device and polling the DO pin. Once erased, all memory bits return to logical "1" state.

WRITE ALL

Upon receiving a WRAL command and data, the CS (chip select) must be deselected for a minimum of 1μ s (T_{CSMIN}). The falling edge of CS will start the self clocking write cycle on all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C104I can be determined by selecting the device and polling the DO pin.

It **IS NOT** necessary for all memory locations to be erased before the WRAL command is executed.

COPS is a registered trademark of National Semiconductor Corporation.






1MHz OPERATION

DESCRIPTION

The CAT35C202 is a CMOS 2K bit Serial E^2 PROM memory device organized in 128 registers of 16 bits (ORG pin at V_{CC}) or 256 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT35C202 is manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. Packaged in an 8-pin DIP and Small Outline packages. To be offered in a 3V version (CAT33C202).

FEATURES

- Highly reliable CMOS floating gate technology
- 10ms programming cycle
- Single 5V supply
- 128x16 or 256x8 user selectable serial memory
- Compatible with General Instruments ER5912
- Self timed programming cycle with Autoerase
- Word and chip erasable
- Operating range 0°C to 70°C [Industrial temp. range available]
- 10,000 erase/write cycles
- 10 year data retention
- Power-up inadvertent write protection




PIN FUNCTIONS

PIN CONFIGURATION

CS	Chip select
CLK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
RDY/BUSY	Status output
GND	Ground
ORG	Memory organization

Note: When the ORG pin is connected to Vcc, the 128x16 organization is selected. When it is connected to ground, the 256x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 128x16 organization.

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS *

Storage temperature	65°C to +150°C
Power supply (V _{CC})	+7V
Voltage on any input pin	0.3 to +7V
Voltage on any output pin	0.3V to V _{CC} +0.3V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)	DI=0.0V, SK=5.0V V _{CC} =5.0V, CS = 5.0V DO unloaded			3	mA
lcc2	Current consumption (stand-by)	$V_{CC} = 5.5V, CS = 0$ DI = 0, SK = 0			100	μΑ
lu	Input leakage current	V _{IN} = 5.5V			10	μΑ
ILO	Output leakage current	$V_{OUT} = 5.5V, CS = 0$			10	μΑ
VIH	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.1		0.8	v
V _{OH}	High level output voltage	Іон = -400μА	2.4			v
Vol	Low level output voltage	I _{OL} = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Address Dat		ita	Comments	
			256 x 8	128 x 16	256 x 8	128 x 16	
READ	1	1000	A7 - A0	A6 - A0			Read address AN - A0
PROGRAM	1	X100	A7 - A0	A6 - A0	D7 - D0	D15 - D0	Program address AN - A0
PEN	1	0011	00000000	0000000			Program enable
PDS	1	0000	00000000	0000000			Program disable
ERAL	1	0010	00000000	0000000			Erase all addresses
WRAL	1	0001	00000000	0000000	D7 - D0	D15 - D0	Write all addresses

AC CHARACTERISTICS


(V_{CC} = +5V $\pm 10\%$, T_A = 0°C to 70°C)

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
tcss	CS setup time		50			ns
tсsн	CS hold time		100			ns
tDIS	DI setup time	C _L = 100pF	100			ns
t _{DIH}	DI hold time	V _{OL} = 0.8V, V _{OH} = 2.0V V _{IL} = 0.45V, V _{IH} = 2.4V	100			ns
tPD1	Output delay to 1				500	ns
tPD0	Output delay to 0				500	ns
tew	Erase/Write pulse width				10	ms
tskhi	Minimum SK high time		250			ns
t sklow	Minimum SK low time		250			ns
СКмах	Maximum clock frequency		DC		1	MHz






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)
256 x 8	A7	D7
128 x 16	A ₆	D ₁₅

INSTRUCTION TIMING <READ>




INSTRUCTION TIMING <PROGRAM>




SEMICONDUCTOR, INC.

3


INSTRUCTION TIMING <PEN, PDS 256 x 8 organization>



INSTRUCTION TIMING <PEN, PDS 128 x 16 organization>




INSTRUCTION TIMING <ERAL 256 x 8 organization>









INSTRUCTION TIMING <ERAL 128 x 16 organization>



INSTRUCTION TIMING < WRAL 256 x 8 organization>



INSTRUCTION TIMING < WRAL 128 x 16 organization>



DEVICE OPERATION

The CAT35C202H is a CMOS 2048 bit nonvolatile memory intended for use with all standard controllers. The CAT35C202H can be organized as either 128 registers by 16 bits, or as 256 registers by 8 bits. Six 12 bit instructions (13 bit instruction in 256 by 8 organization) control the reading, writing, and erase operations of the device. The CAT35C202H operates on a single 5V supply and will generate on chip the high voltage required during any programming operations. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normal in a high impedance state except when reading data from the device. The ready/busy status can be determined after a programming operation by polling the RDY/BUSY pin.

The format for all instructions sent to the



CAT35C202H is one logical "1" start bit, a 4 bit op code, a 7 bit address (8 bit address when organized as 256 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 256 X 8).

READ

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT35C202H will come out of the high impedance state. After sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifted out. The data bit being shifted out will toggle on the rising edge of the CLK and becomes stable after the specified time delay (tpD1 and tpD0).

ERASE/WRITE ENABLE AND DISABLE

The CAT35C202H powers up in the programming disable state. Any programming after power-up or after a PDS (programming disable) instruction must first be preceded by the PEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed or the PDS instruction is sent. The PDS instruction can be used to disable all the CAT35C202H's program and erase functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT35C202H regardless of the programming enable/disable status.

PROGRAM

After receiving a PRO<u>GRAM</u> command, address, and the data, the RDY/BUSY pin goes low and the self clocking erase and data store cycle begins. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C202H can be determined by polling the RDY/BUSY pin.

ERASE ALL

Upon receiving an ERAL command, the RDY/BUSY pin goes low and the self clocking erase sequence starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C202H can be determined by polling the RDY/BUSY pin.

WRITE ALL

Upon receiving a WRAL command and data, the RDY/BUSY pin goes low and the self clocking data store cycle starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C202H can be determined by polling the RDY/BUSY pin. It **IS** necessary for all memory locations to be erased before the WRAL command is executed.





CAT35C202H - High Endurance 2K BIT SERIAL E²PROM

1MHz OPERATION


DESCRIPTION

The CAT35C202H is a high endurance CMOS 2K bit Serial E^2 PROM memory device organized in 128 registers of 16 bits (ORG pin at V_{CC}) or 256 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT35C202H is manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology. It is designed to endure 100,000 erase/write cycles and has a data retention of 100 years. Packaged in an 8-pin DIP and Small Outline packages. To be offered in a 3V version (CAT33C202).

FEATURES

- Highly reliable CMOS floating gate technology
- 10ms programming cycle
- Single 5V supply
- 128x16 or 256x8 user selectable serial memory
- Compatible with General Instruments ER5912
- Self timed programming cycle with Autoerase
- Word and chip erasable
- Operating range 0°C to 70°C
- 100,000 erase/write cycles
- 100 year data retention
- Power-up inadvertent write protection

PIN CONFIGURATION




PIN FUNCTIONS

CS	Chip select
CLK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
RDY/BUSY	Status output
GND	Ground
ORG	Memory organization

Note: When the ORG pin is connected to V_{CC} , the 128x16 organization is selected. When it is connected to ground, the 256x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 128x16 organization.

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS *

Storage temperature	•		•			•	•	•		•		•			•				•	•	•	-65°C to +150°C
Power supply (Vcc)												•								•		+7V
Voltage on any input p	oin							•				•										-0.3 to +7V
Voltage on any output	pi	in		•	•	•		•	•	•	• •	•			•	•	•	•	•	•	•	-0.3V to V _{CC} +0.3V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)	DI=0.0V, SK=5.0V V _{CC} =5.0V, CS = 5.0V DO unloaded			3	mA
Icc2	Current consumption (stand-by)	$V_{CC} = 5.5V, CS = 0$ DI = 0, SK = 0			100	μA
lu	Input leakage current	V _{IN} = 5.5V			10	μA
llo	Output leakage current	$V_{OUT} = 5.5V, CS = 0$			10	μΑ
VIH	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.1		0.8	v
Voн	High level output voltage	l _{OH} = -400µА	2.4			v
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Address		Da	ita	Comments
			256 x 8	128 x 16	256 x 8	128 x 16	
READ	1	1000	A7 - A0	A6 - A0			Read address AN - A0
PROGRAM	1	X100	A7 - A0	A6 - A0	D7 - D0	D15 - D0	Program address AN - A0
PEN	1	0011	00000000	0000000			Program enable
PDS	1	0000	00000000	0000000 0000000			Program disable
ERAL	1	0010	00000000	0000000	0000000		Erase all addresses
WRAL	1	0001	00000000	0000000	D7 - D0	D15 - D0	Write all addresses

AC CHARACTERISTICS


(V_{CC} = +5V $\pm 10\%,~T_A = 0^oC$ to 70^oC)

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
tcss	CS setup time		50			ns
tcsH	CS hold time		100			ns
tois	DI setup time	C _L = 100pF	100			ns
tdiн	DI hold time	V _{OL} = 0.8V, V _{OH} = 2.0V V _{IL} = 0.45V, V _{IH} = 2.4V	100			ns
tPD1	Output delay to 1				500	ns
tPD0	Output delay to 0				500	ns
tew	Erase/Write pulse width				10	ms
tsкнi	Minimum SK high time		250			ns
t SKLOW	Minimum SK low time		250			ns
СКмах	Maximum clock frequency		DC		1	MHz






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)
256 x 8	A7	D7
128 x 16	A ₆	D15

INSTRUCTION TIMING <READ>



INSTRUCTION TIMING <PROGRAM>







SEMICONDUCTOR, INC.

3


INSTRUCTION TIMING <PEN, PDS 256 x 8 organization>



INSTRUCTION TIMING <PEN, PDS 128 x 16 organization>



INSTRUCTION TIMING <ERAL 256 x 8 organization>












INSTRUCTION TIMING <ERAL 128 x 16 organization>



INSTRUCTION TIMING < WRAL 256 x 8 organization>



INSTRUCTION TIMING <WRAL 128 x 16 organization>



DEVICE OPERATION

The CAT35C202H is a CMOS 2048 bit nonvolatile memory intended for use with all standard controllers. The CAT35C202H can be organized as either 128 registers by 16 bits, or as 256 registers by 8 bits. Six 12 bit instructions (13 bit instruction in 256 by 8 organization) control the reading, writing, and erase operations of the device. The CAT35C202H operates on a single 5V supply and will generate on chip the high voltage required during any programming operations. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normal in a high impedance state except when reading data from the device. The ready/busy status can be determined after a programming operation by polling the RDY/BUSY pin.

The format for all instructions sent to the



CAT35C202H is one logical "1" start bit, a 4 bit op code, a 7 bit address (8 bit address when organized as 256 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 256 X 8).

READ

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT35C202H will come out of the high impedance state. After sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifted out. The data bit being shifted out will toggle on the rising edge of the CLK and becomes stable after the specified time delay (t_{PD1} and t_{PD0}).

ERASE/WRITE ENABLE AND DISABLE

The CAT35C202H powers up in the programming disable state. Any programming after power-up or after a PDS (programming disable) instruction must first be preceded by the PEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed or the PDS instruction is sent. The PDS instruction can be used to disable all the CAT35C202H's program and erase functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT35C202H regardless of the programming enable/disable status.

PROGRAM

After receiving a PROGRAM command, address, and the data, the RDY/BUSY pin goes low and the self clocking erase and data store cycle begins. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C202H can be determined by polling the RDY/BUSY pin.

ERASE ALL

Upon receiving an ERAL command, the RDY/BUSY pin goes low and the self clocking erase sequence starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C202H can be determined by polling the RDY/BUSY pin.

WRITE ALL

Upon receiving a WRAL command and data, the RDY/BUSY pin goes low and the self clocking data store cycle starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C202H can be determined by polling the RDY/BUSY pin. It **IS** necessary for all memory locations to be erased before the WRAL command is executed.



CAT35C202I - Industrial Temperature 2K BIT SERIAL E²PROM

1MHz OPERATION


DESCRIPTION

The CAT35C202I is an industrial temperature CMOS 2K bit Serial E²PROM memory device organized in 128 registers of 16 bits (ORG pin at V_{CC}) or 256 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT35C202I is manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8-pin DIP and Small Outline packages. To be offered in a 3V version (CAT33C202).

FEATURES

- Highly reliable CMOS floating gate technology
- 10ms programming cycle
- Single 5V supply
- 128x16 or 256x8 user selectable serial memory
- Compatible with General Instruments ER5912
- Self timed programming cycle with Autoerase
- Word and chip erasable
- Operating range -40°C to +85°C
- 10,000 erase/write cycles
- 10 year data retention
- Power-up inadvertent write protection

PIN CONFIGURATION




PIN FUNCTIONS

CS	Chin colort
	Chip select
CLK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
RDY/BUSY	Status output
GND	Ground
ORG	Memory organization

Note: When the ORG pin is connected to V_{CC}, the 128x16 organization is selected. When it is connected to ground, the 256x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 128x16 organization.

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS*

torage temperature	
ower supply (V _{CC})	
oltage on any input pin	
oltage on any output pin \ldots	V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
Icc1	Current consumption (operating)	DI=0.0V, SK=5.0V V _{CC} =5.0V, CS = 5.0V DO unloaded			4	mA
lcc2	Current consumption (stand-by)	$V_{CC} = 5.5V, CS = 0$ DI = 0, SK = 0			100	μA
lu	Input leakage current	V _{IN} = 5.5V			10	μΑ
llo	Output leakage current	V _{OUT} = 5.5V, CS = 0			10	μA
ViH	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.1		0.8	v
Vон	High level output voltage	l _{OH} = -400µА	2.4			v
Vol	Low level output voltage	lo _L = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Address		Da	ta	Comments
			256 x 8	128 x 16	256 x 8	128 x 16	
READ	1	1000	A7 - A0	A6 - A0			Read address AN - A0
PROGRAM	1	X100	A7 - A0	A7 - A0 A6 - A0 D7 - D0 I		D15 - D0	Program address AN - A0
PEN	1	- 0011	00000000	0000000			Program enable
PDS	1	0000	00000000	0000000			Program disable
ERAL	1	0010	00000000	0000000			Erase all addresses
WRAL	1	0001	00000000	0000000	D7 - D0	D15 - D0	Write all addresses

AC CHARACTERISTICS


 $(V_{CC} = +5V \pm 10\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Conditions	Min.	Limits Min. Typ. Max.		Unit
tcss	CS setup time		50			ns
tcsн	CS hold time		100			ns
tois	DI setup time	C _L = 100pF	100			ns
tDIH	DI hold time	V _{OL} = 0.8V, V _{OH} = 2.0V V _{IL} = 0.45V, V _{IH} = 2.4V	100			ns
tPD1	Output delay to 1	VIL = 0.400, VIN = 2.40			500	ns
tPD0	Output delay to 0				500	ns
tew	Erase/Write pulse width				10	ms
tsкнı	Minimum SK high time		250			ns
tsklow	Minimum SK low time		250			ns
СКмах	Maximum clock frequency		DC		1	MHz






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)
256 x 8	A7	D7
128 x 16	A ₆	D ₁₅

INSTRUCTION TIMING <READ>




INSTRUCTION TIMING <PROGRAM>






SEMICONDUCTOR, INC.


INSTRUCTION TIMING <PEN, PDS 256 x 8 organization>



INSTRUCTION TIMING <PEN, PDS 128 x 16 organization>




INSTRUCTION TIMING <ERAL 256 x 8 organization>







INSTRUCTION TIMING <ERAL 128 x 16 organization>



INSTRUCTION TIMING < WRAL 256 x 8 organization>



INSTRUCTION TIMING < WRAL 128 x 16 organization>



DEVICE OPERATION

The CAT35C202I is a CMOS 2048 bit nonvolatile memory intended for use with all standard controllers. The CAT35C202I can be organized as either 128 registers by 16 bits, or as 256 registers by 8 bits. Six 12 bit instructions (13 bit instruction in 256 by 8 organization) control the reading, writing, and erase operations of the device. The CAT35C202I operates on a single 5V supply and will generate on chip the high voltage required during any programming operations. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normal in a high impedance state except when reading data from the device. The ready/busy status can be determined after a programming operation by polling the RDY/BUSY pin.

The format for all instructions sent to the



CAT35C202I is one logical "1" start bit, a 4 bit op code, a 7 bit address (8 bit address when organized as 256 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 256 X 8).

READ

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT35C202I will come out of the high impedance state. After sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifted out. The data bit being shifted out will toggle on the rising edge of the CLK and becomes stable after the specified time delay (tpD1 and tpD0).

ERASE/WRITE ENABLE AND DISABLE

The CAT35C202I powers up in the programming disable state. Any programming after power-up or after a PDS (programming disable) instruction must first be preceded by the PEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed or the PDS instruction is sent. The PDS instruction can be used to disable all the CAT35C202I's program and erase functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT35C202I regardless of the programming enable/disable status.

PROGRAM

After receiving a PRO<u>GRAM</u> command, address, and the data, the RDY/BUSY pin goes low and the self clocking erase and data store cycle begins. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C202I can be determined by polling the RDY/BUSY pin.

ERASE ALL

Upon receiving an ERAL command, the RDY/BUSY pin goes low and the self clocking erase sequence starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C202I can be determined by polling the RDY/BUSY pin.

WRITE ALL

Upon receiving a WRAL command and data, the RDY/BUSY pin goes low and the self clocking data store cycle starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C202I can be determined by polling the RDY/BUSY pin. It **IS** necessary for all memory locations to be erased before the WRAL command is executed.





1MHz OPERATION


DESCRIPTION

PIN CONFIGURATION

The CAT35C204 is a 4K bit Serial E^2 PROM memory device organized in 256 registers of 16 bits (ORG pin at V_{CC}) or 512 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT35C204 is manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. Packaged in an 8-pin DIP and Small Outline packages. Also to be available in a 3V version (CAT33C204).

FEATURES


- Compatible with General Instruments ER5912
- Single 5V supply
- 256x16 or 512x8 user selectable serial memory
- 10ms programming cycle
- Self timed programming cycle with Autoerase
- Highly reliable CMOS floating gate technology
- Word and chip erasable
- Operating range 0°C to +70°C [Industrial temp. range available]
- 10,000 erase/write cycles
- 10 year data retention
- Power-up inadvertent write protection



CS	Chip select
CLK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
RDY/BUSY	Status output
GND	Ground
ORG	Memory organization

Note: When the ORG pin is connected to V_{CC}, the 256x16 organization is selected. When it is connected to ground, the 512x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 256x16 organization.

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS *

Storage temperature	
Power supply (V _{CC})	
/oltage on any input pin	
/oltage on any output pin \ldots	V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	Parameter	Conditions		Limits		
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)	DI=0.0V, SK=5.0V V _{CC} =5.0V, CS = 5.0V DO unloaded			3	mA
Icc2	Current consumption (stand-by)	$V_{CC} = 5.5V, CS = 0$ DI = 0, SK = 0			100	μA
ILI	Input leakage current	V _{IN} = 5.5V			10	μA
ILO	Output leakage current	$V_{OUT} = 5.5V, CS = 0$			10	μA
VIH	High level input voltage		2.0		Vcc +1	v
V⊫	Low level input voltage		-0.1		0.8	V
Voн	High level output voltage	l _{OH} = -400μA	2.4			v
VoL	Low level output voltage	l _{OL} = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start	Opcode	Addr	ress	Da	ita	Comments
	Bit		512 x 8	256 x 16	512 x 8	256 x 16	
READ	1	1000	A8 - A0	A7 - A0			Read address AN - A0
PROGRAM	1	X100	A8 - A0	A7 - A0	D7 - D0	D15 - D0	Program address AN - A0
PEN	1	0011	000000000	00000000			Program enable
PDS	1	0000	000000000	00000000			Program disable
ERAL	1	0010	000000000	00000000			Erase all addresses
WRAL	1	0001	000000000	00000000	D7 - D0	D15 - D0	Write all addresses

AC CHARACTERISTICS


(V_{CC} = +5V $\pm 10\%,\, T_A = 0^o C \ to \ +70^o C$)

Symbol	Parameter	Parameter Conditions				Unit
			Min.	Тур.	Max.	
tcss	CS setup time		50			ns
tсsн	CS hold time		100			ns
tDIS	DI setup time	C _L = 100pF	100			ns
t _{DIH}	DI hold time	V _{OL} = 0.8V, V _{OH} = 2.0V V _{IL} = 0.45V, V _{IH} = 2.4V	100			ns
tPD1	Output delay to 1				500	ns
t _{PD0}	Output delay to 0				500	ns
tew	Erase/Write pulse width				10	ms
tsкні	Minimum SK high time		250			ns
t sklow	Minimum SK low time		250			ns
СКмах	Maximum clock frequency		DC		1	MHz






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING < ORGANIZATION>

Organization	A _N (or AN)	D N (or DN)
512 x 8	A ₈	D7
256 x 16	A7	D ₁₅

INSTRUCTION TIMING <READ>




INSTRUCTION TIMING <PROGRAM>






SEMICONDUCTOR, INC.


INSTRUCTION TIMING <PEN, PDS 512 x 8 organization>



INSTRUCTION TIMING <PEN, PDS 256 x 16 organization>




INSTRUCTION TIMING <ERAL 512 x 8 organization>








INSTRUCTION TIMING <ERAL 256 x 16 organization>



INSTRUCTION TIMING < WRAL 512 x 8 organization>



INSTRUCTION TIMING <WRAL 256 x 16 organization>

DEVICE OPERATION

The CAT35C204H is a high endurance 4096 bit nonvolatile memory intended for use with all standard controllers. The CAT35C204H can be organized as either 256 registers by 16 bits, or as 512 registers by 8 bits. Six 13 bit instructions (14 bit instruction in 512 by 8 organization) control the reading, writing, and erase operations of the device. The CAT35C204H operates on a single 5V supply and will generate on chip the high voltage required during any programming operations. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normal in a high impedance state except when reading data from the device. The ready/busy status can be determined after a programming operation by polling the RDY/BUSY pin.

Г



The format for all instructions sent to the CAT35C204H is one logical "1" start bit, a 4 bit op code, an 8 bit address (9 bit address when organized as 512 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 512 X 8).

READ

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT35C204H will come out of the high impedance state. After sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifted out. The data bit being shifted out will toggle on the rising edge of the CLK and becomes stable after the specified time delay (tpD1 and tpD0).

ERASE/WRITE ENABLE AND DISABLE

The CAT35C204H powers up in the programming disable state. Any programming after power-up or after a PDS (programming disable) instruction must first be preceded by the PEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed or the PDS instruction is sent. The PDS instruction can be used to disable all the CAT35C204H's program and erase functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT35C204H regardless of the programming enable/disable status.

PROGRAM

After receiving a PROGRAM command, address, and the data, the RDY/BUSY pin goes low and the self clocking erase and data store cycle begins. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C204H can be determined by polling the RDY/BUSY pin.

ERASE ALL

Upon receiving an ERAL command, the RDY/BUSY pin goes low and the self clocking erase sequence starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT<u>35C2</u>04H can be determined by polling the RDY/BUSY pin. Once erased, all memory bits return to logical "1" state.



Upon receiving a WRAL command and data, the RDY/BUSY pin goes low and the self clocking data store cycle starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C204H can be determined by polling the RDY/BUSY pin. It **IS NOT** necessary for all memory locations to be erased before the WRAL command is executed.



3-144



CAT35C204H - High Endurance 4K BIT SERIAL E²PROM


1MHz **OPERATION**

DESCRIPTION

The CAT35C204H is a high endurance 4K bit Serial E²PROM memory device organized in 256 registers of 16 bits (ORG pin at Vcc) or 512 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT35C204H is manufactured using Catalyst's advanced CMOS E²PROM floating gate technology. It is designed to endure 100.000 erase/write cycles and has a data retention of 100 years. Packaged in an 8-pin DIP and Small Outline packages. Also to be available in a 3V version (CAT33C204H).

FEATURES

- Compatible with General Instruments ER5912
- Single 5V supply
- 256x16 or 512x8 user selectable serial memory 10ms programming cycle
- Self timed programming cycle with Autoerase
- Highly reliable CMOS floating gate technology
- Word and chip erasable
- Operating range 0°C to +70°C
- 100,000 erase/write cycles
- 100 year data retention
- Power-up inadvertent write protection




PIN FUNCTIONS

PIN CONFIGURATION

CS	Chip select
CLK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
RDY/BUSY	Status output
GND	Ground
ORG	Memory organization

Note: When the ORG pin is connected to Vcc, the 256x16 organization is selected. When it is connected to ground, the 512x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 256x16 organization.

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS *

Storage temperature	65°C to +150°C
Power supply (V _{CC})	+7V
Voltage on any input pin	0.3 to +7V
Voltage on any output pin	0.3V to V _{CC} +0.3V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
Icc1	Current consumption (operating)	DI=0.0V, SK=5.0V V _{CC} =5.0V, CS = 5.0V DO unloaded			3	mA
Icc2	Current consumption (stand-by)	$V_{CC} = 5.5V, CS = 0$ DI = 0, SK = 0			100	μΑ
lu	Input leakage current	V _{IN} = 5.5V			10	μA
llo	Output leakage current	V _{OUT} = 5.5V, CS = 0			10	μA
ViH	High level input voltage		2.0		Vcc +1	v
ViL	Low level input voltage		-0.1		0.8	v
V _{OH}	High level output voltage	іон = -400μА	2.4			v
Vol	Low level output voltage	loL = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start	Opcode	Addı	ess	Data		Comments
	Bit	-	512 x 8	256 x 16	512 x 8	256 x 16	
READ	1	1000	A8 - A0	A7 - A0			Read address AN - A0
PROGRAM	1	X100	A8 - A0	A7 - A0	D7 - D0	D15 - D0	Program address AN - A0
PEN	1	0011	000000000	00000000			Program enable
PDS	1	0000	000000000	00000000			Program disable
ERAL	1	0010	000000000	00000000			Erase all addresses
WRAL	1	0001	000000000	00000000	D7 - D0	D15 - D0	Write all addresses

AC CHARACTERISTICS


 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
tcss	CS setup time		50			ns
tcsH	CS hold time		100			ns
tois	DI setup time	C _L = 100pF	100			ns
tон	DI hold time	V _{OL} = 0.8V, V _{OH} = 2.0V V _{IL} = 0.45V, V _{IH} = 2.4V	100			ns
tPD1	Output delay to 1				500	ns
tpD0	Output delay to 0				500	ns
tew	Erase/Write pulse width				10	ms
tskhi	Minimum SK high time		250			ns
t sklow	Minimum SK low time		250			ns
СКмах	Maximum clock frequency		DC		1	MHz






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)
512 x 8	A ₈	D7
256 x 16	A7	D ₁₅

INSTRUCTION TIMING <READ>




INSTRUCTION TIMING <PROGRAM>






3


INSTRUCTION TIMING <PEN, PDS 512 x 8 organization>



INSTRUCTION TIMING <PEN, PDS 256 x 16 organization>




INSTRUCTION TIMING <ERAL 512 x 8 organization>









INSTRUCTION TIMING <ERAL 256 x 16 organization>



INSTRUCTION TIMING < WRAL 512 x 8 organization>



INSTRUCTION TIMING < WRAL 256 x 16 organization>



DEVICE OPERATION

The CAT35C204H is a high endurance 4096 bit nonvolatile memory intended for use with all standard controllers. The CAT35C204H can be organized as either 256 registers by 16 bits, or as 512 registers by 8 bits. Six 13 bit instructions (14 bit instruction in 512 by 8 organization) control the reading, writing, and erase operations of the device. The CAT35C204H operates on a single 5V supply and will generate on chip the high voltage required during any programming operations. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normal in a high impedance state except when reading data from the device. The ready/busy status can be determined after a programming operation by polling the RDY/BUSY pin.



The format for all instructions sent to the CAT35C204H is one logical "1" start bit, a 4 bit op code, an 8 bit address (9 bit address when organized as 512 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 512 X 8).

READ

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT35C204H will come out of the high impedance state. After sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifted out. The data bit being shifted out will toggle on the rising edge of the CLK and becomes stable after the specified time delay (tPD1 and tPD0).

ERASE/WRITE ENABLE AND DISABLE

The CAT35C204H powers up in the programming disable state. Any programming after power-up or after a PDS (programming disable) instruction must first be preceded by the PEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed or the PDS instruction is sent. The PDS instruction can be used to disable all the CAT35C204H's program and erase functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT35C204H regardless of the programming enable/disable status.

PROGRAM

After receiving a PRO<u>GRAM</u> command, address, and the data, the RDY/BUSY pin goes low and the self clocking erase and data store cycle begins. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C204H can be determined by polling the RDY/BUSY pin.

ERASE ALL

Upon receiving an ERAL command, the RDY/BUSY pin goes low and the self clocking erase sequence starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT<u>35C2</u>04H can be determined by polling the RDY/BUSY pin. Once erased, all memory bits return to logical "1" state.

WRITE ALL

Upon receiving a WRAL command and data, the RDY/BUSY pin goes low and the self clocking data store cycle starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C204H can be determined by polling the RDY/BUSY pin. It **IS NOT** necessary for all memory locations to be erased before the WRAL command is executed.



3-152

CAT59C11 1K BIT SERIAL E²PROM

Preliminary


DESCRIPTION

The CAT59C11 is a 1K bit Serial E^2 PROM memory device organized in 64 registers of 16 bits or 128 registers of 8 bits each. Each register can be written (or read) serially by using the DI (or DO) pin. The CAT59C11 is manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8-pin DIP and Small Outline packages. To be offered in a 3V version (CAT33C201).

FEATURES


- Highly reliable CMOS floating gate technology
- Single 5V supply
- 64x16 or 128x8 user selectable serial memory
- Compatible with General Instruments ER5911
- Self timed programming cycle with Autoerase
- Word and chip erasable
- Operating range 0°C to 70°C [industrial temp. range available]
- 100,000 erase/write cycles
- 100 year data retention
- Power-up inadvertent write protection

PIN CONFIGURATION



device will select the 64x16 organization.

BLOCK DIAGRAM





CAT59C11



ABSOLUTE MAXIMUM RATINGS *

Storage temperature	
Power supply (V _{CC)}	
/oltage on any input pin	
/oltage on any output pin \ldots	I

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)	DI=0.0V, SK=5.5V V _{CC} =5.5V, CS = 5.5V DO unloaded			5	mA
Icc2	Current consumption (stand-by)	$V_{CC} = 5.5V, CS = 0$ DI = 0, SK = 0			100	μΑ
lu	Input leakage current	V _{IN} = 5.5V			10	μΑ
Ilo	Output leakage current	V _{OUT} = 5.5V, CS = 0			10	μA
ViH	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.1		0.8	v
Vон	High level output voltage	Іон = -400μА	2.4			v
Vol	Low level output voltage	lo _L = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Addı	ress	Da	ita	Comments
			128 x 8	64 x 16	128 x 8	64 x 16	
READ	1	1000	A6 - A0	A5 - A0			Read address A _N - A ₀
PROGRAM	1	X100	A6 - A0	A5 - A0	D7 - D0	D ₁₅ - D ₀	Program address A _N - A ₀
PEN	1	0011	0000000	000000			Program enable
PDS	1	0000	0000000	000000			Program disable
ERAL	1	0010	0000000	000000			Erase all addresses
WRAL	1	0001	0000000	000000	D7 - D0	D15 - D0	Write all addresses

AC CHARACTERISTICS


(V_{CC} = +5V $\pm 10\%,~T_A = 0^oC$ to 70^oC)

Symbol	Parameter	Conditions	Min.	Limits Typ.	Max.	Unit
tcss	CS setup time		0.2			μs
tсsн	CS hold time		100			ns
tDIS	DI setup time	C _L = 100pF	0.4			μs
tон	DI hold time	$V_{OL} = 0.8V, V_{OH} = 2.0V$	0.4			μs
tPD1	Output delay to 1	V _{IL} = 0.45V, V _{IH} = 2.4V			2	μs
tPD0	Output delay to 0				2	μs
tew	Erase/Write pulse width				10	ms
tsĸнı	Minimum SK high time		1			μs
t sklow	Minimum SK low time		1			μs
СКмах	Maximum clock frequency		DC		250	kHz






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)
128 x 8	A ₆	D7
64 x 16	A ₅	D ₁₅

INSTRUCTION TIMING <READ>




INSTRUCTION TIMING <PROGRAM>






3


INSTRUCTION TIMING <PEN, PDS 128 x 8 organization>



INSTRUCTION TIMING <PEN, PDS 64 x 16 organization>




INSTRUCTION TIMING <ERAL 128 x 8 organization>






INSTRUCTION TIMING < ERAL 64 x 16 organization>



INSTRUCTION TIMING < WRAL 128 x 8 organization>



INSTRUCTION TIMING <WRAL 64 x 16 organization>

$DI _ 1 0 0 0 1 0 0 0 0 0 0 0 0 DN \\ // \\ ZDO \\ // \\ I \\ Z \\ I \\ Z \\ I \\ Z \\ I \\ Z \\ Z \\ I \\ Z \\ Z$

DEVICE OPERATION

The CAT59C11 is a 1024 bit nonvolatile memory intended for use with all standard controllers. The CAT59C11 can be organized as either 64 registers by 16 bits, or as 128 registers by 8 bits. Six 11 bit instructions (12 bit instruction in 128 by 8 organization) control the reading, writing, and erase operations of the device. The CAT59C11 operates on a single 5V supply and will generate on chip the high voltage required during any programming operations. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normal in a high impedance state except when reading data from the device. The ready/busy status can be determined <u>after a</u> programming operation by polling the RDY/BUSY pin.



The format for all instructions sent to the CAT59C11 is one logical "1" start bit, a 4 bit op code, a 6 bit address (7 bit address when organized as 128 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 128 X 8).

READ

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT59C11 will come out of the high impedance state. After sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifted out. The data bit being shifted out will toggle on the rising edge of the CLK and is stable after the specified time delay (tpD1 and tpD0).

ERASE/WRITE ENABLE AND DISABLE

The CAT59C11 powers up in the programming disable state. Any programming after power-up or after a PDS (programming disable) instruction must first be preceded by the PEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed or the PDS instruction is sent. The PDS instruction can be used to disable all the CAT59C11's program and erase functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT59C11 regardless of the programming enable/disable status.

PROGRAM

After receiving a PRO<u>GRAM</u> command, address, and the data, the RDY/BUSY pin goes low and the self clocking erase and data store cycle begins. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11 can be determined by polling the RDY/BUSY pin.

ERASE ALL

Upon_receiving an ERAL command, the RDY/BUSY pin goes low and the self clocking erase sequence starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11 can be determined by polling the RDY/BUSY pin.



WRITE ALL

Upon receiving a WRAL command and data, the RDY/BUSY pin goes low and the self clocking data store cycle starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11 can be determined by polling the RDY/BUSY pin. It **IS** necessary for all memory locations to be erased before the WRAL command is executed.

3-160



CAT59C11A 1K BIT SERIAL E²PROM

Preliminary


DESCRIPTION

The CAT59C11A is a 1K bit Serial E^2 PROM memory device organized in 64 registers of 16 bits or 128 registers of 8 bits each. Each register can be written (or read) serially by using the DI (or DO) pin. The CAT59C11A is manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8-pin DIP and Small Outline packages. To be offered in a 3V version (CAT33C201).

FEATURES

- Highly reliable CMOS floating gate technology
- Single 5V supply
- 64x16 or 128x8 user selectable serial memory
- Compatible with General Instruments ER5911
- Self timed programming cycle with Autoerase
- Word and chip erasable
- Operating range 0°C to 70°C [industrial temp. range available]
- 10,000 erase/write cycles
- 10 year data retention
- Power-up inadvertent write protection






CS	Chip select
CLK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
RDY/BUSY	Status output
GND	Ground
ORG	Memory organization

Note: When the ORG pin is connected to V_{CC}, the 64x16 organization is selected. When it is connected to ground, the 128x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 64x16 organization.

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS *

Storage temperature
Power supply (V _{CC)}
Voltage on any input pin
Voltage on any output pin \ldots

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)	DI=0.0V, SK=5.5V V _{CC} =5.5V, CS = 5.5V DO unloaded			3	mA
lcc2	Current consumption (standby)	$V_{CC} = 5.5V, CS = 0$ DI = 0, SK = 0			100	μA
lu	Input leakage current	V _{IN} = 5.5V			10	μΑ
ILO	Output leakage current	$V_{OUT} = 5.5V, CS = 0$			10	μA
Vн	High level input voltage		2.0		Vcc +1	v
ViL	Low level input voltage		-0.1		0.8	v
Vон	High level output voltage	loн = -400µА	2.4			v
Vol	Low level output voltage	l _{OL} = 2.1mA	-		0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Address		Data		Address Data		Comments
			128 x 8	64 x 16	128 x 8	64 x 16			
READ	1	1000	A ₆ - A ₀	A5 - A0			Read address A _N - A ₀		
PROGRAM	1	X100	A6 - A0	A5 - A0	D7 - D0	D15 - D0	Program address A _N - A ₀		
PEN	1	0011	0000000	000000			Program enable		
PDS	1	0000	0000000	000000			Program disable		
ERAL	1	0010	0000000	000000			Erase all addresses		
WRAL	1	0001	0000000	000000	D7 - D0	D15 - D0	Write all addresses		

AC CHARACTERISTICS


(V_{CC} = +5V $\pm 10\%$, T_A = 0°C to 70°C)

Symbol	Parameter	Conditions	Min.	Limits Typ.	Max.	Unit
tcss	CS setup time		0.2			μs
tcsн	CS hold time		100			ns
tDIS	DI setup time	C _L = 100pF	0.4			μs
tон	DI hold time	V _{OL} = 0.8V, V _{OH} = 2.0V	0.4			μs
tPD1	Output delay to 1	VIL = 0.45V, VIH = 2.4V			2	μs
tPD0	Output delay to 0				2	μs
tew	Erase/Write pulse width				10	ms
tsкнı	Minimum SK high time		1			μs
tsklow	Minimum SK low time		1			μs
СКмах	Maximum clock frequency		DC		250	kHz






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)
128 x 8	A ₆	D7
64 x 16	A5	D ₁₅

INSTRUCTION TIMING <READ>




INSTRUCTION TIMING <PROGRAM>




SEMICONDUCTOR, INC.


INSTRUCTION TIMING <PEN, PDS 128 x 8 organization>



INSTRUCTION TIMING <PEN, PDS 64 x 16 organization>




INSTRUCTION TIMING <ERAL 128 x 8 organization>









INSTRUCTION TIMING < ERAL 64 x 16 organization>



INSTRUCTION TIMING < WRAL 128 x 8 organization>



INSTRUCTION TIMING <WRAL 64 x 16 organization>



DEVICE OPERATION

The CAT59C11A is a 1024 bit nonvolatile memory intended for use with all standard controllers. The CAT59C11A can be organized as either 64 registers by 16 bits, or as 128 registers by 8 bits. Six 11 bit instructions (12 bit instruction in 128 by 8 organization) control the reading, writing, and erase operations of the device. The CAT59C11A operates on a single 5V supply and will generate on chip the high voltage required during any programming operations. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normal in a high impedance state except when reading data from the device. The ready/busy status can be determined after <u>a programming</u> operation by polling the RDY/BUSY pin.



The format for all instructions sent to the CAT59C11A is one logical "1" start bit, a 4 bit op code, a 6 bit address (7 bit address when organized as 128 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 128 X 8).

READ

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT59C11A will come out of the high impedance state. After sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifted out. The data bit being shifted out will toggle on the rising edge of the CLK and is stable after the specified time delay (tPD1 and tPD0).

ERASE/WRITE ENABLE AND DISABLE

The CAT59C11A powers up in the programming disable state. Any programming after power-up or after a PDS (programming disable) instruction must first be preceded by the PEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed or the PDS instruction is sent. The PDS instruction can be used to disable all the CAT59C11A's program and erase functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT59C11A regardless of the programming enable/disable status.

PROGRAM

After receiving a PROGRAM command, address, and the data, the RDY/BUSY pin goes low and the self clocking erase and data store cycle begins. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11A can be determined by polling the RDY/BUSY pin.

ERASE ALL

Upon receiving an ERAL command, the RDY/BUSY pin goes low and the self clocking erase sequence starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11A can be determined by polling the RDY/BUSY pin.



WRITE ALL

Upon receiving a WRAL command and data, the RDY/BUSY pin goes low and the self clocking data store cycle starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11A can be determined by polling the RDY/BUSY pin. It **IS** necessary for all memory locations to be erased before the WRAL command is executed.



CAT59C11H - High Endurance 1K BIT SERIAL E²PROM

Preliminary


DESCRIPTION

The CAT59C11H is a high endurance 1K bit Serial E^2 PROM memory device organized in 64 registers of 16 bits or 128 registers of 8 bits each. Each register can be written (or read) serially by using the DI (or DO) pin. The CAT59C11H is manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology. It is designed to endure 100,000 erase/write cycles and has a data retention of 100 years. It is packaged in an 8-pin DIP and Small Outline packages. To be offered in a 3V version (CAT33C201H).

FEATURES

- Highly reliable CMOS floating gate technology
- Single 5V supply
- 64x16 or 128x8 user selectable serial memory
- Compatible with General Instruments ER5911
- Self timed programming cycle with Autoerase
- Word and chip erasable
- Operating range 0°C to 70°C
- 100,000 erase/write cycles
- 100 year data retention
- Power-up inadvertent write protection


PIN CONFIGURATION



CS	Chip select
CLK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
RDY/BUSY	Status output
GND	Ground
ORG	Memory organization

Note: When the ORG pin is connected to V_{CC} , the 64x16 organization is selected. When it is connected to ground, the 128x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 64x16 organization.

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS *

Storage temperature	С
Power supply (V _{CC)}	
/oltage on any input pin	
′oltage on any output pin \ldots).3V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)	DI=0.0V, SK=5.5V V _{CC} =5.5V, CS = 5.5V DO unloaded			5	mA
ICC2	Current consumption (standby)	$V_{CC} = 5.5V, CS = 0$ DI = 0, SK = 0			100	μA
lu	Input leakage current	V _{IN} = 5.5V			10	μA
ILO	Output leakage current	V _{OUT} = 5.5V, CS = 0			10	μA
Vін	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.1		0.8	v
Vон	High level output voltage	l _{OH} = -400μA	2.4			v
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Addı	ess	Data		Comments
			128 x 8	64 x 16	128 x 8	64 x 16	
READ	1	1000	A ₆ - A ₀	A5 - A0			Read address A _N - A ₀
PROGRAM	1	X100	A6 - A0	A5 - A0	D7 - D0	D15 - D0	Program address A _N - A ₀
PEN	1	0011	0000000	000000			Program enable
PDS	1	0000	0000000	000000			Program disable
ERAL	1	0010	0000000	000000			Erase all addresses
WRAL	1	0001	0000000	000000	D7 - D0	D15 - D0	Write all addresses

AC CHARACTERISTICS


 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions	Min.	Limits Typ.	Max.	Unit
tcss	CS setup time		0.2			μs
tcsн	CS hold time		100			ns
tDIS	DI setup time	C _L = 100pF	0.4			μs
tоін	DI hold time	V _{OL} = 0.8V, V _{OH} = 2.0V	0.4			μs
tPD1	Output delay to 1	── V _{IL} = 0.45V, V _{IH} = 2.4V			2	μs
tPD0	Output delay to 0				2	μs
tew	Erase/Write pulse width				10	ms
tskhi	Minimum SK high time		1			μs
t sklow	Minimum SK low time		1			μs
СКмах	Maximum clock frequency		DC		250	kHz






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)
128 x 8	A ₆	D7
64 x 16	A ₅	D ₁₅

INSTRUCTION TIMING <READ>




INSTRUCTION TIMING < PROGRAM>




SEMICONDUCTOR, INC.


INSTRUCTION TIMING <PEN, PDS 128 x 8 organization>



INSTRUCTION TIMING <PEN, PDS 64 x 16 organization>




INSTRUCTION TIMING <ERAL 128 x 8 organization>








INSTRUCTION TIMING <ERAL 64 x 16 organization>



INSTRUCTION TIMING <WRAL 128 x 8 organization>



INSTRUCTION TIMING <WRAL 64 x 16 organization>

$DI _ 1 0 0 0 1 0 0 0 0 0 0 0 DN // DO // 1 X X$
RDY/BUSY
t _{EW}

DEVICE OPERATION

The CAT59C11H is a high endurance 1024 bit nonvolatile memory intended for use with all standard controllers. The CAT59C11H can be organized as either 64 registers by 16 bits, or as 128 registers by 8 bits. Six 11 bit instructions (12 bit instruction in 128 by 8 organization) control the reading, writing, and erase operations of the device. The CAT59C11H operates on a single 5 Volt supply and will generate on chip the high voltage required during any programming operations. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normal in a high impedance state except when reading data from the device. The ready/busy status can be determined <u>after a</u> programming operation by polling the RDY/BUSY pin.

r



The format for all instructions sent to the CAT59C11H is one logical "1" start bit, a 4 bit op code, a 6 bit address (7 bit address when organized as 128 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 128 X 8).

READ

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT59C11H will come out of the high impedance state. After sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifted out. The data bit being shifted out will toggle on the rising edge of the CLK and is stable after the specified time delay (tpD1 and tpD0).

ERASE/WRITE ENABLE AND DISABLE

The CAT59C11H powers up in the programming disable state. Any programming after power-up or after a PDS (programming disable) instruction must first be preceded by the PEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed or the PDS instruction is sent. The PDS instruction can be used to disable all the CAT59C11H's program and erase functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT59C11H regardless of the programming enable/disable status.

PROGRAM

After receiving a PRO<u>GRAM</u> command, address, and the data, the RDY/BUSY pin goes low and the self clocking erase and data store cycle begins. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11H can be determined by polling the RDY/BUSY pin.

ERASE ALL

Upon receiving an ERAL command, the RDY/BUSY pin goes low and the self clocking erase sequence starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11H can be determined by polling the RDY/BUSY pin.

WRITE ALL

Upon receiving a WRAL command and data, the RDY/BUSY pin goes low and the self clocking data store cycle starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11H can be determined by polling the RDY/BUSY pin. It **IS** necessary for all memory locations to be erased before the WRAL command is executed.





CAT59C11I - Industrial Temperature 1K BIT SERIAL E²PROM

Preliminary


DESCRIPTION

The CAT59C11I is a 1K bit Serial E^2 PROM memory device organized in 64 registers of 16 bits or 128 registers of 8 bits each. Each register can be written (or read) serially by using the DI (or DO) pin. The CAT59C11I is manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8-pin DIP and Small Outline packages. To be offered in a 3V version (CAT33C201).

FEATURES

- Highly reliable CMOS floating gate technology
- Single 5V supply
- 64x16 or 128x8 user selectable serial memory
- Compatible with General Instruments ER5911
- Self timed programming cycle with Autoerase
- Word and chip erasable
- Operating range -40°C to +85°C
- 10,000 erase/write cycles
- 10 year data retention
- Power-up inadvertent write protection

PIN CONFIGURATION




PIN FUNCTIONS

CS	Chip select
CLK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
RDY/BUSY	Status output
GND	Ground
ORG	Memory organization

Note: When the ORG pin is connected to V_{CC}, the 64x16 organization is selected. When it is connected to ground, the 128x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 64x16 organization.

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS *

Storage temperature	65°C to +150°C
Power supply (V _{CC)}	. +7V
Voltage on any input pin	0.3 to +7V
Voltage on any output pin	0.3V to V _{CC} +0.3V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
Icc1	Current consumption (operating)	DI=0.0V, SK=5.5V V _{CC} =5.5V, CS = 5.5V DO unloaded			5	mA
lcc2	Current consumption (stand-by)	$V_{CC} = 5.5V, CS = 0$ DI = 0, SK = 0			100	μΑ
l <u>L</u> I	Input leakage current	V _{IN} = 5.5V			10	μA
ILO	Output leakage current	$V_{OUT} = 5.5V, CS = 0$			10	μA
ViH	High level input voltage		2.0		Vcc +1	۷
Vı∟	Low level input voltage		-0.1		0.8	v
Vон	High level output voltage	Іон = -400μА	2.4			v
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Addı	ess	Data		Comments
			128 x 8	64 x 16	128 x 8	64 x 16	
READ	1	1000	A6 - A0	A5 - A0			Read address A _N - A ₀
PROGRAM	1	X100	A6 - A0	A5 - A0	D7 - D0	D15 - D0	Program address A _N - A ₀
PEN	1	0011	0000000	000000			Program enable
PDS	1	0000	0000000	000000			Program disable
ERAL	1	0010	0000000	000000			Erase all addresses
WRAL	1	0001	0000000	000000	D7 - D0	D15 - D0	Write all addresses

AC CHARACTERISTICS


 $(V_{CC} = +5V \pm 10\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
tcss	CS setup time		0.2			μs
tcsH	CS hold time		100			ns
tDIS	DI setup time	C _L = 100pF	0.4			μs
tDIH	DI hold time	$V_{OL} = 0.8V, V_{OH} = 2.0V$	0.4			μs
tPD1	Output delay to 1	VIL = 0.45V, VIH = 2.4V			2	μs
tPD0	Output delay to 0				2	μs
tEW	Erase/Write pulse width				10	ms
tskhi	Minimum SK high time		1			μs
tsklow	Minimum SK low time		1			μs
СКмах	Maximum clock frequency		DC		250	kHz






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING < ORGANIZATION>

Organization	An (or AN)	D _N (or DN)	
128 x 8	A ₆	D7	
64 x 16	A5	D ₁₅	

INSTRUCTION TIMING <READ>




INSTRUCTION TIMING <PROGRAM>




SEMICONDUCTOR, INC.

3


INSTRUCTION TIMING <PEN, PDS 128 x 8 organization>



INSTRUCTION TIMING <PEN, PDS 64 x 16 organization>




INSTRUCTION TIMING <ERAL 128 x 8 organization>






INSTRUCTION TIMING < ERAL 64 x 16 organization>



INSTRUCTION TIMING <WRAL 128 x 8 organization>



INSTRUCTION TIMING <WRAL 64 x 16 organization>

$DI _ 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0$	\sim

DEVICE OPERATION

The CAT59C11I is a 1024 bit nonvolatile memory intended for use with all standard controllers. The CAT59C11I can be organized as either 64 registers by 16 bits, or as 128 registers by 8 bits. Six 11 bit instructions (12 bit instruction in 128 by 8 organization) control the reading, writing, and erase operations of the device. The CAT59C11I operates on a single 5V supply and will generate on chip the high voltage required during any programming operations. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normal in a high impedance state except when reading data from the device. The ready/busy status can be determined <u>after a</u> programming operation by polling the RDY/BUSY pin.



The format for all instructions sent to the CAT59C11I is one logical "1" start bit, a 4 bit op code, a 6 bit address (7 bit address when organized as 128 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 128 X 8).

READ

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT59C111 will come out of the high impedance state. After sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifted out. The data bit being shifted out will toggle on the rising edge of the CLK and is stable after the specified time delay (tpD1 and tpD0).

ERASE/WRITE ENABLE AND DISABLE

The CAT59C111 powers up in the programming disable state. Any programming after power-up or after a PDS (programming disable) instruction must first be preceded by the PEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed or the PDS instruction is sent. The PDS instruction can be used to disable all the CAT59C111's program and erase functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT59C111 regardless of the programming enable/disable status.

PROGRAM

After receiving a PROGRAM command, address, and the data, the RDY/BUSY pin goes low and the self clocking erase and data store cycle begins. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11I can be determined by polling the RDY/BUSY pin.

ERASE ALL

Upon receiving an ERAL command, the RDY/BUSY pin goes low and the self clocking erase sequence starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the <u>CAT59C111</u> can be determined by polling the RDY/BUSY pin.

WRITE ALL

Upon receiving a WRAL command and data, the RDY/BUSY pin goes low and the self clocking data store cycle starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11I can be determined by polling the RDY/BUSY pin. It **IS** necessary for all memory locations to be erased before the WRAL command is executed.



3-184



CAT93C46 1K-BIT SERIAL E²PROM


700KHz OPERATION

DESCRIPTION

The CAT93C46 is a 1K bit Serial E^2 PROM memory device organized in 64 registers of 16 bits (ORG pin at V_{CC}) or 128 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT93C46 is manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8 pin DIP or S.O. package. To be offered in 3V version (CAT33C101).

FEATURES

- High speed: 700 KHz clock frequency
- Single 5V supply
- 64x16 or 128x8 (user selectable) serial memory
- Compatible with National Semiconductor NMC 9346
- Self timed programming cycle with Autoerase
- Highly reliable CMOS floating gate technology
- Word and chip erasable
- 10,000 erase/write cycles
- 10 year data retention
- Power-up inadvertent write protection




PIN CONFIGURATION

PIN FUNCTIONS

CS SK	Chip select
	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
GND	Ground
NC	No connection
ORG	Memory organization

Note: When the ORG pin is connected to V_{CC}, the 64x16 organization is selected. When it is connected to ground, the 128x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 64x16 organization.

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS *

Storage temperature	Т _{stg}
Power supply	Vcc
Voltage on any input pin	
Voltage on any output pin	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, Commercial T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)	$\begin{array}{c} \text{DI=0.0V, SK=5.0V} \\ \text{V}_{\text{CC}} = 5.0 \text{ V, CS} = 5.0 \text{ V} \\ \text{Outputs unloaded} \end{array}$			3	mA
lcc2	Current consumption (standby)	$V_{CC} = 5.5V, CS = 0$ DI = 0, SK = 0			100	μA
lu	Input leakage current	V _{IN} = 5.5V			10	μΑ
llo	Output leakage current	$V_{OUT} = 5.5V, CS = 0$			10	μA
Vін	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.1		0.8	v
Vон	High level output voltage	іон = -400μА	2.4			v
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Address		Data		Data		Comments
			128 x 8	64 x 16	128 x 8	64 x 16			
READ	1	10	A6 - A0	A5 - A0			Read address AN - A0		
ERASE	1	1 1	A6 - A0	A5 - A0			Erase address AN - A0		
WRITE	1	0 1	A6 - A0	A5 - A0	D7 - D0	D15 - D0	Write address AN - A0		
EWEN	1	0 0	11XXXXX	11XXXX			Program enable		
EWDS	1	0 0	00XXXXX	00XXXX			Program disable		
ERAL	1	0 0	10XXXXX	10XXXX			Erase all addresses		
WRAL	1	0 0	01XXXXX	01XXXX	D7 - D0	D15 - D0	Program all addresses		

AC CHARACTERISTICS


(V_{CC} = +5V \pm 10%, Commercial T_A = 0°C to 70°C)

Symbol	Parameter	Conditions	Limits Min. Typ.		Max.	Unit
tcss	CS setup time		50			ns
tcsн	CS hold time		0			ns
tDIS	DI setup time	C _L = 100pF	100			ns
tDIH	DI hold time	V _{OL} = 0.8V, V _{OH} = 2.0V	100			ns
tPD1	Output delay to 1	V _{IL} = 0.45V, V _{IH} = 2.4V			500	ns
tPD0	Output delay to 0				500	ns
tHZ	Output delay to High-Z			100		ns
tew	Erase/Write pulse width				10	ms
tCSMIN	Minimum CS low time		250			ns
tskhi	Minimum SK high time		100			ns
tsklow	Minimum SK low time		660			ns
tsv	Output delay to status valid	C _L = 100pF			500	ns
SKMAX	Maximum clock frequency		DC	Ì	700	kHz






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING <ORGANIZATION>

Organization	An (or AN)	D N (or DN)	
128 x 8	A ₆	D7	
64 x 16	A5	D15	

INSTRUCTION TIMING <READ>




INSTRUCTION TIMING <WRITE>




SEMICONDUCTOR, INC.

3


INSTRUCTION TIMING < EWEN, EWDS>



INSTRUCTION TIMING < ERASE>




INSTRUCTION TIMING < ERAL>



SEMICONDUCTOR, INC.

INSTRUCTION TIMING <WRAL>



DEVICE OPERATION

The CAT93C46 is a 1024 bit nonvolatile memory intended for use with the COPS™ family of microcontrollers, or other standard microprocessors. The CAT93C46 can be organized as either 64 registers by 16 bits, or as 128 registers by 8 bits. Seven 9 bit instructions (10 bit instruction in 128 by 8 organization) control the reading, writing and erase operations of the devices. The CAT93C46 operates on a single 5V supply and will generate on chip, the high voltage required during any programming operation. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a programming operation. The ready/busy status can be determined after a programming operation by selecting the device and polling the DO pin; DO being low indicates that the programming operation is not completed, while DO being high indicates that the device is ready. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin. The format for all instructions sent to the CAT93C46 is a logical "1" start bit, a 2 bit (or 4 bit) op code, a 6 bit address (7 bit address when organized as 128 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 128 X 8).

At power-down , when V_{CC} falls below a threshold of approximately 3.5V, the data protection circuitry

inhibits all modes of operation and a programming disable (EWDS) is executed internally.

READ

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT93C46 will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed. The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (tpD0 or tpD1).

ERASE/WRITE ENABLE AND DISABLE

The CAT93C46 powers up in the programming disable state. Any programming after power-up or after an EWDS (programming disable) instruction must first be preceded by the EWEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C46 programming and erasing functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT93C46 regardless of the programming enable/disable status.

ERASE

Upon receiving an ERASE command and address, the CS (chip select) must be deselected for a minimum of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking erase cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46 can be determined by



selecting the device and polling the DO pin. Once erased, the content of an erased location returns to logical "1" state.

WRITE

After receiving a WRITE command, address and the data, the CS (chip select) must be deselected for a minimum of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking erase and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. With the CAT93C46 it is **NOT** necessary to erase a memory location before the WRITE command.

ERASE ALL

Upon receiving an ERAL command, the CS (chip select) must be deselected for a minimum of 250ns (TCSMIN). The falling edge of CS will start the self clocking erase cycle of all memory locations in the

device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. Once erased, the contents of all memory bits return to logical "1" state.

WRITE ALL

Upon receiving a WRAL command and data, the CS (chip select) must be deselected for a minimum of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. It **IS** necessary for all memory locations to be erased before the WRAL command is executed.



3-192


CAT93C46H - High Endurance 1K BIT SERIAL E²PROM

700KHz OPERATION

DESCRIPTION

The CAT93C46H is a High Endurance CMOS 1Kbit serial E^2 PROM with a low current drain of 3mA active and 100µA standby. Its configuration is user selectable as either 64 registers by 16 bits or 128 registers by 8 bits and has been designed to interface serially with industry standard microcontrollers. Manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology, the device can endure 100,000 erase/write cycles and has a data retention of 100 years. The CAT93C46H is assembled in either an 8-pin DIP or S.O. package, and will be available in a 3V version (CAT33C101H).

PIN CONFIGURATION DIP AND S.O.




CS	Chip select
SK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
GND	Ground
NC	No connect
ORG	Memory organization

Note: When the ORG pin is connected to V_{CC}, the 64x16 organization is selected. When it is connected to ground, the 128x8 organization is selected. If the ORG pin is left unconnected, an internal pullup device will select the 64x16 organization.

FEATURES

- High-speed 700KHz operation
- Single 5V supply
- 64x16 or 128x8 user selectable serial memory
- Compatible with National Semiconductor NMC 9346
- Self-timed programming cycle with Autoerase
- Word and chip-erasable
- Operating range 0°C to 70°C
- Highly reliable CMOS floating gate technology
- 100,000 erase/write cycles
- 100 year data retention
- Power-up inadvertent write protection

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS *

Storage temperature		•																	-65°C to +150°C
Power supply (V _{CC)}																			
Voltage on any input p	in .	-		•	 •	•	•	 •		•	•	•	•	•	•	•	•		-0.3 to +7V
Voltage on any output	pin		•	•	 •	•		 •	•		•	•	•	•	•	•	•	•	-0.3V to V _{CC} +0.3V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions		Limits		
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)	$\begin{array}{c} \text{DI=0.0V, SK=5.0V} \\ \text{V}_{\text{CC}} = 5.0\text{V, CS} = 5.0\text{V} \\ \text{Outputs unloaded} \end{array}$			3	mA
Icc2	Current consumption (stand-by)	$V_{CC} = 5.5V, CS = 0V$ DI = 0V, SK = 0V			100	μΑ
lu	Input leakage current	V _{IN} = 5.5V			10	μΑ
llo	Output leakage current	$V_{OUT} = 5.5V, CS = 0V$			10	μΑ
VIH	High level input voltage		2.0		Vcc +1	v
Vi∟	Low level input voltage		-0.1		0.8	v
Vон	High level output voltage	Іон = -400µА	2.4			v
VoL	Low level output voltage	l _{OL} = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Address		Da	ta	Comments	
			128 x 8	64 x 16	128 x 8	64 x 16		
READ	1	10	A6 - A0	A5 - A0			Read address AN - A0	
ERASE	1	1 1	A6 - A0	A5 - A0			Erase address AN - A0	
WRITE	1	0 1	A6 - A0	A5 - A0	D7 - D0	D15 - D0	Write address AN - A0	
EWEN	1	0 0	11XXXXX	11XXXX			Program enable	
EWDS	1	0 0	00XXXXX	00XXXX			Program disable	
ERAL	1	0 0	10XXXXX	10XXXX			Erase all addresses	
WRAL	1	0 0	01XXXXX	01XXXX	D7 - D0	D15 - D0	Program all addresses	

AC CHARACTERISTICS


 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions	Min.	Limits Typ.	Max.	Unit
tcss	CS setup time		50			ns
tcsH	CS hold time		0			ns
tois	DI setup time	C _L = 100pF	100			ns
tоін	DI hold time	$V_{OL} = 0.8V, V_{OH} = 2.0V$	100			ns
tPD1	Output delay to 1	V _{IL} = 0.45V, V _{IH} = 2.4V			500	ns
tPD0	Output delay to 0				500	ns
tнz	Output delay to Hi-Z			100		ns
tew	Erase/Write pulse width				10	ms
tCSMIN	Minimum CS low time		250			ns
tsкнı	Minimum SK high time		100			ns
tsklow	Minimum SK low time		660			ns
tsv	Output delay to status valid	C _L = 100pF			500	ns
SKMAX	Maximum clock frequency		DC		700	kHz






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)
128 x 8	A ₆	D7
64 x 16	A ₅	D ₁₅

INSTRUCTION TIMING <READ>




INSTRUCTION TIMING < WRITE>







INSTRUCTION TIMING < EWEN, EWDS>



INSTRUCTION TIMING < ERASE>




INSTRUCTION TIMING <ERAL>



SEMICONDUCTOR, INC.

INSTRUCTION TIMING < WRAL>



DEVICE OPERATION

The CAT93C46H is a 1024 bit nonvolatile memory intended for use with the COPS™ family of microcontrollers and designed to operate smoothly with other standard microprocessors as well. The CAT93C46H can be organized as either 64 registers by 16 bits, or as 128 registers by 8 bits. Seven 9-bit instructions (10-bit instructions in 128 by 8 organization) control the reading, writing, and erase operations of the device. The CAT93C46H operates on a single 5V supply and will generate on-chip the high voltage required during any programming operation. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a programming operation. The ready/busy status can be determined after a programming operation by selecting the device and polling the DO pin; DO low indicates that the programming operation is not completed, while DO high indicates that the device is ready. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin. The format for all instructions sent to the CAT93C46H is a logical "1" start bit, a 2 bit (or 4 bit) op code, a 6 bit address (7 bit address when organized as 128 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 128 X 8).

READ

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT93C46H will come out of the high impedance state, and after sending an initial dummy zero bit, will begin shifting out the 16 (or 8) bits of data located at the specified address. The data bits being shifted out will toggle on the rising edge of the SK clock and are stable after the specified time delay (tpDo or tpD1).

ERASE/WRITE ENABLE AND DISABLE

The CAT93C46H powers up in the programming disable state. Any programming after power-up or after an EWDS (programming disable) instruction must first be preceded by the EWEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C46H programming and erasing functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT93C46H regardless of the programming enable/disable status.

ERASE

Upon receiving an ERASE command and address, the device must be deselected for a minimum of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking erase cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of



the CAT93C46H can be determined by selecting the device and polling the DO pin. Once erased, the content of an erased location returns to logical "1" state.

WRITE

After receiving a WRITE command, address and data, the device must be deselected for a minimum of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking erase and data store cycle of the memory register specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46H can be determined by selecting the device and polling the DO pin. With the CAT93C46H it is **NOT** necessary to erase a memory register before the WRITE command.

ERASE ALL

Upon receiving an ERAL command, the device must be deselected for a minimum of 250ns (TCSMIN). The falling edge of CS will start the self

clocking erase cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46H can be determined by selecting the device and polling the DO pin. Once erased, the contents of all memory bits return to logical "1" state.

WRITE ALL

Upon receiving a WRAL command and data, the device must be deselected for a minimum of 250ns (TCSMIN). The falling edge of CS will start the self clocking write cycle to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46H can be determined by selecting the device and polling the DO pin.

It **IS** necessary for all memory locations to be erased before the WRAL command is executed.

COPS™ is a registered trademark of National Semiconductor Corporation.



3-200



CAT 93C46I [Industrial Temperature] 1K-BIT SERIAL E²PROM


700KHz OPERATION

DESCRIPTION

The CAT93C46I is a 1K bit Serial E^2 PROM memory device organized in 64 registers of 16 bits (ORG pin at V_{CC}) or 128 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT93C46I is manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8 pin DIP or S.O. package. To be offered in a 3V version (CAT33C101I).

FEATURES

- High speed: 700 KHz clock frequency
- Single 5V supply
- 64x16 or 128x8 (user selectable) serial memory
- Compatible with National Semiconductor NMC 9346
- Self timed programming cycle with Autoerase
- Highly reliable CMOS floating gate technology
- Word and chip erasable
- 10,000 erase/write cycles
- 10 year data retention
- Power-up inadvertent write protection




PIN FUNCTIONS

PIN CONFIGURATION

CS	Chip select
SK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
GND	Ground
NC	No connection
ORG	Memory organization

Note: When the ORG pin is connected to V_{CC} , the 64x16 organization is selected. When it is connected to ground, the 128x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 64x16 organization.

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS *

Storage temperature	T _{stg}	
Power supply	Vcc	
Voltage on any input pin		
Voltage on any output pin		V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

(V_{CC} = +5V \pm 10%, Industrial T_A = -40°C to 85°C)

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
Icc1	Current consumption (operating)	DI=0.0V, SK=5.0V V _{CC} =5.0 V, CS = 5.0V Outputs unloaded			4	mA
lcc2	Current consumption (standby)	$V_{CC} = 5.5V, CS = 0$ DI = 0, SK = 0			100	μA
ILI	Input leakage current	V _{IN} = 5.5V			10	μΑ
ILO	Output leakage current	$V_{OUT} = 5.5V, CS = 0$			10	μΑ
Vн	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.1		0.8	v
Voн	High level output voltage	I _{OH} = -400µА	2.4			v
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Address		Da	ita	Comments
			128 x 8	64 x 16	128 x 8	64 x 16	
READ	1	10	A6 - A0	A5 - A0			Read address AN - A0
ERASE	1	1 1	A6 - A0	A5 - A0			Erase address AN - A0
WRITE	1	0 1	A6 - A0	A5 - A0	D7 - D0	D15 - D0	Write address AN - A0
EWEN	1	0 0	11XXXXX	11XXXX			Program enable
EWDS	1	0 0	ooxxxxx	00XXXX			Program disable
ERAL	1	0 0	10XXXXX	10XXXX			Erase all addresses
WRAL	1	0 0	01XXXXX	01XXXX	D7 - D0	D15 - D0	Program all addresses

AC CHARACTERISTICS


(V_{CC} = +5V \pm 10%, Industrial T_A = -40°C to 85°C)

Symbol	Parameter	Conditions	Limits		Unit	
			Min.	Тур.	Max.	ļ
tcss	CS setup time		50			ns
tcsн	CS hold time		0			ns
tDIS	DI setup time	C _L = 100pF	100			ns
tdiн	DI hold time	V _{OL} = 0.8V, V _{OH} = 2.0V	100			ns
tPD1	Output delay to 1	VIL = 0.45V, VIH = 2.4V			500	ns
tPD0	Output delay to 0				500	ns
t∺z	Output delay to High-Z			100		ns
tew	Erase/Write pulse width				10	ms
tcsmin	Minimum CS low time		250			ns
tsкнi	Minimum SK high time		100			ns
tsĸLow	Minimum SK low time		660			ns
tsv	Output delay to status valid	C _L = 100pF			500	ns
SKMAX	Maximum clock frequency		DC		700	kHz






SYNCHRONOUS TIMINGS




INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)
128 x 8	A ₆	D7
64 x 16	A5	D ₁₅

INSTRUCTION TIMING <READ>




INSTRUCTION TIMING < WRITE>




SEMICONDUCTOR, INC.


INSTRUCTION TIMING < EWEN, EWDS>



INSTRUCTION TIMING <ERASE>




INSTRUCTION TIMING <ERAL>





SEMICONDUCTOR, INC.

INSTRUCTION TIMING <WRAL>



DEVICE OPERATION

The CAT93C46I is a 1024 bit nonvolatile memory intended for use with the COPS™ family of microcontrollers, or other standard microprocessors. The CAT93C46I can be organized as either 64 registers by 16 bits, or as 128 registers by 8 bits. Seven 9 bit instructions (10 bit instruction in 128 by 8 organization) control the reading, writing and erase operations of the devices. The CAT93C46I operates on a single 5V supply and will generate on chip, the high voltage required during any programming operation. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a programming operation. The ready/busy status can be determined after a programming operation by selecting the device and polling the DO pin; DO being low indicates that the programming operation is not completed, while DO being high indicates that the device is ready. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin. The format for all instructions sent to the CAT93C46I is a logical "1" start bit, a 2 bit (or 4 bit) op code, a 6 bit address (7 bit address when organized as 128 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 128 X 8).

At power-down , when V_{CC} falls below a threshold of approximately 3.5V, the data protection circuitry

inhibits all modes of operation and a programming disable (EWDS) is executed internally.

READ

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT93C46I will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed. The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (tpD0 or tpD1).

ERASE/WRITE ENABLE AND DISABLE

The CAT93C46I powers up in the programming disable state. Any programming after power-up or after an EWDS (programming disable) instruction must first be preceded by the EWEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C46I programming and erasing functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT93C46I regardless of the programming enable/disable status.

ERASE

Upon receiving an ERASE command and address, the CS (chip select) must be deselected for a minimum of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking erase cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46I can be determined by



selecting the device and polling the DO pin. Once erased, the content of an erased location returns to logical "1" state.

WRITE

After receiving a WRITE command, address and the data, the CS (chip select) must be deselected for a minimum of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking erase and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46I can be determined by selecting the device and polling the DO pin. With the CAT93C46I it is **NOT** necessary to erase a memory location before the WRITE command.

ERASE ALL

Upon receiving an ERAL command, the CS (chip select) must be deselected for a minimum of 250ns (TCSMIN). The falling edge of CS will start the self clocking erase cycle of all memory locations in the

device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46I can be determined by selecting the device and polling the DO pin. Once erased, the contents of all memory bits return to logical "1" state.

WRITE ALL

Upon receiving a WRAL command and data, the CS (chip select) must be deselected for a minimum of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46I can be determined by selecting the device and polling the DO pin. It IS necessary for all memory locations to be erased before the WRAL command is executed.



3-208

CAT93C46A 1K BIT SERIAL E²PROM

700KHz **OPERATION**

DESCRIPTION

The CAT93C46A is a CMOS 1K-bit serial E²PROM with a low current drain of 3mA active and 100uA standby. It is configured as 64 registers of 16 bits each, and has been designed to interface serially with industry standard microcontrollers. Manufactured using Catalyst's advanced CMOS E²PROM floating gate technology, the device can endure 10,000 erase/write cycles and has a data retention of 10 years. The CAT93C46A is assembled in either an 8 pin DIP or S.O. package, and will be available in a 3V version (CAT33C101A).

PIN CONFIGURATION DIP AND S.O.

TOP VIEW

2

8

7

6

5

cs

SK

DI

DO

PIN FUNCTIONS

CS

SK

DI

DO

Vcc

GND NC


3



- High-speed 700KHz operation
- Single 5V supply
- 64x16 serial memory
- Compatible with National Semiconductor NMC 9346
- Self-timed programming cycle with Autoerase
- Word and chip-erasable
- Operating range 0°C to 70°C [industrial temperature range available]
- Highly reliable CMOS floating gate technology
- 10,000 erase/write cycles
- 10 year data retention

BLOCK DIAGRAM

Power-up inadvertent write protection



Vcc

NC

NC

GND

Chip select

Clock input

Ground

No connect

Serial data input

Serial data output

+5V power supply

3-209





ABSOLUTE MAXIMUM RATINGS *

Storage temperature	65°C to +150°C
Power supply (V _{CC)}	+7V [∞]
Voltage on any input pin	0.3 to +7V
Voltage on any output pin	0.3V to V _{CC} +0.3V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)				3	mA
ICC2	Current consumption (stand-by)	$V_{CC} = 5.5V, CS = 0V$ DI = 0V, SK = 0V			100	μΑ
lLI	Input leakage current	V _{IN} = 5.5V			10	μA
ILO	Output leakage current	V _{OUT} = 5.5V, CS = 0V			10	μA
• v _{iн}	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.1		0.8	v
Vон	High level output voltage	I _{OH} = -400µА	2.4			V
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Address	Data	Comments		
READ	1	10	A5 - A0		Read address AN - A0		
ERASE	1	1 1	A5 - A0		Erase address AN - A0		
WRITE	1	01	A5 - A0	D15 - D0	Write address AN - A0		
EWEN	1	0 0	11XXXX		Program enable		
EWDS	1	0 0	00XXXX		Program disable		
ERAL	1	0 0	10XXXX		Erase all addresses		
WRAL	1	0 0	01XXXX	D15 - D0	Program all addresses		

AC CHARACTERISTICS


(V_{CC} = +5V $\pm 10\%$, T_A = 0°C to 70°C)

Symbol	Parameter	Conditions	Min.	Limits Typ.	Max.	Unit
tcss	CS setup time		50			ns
tcsн	CS hold time		0			ns
tDIS	DI setup time	CL = 100pF	100			ns
tоін	DI hold time	$V_{OL} = 0.8V, V_{OH} = 2.0V$	100			ns
tPD1	Output delay to 1	V _{IL} = 0.45V, V _{IH} = 2.4V			500	ns
tPD0	Output delay to 0				500	ns
tHZ	Output delay to Hi-Z			100		ns
tew	Erase/Write pulse width				10	ms
tcsmin	Minimum CS low time		250			ns
tskhi	Minimum SK high time		100			ns
tsklow	Minimum SK low time		660			ns
tsv	Output delay to status valid	C _L = 100pF			500	ns
SKMAX	Maximum clock frequency		DC		700	kHz







SYNCHRONOUS TIMINGS



INSTRUCTION TIMING <READ>




INSTRUCTION TIMING < WRITE>






3


INSTRUCTION TIMING < EWEN, EWDS>



INSTRUCTION TIMING < ERASE>




INSTRUCTION TIMING <ERAL>





INSTRUCTION TIMING < WRAL>



DEVICE OPERATION

The CAT93C46A is a 1024 bit nonvolatile memory intended for use with the COPS™ family of microcontrollers and designed to operate smoothly with other standard microprocessors as well. The CAT93C46A is organized as 64 registers by 16 bits. Seven 9 bit instructions control the reading, writing and erase operations of the device. The CAT93C46A fully operates on a single 5V supply including the programming operation. Instructions, addresses and data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin remains in a high impedance state except when reading data from the device, or when checking the ready/busy status after a programming operation. The ready/busy status can be determined after a programming operation by selecting the device and polling the DO pin; DO low indicates that the programming operation is not completed, while DO high indicates that the device is ready. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin. The format for all instructions sent to the CAT93C46A is a logical "1" start bit, a 2 bit op code, a 6 bit address, and for write operations, a 16 bit data field.

READ

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT93C46A will come out of the high impedance state, and after sending an initial dummy zero bit, will begin shifting out the 16 bits of data located at the specified address. The data bits being shifted out will toggle on the rising edge of the SK clock and are stable after the specified time delay (t_{PD0} or t_{PD1}).

ERASE/WRITE ENABLE AND DISABLE

The CAT93C46A powers up in the programming disable state. Any programming after power-up or after an EWDS (programming disable) instruction must first be preceded by the EWEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C46A programming and erasing functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT93C46A regardless of the programming enable/disable status.

ERASE

Upon receiving an ERASE command and address, the device must be deselected for a minimum of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking erase cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46A can be determined by selecting the device and polling the DO pin. Once erased, all memory locations return to a logical "1" state.

WRITE

After receiving a WRITE command, address and data, the device must be deselected for a minimum



of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking erase and data store cycle of the memory register specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46A can be determined by selecting the device and polling the DO pin. With the CAT93C46A it is **NOT** necessary to erase a memory register before the WRITE command.

ERASE ALL

Upon receiving an ERAL command, the device must be deselected for a minimum of 250ns (TCSMIN). The falling edge of CS will start the self clocking erase cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46A can be determined by selecting the device and polling the DO pin. Once erased, all memory locations return to logical "1" state.

WRITE ALL

Upon receiving a WRAL command and data, the device must be deselected for a minimum of 250ns (TCSMIN). The falling edge of CS will start the self clocking write cycle to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46A can be determined by selecting the device and polling the DO pin.

It **IS** necessary for all memory locations to be erased before the WRAL command is executed.

COPS™ is a registered trademark of National Semiconductor Corporation.




CAT93C46AH - High Endurance 1K BIT SERIAL E²PROM

700KHz OPERATION

DESCRIPTION

The CAT93C46AH is an industrial temperature CMOS 1K-bit serial E^2 PROM with a low current drain of 3mA active and 100µA standby. It is configured as 64 registers of 16 bits each, and has been designed to interface serially with industry standard microcontrollers. Manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology, the device can endure 100,000 erase/write cycles and has a data retention of 100 years. The CAT93C46AH is assembled in either an 8 pin DIP or S.O. package, and will be available in a 3V version (CAT33C101AH).

PIN CONFIGURATION DIP AND S.O.




PIN FUNCTIONS

CS	Chip select
SK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
GND	Ground
NC	No connect

FEATURES

- High-speed 700KHz operation
- Single 5V supply
- 64x16 serial memory
- Compatible with National Semiconductor NMC 9346
- Self-timed programming cycle with Autoerase
- Word and chip-erasable
- Operating range 0°C to +70°C
- Highly reliable CMOS floating gate technology
- 100,000 erase/write cycles
- 100 year data retention
- Power-up inadvertent write protection

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS *

Storage temperature
Power supply (V _{CC)}
Voltage on any input pin
Voltage on any output pin $\hfill \ldots .0.3V$ to V_{CC} +0.3V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)				3	mA
Icc2	Current consumption (stand-by)	$V_{CC} = 5.5V, CS = 0V$ DI = 0V, SK = 0V			100	μΑ
lu	Input leakage current	V _{IN} = 5.5V			10	μΑ
ILO	Output leakage current	$V_{OUT} = 5.5V, CS = 0V$			10	μΑ
ViH	High level input voltage		2.0		Vcc +1	v
ViL	Low level input voltage		-0.1		0.8	v
V _{OH}	High level output voltage	Іон = -400μА	2.4			v
Vol	Low level output voltage	I _{OL} = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Address	Data	Comments
READ	1	1 0	A5 - A0		Read address AN - A0
ERASE	1	1 1	A5 - A0		Erase address AN - A0
WRITE	1	0 1	A5 - A0	D15 - D0	Write address AN - A0
EWEN	1	0 0	11XXXX		Program enable
EWDS	1	0 0	00XXXX		Program disable
ERAL	1	0 0	10XXXX		Erase all addresses
WRAL	1	0 0	01XXXX	D15 - D0	Program all addresses

AC CHARACTERISTICS


(V_{CC} = +5V $\pm 10\%,\,T_{A} = 0^{o}C$ to $70^{o}C$)

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
tcss	CS setup time		50			ns
tcsн	CS hold time		0			ns
tois	DI setup time	C _L = 100pF	100			ns
tDIH	DI hold time	$V_{OL} = 0.8V, V_{OH} = 2.0V$	100			ns
tPD1	Output delay to 1	V _{IL} = 0.45V, V _{IH} = 2.4V			500	ns
tPDo	Output delay to 0				500	ns
tHZ	Output delay to Hi-Z			100		ns
tew	Erase/Write pulse width				10	ms
tcsmin	Minimum CS low time		250			ns
tsкні	Minimum SK high time		100			ns
tsklow	Minimum SK low time		660			ns
tsv	Output delay to status valid	C _L = 100pF			500	ns
SKMAX	Maximum clock frequency		DC		700	kHz







SYNCHRONOUS TIMINGS



INSTRUCTION TIMING <READ>




INSTRUCTION TIMING < WRITE>






3


INSTRUCTION TIMING < EWEN, EWDS>




INSTRUCTION TIMING < ERASE>



INSTRUCTION TIMING <ERAL>



INSTRUCTION TIMING <WRAL>



DEVICE OPERATION

The CAT93C46AH is a 1024 bit nonvolatile memory intended for use with the COPS™ family of microcontrollers and designed to operate smoothly with other standard microprocessors as well. The CAT93C46AH is organized as 64 registers by 16 bits. Seven 9 bit instructions control the reading, writing and erase operations of the device. The CAT93C46AH fully operates on a single 5V supply including the programming operation. Instructions, addresses and data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin remains in a high impedance state except when reading data from the device, or when checking the ready/busy status after a programming operation. The ready/busy status can be determined after a programming operation by selecting the device and polling the DO pin; DO low indicates that the programming operation is not completed, while DO high indicates that the device is ready. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin. The format for all instructions sent to the CAT93C46AH is a logical "1" start bit, a 2 bit op code, a 6 bit address, and for write operations, a 16 bit data field.

READ

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT93C46AH will come out of the high impedance state, and after sending an initial dummy zero bit, will begin shifting out the 16 bits of data located at the specified address. The data bits being shifted out will toggle on the rising edge of the SK clock and are stable after the specified time delay (t_{PD0} or t_{PD1}).

ERASE/WRITE ENABLE AND DISABLE

The CAT93C46AH powers up in the programming disable state. Any programming after power-up or after an EWDS (programming disable) instruction must first be preceded by the EWEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C46AH programming and erasing functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT93C46AH regardless of the programming enable/disable status.

ERASE

Upon receiving an ERASE command and address, the device must be deselected for a minimum of 250ns (TCSMIN). The falling edge of CS will start the self clocking erase cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46AH can be determined by selecting the device and polling the DO pin. Once erased, all memory locations return to a logical "1" state.

WRITE

After receiving a WRITE command, address and data, the device must be deselected for a minimum



of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking erase and data store cycle of the memory register specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46AH can be determined by selecting the device and polling the DO pin. With the CAT93C46AH it is **NOT** necessary to erase a memory register before the WRITE command.

ERASE ALL

Upon receiving an ERAL command, the device must be deselected for a minimum of 250ns (TCSMIN). The falling edge of CS will start the self clocking erase cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46AH can be determined by selecting the device and polling the DO pin. Once erased, all memory locations return to logical "1" state.

WRITE ALL

Upon receiving a WRAL command and data, the device must be deselected for a minimum of 250ns (TCSMIN). The falling edge of CS will start the self clocking write cycle to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46AH can be determined by selecting the device and polling the DO pin.

It **IS** necessary for all memory locations to be erased before the WRAL command is executed.



COPS is a registered trademark of National Semiconductor Corporation.

3-224

CAT93C46AI - Industrial Temperature701K BIT SERIAL E2PROMOPEN

700KHz OPERATION


DESCRIPTION

The CAT93C46AI is an industrial temperature CMOS 1K-bit serial E^2 PROM with a low current drain of 3mA active and 100µA standby. It is configured as 64 registers of 16 bits each, and has been designed to interface serially with industry standard microcontrollers. Manufactured using Catalyst's advanced CMOS E^2 PROM floating gate technology, the device can endure 10,000 erase/write cycles and has a data retention of 10 years. The CAT93C46AI is assembled in either an 8 pin DIP or S.O. package, and will be available in a 3V version (CAT33C101AI).

FEATURES

- High-speed 700KHz operation
- Single 5V supply
- 64x16 serial memory
- Compatible with National Semiconductor NMC 9346
- Self-timed programming cycle with Autoerase
- Word and chip-erasable
- Operating range -40°C to +85°C
- Highly reliable CMOS floating gate technology
- 10,000 erase/write cycles
- 10 year data retention
- Power-up inadvertent write protection






PIN FUNCTIONS

CS	Chip select
SK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
GND	Ground
NC	No connect

BLOCK DIAGRAM







ABSOLUTE MAXIMUM RATINGS *

Storage temperature	65°C to +150°C
Power supply (V _{CC)}	
Voltage on any input pin	0.3 to +7V
Voltage on any output pin	0.3V to V _{CC} +0.3V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)	$ DI = 0.0V, SK = 5.0V \\ V_{CC} = 5.0V, CS = 5.0V \\ Outputs unloaded $			4	mA
lcc2	Current consumption (stand-by)	$V_{CC} = 5.5V, CS = 0V$ DI = 0V, SK = 0V			100	μΑ
ILI	Input leakage current	V _{IN} = 5.5V			10	μΑ
llo	Output leakage current	$V_{OUT} = 5.5V, CS = 0V$			10	μΑ
ViH	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.1		0.8	v
Vон	High level output voltage	Іон = -400μА	2.4			v
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Address	Data	Comments
READ	1	10	A5 - A0		Read address AN - A0
ERASE	1	1 1	A5 - A0		Erase address AN - A0
WRITE	1	01	A5 - A0	D15 - D0	Write address AN - A0
EWEN	1	0 0	11XXXX		Program enable
EWDS	1	0 0	00XXXX		Program disable
ERAL	1	0 0	10XXXX		Erase all addresses
WRAL	1	0 0	01XXXX	D15 - D0	Program all addresses

AC CHARACTERISTICS


(V_{CC} = +5V $\pm 10\%,\,T_{A}$ = -40 ^{o}C to +85 ^{o}C)

Symbol	Parameter	Conditions	Min.	Limits Typ.	Max.	Unit
tcss	CS setup time		50			ns
tcsн	CS hold time		0			ns
tois	DI setup time	C _L = 100pF	100			ns
tлн	DI hold time	$V_{OL} = 0.8V, V_{OH} = 2.0V$	100			ns
tPD1	Output delay to 1	VIL = 0.45V, VIH = 2.4V			500	ns
tPD0	Output delay to 0				500	ns
tHZ	Output delay to Hi-Z			100		ns
tew	Erase/Write pulse width				10	ms
tcsmin	Minimum CS low time		250			ns
tsкнi	Minimum SK high time		100			ns
tsklow	Minimum SK low time		660			ns
tsv	Output delay to status valid	C _L = 100pF			500	ns
SKmax	Maximum clock frequency		DC		700	KHz







SYNCHRONOUS TIMINGS



INSTRUCTION TIMING <READ>




INSTRUCTION TIMING < WRITE>






INSTRUCTION TIMING < EWEN, EWDS>




INSTRUCTION TIMING < ERASE>






INSTRUCTION TIMING <ERAL>





INSTRUCTION TIMING < WRAL>



DEVICE OPERATION

The CAT93C46AI is a 1024 bit nonvolatile memory intended for use with the COPS™ family of microcontrollers and designed to operate smoothly with other standard microprocessors as well. The CAT93C46AI is organized as 64 registers by 16 bits. Seven 9-bit instructions control the reading, writing and erase operations of the device. The CAT93C46AI fully operates on a single 5V supply including the programming operation. Instructions, addresses and data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin remains in a high impedance state except when reading data from the device, or when checking the ready/busy status after a programming operation. The ready/busy status can be determined after a programming operation by selecting the device and polling the DO pin; DO low indicates that the programming operation is not completed, while DO high indicates that the device is ready. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin. The format for all instructions sent to the CAT93C46AI is a logical "1" start bit, a 2 bit op code, a 6 bit address, and for write operations, a 16 bit data field.

READ

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT93C46AI will come out of the high impedance state, and after sending an initial dummy zero bit, will begin shifting out the 16 bits of data located at the specified address. The data bits being shifted out will toggle on the rising edge of the SK clock and are stable after the specified time delay (t_{PD0} or t_{PD1}).

ERASE/WRITE ENABLE AND DISABLE

The CAT93C46AI powers up in the programming disable state. Any programming after power-up or after an EWDS (programming disable) instruction must first be preceded by the EWEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C46AI programming and erasing functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT93C46AI regardless of the programming enable/disable status.

ERASE

Upon receiving an ERASE command and address, the device must be deselected for a minimum of 250ns (TCSMIN). The falling edge of CS will start the self clocking erase cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46AI can be determined by selecting the device and polling the DO pin. Once erased, all memory locations return to a logical "1" state.

WRITE

After receiving a WRITE command, address and data, the device must be deselected for a minimum



of 250ns (T_{CSMIN}). The falling edge of CS will start the self clocking erase and data store cycle of the memory register specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46AI can be determined by selecting the device and polling the DO pin. With the CAT93C46AI it is **NOT** necessary to erase a memory register before the WRITE command.

ERASE ALL

Upon receiving an ERAL command, the device must be deselected for a minimum of 250ns (TCSMIN). The falling edge of CS will start the self clocking erase cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46AI can be determined by selecting the device and polling the DO pin. Once erased, all memory locations return to logical "1" state.

WRITE ALL

Upon receiving a WRAL command and data, the device must be deselected for a minimum of 250ns (TCSMIN). The falling edge of CS will start the self clocking write cycle to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46AI can be determined by selecting the device and polling the DO pin.

It **IS** necessary for all memory locations to be erased before the WRAL command is executed.

COPS is a registered trademark of National Semiconductor Corporation.





COMMERCIAL TEMPERATURE GRADE

CAT35C704	4K bit	(256x16 or 512x8)	4-1
CAT35C804A/B	4K bit	(256x16 or 512x8)	4-19

INDUSTRIAL TEMPERATURE GRADE

CAT35C704	4K bit	(256x16 or 512x8)	4-1
CAT35C804AI/BI	4K bit	(256x16 or 512x8)	4-19



CAT35C704, CAT35C704I [Industrial Temperature] 4K-bit SECURE ACCESS Serial E²PROM

Preliminary

DESCRIPTION

The CAT35C704 is a 4K-bit Serial E^2 PROM that offers a unique *on-chip capability to safeguard stored data from unauthorized users*. Onboard E^2 PROM "Access Registers" store a "password" which, once set, is used for authentication purposes prior to device operation. Two operating modes are provided: an unprotected and a password protected (secure) mode. In the unprotected mode, the CAT35C704 is a simple-to-use 4K-bit serial E^2 PROM that features software memory partitioning and easy interfacing with standard microcontrollers.

In the password-protected mode, access to all or part of the device is prohibited until the correct access code has been entered. The boundary between the protected and unprotected area is user programmable. The protected area is only accessible via the correct access code, while the unprotected area allows any user READ-only access. The length of the access code is user selectable from one to eight bytes long (\leq 1.84x10¹⁹ combinations). With a 5MHz clock and 8 bytes of access code, it would take millions of years to attempt all the possible combinations.


In the unprotected mode, with the use of the memory pointer, the device may be divided into read/write and read-only areas. The boundary is user programmable and can be changed without the use of an access code. This feature provides write-protection against inadvertent erasure or overwriting of data without invoking the password protection mechanism.

The CAT35C704 uses a unique *Serial-byte* synchronous communication protocol.


FEATURES

- Reliable 3V or 5V CMOS technology
- Password READ/WRITE protect
- Non-password WRITE protect
- Sequential data register READ
- User definable protected area
- Password length: 1 to 8 bytes
- Memory Array organization: x8 or x16
- High speed synchronous protocol
- Low power consumption: Active: 3mA Standby: 100µA
- Operating frequency: DC-5MHz
- 10 year data retention
- 10.000 write/erase cvcles
- Available in 3V version

PIN OUT DIP











PIN FUNCTIONS


CS	Chip select	PE	Parity enable	
DO *	Serial data output	ERR	Error indication pin	
CLK	Clock input	Vcc	Positive power supply	
DI *	Serial data input	GND	Ground	

* DI,DO may be tied together to form a common I/O.

SECURE ACCESS SERIAL DEVICE FAMILY

DEVICE	OPERATING VOLTAGE	PROTOCOL	CLOCK FREQ	I/O SPEED
35C704	5V	SECS	5 MHz	5MHz
33C704	ЗV	SECS	5 MHz	5MHz
35C804-A	5V	UART	4.9152 MHz	9600 Baud
35C804-B	5V	UART	3.579545 MHz	9600 Baud
33C804-A	ЗV	UART	4.9152 MHz	9600 Baud
33C804-B	зv	UART	3.579545 MHz	9600 Baud

BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS *

Storage temperature	T _{stg}	65°C to +150°C
Power supply	Vcc	+7 V
Voltage on any input pin		0.3 to +7V
Voltage on any output pin		0.3V to V _{CC} +0.3V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

Symbol	Parameter	neter Conditions		Limits		
			Min.	Тур.	Max.	
lcc	Active Supply Current	$V_{CC} = 5.5V, CS = V_{CC}$			3	mA
I _{SB}	Standby Supply Current	$\label{eq:VCC} \begin{array}{l} V_{CC} = 5.5 \text{V}, \ \text{CS} = 0 \text{V} \\ \text{DI} = 0 \text{V}, \ \text{CLK} = 0 \text{V} \end{array}$			100	μA
VIL	Input Voltage, LOW		-0.1		0.8	V
Vін	Input Voltage, HIGH		2.0			V
Vol	Output Voltage, LOW	I _{OL} = 2.1mA			0.4	V
Voн	Output Voltage, HIGH	I _{OH} = -400µА	2.4			V
ILI	Input Leakage Current	V _{IN} = 5.5V			10	μΑ
ILO	Output Leakage Current	V _{OUT} = 5.5V CS = 0V			10	μA

(V_{CC} = $+5V \pm 10\%$, T_A = -40° C to $+85^{\circ}$ C Industrial, 0° C to $+70^{\circ}$ C Commercial. For I_{CC} DO is unloaded.)



AC CHARACTERISTICS


(V_{CC} = +5V ±10%, T_A = -40°C to +85°C Industrial, 0° to +70° Commercial)

Symbol	Parameter	Conditions	Min.	Limits Typ.	Max.	Unit
tcss	CS setup time		50	- yp.	IVICA.	ns
tcsн	CS hold time	C _L = 100pF	0			ns
tDIS	DI setup time	VIN = VIH or VIL	50			ns
tDIH	DI hold time	Vout = Voh or Vol	50			ns
tPD	CLK to DO Delay				150	ns
t _{HZ} *	CLK to DO High-Z Delay				50	ns
tew	Erase/Write pulse width				10	ms
tcsL	CS low pulse width		100			ns
t CLKH	CLK high pulse width		100			ns
t CLKL	Clock low pulse width		100			ns
tsv	ERR output delay	C _L = 100pF			150	ns
tvccs	Vcc to CS setup time	C _L = 100pF	5			μs
fclk	Maximum clock frequency		DC		5	MHz

* t_{HZ} is measured from the falling edge of the clock to the time when the output is no longer driven.



AC TIMING



INTRODUCTION

The CAT35C704 is a 4K E^2 PROM that features a password protection scheme to prevent unauthorized access to the information stored in the device. It contains an access code register which stores one to eight bytes of access code along with the length of that access code. Additionally, a memory pointer register stores the address that partitions the memory into protected and unprotected areas.

As shipped from the factory, the device is unprogrammed and unprotected. The length of the access code is equal to zero and the memory pointer register points to location zero. Every byte of the device is fully accessible without an access code. Setting a password and moving the memory pointer register to cover all or part of the memory secures the device. Once secured, the memory is divided into a read/write area and a read-only area with the entry of a valid access code. If no access code is entered, the memory is divided into a readonly area and a non-access area. Figure 1 illustrates the partitioning of the memory arrays.

Another feature of the CAT35C704 is WRITEprotection without the use of an access code. If the memory pointer register is set to cover all or part of the memory, without setting the access code register, the device may be divided into an area which allows full access, and an area which allows READ-only access. To write into the READ-only area the user can override the memory pointer register for every WRITE instruction or he can simply move the address in the memory pointer register to uncover this area, and then WRITE into the memory. This mechanism prevents inadvertent overwriting of important data in the memory without the use of an access code. Figure 2 illustrates the partitioning of the memory areas.


To allow for convenient reading of blocks of contiguous data, the device has a READ SEQUENTIAL instruction which accepts a starting address of the block and continuously outputs data of subsequent



addresses until the end of memory, or until CHIP SELECT goes LOW.

The CAT35C704 communicates with external devices via a synchronous serial communication protocol (SECS) that has a maximum transmission rate of 5MHz. The data transmission may be a con-

FIGURE 1







FIGURE 2





PIN DESCRIPTION

CS

Chip Select is a TTL compatible input which, when set HIGH, allows normal operation of the device. When set LOW, it resets the device, terminating all I/O communication, and puts the output in a high impedance state. CS is used to reset the device if an error condition exists or to put the device in a power-down mode to minimize power consumption. It may also be used to frame data transmission in applications where the clock and data input have to be ignored from time to time. Although CS resets the device, it does not change the write/erase or the access-enable status. These two functions, once enabled, will remain enabled until specific disabling instructions are sent or until power is removed.

CLK

The System Clock is a TTL compatible input pin that allows operation of the device over a frequency range of DC to 5MHz.

DI

The Data Input pin is TTL compatible and accepts data and instructions in a serial format. Each instruction must begin with "1" as a start bit. The device will accept as many bits as an instruction requires, including both data and address bits. With the SECS protocol, extra bits will be disregarded if they are "0's", and misinterpreted as the next instruction if they are "1's". An instruction error will cause the device to abort operation and all I/O communication will be terminated until a reset is received.

DO

The Data Output pin is a tri-state TTL compatible output. It is normally in a high impedance state unless a READ or an ENABLE BUSY instruction is executed. Following the completion of a 16-bit or 8-bit data stream, the output will return to the high impedance state. During a WRITE/ERASE cycle, if the ENABLE BUSY instruction has been previously

executed, the output will stay LOW while the device is BUSY, and it will be set HIGH when the WRITE/ERASE cycle is completed. DO will stay HIGH until the completion of the next instruction's op-code and, if the next instruction is a READ, DO will output the appropriate data at the end of the instruction. If ENABLE BUSY has not been previously executed, DO will stay in a high impedance state. DO will also go to the high impedance state if an error condition is detected. If ENABLE BUSY has not been executed, to determine whether the device is in a WRITE/ERASE cycle or in an error condition, a READ STATUS instruction may be entered. When the device is in a WRITE/ERASE cycle it will output an 8-bit status word. If it does not, it is in an error condition.

PE

The Parity Enable pin is a TTL compatible input. If PE is set HIGH, the device will be configured to communicate using even parity, and if set LOW, it will use no parity. In this case, instructions or data that include parity bits will not be interpreted correctly.

ERR


The Error indication pin is an open drain output. If either an instruction or parity error exists, the ERR pin will output a "0" until the device is reset. This can be done by pulsing CS LOW.

Note: The PE input is internally pulled down to GND (i.e. default = no parity). As with all CMOS devices, CS, CLK and DI inputs must be connected to either HIGH or LOW, and not left floating.






AC TIMING < ERR PIN TIMING>




AC TIMING <t CLKH < 150 nS>




Preliminary



AC TIMING <CS = 0>



AC TIMING <t CLKH > 150 nS>



CAT35C704 CAT35C704I

SEMICONDUCTOR, INC.

DEVICE OPERATION INSTRUCTIONS

The CAT35C704 instruction set includes 19 instructions.

Six instructions are related to security or write protection:

DISACDisable AccessENACEnable AccessMACCModify Access CodeOVMPROverride Memory Pointer RegisterRMPRRead Memory Pointer RegisterWMPRWrite Memory Pointer Register

Six instructions are READ/WRITE/ERASE instructions:

ERALErase AllERASEERASE memoryREADREAD memoryRSEQRead SequentiallyWRALWrite AllWRITEWRITE memory

Seven instructions are used as control and status functions:

DISBSYDisable BusyENBSYEnable BusyEWENErase/Write EnableEWDSErase/Write DisableNOPNo OperationsORGSelect Memory OrganizationRSRRead Status Register

The SECS protocol supports an even parity bit if the PE pin of the device is set HIGH, otherwise there is no parity. If PE is set LOW and the incoming instruction contains a parity bit, it will be interpreted as the start bit of the next instruction. When PE is HIGH, the CAT35C704 expects a parity bit at the end of every incoming instruction. For example, the RSEQ instruction looks like this:

1100 1011 A15 ... A8 A7 ... A0 Parity-bit

Once sent, the device outputs data continuously until it reaches the end of memory. The last byte of data within this instruction contains 9 bits, with the ninth bit being the parity bit. However, if the RSEQ instruction is terminated by CS being LOW, then the output will go to high impedence without producing a parity bit.

UNPROTECTED MODE

As shipped from the factory, the CAT35C704 is in the unprotected mode. The code length is set to 0, and the memory pointer is at address 00 hex. While in this mode, any portion of the E^2 PROM array can be read or written to without an access code. A portion of the memory may be protected from any write or erase operation by setting the memory pointer to the appropriate address via WMPR (Write Memory Pointer Register):

WMPR [address]

As shown previously in Figure 2, memory locations at or below the address set in the memory pointer will be write/erase protected. Thus, unintentional erasure or overwriting of data in this area will be prevented, while memory locations above the protected area still allow full access.

SECURE MODE

As shown previously in Figure 1, in the secure mode, memory locations above the address set in the memory pointer allow READ-only access. Memory locations at or below that address will require an access code before they can be accessed. The secure mode is activated with an MACC (Modify Access Code) instruction followed by a user access code which can be one to eight bytes in length.

EWEN MACC [access code] [access code]

The EWEN instruction enables the device to perform WRITE/ERASE operations. The access code must be entered twice for verification. If the device already has an access code, the old access code must be entered before the new access code can be accepted.

Once the secure mode is activated, access to memory locations is under software control. Access (read, write, and erase operations) to the memory locations below the address in the memory pointer must start with the ENAC (Enable Access) instructions followed by the correct access code.

SEMICONDUCTOR, INC.

ENAC [access code] EWEN WRITE [address][data]

The ENAC instruction, along with the access code, enables access to the protected area of the device. The EWEN instruction enables execution of the WRITE operation. This portion of the memory is otherwise inaccessible for any operation. Readonly access is allowed without the access code for memory locations above the address in the memory pointer.

The access code can be changed by the following instruction :

ENAC [old access code] EWEN MACC [old access code] [access code][access code]

A two-tier protection scheme is implemented to protect data against inadvertent overwriting or erasure. To write to the memory, an EWEN (Erase/Write Enable) must first be issued. The CAT35C704 will now allow write/erase operations to be performed only on memory locations above the address set in the memory pointer. The remaining portion of the memory is still protected. To override this protection, an OVMPR (Override Memory Pointer Register -- see Memory Pointer Register) must be issued for every write/erase instruction which accesses the protected area :

ENAC [access code] EWEN OVMPR WRITE [address][data]

As an alternative to the OVMPR instruction, the WMPR (Write Memory Pointer Register) instruction may be used to move the memory pointer address to uncover the area where writing is to be performed:

ENAC	[access code]
EWEN	
WMPR	
WRITE	[address][data]

As shipped from the factory, the device is in the unprotected mode. The length of the access code is user selectable from a minimum of one byte to a maximum of eight bytes (> 1.84x10¹⁹ combinations). Loading a zero-length access code will disable protection.

MEMORY POINTER REGISTER

The memory pointer enables the user to segment the E²PROM array into two sections. While in the unprotected mode, the array can be segmented between read-only and full access. While in the secure mode, the memory may be segmented between read-only access and password-only access. Three instructions are dedicated to the memory pointer operations. The first one is WMPR (Write Memory Pointer Register). This instruction, followed by an address, will load (or reload) the memory pointer register with a new address. This address will be stored in the E^2 PROM and can be modified only by another WMPR instruction. If the device is in the secure mode, this instruction must be preceded by the ENAC instruction and the valid access code. The second instruction is OVMPR (Override Memory Pointer Register) which allows a single write/erase to be performed to memory locations at or below the address set in the memory pointer. This instruction allows the user to modify data in a segmented array without having to move the memory pointer. Once the operation is complete, the device returns to the protected mode. The third instruction is the RMPR (Read Memory Pointer Register) which will place the current contents of the register in the serial output buffer. If the device is in the secure mode, ENAC and a valid access code are needed before the RMPR instruction can be implemented.

SECS PROTOCOL

The CAT35C704 implements the SECS communication protocol which uses an 8-bit transmission format. As shown in Figures 3-9, all instructions are 8-bits long with the first bit being the start bit and the following 7 bits being the op-code. Data can be one or two bytes long depending on the instruction and the memory array organization. By the same token each address is one or two bytes long depending on the organization of the memory array. In this protocol, the transmission of the MSB is always first and the LSB last. The CS (Chip Select) of the CAT35C704 may be used to frame the data transmission packet or it may be set HIGH for the entire duration of operation. If an error in op-code or parity (if enabled) has been detected, the ERR output will be set LOW and the CAT35C704 will stop receiving



and sending data until CS is toggled from HIGH to LOW and to HIGH again. Alternatively, an error condition may be detected by interrogating the device for a status word. If an error condition has been detected, no response will come from DO (Data Output). DO may be programmed to become tri-stated or to output a READY/BUSY status flag during write/erase cycles (see ENBSY instruction).

STATUS REGISTER

An eight bit status register is provided to allow the user to determine the status of the CAT35C704. The contents of the first three bits of the register are 101 which allows the user to quickly determine whether the device is listening or is in an error condition. The next three bits indicate the status of the device such as ready/busy, instruction error, or parity error (if either or both existed in the previous instruction.) The last two bits are reserved for future use.

ERASE ALL AND WRITE ALL

As a precaution, the ERAL and WRAL instruction has to be entered twice before it is executed. This measure is required as a redundancy check on the incoming instruction for possible transmission errors. The WRAL instruction requires sending an ERAL first (this sets a flag only) and then the WRAL instruction. The CAT35C704 will accept the following commands:

- ERAL ERAL ERAL will be executed
- ERAL WRAL WRAL will be executed

THE PARITY BIT

The SECS protocol supports an even parity bit if the PE pin of the device is set HIGH, otherwise, there is no parity. If PE is set LOW and the incoming instruction contains a parity bit, it will be interpreted as the start bit of the next instruction. When PE is HIGH, the CAT35C704 expects a parity bit at the end of every incoming instruction. For example, the RSEQ instruction will look like this :

1100 1011 A15 ...A8 A7 ...A0 Parity-bit

The device then outputs data continuously until it reaches the end of the memory. The last byte of data contains 9 bits. The ninth bit is the parity bit. However, if the RSEQ instruction is terminated by CS being LOW, then the output will go into HIGH Z without producing a parity bit.

SYSTEM ERRORS

Whenever an error occurs, be it an instruction error (unknown instruction), or parity error (perhaps caused by transmission error), the device will stop its operation. To return to normal operation, the device must be reset by pulsing CS LOW and then set back to HIGH. Resetting the device will not affect the ENAC, EWEN and ENBSY status. The error may be determined by entering the READ STATUS REGISTER (RSR) instruction. The status output is an 8-bit word with the first three bits being 101. This three bit pattern indicates that the device is out of the error condition. The fourth bit is "1" if an instruction error occurred. The fifth bit is a "1" if a parity error occurred. The sixth bit is a "1" if the device is in a WRITE/ERASE cycle. The last two bits are reserved for future use. The reason for having the "101" pattern is that if the device is in a WRITE/ERASE cycle and the ENBSY (ENABLE BUSY) instruction has not been previously executed, the device will appear to be in the error condition. If the device is in the error condition, it will not respond to any input instruction from DI. However, if the device is in a WRITE/ERASE cycle, it will respond to the RSR instruction by outputting "101 001 00". If the RSR is executed at the end of the WRITE/ERASE cycle, the output will be "101 000 00".



Figure 3 <READ TIMING>




Figure 4 <WRITE TIMING>






Figure 5 <EWEN/EWDS TIMING>





Figure 6 < ERASE TIMING>










Figure 8 <WRAL TIMING>





Figure 9 <WRITE TIMING>





INSTRUCTION SET

DISAC Disable Access 1000 1000

This instruction will lock the memory from all write/erase operations regardless of the contents of the memory pointer. A write can be accomplished only by first entering the ENAC instruction followed by a valid access code.

ENAC	Enable Access
	1100 0101
	[access code]
	[access code]

In the protected mode, this instruction, followed by a valid access code, unlocks the device for read/write/erase access.

WMPR Write Memory Pointer Register 1100 0100 [Addr 15-8] [Addr 7-0] (for x8 organization) 1100 0100 [Add 7-0] (for x16 organization)

The WMPR instruction followed by 8 or 16 bits of address (depending on the organization) will move the pointer to the newly specified address.

MACC Modify Access Code 1101 NNNN [Old access code] [New access code] [New access code]

This instruction requires the user to enter the old access code, if one was set previously, followed by the new access code and a re-entry of the new access code for verification. Within the instruction format, the variable NNNN designates the length of the access code as the following :

- NNNN = [0] No access code. Set device to unprotected mode.
- NNNN = [1-8] Length of access code is 1 to 8 bytes.
- NNNN = [>8] Illegal number of bytes. The CAT35C704 will ignore the rest of the transmission.
- RMPR Read Memory Pointer Register 11001010

Output the content of the memory pointer register to the serial output port.

OVMPR Override Memory Pointer Register 1000 0011

Override the memory protection for the next instruction.

READ Read Memory 1100 1001[Addr 15-8][Addr 7-0] (for x8 organization) 1100 1001[Addr 7-0] (for x16 organization)

Output the contents of the addressed memory location to the serial port.

WRITE Write memory 1100 0001[Addr 15-8][Addr 7-0] [Data 7-0] 1100 0001[Addr 7-0][Data 15-8] [Data 7-0]

WRITE the 8-bit or 16-bit data to the addressed memory location. After the instruction, address, and data have been entered, the self-timed WRITE sequence will start. The addessed memory location will be erased before data is written. The DO pin may be used to output the RDY/BUSY status by having previously entered the ENBSY instruction. During the write cycle, DO will output a LOW for BUSY during the write cycle and a HIGH for READY after the cycle has been completed.

ERASE Erase Memory 1100 0000 [Addr 15 -8] [Addr 7-0] (for x8 organization) 1100 0000 [Addr 7-0] (for x16 organization)

Erase data in the specified memory location (set memory to "1"). After the instruction and the address have been entered, the self-timed erase sequence will start. The DO pin may be used to output the READY/BUSY status by having previously entered the ENSBY instruction. During the erase cycle, DO will output a LOW for BUSY during the write cycle



and a HIGH for ready after the cycle has been completed.

ERAL Erase All 1000 1001 1000 1001

Erase the data of all memory locations (all cells can be set to "1"). For protection against inadvertent chip erase, the ERAL instruction is required to be entered twice.

WRAL Write All 1000 1001 1100 0011 [Data 15-8] [Data 7-0] (for x16 organization) 1000 1001 1100 0011 [Data 7-0] (for x8 organization)

Write one or two bytes of data to all memory locations. An ERAL will be automatically performed before the WRAL is executed. For protection against inadvertent overwriting of data, the ERAL instruction is required to be entered preceding the WRAL instruction.

RSEQ Read Sequentially 1100 1011 [Addr 15-8] [Addr 7-0] (for x8 organization) 1100 1011 [Addr 7-0] (for x16 organization)

Read memory starting from specified address, n, then n+1, etc, to the highest address or until CS goes LOW. The instruction will be terminated when CS goes LOW.

ENBSY Enable Busy 1000 0100

Enable the status indicator on DO during write/erase cycle. DO goes LOW then HIGH once the write cycle is complete. DO will go to HIGH-Z at the end

of the next op code transmission.

DISBSY Disable Busy 1000 0101

Disable the status indicator on DO during write/erase cycle

EWEN Erase/Write Enable 1000 0001

Enable erase/write to be performed on nonprotected portion of memory. This instruction must be entered before any write/erase instruction. Once entered, it will remain valid until power-down or an EWDS (Erase/Write Disable) is executed.

EWDS Erase/Write Disable 1000 0010 Disable all erase and write functions



- ORG Select Memory Organization 1000 011R (where R = 0 or 1) Set memory organization to 512x8 if R = 0. Set memory organization to 256x16 if R = 1.
- RSR Read Status Register 1100 1000


Output the contents of the 8-bit status register. The contents of first three bits of the register is 101 which allows the user to quickly determine whether the device is listening or is in an error condition. The next three bits indicate the status such as ready/busy or, if an error existed in the previous instruction, instruction error or parity error. The last two bits are reserved for future use.

NOP No Operation 1000 0000 No Operation





ORDERING INFORMATION



CAT35C804A/B, CAT35C804AI/BI [Industrial Temperature] 4K-bit SECURE ACCESS Serial E²PROM Preliminary

DESCRIPTION

The **CAT35C804** is a 4K-bit Serial E^2 PROM that offers a unique *on-chip capability to safeguard stored data from unauthorized users*. Onboard E^2 PROM "Access Registers" store a "password" which, once set, is used for authentication purposes prior to device operation. Two operating modes are provided: an unprotected and a password protected (secure) mode. In the unprotected mode, the **CAT35C804** is a simple-to-use 4K-bit serial E^2 PROM that features software memory partitioning and easy interfacing with standard microcontrollers.

In the password-protected mode, access to all or part of the device is prohibited until the correct access code has been entered. The boundary between the protected and unprotected area is user programmable. The protected area is only accessible via the correct access code, while the unprotected area allows any user READ-only access. The length of the access code is user selectable from one to eight bytes long (≤1.84x10¹⁹ combinations). With a 4.9152 MHz (or 3.579545 MHz) clock and 8 bytes of access code, it would take billions of years to attempt all the possible combinations.


In the unprotected mode, with the use of the memory pointer, the device may be divided into read/write and read-only areas. The boundary is user programmable and can be changed without the use of an access code. This feature provides write-protection against inadvertent erasure or overwriting of data without invoking the password protection mechanism.

The CAT35C804 uses a UART- compatible asynchronous protocol.


FEATURES

- Reliable 3V or 5V CMOS technology
- Password READ/WRITE protect
- Non-password WRITE protect
- Sequential data register READ
- User definable protected area
- Password length: 1 to 8 bytes
- Memory Array organization: x8 or x16
- UART compatible asynchronous protocol
- Low power consumption: Active: 3mA Standby: 100µA
- 10 year data retention
- 10,000 write/erase cycles
- Available in 3V version

PIN OUT DIP











PIN FUNCTIONS


CS	Chip select	PE	Parity enable	
DO *	Serial data output	ERR	Error indication pin	
CLK	Clock input	Vcc	Positive power supply	
DI *	Serial data input	GND	Ground	

* DI,DO may be tied together to form a common I/O.

SECURE ACCESS SERIAL DEVICE FAMILY

DEVICE	OPERATING VOLTAGE	PROTOCOL	CLOCK FREQ	I/O SPEED
35C704	5V	SECS	5 MHz	5MHz
33C704	3V	SECS	5 MHz	5MHz
35C804-A	5V	UART	4.9152 MHz	9600 Baud
35C804-B	5V	UART	3.579545 MHz	9600 Baud
33C804-A	3V	UART	4.9152 MHz	9600 Baud
33C804-B	3V	UART	3.579545 MHz	9600 Baud

BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS *

Storage temperature	T _{stg}
Power supply	V _{CC}
Voltage on any input pin	
Voltage on any output pin	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = -40^{\circ}C$ to $+85^{\circ}C$ Industrial, $0^{\circ}C$ to $+70^{\circ}C$ Commercial. For I_{CC} DO is unloaded.)

Symbol	Parameter	Conditions	Min.	Limits Typ.	Max.	Unit
lcc	Active Supply Current	V _{CC} =5.5V, CS = V _{CC}			3	mA
ISB	Standby Supply Current	V _{CC} = 5.5V, CS = 0V DI = 0V, CLK = 0V			100	μА
VIL	Input Voltage, LOW		-0.1		0.8	V
Vін	Input Voltage, HIGH		2.0			v
Vol	Output Voltage, LOW	I _{OL} = 2.1mA			0.4	v
Vон	Output Voltage, HIGH	I _{OH} = -400µА	2.4			v
lLi	Input Leakage Current	V _{IN} = 5.5V			10	μΑ
llo	Output Leakage Current	V _{OUT} = 5.5V CS = 0V			10	μА



AC CHARACTERISTICS


(V_{CC} = +5V ±10%, T_A = -40°C to +85°C Industrial, 0° to +70° Commercial)

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
tcsн	CS hold time		0			ns
to	DATA Bit Time	CL = 100pF VIN = VIH or VIL		104		μs
tPD	CLK to DO Delay	Vout = Voh or Vol			150	ns
t⊦z*	CLK to DO High-Z Delay				55	μs
tew	Erase/Write pulse width				10	ms
tcsL	CS low pulse width		100			ns
tsv	ERR output delay	C _L = 100pF			150	ns
tvccs	V _{CC} to CS setup time	C _L = 100pF	5			μs
fclk	Maximum clock frequency		DC		5	MHz

* tHz is measured from the falling edge of the clock to the time when the output is no longer driven.



AC TIMING



INTRODUCTION

The CAT35C804 is a 4K E^2 PROM that features a password protection scheme to prevent unauthorized access to the information stored in the device. It contains an access code register which stores one to eight bytes of access code along with the length of that access code. Additionally, a memory pointer register stores the address that partitions the memory into protected and unprotected areas.

As shipped from the factory, the device is unprogrammed and unprotected. The length of the access code is equal to zero and the memory pointer register points to location zero. Every byte of the device is fully accessible without an access code. Setting a password and moving the memory pointer register to cover all or part of the memory secures the device. Once secured, the memory is divided into a read/write area and a read-only area with the entry of a valid access code. If no access code is entered, the memory is divided into a readonly area and a non-access area. Figure 1 illustrates the partitioning of the memory arrays.

Another feature of the CAT35C804 is WRITEprotection without the use of an access code. If the memory pointer register is set to cover all or part of the memory, without setting the access code register, the device may be divided into an area which allows full access, and an area which allows READ-only access. To write into the READ-only area the user can override the memory pointer register for every WRITE instruction or he can simply move the address in the memory pointer register to uncover this area, and then WRITE into the memory. This mechanism prevents inadvertent overwriting of important data in the memory without the use of an access code. Figure 2 illustrates the partitioning of the memory areas.

To allow for convenient reading of blocks of contiguous data, the device has a READ SEQUENTIAL instruction which accepts a starting address of the

CAT35C804A/B CAT35C804AI/BI



information.

tinuous stream of data or it can be packed by puls-

ing CHIP SELECT LOW in between each packet of

block and continuously outputs data of subsequent addresses until the end of memory or until CHIP SELECT goes LOW.

The CAT35C804 communicates with external devices via an asynchronous serial communication protocol. The data transmission may be a con-

FIGURE 1





FIGURE 2





PIN DESCRIPTION

CS

Chip Select is a TTL compatible input which, when set HIGH, allows normal operation of the device. When set LOW, it resets the device, terminating all I/O communication, and puts the output in a high impedance state. CS is used to reset the device if an error condition exists or to put the device in a power-down mode to minimize power consumption. It may also be used to frame data transmission in applications where the clock and data input have to be ignored from time to time. Although CS resets the device, it does not change the write/erase or the access-enable status. These two functions, once enabled, will remain enabled until specific disabling instructions are sent or until power is removed.

CLK

The System Clock is a TTL compatible input pin that allows operation of the device at a specified frequency. The 35C804A and 35C804B are designed with an internal divider to produce a 9600 baud output for an input clock frequency of 4.9152 MHz and 3.579545 MHz respectively.

DI

The Data Input pin is TTL compatible and accepts data and instructions in a serial format. Each byte must begin with "0" as a start bit. The device will accept as many bits as an instruction requires, including both data and address bits. Extra bits will be disregarded if they are "1's" and extra "0's" will be misinterpreted as the start bit of the next instruction. An instruction error will cause the device to abort operation and all I/O communication will be terminated until a reset is received.

DO

The Data Output pin is a tri-state TTL compatible output. It is normally in a high impedance state unless a READ or an ENABLE BUSY instruction is executed. Following the completion of a 16-bit or 8-bit data stream, the output will return to the high impedance state. During a WRITE/ERASE cycle, if the ENABLE BUSY instruction has been previously executed, the output will stay LOW while the device is BUSY, and it will be set HIGH when the WRITE/ERASE cycle is completed. DO will stay HIGH until the completion of the next instruction's op-code and, if the next instruction is a READ, DO will output the appropriate data at the end of the instruction. If ENABLE BUSY has not been previously executed, DO will stay in a high impedance state. DO will also go to the high impedance state if an error condition is detected. If ENABLE BUSY has not been executed, to determine whether the device is in a WRITE/ERASE cycle or in an error condition, a READ STATUS instruction may be entered. When the device is in a WRITE/ERASE cycle it will output an 8-bit status word. If it does not, it is in an error condition.

PΕ

The Parity Enable pin is a TTL compatible input. If PE is set HIGH, the device will be configured to communicate using even parity, and if set LOW, it will use no parity. In this case, instructions or data that include parity bits will not be interpreted correctly.

ERR

The Error indication pin is an open drain output. If either an instruction or parity error exists, the ERR pin will output a "0" until the device is reset. This can be done by pulsing CS LOW.

Note: The PE input is internally pulled down to GND (i.e. default = no parity). As with all CMOS devices, CS, CLK and DI inputs must be connected to either HIGH or LOW, and not left floating.





DEVICE OPERATION

INSTRUCTIONS

The CAT35C804 instruction set includes 19 instructions.

Six instructions are related to security or write protection:

DISACDisable AccessENACEnable AccessMACCModify Access CodeOVMPROverride Memory Pointer RegisterRMPRRead Memory Pointer RegisterWMPRWrite Memory Pointer Register

Six instructions are READ/WRITE/ERASE instructions:

ERALErase AllERASEERASE memoryREADREAD memoryRSEQRead SequentiallyWRALWrite AllWRITEWRITE memory

Seven instructions are used as control and status functions:

DISBSYDisable BusyENBSYEnable BusyEWENErase/Write EnableEWDSErase/Write DisableNOPNo OperationsORGSelect Memory OrganizationRSRRead Status Register

The UART compatible protocol supports an even parity bit if the PE pin of the device is set HIGH, otherwise there is no parity. If PE is set LOW and the incoming instruction contains a parity bit, it may be interpreted as the start bit of the next instruction. When PE is HIGH, the CAT35C804 expects a parity bit at the end of every 8 bits. For example, the RSEQ instruction looks like this:

0 1100 1011 1 1 0 A15.....A8 P 1 0 A7.....A0 P 1

Once sent, the device outputs data continuously until it reaches the end of memory. The last byte of data within this instruction contains 9 bits, with the ninth bit being the parity bit. The RSEQ instruction may be terminated by bringing CS LOW; the output will then go to high impedence.

UNPROTECTED MODE

As shipped from the factory, the CAT35C804 is in the unprotected mode. The code length is set to 0, and the memory pointer is at address 00 hex. While in this mode, any portion of the E^2 PROM array can be read or written to without an access code. A portion of the memory may be protected from any write or erase operation by setting the memory pointer to the appropriate address via the WMPR (Write Memory Pointer Register):

WMPR [address]

As shown previously in Figure 2, memory locations at or below the address set in the memory pointer will be write/erase protected. Thus, unintentional erasure or overwriting of data in this area will be prevented, while memory locations above the protected area still allow full access.

SECURE MODE

As shown previously in Figure 1, in the secure mode, memory locations above the address set in the memory pointer allow READ-only access. Memory locations at or below that address will require an access code before they can be accessed. The secure mode is activated with an MACC (Modify Access Code) instruction followed by a user access code which can be one to eight bytes in length.

EWEN MACC [access code] [access code]

The EWEN instruction enables the device to perform WRITE/ERASE operations. The access code must be entered twice for verification. If the device already has an access code, the old access code must be entered before the new access code can be accepted.

Once the secure mode is activated, access to memory locations is under software control. Access (read, write, and erase operations) to the memory locations below the address in the memory pointer must start with the ENAC (Enable Access) instructions followed by the correct access code.

SEMICONDUCTOR, INC.

CAT35C804A/B CAT35C804AI/BI

ENAC [access code] EWEN WRITE [address][data]

The ENAC instruction, along with the access code, enables access to the protected area of the device. The EWEN instruction enables execution of the WRITE operation. This portion of the memory is otherwise inaccessible for any operation. Readonly access is allowed without the access code for memory locations above the address in the memory pointer.

The access code can be changed by the following instruction :

ENAC [old access code] EWEN MACC [old access code] [access code][access code]

A two-tier protection scheme is implemented to protect data against inadvertent overwriting or erasure. To write to the memory, an EWEN (Erase/Write Enable) must first be issued. The CAT35C804 will now allow write/erase operations to be performed only on memory locations above the address set in the memory pointer. The remaining portion of the memory is still protected. To override this protection, an OVMPR (Override Memory Pointer Register -- see Memory Pointer Register) must be issued for every write/erase instruction which accesses the protected area :

ENAC [access code] EWEN OVMPR WRITE [address][data]

As an alternative to the OVMPR instruction, the WMPR (Write Memory Pointer Register) instruction may be used to move the memory pointer address to uncover the area where writing is to be performed:

ENAC [access code] EWEN WMPR [address] WRITE [address][data]

As shipped from the factory, the device is in the unprotected mode. The length of the access code is user selectable from a minimum of one byte to a maximum of eight bytes ($\geq 1.84 \times 10^{19}$ combinations). Loading a zero-length access code will disable protection.

MEMORY POINTER REGISTER

The memory pointer enables the user to seament the E²PROM array into two sections. While in the unprotected mode, the array can be segmented between read-only and full access. While in the secure mode, the memory may be segmented between read-only access and password-only access. Three instructions are dedicated to the memory pointer operations. The first one is WMPR (Write Memory Pointer Register). This instruction, followed by an address, will load (or reload) the memory pointer register with a new address. This address will be stored in the E²PROM and can be modified only by another WMPR instruction. If the device is in the secure mode, this instruction must be preceded by the ENAC instruction and the valid access code. The second instruction is OVMPR (Override Memory Pointer Register) which allows a single write/erase to be performed to memory locations at or below the address set in the memory pointer. This instruction allows the user to modify data in a segmented array without having to move the memory pointer. Once the operation is complete, the device returns to the protected mode. The third instruction is the RMPR (Read Memory Pointer Register) which will place the current contents of the register in the serial output buffer. If the device is in the secure mode. ENAC and a valid access code are needed before the RMPR instruction can be implemented.

STATUS REGISTER

An eight bit status register is provided to allow the user to determine the status of the CAT35C804. The contents of the first three bits of the register are 101 which allows the user to quickly determine whether the device is listening or is in an error condition. The next three bits indicate the status of the device such as ready/busy, instruction error, or parity error (if either or both existed in the previous instruction). The last two bits are reserved for future use.

ERASE ALL AND WRITE ALL

As a precaution, the ERAL instruction has to be entered twice before it is executed. This measure is required as a redundancy check on the incoming in-





struction for possible transmission errors. The WRAL instruction requires sending an ERAL first (this sets a flag only) and then the WRAL instruction. The CAT35C804 will accept the following commands:

- ERAL ERAL ERAL will be executed
- ERAL WRAL WRAL will be executed

THE PARITY BIT

The UART compatible protocol supports an even parity bit if the PE pin of the device is set HIGH, otherwise, there is no parity. If PE is set LOW and the incoming instruction contains a parity bit, it will be interpreted as the start bit of the next instruction. When PE is HIGH, the CAT35C804 expects a parity bit at the end of every byte. For example, the RSEQ instruction will look like this :

0 1100 1011 1 1 0 A15.....A8 P 1 0 A7.....A7 P 1

Once sent, the device outputs data continuously until it reaches the end of the memory. The last byte of data contains 9 bits, with the ninth bit being the parity bit. The RSEQ instruction may be terminated by bringing CS low; the output will then go into high impedance.

SYSTEM ERRORS

Whenever an error occurs, be it an instruction error (unknown instruction), or parity error (perhaps caused by transmission error), the device will stop its operation. To return to normal operation, the device must be reset by pulsing CS LOW and then set back to HIGH. Resetting the device will not affect the ENAC, EWEN and ENBSY status. The error may be determined by entering the READ STATUS REGISTER (RSR) instruction. The status output is an 8-bit word with the first three bits being 101. This three bit pattern indicates that the device is out of the error condition. The fourth bit is "1" if an instruction error occurred. The fifth bit is a "1" if a parity error occurred. The sixth bit is a "1" if the device is in a WRITE/ERASE cycle. The last two bits are reserved for future use. The reason for having the "101" pattern is that if the device is in a WRITE/ERASE cycle and the ENBSY (ENABLE BUSY) instruction has not been previously executed, the device will appear to be in the error condition. If the device is in the error condition, it will not respond to any input instruction from DI. However, if the device is in a WRITE/ERASE cycle, it will respond to the RSR instruction by outputting "101 001 00". If the RSR is executed at the end of the WRITE/ERASE cycle, the output will be "101 000 00".




Figure 3 <ASYNCHRONOUS SERIAL COMMUNICATION PROTOCOL>



Figure 4 <READ TIMING X16 FORMAT>




Figure 5 < WRITE TIMING X16 FORMAT>




Figure 6 < EWEN/EWDS TIMING x16 FORMAT>






Figure 7 < ERASE TIMING x16 FORMAT>




Figure 8 < ERAL TIMING x16 FORMAT>




Figure 9 <WRAL TIMING x16 FORMAT>






Figure 10 <READ TIMING x8 FORMAT>




Figure 11 <WRITE TIMING x8 FORMAT>




Figure 12 <EWEN/EWDS TIMING x8 FORMAT>






Figure 13 <ERASE TIMING x8 FORMAT>




Figure 14 <ERAL TIMING x8 FORMAT>





Figure 15 <WRAL TIMING x8 FORMAT>





INSTRUCTION SET

DISAC Disable Access 1000 1000

This instruction will lock the memory from all write/erase operations regardless of the contents of the memory pointer. A write can be accomplished only by first entering the ENAC instruction followed by a valid access code.

ENAC Enable Access 1100 0101 [access code] [access code]

In the protected mode, this instruction, followed by a valid access code, unlocks the device for read/write/erase access.

WMPR Write Memory Pointer Register 1100 0100 [Addr 15-8] [Addr 7-0] (for x8 organization) 1100 0100 [Add 7-0] (for x16 organization)

The WMPR instruction followed by 8 or 16 bits of address (depending on the organization) will move the pointer to the newly specified address.

MACC Modify Access Code 1101 NNNN [Old access code] [New access code] [New access code]

This instruction requires the user to enter the old access code, if one was set previously, followed by the new access code and a re-entry of the new access code for verification. Within the instruction format, the variable NNNN designates the length of the access code as the following:

- NNNN = [0] No access code. Set device to unprotected mode.
- NNNN = [1-8] Length of access code is 1 to 8 bytes.
- NNNN = [>8] Illegal number of bytes. The CAT35C804 cease operation and requires CS to clear error condition.
- RMPR Read Memory Pointer Register 11001010

Output the content of the memory pointer register to the serial output port.

OVMPR Override Memory Pointer Register 1000 0011

Override the memory protection for the next instruction.

READ Read Memory 1100 1001[Addr 15-8][Addr 7-0] (for x8 organization) 1100 1001[Addr 7-0] (for x16 organization)

Output the contents of the addressed memory location to the serial port. For the UART protocol start, stop, and parity bits are added to the data byte.

WRITE Write memory 1100 0001[Addr 15-8][Addr 7-0] [Data 7-0] 1100 0001[Addr 7-0][Data 15-8] [Data 7-0]



WRITE the 8-bit or 16-bit data to the addressed memory location. After the instruction, address, and data have been entered, the self-timed WRITE sequence will start. The addessed memory location will be erased before data is written. The DO pin may be used to output the READY/BUSY status by having previously entered the ENBSY instruction. During the write cycle, DO will output a LOW for BUSY during the write cycle and a HIGH for READY after the cycle has been completed.

ERASE Erase Memory 1100 0000 [Addr 15 -8] [Addr 7-0] (for x8 organization) 1100 0000 [Addr 7-0] (for x16 organization)

Erase data in the specified memory location (set memory to "1"). After the instruction and the address have been entered, the self-timed erase sequence will start. The DO pin may be used to output the READY/BUSY status by having previously entered the ENBSY instruction. During the erase cycle, DO will output a LOW for BUSY during the write cycle



and a HIGH for ready after the cycle has been completed.

ERAL Erase All 1000 1001 1000 1001

Erase the data of all memory locations (all cells can be set to "1"). For protection against inadvertent chip erase, the ERAL instruction is required to be entered twice.

WRAL Write All 1000 1001 1100 0011 [Data 15-8] [Data 7-0] (for x16 organization) 1000 1001 1100 0011 [Data 7-0] (for x8 organization)

Write one or two bytes of data to all memory locations. An ERAL will be automatically performed before the WRAL is executed. For protection against inadvertent overwriting of data, the ERAL instruction is required to be entered preceding the WRAL instruction.

RSEQ Read Sequentially 1100 1011 Addr 15-8 Addr 7-0 (for x8 organization) 1100 1011 Addr 7-0 (for x16 organization)

Read memory starting from specified address, n, then n+1, etc, to the highest address or until CS goes LOW. The instruction will be terminated when CS goes LOW.

ENBSY Enable Busy 1000 0100

Enable the status indicator on DO during write/erase cycle. DO goes LOW then HIGH once the write cycle is complete. DO will go to HIGH-Z at the end of the next op code instruction.

DISBSY Disable Busy 1000 0101

Disable the status indicator on DO during write/erase cycle.

EWEN Erase/Write Enable 1000 0001

Enable erase/write to be performed on nonprotected portion of memory. This instruction must be entered before any write/erase instruction. Once entered, it will remain valid until power-down or an EWDS (Erase/Write Disable) is executed.


- EWDS Erase/Write Disable 1000 0010 Disable all erase and write functions
- ORG Select Memory Organization 1000 011R (where R = 0 or 1) Set memory organization to 512x8 if R = 0. Set memory organization to 256x16 if R = 1.
- RSR Read Status Register 1100 1000

Output the contents of the 8-bit status register. The contents of first three bits of the register is 101 which allows the user to quickly determine whether the device is listening or is in an error condition. The next three bits indicate the status such as ready/busy or, if an error existed in the previous instruction, instruction error or parity error. The last two bits are reserved for future use.

NOP No Operation 1000 0000 No operation. Preliminary



ORDERING INFORMATION





•

SECTION 5

STATIC RAMS

CAT71C256	256K bit	-(32Kx8)	5-1
CAT71C256L	256K bit	(32Kx8)	5-7





CAT71C256 32K x 8-BIT CMOS STATIC RAM

DESCRIPTION

The CAT71C256 is a high performance 262,144 bit CMOS static RAM organized as a 32,768 X 8 bit array. It features 5V single power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary. The CAT71C256 is a CMOS device that requires very low power during standby (1mA). The CS and OE control signals facilitate OR-tying of the output lines, simplifying memory expansion.

FEATURES

- Single 5V supply (±10%)
- Low power consumption: Active: 80mA max Standby: 1mA max
- 32,768 X 8 configuration
- Static operation
- Access / Cycle time:
 - 85ns max (CAT71C256-85) 100ns max (CAT71C256-10) 120ns max (CAT71C256-12)
- TTL compatible INPUT/OUTPUT
- Three state outputs
- 28-pin DIP or 32-pin PLCC packages




PIN CONFIGURATION 28-Pin DIP

	г		TOP	VIEW		,	
A14		1			28		Vcc
A12		2			27		WE
A7		3			26		A13
A6		4			25		A8
A5		5			24		A9
A4		6			23		A11
A3		7			22		ŌĒ
A2		8			21		A10
A1		9			20		ĊŚ
A0		10			19	鬫	1/07
I/O0		11			18		1/06
I/O1		12			17		I/O5
I/O2		13			16		I/O4
Vss		14			15		I/O3
	i					J	



BLOCK DIAGRAM



Pin Assignment [28 and 32 pin package]

A₀ - A₁₄ <u>I/O₀ - I/O₇ CS WE OE Vcc, V_{SS}</u> :Address inputs :Data input/output :Chip select :Write enable :Output enable :Supply voltage



MODES OF OPERATION

Mode	CE	WE	ŌĒ	I/O Operation
Standby	Н	Х	Х	High-Z
Read	L	н	н	High-Z
- Title	L	н	L	Dout
Write	L	L	х	DIN

X = H or L

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Conditions	Value	Unit
Vcc	Supply voltage	T ₁ 25°C with respect	-0.3 to 7.0	V
Vin	Input voltage	T _A = 25°C, with respect to V _{SS}	-0.3 to V _{CC} +0.3	V
PD	Power dissipation	T _A = 25°C	1.0	w
T _{STG}	Storage temperature	-	-55 to +150	°C

* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
Vcc	Supply voltage	$V_{CC} = 5V \pm 10\%$	4.5	5	5.5	v
V _{SS}	coppiy tonage	V(C = 0V ± 10/0		0		v
Vссн	Data retention voltage		2	5	5.5	v
ViH	"H" Input voltage	5V ± 10%	2.2	-	VCC +0.3	v
VIL	"L" Input voltage		-0.3	-	0.8	v
TOPR	Operating temperature		0	-	+70	°C
CL	Output load		-	-	100	рF
TTL			-	-	1	-





DC CHARACTERISTICS (V_{CC} = +5V \pm 10%, T_A = 0°C to 70°C)

Symbol	Parameter	Conditions		Limits			
			Min.	Тур.	Max.		
lu	Input leakage current	$V_{IN} = 0$ to V_{CC}	-1		1	μΑ	
ILO	Output leakage current	$\overline{CS} \text{ or } \overline{OE} = V_{IH}$ $VI/O = 0 \text{ to } V_{CC}$	-1		1	μΑ	
Vон	"H" output voltage	I _{OH} = -1mA	2.4		-	V	
VoL	"L" output voltage	I _{OL} = 2.1mA			0.4	V	
lccs	Standby supply current (CMOS)	CS ≥V _{CC} -0.2V V _{IN} =0 to V _{CC}		0.2	1	mA	
Iccs1	Standby supply current (TTL)	CS = V _{IH} T _{CYC} = min. cycle			3	mA	
ICCA	Operating supply current	Min. cycle			80	mA	

AC CHARACTERISTICS - TEST CONDITIONS

Parameter	Conditions
Input pulse level	$V_{IH} = 2.4V, V_{IL} = 0.6V$
Input rise and fall times	5 ns
Input/output timing reference level	1.5V
Output load	C _L = 100pF, 1 TTL gate


READ CYCLE

 $(V_{CC} = 5V \pm 10\%, T_A = 0^{\circ} \text{ to } 70^{\circ}\text{C})$

Symbol	Parameter	71C2	56-85	71C256-10		71C256-12		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
tRC	Read cycle time	85		100		120		ns
tac	Address access time		85		100		120	ns
tco	Chip select access time		85		100		120	ns
tOE	Ouput enable to output valid		45		50		60	ns
tcx	Chip selection to output active	10		10		10		ns
toha 🛛	Output hold time from address change	5		10		10		ns
totd	Output 3-state from output disable	0	30	0	50	0	60	ns
t _{CTD}	Output 3-state from chip deselection		30		40		50	ns
tox	Output enable to output active	5		5		5		ns



READ CYCLE



NOTES:

- 1. A READ occurs during the overlap of a low \overline{CS} , a low \overline{OE} and a high \overline{WE} .
- 2. tctd and totd are specified by the time when DATA OUT is floating.

WRITE CYCLE


 $(T_{A}=0^{\circ} \text{ to } 70^{\circ}\text{C}, V_{CC}=5V \pm 10\%)$

Symbol	Parameter	1	71C256-85 Min. Max.		71C256-10 Min. Max.		56-12 Max.	Units	
twc	Write cycle time	85		100	IVIAN.	120	WIAX.	ns	
tcw	Chip selection to End of Write	75		90		100		ns	
taw	Address valid to End of Write	75		90		100		ns	
tas	Address to Write set-up time	0		0		0		ns	
tw	Write time	70		75		90		ns	
twR	Write recovery time	5		10		10		ns	
tDS	Data set-up time	40		40		50		ns	
tDH	Data hold from write time	0		0		0		ns	
tотw	Output 3-state from write	0	30	0	50	0	60	ns	
twx	Output active from End of Write	5		5		5		ns	

CAT71C256



WRITE CYCLE TIMING



NOTES:

- 1. Write condition: during the overlap of a low CS and a low WE.
- 2. OE may be both high and low in a Write cycle.
- 3. tas is specified from a low CS or a low WE, whichever occurs last after the address is set.
- 4. tw is an overlap time of a low \overline{CS} and a low \overline{WE} .
- 5. twp, tDs and tDH are specified from a high CS or a high WE, whichever occurs first.
- 6. torw is specified by the time when DATA OUT is floating, not defined by output level.
- 7. When I/O pins are in data output mode, don't force inverse input signals to those pins.

CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1.0MHz, V_{CC} = 5V)$

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
CI/O	Input/Output capacitance	$V_{I/O} = 0V$	10	pF
CiN	Input capacitance	V _{IN} = 0V	10	pF

Note: These parameters are periodically sampled and are not 100%



CAT71C256L - Low Power 32K x 8-BIT CMOS STATIC RAM

DESCRIPTION

The CAT71C256L is a low power, high performance 262,144 bit CMOS static RAM organized as a 32,768 X 8 bit array. It features 5V single power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary. The CAT71C256L is a CMOS device that requires extremely low power during standby (100 μ A). The CS and OE control signals facilitate OR-tying of the output lines, simplifying memory expansion.

FEATURES

- Single 5V supply (±10%)
- Low power consumption: Active: 80mA max Standby: 100uA max
- 32,768 X 8 configuration
- Static operation
 - Access / Cycle time: 85ns max (CAT71C256-85) 100ns max (CAT71C256-10) 120ns max (CAT71C256-12)
- TTL compatible INPUT/OUTPUT
- Three state outputs
- 28-pin DIP or 32-pin PLCC packages




PIN CONFIGURATION 28-Pin DIP

A 14	888 4	\bigcup_{n}	
		28	
A ₁₂	2	27	WE
A7	3	26	🗱 A ₁₃
A ₆	4	25	🗱 A ₈
A5	5	24	🗱 A9
A 4	6	23	A11
A ₃	7	22	OE OE
A ₂	8	21	A10
A 1	9	20	CS
A ₀	10	19	I/O7
I/Oo	11	18	I/O ₆
I/O1	12	17	💹 I/O5
I/O2	13	16	I/O₄
Vss	14	15	I/O3

CAT71C256L



BLOCK DIAGRAM



Pin Assignment [28 and 32 pin package]

A₀ - A₁₄ <u>I/O₀ - I/O₇ CS WE OE Vcc, Vss</u> :Address inputs :Data input/output :Chip select :Write enable :Output enable :Supply voltage

MODES OF OPERATION

Mode	CS	WE	ŌĒ	I/O Operation
Standby	н	x	X	High-Z
Read	L	Н	н	High-Z
, induc	L	Н	L	Dout
Write	L	L	X	Din

X = H or L

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Conditions	Value	Unit
Vcc	Supply voltage	T. 25°C with respect	-0.3 to 7.0	v
Vin	input voltage	T _A = 25°C, with respect to V _{SS}	-0.3 to V _{CC} +0.3	v
PD	Power dissipation	$T_A = 25^{\circ}C$	1.0	w
Tstg	Storage temperature	-	-55 to +150	°C

* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
Vcc	Supply voltage	$V_{CC} = 5V \pm 10\%$	4.5	5	5.5	v
Vss	Coppily Voltage			0		v
Vссн	Data retention voltage		2	5	5.5	v
ViH	"H" Input voltage	5V ± 10%	2.2	-	VCC +0.3	v
VIL	"L" Input voltage		-0.3	-	0.8	v
TOPR	Operating temperature		0	-	+70	°C
CL	Output load		-	-	100	рF
TTL			-	-	1	-





DC CHARACTERISTICS (V_{CC} = +5V \pm 10%, T_A = 0°C to 70°C)

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
lu	Input leakage current	$V_{IN} = 0$ to V_{CC}	-1		1	μΑ
llo	Output leakage current \overline{CS} or $\overline{OE} = V_{IH}$ VI/O = 0 to V_{CC}		-1		1	μΑ
Vон	"H" output voltage	I _{OH} = -1mA	2.4		-	v
Vol	"L" output voltage	l _{OL} = 2.1mA			0.4	V
lccs	Standby supply current (CMOS) $\overline{CS} \ge V_{CC} - 0.2V'$ $V_{IN} = 0$ to V_{CC}			0.2	100	μΑ
Iccs1	Standby supply current (TTL)	CS = V _{IH} T _{CYC} = min. cycle			3	mA
ICCA	Operating supply current	Min. cycle			80	mA

AC CHARACTERISTICS - TEST CONDITIONS

Parameter	Conditions
Input pulse level	$V_{IH} = 2.4V$, $V_{IL} = 0.6V$
Input rise and fall times	5ns
Input/output timing reference level	1.5V
Output load	C _L = 100pF, 1 TTL gate


READ CYCLE

 $(V_{CC} = 5V \pm 10\%, T_A = 0^{\circ} \text{ to } 70^{\circ}\text{C})$

Symbol	Parameter	71C2	71C256-85		6-85 71C256-10		56-12	Units
		Min.	Max.	Min.	Max.	Min.	Max.	
trc	Read cycle time	85		100		120		ns
tac	Address access time		85		100		120	ns
tco	Chip select access time		85		100		120	ns
toe	Ouput enable to output valid		45		50		60	ns
tcx	Chip selection to output active	10		10		10		ns
tона	Output hold time from address change	5		10		10		ns
totd	Output 3-state from output disable	0	30	0	50	0	60	ns
tctd	Output 3-state from chip deselection		30		40		50	ns
tox	Output enable to output active	5		5		5		ns



READ CYCLE



NOTES:

1. A READ occurs during the overlap of a low \overline{CS} , a low \overline{OE} and a high \overline{WE} .

2. tctd and totd are specified by the time when DATA OUT is floating.

WRITE CYCLE


 $(T_{A}=0^{\circ} \text{ to } 70^{\circ}\text{C}, V_{CC}=5V \pm 10\%)$

Symbol	Parameter	7102	256-85	71C256-10		71C256-12		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
twc	Write cycle time	85		100		120		ns
tcw	Chip selection to End of Write	75		90		100		ns
taw	Address valid to End of Write	75		90		100		ns
tas	Address to Write set-up time	0		0		0		ns
tw	Write time	70		75		90		ns
twR	Write recovery time	5		10		10		ns
tos	Data set-up time	40		40		50		ns
tон	Data hold from write time	0		0		0		ns
tотw	Output 3-state from write	0	30	0	50	0	60	ns
twx	Output active from End of Write	5		5		5		ns

CAT71C256L



WRITE CYCLE TIMING



NOTES:

- 1. Write condition: during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.
- 2. \overline{OE} may be both high and low in a Write cycle.
- 3. tas is specified from a low \overline{CS} or a low \overline{WE} , whichever occurs last after the address is set.
- 4. tw is an overlap time of a low \overline{CS} and a low \overline{WE} .
- 5. twn, tDs and tDH are specified from a high TS or a high WE, whichever occurs first.
- 6. torw is specified by the time when DATA OUT is floating, not defined by output level.
- 7. When I/O pins are in data output mode, don't force inverse input signals to those pins.


CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1.0MHz, V_{CC} = 5V)$

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
Ci/o	Input/Output capacitance	$V_{I/O} = 0V$	10	pF
Cin	Input capacitance	V _{IN} = 0V	10	pF

Note: These parameters are periodically sampled and are not 100%

CS CONTROL



LOW VCC DATA RETENTION CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, unless otherwise noted.

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
Vcch	V _{CC} for data retention	CS ≥ V _{CC} -0.2V	2			v
Іссн	Data retention current	$\overline{CS} \ge V_{CC} - 0.2V,$ $V_{CC} = 3V$		1	50	μА
tsu	$\overline{\text{CS}}$ to Data retention time		0			ns
tR	Operation recovery time		tRC			ns





SECTION 6

MICROCOMPUTERS

CAT62C580	6-1
CAT62C780	6-11



CAT62C580 SMART CARD MICROCOMPUTER

DESCRIPTION:


The CAT62C580 is a single chip 8-bit microcomputer, with a 16K-bit E²PROM, 3K-bytes of ROM, and 128 bytes of RAM. The built-in hardware security features protect the program memory (ROM cannot be dumped). The CAT62C580's unique architecture makes it ideal for "*Portable Database*" applications, such as IC cards for banking, personal health records, and a variety of ID's including entry access, telephone debit cards, and a large number of military applications.

Features:


- 8-Bit CPU, RAM, E²PROM, and ROM in a single package
- Low Power CMOS technology
- Hardware and software security
- Speed: 800ns instruction cycle at 5MHz
- Clock Frequency: D.C. to 5MHz
- Single pin, high speed serial I/O interface
- 14 internal registers
- 9 addressing modes
- 95 instructions
- 10,000 E²PROM erase/write cycles per byte
- 10 year E²PROM data retention



BLOCK DIAGRAM




COB MICRO MODULE





FUNCTIONAL BLOCK DIAGRAM



OPERATING CONDITIONS

Parameter	Symbol	Limits	Unit
Power Supply Voltage	Vcc	4.5 to 5.5	Volts
Operating Temperature Range	T _{OP}	0 to 70	oc

PIN DESCRIPTION

Pin	Function	Input/Output
Vcc	Power supply pin, +5V \pm 10%	
Vss	Power supply pin, 0V	
CLOCK	CPU Clock input pin. Pulled down internally by approximately $100 K\Omega$ resistor	INPUT
RESET	Resets the CPU. Pin is an active low input and is pulled down internally by approximately $100 K\Omega$ resistor	INPUT
SERIAL I/O	Serial data input/output pin or pseudo bidirectional pin. The pin is pulled up by an approximately $10K\Omega$ resistor, and is set high at CPU reset.	INPUT/OUTPUT

CAT62C580



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Limits	Unit
Supply Voltage	Vcc	T _A = 25°C	-0.5 to +7	Volts
Input Voltage	VI	T _A = 25°C	-0.3 to V _{CC} +0.5	Volts
Output Voltage	Vo	T _A = 25°C	-0.3 to V _{CC} +0.5	Volts
Storage Temperature	T _{STG}		-40 to +125	°C

D.C. CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, T_A = 0^{\circ} C \text{ to } +70^{\circ}C)$

Parameter		Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply Current		lcc	f = 5MHz	-	4	10	mA
	CLOCK			-0.3	-	0.5	
Low Input Voltage	RESET	VIL	-	-0.3	-	0.5	Volts
	SERIAL I/O			-0.3	-	0.8	
	CLOCK			2.4	-	Vcc	
High Input Voltage	RESET	ViH	-	4.0	-	Vcc	Volts
	SERIAL I/O			2.0	-	Vcc	
Low Output	Voltage	Vol	I _{OL} MAX=1.6mA	0	-	0.4	Volts
High Output	Voltage	Vон	I _{OH} MAX ≥ -100µA	2.4		Vcc	Volts
Input Cur		lıL1	V _I = 0 (see note)	-	-	1	μΑ
(CLOCK, R	ESET)	l _{IH1}	VI =V _{CC} (see note)	-	-	20	μΑ
Input Current (SIO)		l _{IL2}	V _I = 0 (see note)	-	-	-1	mA
SERIAL I/O		l _{IH2}	VI = VDCC (see note)	-	-	-1	μΑ
Input Capacitance		Cı	f = 1MHz	-	15	-	pF
Output Capacitance		Co	Ta = 25°C	-	20	-	рF

NOTE: CLOCK and RESET are pulled down internaly, and SERIAL I/O is pulled up.






A.C. CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C)$

Parameter	Symbol	Min	Тур	Max	Unit
Clock Cycle Time	Тсү	200	-	-	ns
Clock Duty Cycle	(Тсн/Тсү)*100	40	-	60	%
Clock Cycle Rise Time	T _{CR}	-	-	5.0	μs
Clock Cycle Fall Time	T _{CF}	-	-	5.0	μs
RESET Pulse Width	T _{RW}	8*T _{CY}	-	-	μs
Serial I/O Rise Time	T _{SR}	-	-	5.0	μs
Serial I/O Fall Time	T _{SF}	-	-	5.0	μs


NOTE: Output load capacitance = 30pF.

TIMING DIAGRAM






REGISTER SET



MEMORY MAP





6

INSTRUCTION SET

MNEMONIC	opr	opr OPERATION BYTE		CYCLE		FLAGS			
					С	Р	н	z	
MOV A, opr	В	A < B	1	1				*	
	D	A < D	1	1				*	
	@D	A < (D)	1	1				*	
	@D+	A < (D), D < D+1	1	2				*	
	@D-	A < (D), D < D-1	1	2				*	
	N	A < (N)	2	2				*	
	N+@D	A < (N + D)	2	3				*	
	#N	A < #N	2	2				*	
MOV opr, A	В	B < A	1	1					
	D	D < A	1	1					
	@D	(D) < (A)	1	1					
	@D+	(D) < A, D < D+1	1	2					
	@D-	(D) < A, D < D-1	1	2					
	N	(N) < A	2	2					
	N+@D	(N+D) < A	2	3					
MOV D, opr	Rn	D < Rn	1	2					
	#N	D < #N	2	2					
MOV Rn, opr	D	Rn < D	1	2					
	#N	Rn < #N	2	3					
MOV @BA, opr	@D	(BA) < (D)	1	4					
MOV @D, opr	@BA	(D) < (BA)	1	4					
MOV @D+, opr	#N	(D) < #N, D < D+1	2	2					
MOVW @D, opr	BA	(D) < A, (D+1) < B	1	3					
MOVW BA, opr	@D	A < (D), B < (D+1)	1	3				*	
MOVW BA, opr	#N	A < #N1, B < #N2	3	3				*	

MNEMONIC	opr	OPERATION	BYTES	CYCLE		FL/	AGS	
					С	Р	н	z
XCH A, opr	В	A <> B	1	2				*
	D	A <> D	1	2				*
	@D	A <> (D)	1	2				*
	N	A <> (N)	2	2				*
XCH D, opr	В	D <> B	1	2				
	SP	D <> SP	1	2				
XCH C, opr	Р	C <> P	1	1	*	*		
ADD A, opr	@D	A < A + (D)	1	1	*		*	*
	N	A < A + (N)	2	2	*		*	*
	#N	A < A + #N	2	2	*		*	*
ADC A, opr	@D	A < A + (D) + C	1	1	*		*	*
	N	A < A + (N) + C	2	2	*		*	*
	#N	A < A + #N +C	2	2	*		*	*
DAA		Decimal Adjust	1	1	*			*
CMP A, opr	@D	A is compared with (D)	1	1	*			*
	N	A is compared with (N)	2	2	*			*
	#N	A is compared with #N	2	2	*			*
CMP @D, opr	@BA	(D) is compared with (BA)	1	4	*			*
EOR A, opr	@D	A < A ¥ (D)	1	1				*
	N	A < A ¥ (N)	2	2				*
	#N	A < A ¥ #N	2	2				*
OR A, opr	@D	A < A ORed with (D)	1	1				*
	N	A < A ORed with (N)	2	2				*
	#N	A < A ORed with #N	2	2				*
AND A, opr	@D	A < A ANDed with (D)	1	1				*
	N	A < A ANDed with (N)	2	2				*
	#N	A < A ANDed with #N	2	2				*



MNEMONIC	opr OPERATION	BYTES	CYCLE	FLAGS				
					С	Р	н	z
INC opr	A	A < A + 1	1	1				*
	D	D < D + 1	1	1				
	@D	(D) < (D) + 1	1	1				*
	N	(N) < (N) + 1	2	2				*
DEC opr	A	A < A - 1	1	1				*
	D	D < D - 1	1	1				
	@D	(D) < (D) - 1	1	1				*
	N	(N) < (N) - 1	2	2				*
RRC opr	A	\rightarrow C \rightarrow A ₇ to A ₀ \rightarrow	1	1	*			*
	@D	C + (D)7 to (D)0	1	1	*			*
	N	C → (N)7 to (N)0	2	2	*			*
RLC opr	A	C + A7 to A0 +	1	1	*			*
	@D	C ← (D)7 to (D)0 ←	1	1	*			*
	N	C ← (N)7 to (N)0 ←	2	2	*			*
PUSH opr	PSW	(SP) <- A, (SP -1) <- CCR, SP < SP -2	1	3				
	D	(SP) < D, SP < SP -1	1	2				
POP opr	PSW	CCR <-(SP -1), A <-(SP -2) SP < SP + 2	1	3	*	*	*	
	D	D < SP+1, SP < SP+1	1	2				
JZ opr	addr	if Z=1, PC <- PC+2+addr	2	2/3				
JNZ opr	addr	if Z=0, PC <- PC+2+addr	2	2/3				
JC opr	addr	if C=1, PC <- PC+2+addr	2	2/3				
JNC opr	addr	if C=0, PC < PC+2+addr	2	2/3				
JB opr	baddr,addr	if (baddr)=1, PC < PC+3+addr	2	3/4				
JNB opr	baddr,addr	if (baddr)=0, PC < PC+3+addr	2	3/4				
DJNZ opr	Rn,addr	(Rn) < (Rn)-1, if Rn ≠ 0, PC < PC+2+addr (n=4 to 7)	2	3/4				
JMNE opr	#N,addr	if (D) ≠ #N, PC < PC + 3 + addr	3	3/4				
JDNE opr	#N,addr	if D ≠ #N, PC < PC + 3 + addr	3	3/4				
JMP opr	addr	PC < addr (0 to 4K)	2	2				

CAT62C580

SEMICONDUCTOR, INC.


MNEMONIC	opr	OPERATION	BYTES	CYCLE	FLAGS			
	1				С	Р	н	z
CAL opr	addr	(SP) < PC+2, PC < addr, SP < SP - 2	2	4				
CZP opr	addr	(SP) < PC+2, PC < ZP, SP < SP - 2	1	4				
RT		PC <- (SP), SP <- SP+2	1	3				
NOP		No Operation	1	1				
CLR opr	A	A < 0	1	1				*
RC		C < 0	1	1	0			
SC		C < 1	1	1	1			
RB opr	baddr	(baddr) < 0	2	2				
SB opr	baddr	(baddr) < 1	2	2				
CPL opr	A	A < A	1	1				*
	С	C < C	1	1	*			
CHK opr	Р	P <- C, if A=odd, C <- 1 else C <- 0	1	1	*	*		
SIN		C < SI/O	1	1	*			
SOUT		SI/O < C	1	1				
DLY opr	N	Delay N+3 Cycles	2	3 to 259				

NOTE: One instruction cycle time is equal to 4 divided by the clock frequency.





PACKAGE DIAGRAM < CHIP-ON-BOARD (COB) >



CAT62C780 SMART CARD MICROCOMPUTER

Preliminary


DESCRIPTION:

The CAT62C780 is an advanced single-chip 8bit microcomputer with 64K-bits of E²PROM. 6K-bytes of ROM, and 192-bytes of RAM. Designed specifically for IC card applications, it incorporates extensive hardware and software security to protect the program and data memories. Features include on-board hardware error correction and a 32-byte page write mode. The CAT62C780 is ideal for "Portable Database" applications where a significant amount of data storage is required, such as financial transactions and personal health record IC cards.


FEATURES:

- 8-Bit CPU, RAM, E²PROM, and ROM in a sinale chip
- Low power CMOS technology
- Hardware and software security
- Speed: 800ns instruction cycle at 5MHz
- Clock frequency: D.C. to 5MHz
- Single pin, high speed serial I/O interface
- 22 internal registers
- 114 instructions
- 9 addressing modes
- Downward compatible with the CAT62C580
- Page-write (32-byte) ECC
- 10,000 E²PROM erase/write cycles per byte
 - 10 year E²PROM data retention

BLOCK DIAGRAM




COB MICRO MODULE





FUNCTIONAL BLOCK DIAGRAM



OPERATING CONDITIONS

Parameter	Symbol	Limits	Unit
Power supply voltage	Vcc	4.5 to 5.5	Volts
Operating temperature range	T _{OP}	0 to +70	°C
Data storage temp. at E ² PROM	TEEH	0 to +70	°C

PIN DESCRIPTION

Pin	Function	Input/Output
Vcc	Power supply pin, +5V \pm 10%	
V _{SS}	Power supply pin, 0V	
CLOCK	CPU Clock input pin. Pulled down internally by approximately 1.5Meg. resistor	INPUT
RESET	Resets the CPU. Pin is an active low input and is pulled down internally by approximately 1.5Meg. resistor	INPUT
SERIAL I/O	Serial data input/output pin or pseudo bidirectional pin. The pin is pulled up by an approximately 10K resistor, and is set high at CPU reset.	INPUT/OUTPUT

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Limits	Unit
Power supply voltage	Vcc	T _A = 25°C	-0.5 to +7	Volts
Input Voltage	V _{IN}	T _A = 25°C	-0.5 to Vcc +0.5	Volts
Output Voltage	Vout	T _A = 25°C	-0.5 to Vcc +0.5	Volts
Storage Temperature	T _{stg}		-55 to +150	°C

D.C. CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, T_A = 0^{\circ} C \text{ to } +70^{\circ}C)$

Parame	eter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply Current		lcc	f = 5 MHz	-	8.0	16	mA
	CLOCK			-0.3	-	0.5	
Low Input Voltage	RESET	Vı∟	-	-0.3	-	0.6	Volts
	SERIAL I/O			-0.3	-	0.8	
	CLOCK			2.4	-	V _{CC} +0.3	
High Input Voltage	RESET	VIH	-	4.0	-	V _{CC} +0.3	Volts
	SERIAL I/O			2.0	-	V _{CC} +0.3	
Low Output Vo	ltage	Vol	I _{OL} MAX=1.6mA	0	-	0.4	Volts
High Output Vo	oltage	Vон	I _{OH} MAX ≥ -100µA	2.4	-	Vcc	Volts
Input Current		liL1	$V_{CC} = 5.5V, V_{IN} = 0.0V$	-	-	-10	μА
(CLOCK, RESI	=1)	Інт	$V_{CC} = 5.5V, V_{IN} = 5.5V$	-	-	10	μΑ
Input Current (S SERIAL I/O	SIO)	l _{IL2}	$V_{CC} = 5.5V, V_{IN} = 0.0V$	-	-	-1	mA
SERIAL 1/0		I _{IH2}	$V_{CC} = 5.5V, V_{IN} = 5.5V$	-	-	10	μΑ
Input Capacitance		Cı	f = 1MHz	-	10	20	рF
Output Capacitance		Co	T _A = 25°C	-	10	20	рF

NOTE: CLOCK and RESET pins are pulled down internaly, and SERIAL I/O pin is pulled up internally.






A.C. CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Ta = 0^{\circ}C \text{ to } + 70^{\circ}C)$

Parameter	Symbol	Min	Тур	Max	Unit
Clock cycle time	Тсус	200	-	-	ns
Clock low level time	T _{CL}	0.4*Tcyc	-	0.6*Tcyc	ns
Clock high level time	Тсн	0.4*T _{CYC}	-	0.6*T _{CYC}	ns
Clock rise time	T _{CR}	-	-	5.0	μs
Clock fall time	T _{CF}	·_	-	5.0	μs
RESET pulse width	T _{RW}	8*T _{CYC}	-	-	μs
Serial I/O rise time (input)	T _{SIR}	-	-	5.0	μs
Serial I/O fall time (input)	T _{SIF}	-	-	5.0	μs
Serial I/O rise time (output)	T _{SOR}	-	-	1.0	μs
Serial I/O fall time (output)	T _{SOF}	-	-	1.0	μs


NOTE: Output load capacitance = 30pF.

TIMING DIAGRAM






REGISTER SET




MEMORY MAP - RAM



6



MEMORY MAP - ROM & E²PROM



E²PROM WRITING

 E^2 PROM write operations are controlled by E^2 PROM write subroutines installed in the built-in control ROM area. E^2 PROM writing has two modes (byte-write/page-write). Byte-write and page-write subroutines are called by the EWR instruction. The E^2 PROM data read is executed by the MOV@D, @BA instruction in the same manner as the CAT62C580.

BYTE-WRITE MODE

This mode writes only one byte of data, and execution is the same as setting R7 to "1" in page-write mode. The byte-write procedure is outlined next.

- 1. Load write (transfer) data in RAM
- 2. Set RAM address containing write data in D register
- Set E²PROM write address in BA register (4000H~5FFFH)
- 4. EWR XXXXH (byte-write subroutine call)

When the entry address XXXXH is called after proceeding as described above, the write (transfer) process is executed in about 10ms, and control returns to the main routine.

Note: When this subroutine is executed, 8 stack bytes are used and the data in all registers and in RAM is not destroyed.



PAGE-WRITE MODE

This mode writes one or more bytes (1~32 bytes) of data in one write cycle if the data is located in the same page. A page is composed of 32 data bytes (see Figure 1). The page-write procedure is outlined below (see Figure 2).

- 1. Set the page-write data in RAM
- 2. Set the RAM start address containing the page-write data in the D register
- 3. Set the number of page- write bytes in R7 (local register)

- 4. Set E²PROM page write start address in BA register
- 5. EWR XXXXH (page-write subroutine call)

When the entry address XXXXH is called after proceeding as described above, the write (transfer) process is executed in about 10ms, and control returns to the main routine.

Note: When this subroutine is executed, 8 stack bytes are used and the data in all registers and in RAM is not destroyed.





FIGURE 1 E²PROM PAGE ORGANIZATION

FIGURE 2 PAGE-WRITE MODE [showing data transfer to E²PROM]





MNEMONIC	opr	OPERATION	Bytes	Cycle		F	LAG	s		
					С	Р	н	z	RS	
MOV A, opr	В	A < B	1	1				*		1
	D	A < D	1	1				*		2
	@D	A < (D)	1	1				*		3
	@D+	A < (D), D < D+1	1	1				*		4
	@D-	A < (D), D < D-1	1	2				*		5
	N	A < (N)	2	2				*		6
	N+@D	A < (N + D)	2	3				*		7
	#N	A < #N	2	2				*		8
	Rn	A < Rn	1	2				*		9
MOV opr, A	В	B < A	1	1						10
	D	D < A	1	1						11
	@D	(D) < (A)	1	1						12
	@D+	(D) < A, D < D+1	1	1						13
	@D-	(D) < A, D < D-1	1	2						14
	N	(N) < A	2	2						15
	N+@D	(N+D) < A	2	3						16
	Rn	Rn < A	1	2						17
MOV D, opr	. #N	D < #n	2	2						18
MOV @D, opr	#N	(D) < #N	2	2						19
MOV N, opr	#N	(N) < #N 3 3			20					
MOV Rn, opr	#N	Rn < #N	2	2						21

MNEMONIC	opr	OPERATION	Bytes	Cycle		F	LAG	S		
					С	Р	н	z	RS	
MOV @BA, opr	@D	(BA) < (D)	1	4						22
MOV @D, opr	@BA	(D) < (BA)	1	4						23
MOVW BA, opr	#N	A < #N, B < #n2	3	3				*		24
MOVW N, opr	BA	(N) < A, (N+1) < B	2	3						25
MOVW BA, opr	N	A < (N), B < (N+1)	2	3				*		26
XCH A, opr	В	A <> B	1	1				*		27
	D	A <> D	1	1				*		28
	@D	A <> (D)	1	1				*		29
	N	A <> (N)	2	2				*		30
XCH D, opr	В	D <> B	1	2						31
	SP	D <> SP	1	2						32
	Rn	D <> Rn	1	2						33
XCH C, opr	Р	C <> P	1	1	*	*				34
	RS	C <> RS	1	2	*				*	35
SWP opr	А	A7~4 <> A3~0	1	4						36
ADD A, opr	@D	A < A + (D)	1	1	*		*	*		37
	Ν	A < A + (N)	2	2	*		*	*		38
	#N	A < A + #N	2	2	*		*	*		39
ADC A, opr	@D	A < A + (D) + C	1	1	*		*	*		40
	N	A < A + (N) + C	2	2	*		*	*		41
	#N	A < A + #N + C	2	2	*		*	*		42



MNEMONIC	opr	OPERATION	Bytes	Cycle		F	LAG	s		
					С	Р	н	z	RS	
ADCW BA, opr	N	BA < BA + (N+1) (N) + C	2	4	*			*		43
	#N	BA < + #N2 ● #N1 + C	3	3	*			*		44
DAA		Decimal Adjust	1	1	*			*		45
CMP A, opr	@D	A - (D)	1	1	*			*		46
	N	A - (N)	2	2	*			*		47
	#N	A - #N	2	2	*			*		48
CMP @D, opr	@BA	(D) - (BA)	1	4	*			*		49
CMPW BA, opr	N	BA - (n+1) ● (n)	2	4	*			*		50
	#N	BA - #N@ • #N1	3	3	*			*		51
EOR A, opr	@D	A < A ∀ (D)	1	1				*		52
	N	A < A ¥ (D)	2	2				*		53
	#N	A < A ¥ (D)	2	2				*		54
OR A, opr	@D	A < A V (D)	1	1				*		55
	N	A < A V (N)	2	2				*		56
	#N	A < A V # N	2	2				*		57
AND A, opr	@D	Α <ΑΛ(D)	1	1				*		58
	N	Α <ΑΛ(N)	2	2				*		59
	#N	А <АЛ #N	2	2				*		60

MNEMONIC	opr	OPERATION	Bytes	Cycle		F	LAG	s		
					С	Р	н	Z	RS	
INC opr	Α	A < A + 1	1 .	1					*	61
	D	D < D + 1	1	1						62
	@D	(D) < (D) + 1	1	1					*	63
	N	(N) < (N) + 1	2	2					*	64
INCW opr	BA	BA < BA + 1	1	2	*			*		65
DEC opr	A	A < A- 1	1	1				*		66
	D	D < D - 1	1	1						67
	@D	(D) < (D) -1	1	1				*		68
	N	(N) < (N) -1	2	2				*		69
DECW opr	BA	BA < BA - 1	1	2	*			*		70
CAL opr	addr	(SP) <pc+2, pc<addr,="" sp<sp-2<="" td=""><td>2</td><td>4</td><td></td><td></td><td></td><td></td><td></td><td>71</td></pc+2,>	2	4						71
CZP opr	addr	(SP) <pc+1, pc<zp,="" sp<sp-2<="" td=""><td>1</td><td>4</td><td></td><td></td><td></td><td></td><td></td><td>72</td></pc+1,>	1	4						72
RT		PC < (SP), SP < SP + 2	1	3						73
PUSH	A	(SP) < A, SP < SP - 1	1	2						74
	D	(SP) < D, SP < SP - 1	1	2						75
	PSW	(SP) <a, (sp-1)<b,="" (sp-2)<ccr,<br="">SP<sp-3< td=""><td>1</td><td>4</td><td></td><td></td><td></td><td></td><td></td><td>76</td></sp-3<></a,>	1	4						76
POP opr	A	A<(SP+1), SP <sp+1< td=""><td>1</td><td>2</td><td></td><td></td><td></td><td></td><td></td><td>77</td></sp+1<>	1	2						77
	D	D<(SP+1), SP <sp+1< td=""><td>1</td><td>2</td><td></td><td></td><td></td><td></td><td></td><td>78</td></sp+1<>	1	2						78
	PSW	CCR<(SP+1), B<(SP+2), A<(SP+3), SP <sp+3< td=""><td></td><td>4</td><td>*</td><td>*</td><td>*</td><td>*</td><td>*</td><td>79</td></sp+3<>		4	*	*	*	*	*	79



MNEMONIC	opr	OPERATION	Bytes	Cycle		F	LAG	S		
					С	Ρ	н	Z	RS	
JMP opr	addr	PC < addr	2	2						80
JZ opr	addr	if Z = 1, PC < PC + 2 + addr	2	2/3						81
JNZ opr	addr	if Z ≠ 1, PC < PC + 2addr	2	2/3						82
JC opr	addr	if C = 1, PC < PC + 2 + addr	2	2/3						83
JNC opr	addr	if C ≠ 1, PC < PC + 2 + addr	2	2/3						84
JB opr	baddr,addr	if(baddr) = 1, PC <pc+3+addr< td=""><td>3</td><td>3/4</td><td></td><td></td><td></td><td></td><td></td><td>85</td></pc+3+addr<>	3	3/4						85
JNB opr	baddr,addr	if (baddr) ≠ 1, PC <pc+3+addr< td=""><td>3</td><td>3/4</td><td></td><td></td><td></td><td></td><td></td><td>86</td></pc+3+addr<>	3	3/4						86
DJNZ opr	Rn, addr	Rn <rn-1, if="" rn≠0,<br="">PC<pc+2+addr (n="4~7)</td"><td>2</td><td>3/4</td><td></td><td></td><td></td><td></td><td></td><td>87</td></pc+2+addr></rn-1,>	2	3/4						87
JMNE opr	#N, addr	if (D) ≠ #N, PC <pc+3+addr< td=""><td>3</td><td>3/4</td><td></td><td></td><td></td><td></td><td></td><td>88</td></pc+3+addr<>	3	3/4						88
JDNE opr	#N, addr	if d ≠ #N, PC <pc+3+addr< td=""><td>3</td><td>3/4</td><td></td><td></td><td></td><td></td><td></td><td>89</td></pc+3+addr<>	3	3/4						89
JANE opr	@D, addr	if A ≠ (D), PC < PC + 2 + addr	2	3/4	*			*		90
	N, addr	if A ≠ (N), PC < PC + 3 + addr	3	3/4	*			*		91
	#N, addr	if A ≠ #N, PC < PC + 3 + addr	3	3/4	*			*		92
CLR opr	A	A < 0	1	1				*		93
CPL opr	A	A < Ā	1	1				*		94
	с	c < C	1	1	*					95
CPLW opr	BA	BA < BA	1	2				*		96

MNEMONIC	opr	OPERATION	Bytes	Cycle		F	LAG	S		
					С	Р	н	z	RS	
RRC opr	A	→ C→ A 7~0 →	1	1	*			*		97
	@D	→ C→ (D) 7~0 →		1	*			*		98
	N	→ C→ (N) 7~0 →	2	2	*			*		99
RCL opr	A	└ C← A 7~0 ←	1	1	*			*		100
	@D	└── C← (D) 7~0 ←	1	1	*			*		101
	N	C ← (N) 7~0 ←	2	2	*			*		102
SRC opr	A	O> A 7~0> C	11		*			*		103
SLC opr	A	C < A 7~0 < 0	1	1	*			*		104
RC		C < 0	1	1	0					105
SC		C < 1	1	1	1					106
CHK opr	Р	P < C, if A=odd parity C < 1	1	1	*	*				107
SIN		C <sio< td=""><td>1</td><td>1</td><td>*</td><td></td><td></td><td></td><td></td><td>108</td></sio<>	1	1	*					108
SOUT		SIO < C	1	1						109
RB	baddr	(baddr) < O	2	2						110
SB	baddr	(baddr) < 1	2	2						111
NOP		No operation	1	1						112
DLY opr	N	Delay N+2 Cycles if N = 0, delay 258 Cycles	2	3~258						113
EWR opr *	addr	(SP) <pc+2, pc<addr,="" sp<sp-2<br="">addr: Entry Address</pc+2,>	2	4						114

SEMICONDUCTOR, INC.




* Depending on the starting address, EWR is either an EEPROM byte or page-write instruction.



Preliminary

PACKAGE DIAGRAM < CHIP-ON-BOARD (COB) >





SECTION 7

APPLICATION NOTES



Using Catalyst's Serial E²PROMS in Shared Input/Output Configuration

by Asim Bajwa 5/88

Catalyst Semiconductor's family of serial E^2 PROMs utilizes 4 signals for the communication interface; Chip Select (CS) for device selection, Serial Clock (SK or CLK) for synchronizing serial data to and from the device, Data Input (DI) to input serial data to the device and Data Output (DO) to output serial data from the device. This interface can be reduced to 3 signals by sharing DI and DO as a common input/output signal. However, the following precautions should be taken to prevent problems due to DI/DO contention:

1) READ instruction in shared DI/DO configuration: (applies to 93C46, 59C11, 35C102/202, 35C104/204)

DO remains in high impedance while most of the READ instruction (i.e. start bit, opcode and address) is being input and offers no contention to the DI driver on a shared DI/DO signal. However, typically 50ns after the rising edge of the serial clock shifts in the least significant bit of the address stream (A0), DO outputs the dummy '0' bit to flag the beginning of the output data stream. If A0 is a '1' and the DI driver has not been disabled by the time the '0' dummy bit becomes valid, a low impedance path between the system power supply and ground is created through the DI driver pullup and DO pulldown device (Fig. 1).

Unless this condition causes excessive noise on the system power supply (which may in turn cause noisy or spurious signals to the device), the READ instruction will continue and complete normally since A0 is already shifted into the device.

To minimize potential problems during this low impedance condition, a current limiting resistor should be placed between the DI driver and the DO pin when using the shared DI/DO signal (Fig. 2). Alternatively, an open drain (or open collector) DI driver with pullup resistor could be used (Fig. 2).

In either case, the clocking rate should be slow enough to ensure that the resistor can charge or discharge the shared DI/DO bus capacitance before the appropriate clock edge. For example, if the resistor used is $10K\Omega$, and the bus capacitance is 100pF, then a safe clock rate is calculated to be:

Clock Period (T) = 2 x 3RC = 2 x 3 x 10kΩ x 100pF = 6μsec

Frequency (f) = 1 / T = 167KHz

2) Programming Instructions in shared DI/DO configuration: (93C46, 35C102 and 35C104 only)

All devices in the Catalyst serial E2PROM family feature self-timed programming cycles. A programming status signal indicates whether the self-timed programming cycle is still in progress or has been completed. A '0' status signal indicates that the device is still programming, while a '1' status signal indicates that the programming cycle has been completed and the device is ready to receive the next instruction. This feature will allow a user to minimize the programming time (t_{EW}).

The 59C11, 35C202 and 35C204 devices have a separate ready/busy signal pin (RDY/BUSY) to output the programming status signal. The DO signal stays in high impedance throughout the programming cycle and therefore will not interfere with the DI signal in a shared DI/DO configuration.

On the 93C46, 35C102 and 35C104 serial E²PROMs, the programming status signal can be



SEMICONDUCTOR, INC.

read on the DO pin by bringing CS high after initiating a programming cycle. In a 4-signal interface, after a programming cycle is complete, the status signal is reset to high impedance by the start bit of the next instruction (Fig. 3).

In a shared DI/DO configuration, the '1' status signal on DO can be clocked into the device as a start bit and reset the status signal before it can be read. This can interfere with the DI signal for the next instruction cycle. The following steps are recommended to avoid these conditions for a 3signal interface (Fig. 4):

1) The clock (SK) should be stopped after shifting

in the programming instruction. This prevents the '1' ready status from resetting the status signal before it can be read.

- After reading the '1' ready status, at least one clock pulse should be input to the device while the DI/DO signal is '1' in order to reset the status signal.
- 3) CS should then be brought low to reset the instruction logic.

The next instruction can now be executed without any contention from the DO signal.






Figure 1b. Current path











Figure 2. Possible configurations to mimimize problems due to READ contention













L

|





Serial E²PROM Programming Time Optimization Using the CAT59C11 and CAT93C46 in 8 and 16-bit word organization

by Christophe Chevallier 3/88

Many applications with serial E^2 PROMS require the storage of bytes. The best way to optimize programming speed is to program 2 bytes at a time, using the x16 organization, and then switch to the byte organization for the read operation.

In the 16-bit organization, 16 bits are programmed simultaneously. The write time is the same for 8 or 16 bits : maximum is 10ms. Writing the whole array (128 bytes) this way will save 0.64s.

To operate the E²PROM this way, the processor controlling the data transfer should control the ORG pin (pin 6). At V_{IL} the chip is in the x8 (byte) organization, at V_{IH} the chip is in the x16 (word) organization.

Getting into programming mode

Before programming the memory, an EWEN (erase/write enable) operation should be performed. It needs to be done only once after the chip has been powered up. To protect the memory against undesirable write operations, the programming operations can be disabled by doing an EWDS (erase/write disable). It is safe to perform an EWDS (if the chip is not being programmed, to avoid a false write in case of power transients. These operations (EWEN, EWDS) can be performed with the ORG pin high or low. Changing the state of the ORG pin will not change the status of the chip whether programming is enabled or disabled.

To write a 16-bit word, once the ORG and the CS pins are high, the start bit and the write opcode "01" are entered, followed by the 6-bit address (for a 1Kbit memory) and the 2 data bytes to be written. Since the device is functionally static, the SK clock can be maintained high or low long enough to give time to the processor to fetch the second data byte. The programming will start at the end of the data acquisition (59C11) or when CS goes down (93C46).

Reading at the correct address

The internal memory, in the byte organization, is divided into 2 pages of 64 bytes, the high page with A6=1 and the low page with A6=0. When writing a 16-bit word, the first 8 bits entered correspond to the high page address, the last 8 bits to the low page address (see bit maps and example). Using hexadecimal notation, the low page addresses are 0 to 3F, the high page addresses are 40 to 7F. In the 16-bit organization, only the addresses 0 to 3F are used. To get the byte address used in the x16 mode. (In the example, 40 + 2E = 6E).

For example, consider the following operations:

Using x16 mode, WRITE at address 2E the data A65B. (See map 1). This will be done with ORG pin high, entering a 6-bit address.

Using x8 mode (ORG pin low, entering a 7-bit address), a READ at address 2E wil output 5B, a READ at address 6E will output A6. (See map 2).

Floating the ORG pin

The ORG pin can be left floating, in this case an internal pull-up resistor will bring the pin high, selecting the 16-bit organization. When switching the ORG pin from V_{IL} to floating, care should be taken to leave enough time for the ORG pin to reach V_{IH} .


This time depends on the capacitance of the line arriving on the ORG pin. The internal pull-up is small, in order to stay within the 10μ A input leakage specification. Typically, the leakage current on this pin is around 5μ A at V_{IL} = 0V, and will decrease at higher input voltage.


Therefore, for a 100pF line capacitance, it will require T = C V / I = 100pF x 2V / 2.5 μ A (average pull-up current). T = 80 μ s






In this example, the processor should wait $100\mu s$ after releasing the ORG pin before starting a new operation. The best way to avoid this wait is to drive the ORG pin high instead of letting it float.











CAT93C46 / CAT35C102 to 8051 Microcontroller Communication

Using the 8051's Built-in Shift Register

By Jim Troutner 5/88

The CAT93C46 and CAT35C102 are serial access E^2 PROMs intended for use with many of today's standard microcontrollers and microcomputers. To operate the serial E^2 PROM, first select the device by driving the CS pin to a logic one state, and shift in the instructions, address, and data into the E^2 PROM's DI pin. All data is shifted in on the rising edge of the SK clock, while data being read from the device appears at the DO pin a short time delay (tpd) after the rising edge of the SK clock.

This all seems to be very straight forward and in most applications few problems will be encountered. However in some cases where it is desired to interface to microcontrollers with built in shift registers, such as the 8051, some special problems must be considered.

First, the instruction, address, and data pertaining to the memory device can range from 9 bits (for the CAT93C46 organized as 64 X 16) to as many as 12 bits (for the CAT35C104 organized as 512 X 8). In many microcontrollers, however, the built-in shift register will send and receive data only 8 bits at a time. This problem can be solved by shifting all the extra bits (required to make a multiple of 8) into the memory as zeros before the start bit is sent (all leading zeros shifted into the E²PROM will be ignored).

Secondly, the clock line on some of these microcontrollers is initially a logic one (a clock consist of a falling edge and then a rising edge). The problem here is that the E^2 PROM requires the last clock of any operation to have a falling edge before the E^2 PROM is deselected. With the 8051 (or any other microcontroller that clocks in the same manner) the falling edge of the first clock is ignored, and the last clock is left in the logic one state.

The solution here would be to simply add one additional clock pulse to the SK pin before deselecting the device. Another solution (for those processors that must send 8 clocks) is to send one byte of zeros then deselect the device. Additional zeros clocked into the E^2PROM after the instruction, address, and data are shifted in will be ignored.

Additionally, communication using the processor's built in shift register will require that the DI and DO pins of the E²PROM be wired together to form a common DI/O pin. This can be a problem. After an E²PROM erase or write operation, the DO pin comes out of its high impedance state to indicate the E²PROM's ready/busy status. This status must be cleared and the DO pin returned to high impedance before any additional operations can be sent to the E²PROM. To return the DO pin to its high impedance state, deselect and then reselect the $E^2 PROM$ to start the erase or write operation. At this time, the DO pin will be driven to a logic zero state to indicate a busy status. Once accomplished, all that needs to be done is to stop the SK clock and monitor the DO pin until it indicates a ready state, then clock the status into the DI pin (DI and DO are tied). The DO will return to the high impedance state on the falling edge of the clock. If 8 clocks must be sent at a time, due to processor limitation, then when the E²PROM status indicates it is ready, shift a byte of zeros to the E²PROM before deselecting it. What really occurs is the processor tries to shift zeros into the E²PROM, but the DO pin is at logic 1 and will hold the DI pin high. After the one is clocked in, the DO pin will return to high impedance and the remainder of the byte from the processor will be clocked into the E²PROM as

zeros. Deselect the E²PROM after returning the DO pin to the high impedance state.

An example program has been provided containing all the 8051 routines needed to exercise the CAT93C46, CAT35C102 and CAT35C104. The connection of the memory device to the 8051 is illustrated in Figure 1. In this scheme the E^2 PROM's CS pin could have been connected to any available I/O line, and the ORG pin would probably be wired to Vcc or GND depending on the application. The DI pin and DO pin of the E^2 PROM are wired together to form a common DI/O pin, and must be connected (through a current limiting resistor) to the RxD pin (port 3, pin 0) of the 8051. The clock of the the 8051 shift register appears at the TxD pin (port 3, pin 1).

This program utilizes the built in serial port of the 8051 set to the mode 0 configuration. This configuration defines the serial port of the 8051 as an 8 bit shift register which will receive and send data using the RxD pin as data, and the TxD pin as clock. The clock frequency of the shift register is defined as the 8051 oscillator frequency divided by 12. Therefore care must be taken not to exceed the maximum SK clock frequency of the E²PROM by adjusting the 8051 oscillator appropriately.

The basic flow of the program is illustrated in Figure 2, and a complete assembled listing has also been provided. Subroutines in this program are used to enable the E^2 PROM for a write, to erase the entire E^2 PROM memory array, and to write or read a particular memory address within the E^2 PROM array.

In this application the 8051 does allow programmer access to the shift register clock pin (port 3, pin 1), therefore with this processor it is not necessary to send 8 additional clocks when only one additional clock is needed.




Figure 1.






Figure 2.

< ASM51 > CROSS ASSEM CAT EEPROM - 8051 I/O		ōm ASSE	MBLE LIS	T DATE:	PAGE: 1
LOC. OBJECT		FATEMENT			C46S 16.ASM
	. 1	;			
	2	•	STITLE (CAT EEPROM	- 8051 I/O ROUTINES)
	3	;	Jim Tro		,
	4	;		t Semicondu	ctor
	5	;	Date 01		
	6	•			
	7	;	This ro	utine drive	s the EEPROM using the 8 bit
	8	;			mode 0) of the 8051.
	9	•		- 3	
	10	******	******	****	*******
	11	;	8051 P	ort Assign	nents
	12	******			****
	13	•			
	14				
0080	15	DATAIO	BIT	P3.0	SERIAL DATA INPUT/OUTPUT PIN (RxD)
00B1	16	SCLK	BIT	P3.1	; SERIAL CLOCK (TxD)
0093	17	EESEL	BIT	P1.3	EEPROM CHIP SELECT
0094	18	EEORG	BIT	P1.4	EEPROM ORGANIZATION
0080	19	EESTAT	BIT	P3.0	EEPROM STATUS WILL APPEAR HERE
	20				,
	21	******	******	******	******
	22	,	8051 D	ATA MEMORY	мар
	23	******	******	*****	****
	24	•	DSEG 00		
	25		ORG	030H	
0030	26	EE ADDR:		1	;EEPROM data address.
0031	27	INS H:	DS	1	EEPROM instruction and address.
0032	28	INS L:	DS	1	,
0033	29	DATAH:	DS	1	;Data to be stored to, or compared
0034	30	DATAL:	DS	ī	; to EEPROM data.
0035	31	R DATH:	DS	ī	;Data read from the EEPROM.
0036	32	R DATL:	DS	1	,
0040	33		ORG	040H	
0040	34	CYCMAX:	DS	4	;Number of write/read cycles before
0044	35	CYCCNT:	DS	1	; a failure.
	36			-	,
0060	37		ORG	060H	
0060	38	STACK:	DS	31	
	39				
	40				
	41		\$EJ	ECT	
			•		



< ASM51 > CROSS ASSEN CAT EEPROM - 8051 I/0		JIII ASSI	CABLE II	IST DATE:	PAGE: 2				
LOC. OBJECT	LINE	STATEMENT		(C46S_16.ASM				
	42	*****	**********						
	43	;	CONSTANTS						
	44	;*****	******	* * * * * * * * * * * * * * * * *	******				
	45								
	46								
	47	; NOTE:	NOTE: User must enter the number of DATA bits, and ADDRESS bits required for the EEPROM being tested. This program will						
	48	;							
	49	;	automatically adjust the ORG pin of the EEPROM depending						
	50	;	on th	e value entered	for D BITS.				
	51	;			-				
	52	;	This program was designed to address the CAT93C46						
	53	;							
	54	;	It wil	l also address t	he CAT35C104 in the 16 bit data				
	55	;							
	56	;	;						
	57	; To modify this program to operate with a specific device							
	58	;	•						
	59	;							
	60	;	equat	e below. Then ch	eck the CATALYST DATA BOOK to				
	61	;	deter	mine the number	number of address bits required for that				
	62	;	 below to the specified number of address bits. i.e If A_BITS = 6, and D_BITS = 16 then the program is set up 						
	63	;							
	64	;							
	65	;	for t	he CAT93C46 in t	he 64 X 16 mode.				
	66	;							
	67	;	To run	the program simp	ly re-assemble it, load it the				
	68	;	emulato	r, and run it.					
	69								
0006	70	A_BITS	EQU	6	;Number of address bits (6,7, or 8).				
0010	71	D_BITS	EQU	16	;Number of data bits (8, or 16).				
	72								
0004	73	LONG	EQU	A_BITS - 2	;Number used to adjust long				
	74				; EEPROM instructions.				
0040	75	ADDMAX	EQU	01H SHL A_BITS	;Max EEPROM address + 1				
	76								
	77		\$EJEC	r					



< ASM51 > CROSS ASSEMB CAT EEPROM - 8051 I/O		.5m ASSE	MBLE LIST	DATE: PAGE:	3
LOC. OBJECT	LINE	STATEMENT		C46S_16.ASM	
	78	;******	*****	****	******
	79	;	EEPROM I	NSTRUCTIONS	
	80	;******	******	* * * * * * * * * * * * * * * * * * * *	******
	81			; SHORT	INSTRUCTIONS
	82			; 1 STA	ART, 2 INSTRUCTION BITS
0001	83	READ H	EQU	HIGH (110B SHL A BITS)	;READ MEMORY @ SPECIFIED ADDRESS
0080	84	READL	EQU	LOW (110B SHL A BITS)	
0001	85	ERASE H	EQU	HIGH (111B SHL \overline{A} BITS)	; ERASE CELL @ SPECIFIED ADDRESS
00C0	86	ERASEL	EQU	LOW (111B SHL A BITS)	
0001	87	WRITE H	EQU	HIGH (101B SHL A BITS)	;WRITE DATA TO SPECIFIED ADDRESS
0040	88	WRITE_L	EQU	LOW (101B SHL A BITS)	
	89				
	90			;LONG E	BIT INSTRUCTIONS
	91			; 1 STA	ART, 4 INSTRUCTION BITS
0001	92	EWEN_H	EQU	HIGH (10011B SHL LONG)	;ENABLE PROGRAMING
0030	93	EWEN L	EQU	LOW(10011B SHL LONG)	
0001	94	EWDS H	EQU	HIGH (10000B SHL LONG)	;DISABLE PROGRAMING (DEFAULT)
0000	95	EWDS_L	EQU	LOW(10000B SHL LONG)	
0001	96	ERAL_H	EQU	HIGH (10010B SHL LONG)	;ERASE ALL ADDRESSES
0020	97	ERAL_L	EQU	LOW(10010B SHL LONG)	
0001	98	WRAL_H	EQU	HIGH (10001B SHL LONG)	;WRITE DATA TO ALL ADDRESSES
0010	99	WRAL_L	EQU	LOW(10001B SHL LONG)	
	100				
0001	101	TEST H	EQU	HIGH (06000H SHR A_BITS	5)
0080	102	TEST_L	EQU	LOW (06000H SHR A_BITS)	
	103	_		_	
	104		\$EJECT		



< ASM51 > CROSS A CAT EEPROM - 8051			MBLE LI	IST DATE:	PAGE: 4
LOC. OBJECT	LINE	STATEMENT			C46S_16.ASM
	1.05				
	105				
	106		CSEG		
	107		ORG 0	000	
	108				
	109	•			***************
	110	-		AM START	* * * * * * * * * * * * * * * * * * * *
	111	•	*****	*****	*****************
	112				
	113		740	Demtion	The second second second second second
0000 02 00 30	114		JMP	PSTINT	;Jump over Interrupt routines
0000	115		0.0.0	00001	
0030	116		ORG	0030H	
	117				- Duranua at antiger undet
0000 00 00	118		OT D	00001	Program starting point
0030 C2 93	119		CLR	EESEL	;Deselect the EEPROM
0032 74 10	120		MOV	A, #D_BITS	;Set the EEPROM ORG pin.
0034 B4 08 02	[0039] 121		CJNE	A,#8,ORG16	
0000 00 04	122		CT D	FRODO	
0037 C2 94	123		CLR	EEORG	
0030 75 81 60	124		MOM	CD #CMACK	
0039 75 81 60	125		MOV	SP,#STACK	;Stack = 60H 7FH
003C E4	126		CLR	A #7DU	;Clear the RAM
003D 78 7F	127		MOV	R0,#7FH	
0000 50	128		MOL	0 D Q D	
003F F6	129		MOV	@RO,A	
0040 D8 FD	[003F] 130		DJNZ	R0,CLRLOP	
0040 11 00	131		ACATT	DN DD	Enable the FERDOM for writing
0042 11 93	[0093] 132			EN_EE	;Enable the EEPROM for writing
0044 11 C9	[00C9] 133		ACAPP	BLKERA	;Erase the EEPROM
0046 75 24 57	134		MOM		Thit the stars data registers
0046 75 34 5A 0049 75 33 A5	135		MOV MOV	DATAL, #5AH	;Init the store data registers
0049 /3 33 A3	136 137		MOV	DATAH,#0A5H	
	138				
004C 11 D6	[00D6] 139		ACATT	EE STR	;Store data to the EEPROM
0040 11 00	140		ACADD	LL_SIK	,Store data to the EEROM
004E 63 34 FF	140		XRL	DATAL,#OFFH	;Complement the data located
0051 63 33 FF	141		XRL	DATAH, #OFFH	; in DATAL and DATAH
0051 05 55 11	142		V KD	DRIAN, #OFFI	, TH DATAD and DATAN
0054 11 83	[0083] 144		ACALT.	INCADD	;Increment and test address
0056 50 F4	[004C] 145		JNC	STORE	;Not finished store next addr.
0050 50 14	146		ONC	STORE	,NOC IIMISMEN SCOLE MEXT AUGI.
	140				
0058 31 02	[0102] 148		ACALL	EE RD	;Read data from the EEPROM
0000 JI UZ	149		NCUTT		, Neura data itom the berkon
005A E5 36	145		MOV	A,R DATL	;Compare the EEPROM read data
005C B5 34 14	[0073] 151			A, DATAL, ERROR	, compute the littlen four data
005F 30 94 05	[0067] 152		JNB	EEORG, DATOK	;Data ok if in 8 bit mode.
0062 E5 35	153		MOV	A, R DATH	, back of it in o bit mode.
0064 B5 33 0C	[0073] 154		CJNE	A, DATAH, ERROR	
5551 D0 00 00	[22/2] 104		20111	, Dirini, Bickok	

JOC. OBJECT	1 I/O ROU LT		STATEMENT			C46S 16.ASM
	10		TAIBHENI			C405_10.NM
		155	DATOK:			
067 11 83	[0083]	156			INCADD	
069 40 OA	[0075]	157		JC	INCCYC	;Inc the cycle counter
		158				
06B 63 34 FF		159		XRL	DATAL, #OFFH	· •
006E 63 33 FF		160		XRL	DATAH, #OFFH	; in DATAL and DATAH
071 01 58	[0059]	161			DEAD	
0/1 01 56	[0058]	162 163		AJMP	READ	
		164	ERROR:			
073 80 FE	[0073]	165	ERROR.	SJMP	ERROR	;Data error, wait here
	[0070]	166		bonn	BILLION	ybaca difory wait hore
		167	INCCYC:			
		168				;Increment the cycle counter
075 78 44		169		MOV	RO, #CYCCNT	· •
077 D3		170		SETB	с	
078 79 04		171		MOV	R1,# (CYCCNT-	-CYCMAX)
		172	NXT:			
007A E4		173		CLR	A	;Each time all the EEPROM addresses
07B 36		174		ADDC	•	; are written and then read correctly
07C D4		175		DA	A	; the register 'CYCCNT' is incremented
07D F6		176		MOV	@RO,A	; by one. The counter is stored in
07E 18		177		DEC	RO	; BCD so that it can be read directly
07F D9 F9	[007A]	178		DJNZ	R1,NXT	; from data memory as a decimal number
0081 01 4C	[004C]	179 180		AJMP	STORE	
		180	• * * * * * * *	*****	*****	*****
		182	;	Subro		"INCADD"
		183				****
		184	,			
		185	; Routir	ne will	increment t	he address located in the EE ADDR registe
		186				ccurs, the address is set to 000H and
		187	; the ro	outine	will return w	with the carry bit set.
		188				
		189	;ENTRY:	EE_AD	DR register :	= data address
		190				
		191	;EXIT:		DR = New data	
		192	;			dress was reset
		193	;			crement was OK
		194	;	Regis	ters altered	= AC, EE_ADDR, C flag.
083 05 30		195 196	INCADD:	INC		
085 E5 30		197		MOV	EE_ADDR A,EE ADDR	
087 60 03	[008C]	198		JZ	OVRFLO	
089 B4 40 05	[0091]	199		CJNE	A, #ADDMAX, II	NCOK
	[]	200	OVRFLO:			
08C 75 30 00		201		MOV	EE ADDR,#0	
08F D3		202		SETB	C	
090 22		203		RET		
		204	INCOK:			
0091 C3		205		CLR	с	
092 22		206		RET		
		207				
		208				



CAT EEPROM - 8051			_	
LOC. OBJECT	LINE	STATEMENT	C4	465_16.ASM
	209	;*******	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
	210	; Su	broutine	"ENEE"
	211	********	* * * * * * * * * * * * * * * * * * * *	*****
	212			
	213	; Routine w	ill enable the EEPRO	M for data writing.
	214			
	215	;ENTRY: No	thing required	
	216			
	217	;EXIT: Re	gisters altered = IN	S H, INS L, and P1.3
	218		5	_ , _ ,
	219	EN EE:		
0093 75 31 01	220	мс	V INS H, #EWEN H	;Store the Enable EEPROM write
0096 75 32 30	221	MC	- ' -	; instruction to the INS buffer.
	[00B7] 222		ALL MIRROR	;Swap the bits within the bytes
	223			; to shift out.
009B 11 A0	[00A0] 224	AC	ALL OUT16	,
009D 02 01 18	225	JM		
	226		Derebit	
	227	; END SUB		
	228		* * * * * * * * * * * * * * * * * * * *	*****
	229	,	broutine	"OUT16", "OUT8"
	230			*****
	230	,		
	232	: Routine w	ill shift out the TN	S buffer to the EEPROM.
	233	, noutine w	iii bhile out the in	b buildt to the BERGH.
	234	;ENTRY: IN	S H and TNS L must c	ontain the EEPROM instruction
	235	•	nd address (or data	
	235	, <u> </u>	na address (or data	co send co Elerkony.
	230	;EXIT: Re	gisters altered = P1	3
	238	JUNII. KC	gibters artered - ri	
	239	OUT16:		
00A0 D2 B1	240	SET	B SCLK	
00A2 D2 93	240	SET		;Enable the EEPROM.
OUNZ DZ 95	241	OUT16 2:	B EESED	, Enable the EERKON.
00A4 C2 99	242	CLR	TI	
00A4 C2 33	243	MOV		;Shift out first 8 bits.
00R0 05 51 99	244	WFRST8:	SBUF, INS_H	, Shiit Out iiist o bits.
00A9 30 99 FD	[00A9] 245	JNE	TT MEDCTO	
00A9 30 99 FD	[UUR9] 246 247	OUT8:	TI,WFRST8	;When entering at OUT8, the
	247	0018:		
0026 63 99		CID	mT	; EEPROM must already be selected. 🎆
00AC C2 99	249	CLR		Chift out lost 0 hits
00AE 85 32 99	250	MOV	SBUF, INS_L	;Shift out last 8 bits.
0001 30 00 55	251	WLST8:	TT NT 200	
	[00B1] 252	JNB	-	
00B4 C2 99	253	CLR	TI	
00B6 22	254	RET		
	255	- DND GUD		
	256	;END SUB		

27



< ASM51 > CROSS ASSEMBLER VER.2 CAT EEPROM - 8051 I/O ROUTINES	.5m ASSEMBLE LIST DATE:		PAGE: 7
LOC. OBJECT LINE	STATEMENT		C465_16.ASM
1			
257			***************************************
258	; Subrou		"MIRROR"
259	,		*****
260			he 8051, the data is shifted out LSB
261		-	into the 8051, data is shifted in
262			s were written to represent the
263		•	s, and data in the same manner as
264			data sheet, however this data must
265	-		bit7 bit0, bit6 bit1, and so
266		-	it out to accommodate the LSB
267	•		he 8051. Since the 8051 will shift
268		•	swap is necessary when data is read
269	; from the EE	PROM.	
270 271			
271 272	; ENTRY: INS_I	$H_{,}$ and $INS_L = H$	EPROM instruction plus address, or data
272	• EVIT Poth T	NC II and TNC T k	nave a MSB to LSB bit swap.
273			C, INS H, INS L, R1, and C flag.
274	, Regisco	eis altereu - At	, INS_H, INS_D, KI, and C IIag.
275			
270	MIRROR:		
00B7 E5 31 278	MOV	A, INS H	
00B9 79 08 279	MOV	·	Set up bit counter
280	FIN M:	K1,#0 ,	bee up bit counter
00BB 13 281	RRC	А ;	Shift INS H (AC) LSB into the
00BC C5 32 282	XCH		: LSB of INS L while shifting the
00BE 33 283	RLC		MSB of INS_L into the MSB of
00BF C5 32 284	XCH		INS H (AC).
00C1 D9 F8 [00BB] 285	DJNZ		Check the bit counter.
00C3 13 286	RRC		Shift last bit into INS L
00C4 C5 32 287	XCH		Store the swapped INS L to INS L.
00C6 F5 31 288	MOV		Store the swapped INS H to INS H.
00C8 22 289	RET		
290			
291	; END SUB		



< ASM51 > CROSS ASSEM CAT EEPROM - 8051 I/O	ROUTINES		LIST DATE:	PAGE: 8
LOC. OBJECT	LINE	STATEMENT	C4	6S_16.ASM
	292	********	*****	*****
	293	•	outine	" B L K E R A "
	294			*****
	295	,		
	296	: Routine wil	l erase the entire	EEPROM memory
	297	,		
	298	;ENTRY: Noth	ing required	
	299	,	5 1	
	300	;EXIT: Regi	sters altered = INS	H, and INS L
	301	-		_ · _
	302	BLKERA:		
00C9 75 31 01	303	MOV	INS H, #ERAL H	;Store the Erase ALL instruction
00CC 75 32 20	304	MOV	INS L, #ERAL L	; to the INS buffer.
00CF 11 B7 [00B	7] 305	ACAI	L MIRROR	;Swap the bits within the bytes
	306			; to shift out.
00D1 11 A0 [00A	0] 307	ACAI	L OUT16	
00D3 02 00 EE	308	JMP	OUTRET	
	309			
	310	;END SUB		
	311	;*********	* * * * * * * * * * * * * * * * * * * *	**********
	312		outine	"EE_STR
	313	;*********	*****	******
	314			
	315			cated in DATAH and DATAL into
	316			inted to by EE_ADDR. In 8 bit
	317	; data mode	only DATAL will be	stored to the EEPROM.
	318			
	319	; NOTE: The E	EPROM must be write	enabled.
	320			
	321			PROM to store the data
	322	; DATA	H, and DATAL = the	data to store to EEPROM
	323			
	324	; EXIT: Regi	stered altered = AC	, INS_H, INS_L, and P1.3
	325			
	326	77 GMD -		
0000 75 31 01	327	EE_STR:	THE U WHETER U	of the surface is shown that we
00D6 75 31 01	328	MOV	INS_H, #WRITE_H	;Store the write instruction
00D9 74 40 00DB 45 30	329	MOV	A, #WRITE_L	; plus address to the INS
	330	ORL	A, EE_ADDR	; register.
00DD F5 32 00DF 11 B7 [00B	331 7] 332	MOV	INS_L,A L MIRROR	• Guan the bits within the butes
	333	ACAL	II MIRROR	;Swap the bits within the bytes ; to shift out.
00E1 11 A0 [00A		TCAT		; to shift out : ;Shift out the instruction.
00E3 85 33 31	335	MOV	L OUT16	Shirt out the instruction.
00E3 85 33 31 00E6 85 34 32	335	MOV	INS_H, DATAH INS L, DATAL	
00E9 30 94 12 [00F		JNB		
0055 50 54 12 [00F	338	ALL16:	EEORG, ONLY8	
00EC 11 A4 [00A			L OUT16 2	;Shift out the DATA.
CODE II A4 [UUA	4] 339 340	OUTRET:	11 00110_Z	, Shirit out the DAIA.
00EE C2 B1	340	CLR	SCLK	;Falling edge of last clock
00F0 C2 93	341	CLR	EESEL	; Deselect the EEPROM.
0010 02 95	542	CLK		Deserver the Brikon.

27



< ASM51 > CROSS A CAT EEPROM - 8051			MBLE L	IST DATE:	PAGE: 9
LOC. OBJECT	LINE	STATEMENT			C465_16.ASM
00F2 D2 93	34	3	SETB	EESEL	;Check if EEPROM is ready for
	34				; the next operation.
00F4 30 B0 FD	[00F4] 34	5	JNB	EESTAT, WAITRDY	
00F7 D2 B1	34	6	SETB	SCLK	;Put DO pin of EEPROM in
00F9 C2 B1	34	7	CLR	SCLK	; high Z state.
00FB C2 93	34	8	CLR	EESEL	
00FD 22	34	9	RET		
	35	0 ONLY8:			
00FE 11 AC	[00AC] 35	1	ACALI	J OUT8	
0100 80 EC	[00EE] 35	2	JMP	OUTRET	
	35	3			
	35				
	35	5 ; ******	*****	****	***,***********************************
	35			outine	" E E _ R D "
	35	7 ; ******	*****	****	*****
	35	8			
	35		e will	. read the data	located at the EEPROM address specified
	36	0 ; by EE	ADDR	onto registers	R_DATH and R_DATL. If in the 8 bit
	30	•	mode,	data is read in	to the R_DATL register.
	36				
	30	•	EE_AD	DR = address in	EEPROM to read the data
	36				
	30				data read from the EEPROM
	30	-	Regis	sters altered =	AC, INS_H, INS_L, R_DATH, R_DATL
	30	•			P3.1 and P1.3
	30				
	30				
0100 75 01 01	31				-
0102 75 31 01	3		MOV	INS_H, #READ_H	;Store the read instruction
0105 74 80	31		MOV	A, #READ_L	; plus the address to the
0107 45 30	37		ORL	A, EE_ADDR	; INS register.
0109 F5 32	31		MOV	INS_L,A	. Course when hims outshing when however
010B 11 B7	[00B7] 31		ACALL	MIRROR	;Swap the bits within the bytes
0100 11 80	37		ACATT	011/01	; to shift out.
010D 11 A0	[00A0] 31			J OUT16	;Send the instruction.
010F C2 B1	31		CLR	SCLK	;Send an extra clock to clear
0111 D2 B1	37		SETB	SCLK	; the dummy zero from the EEPROM.
0113 30 94 07	[011D] 38		JNB	EEORG, I_ONLY8	
0116 31 21	38			TN16	. Deed the data from FEDDOM
0110 31 21	[0121] 38		ACALL	L IN16	;Read the data from EEPROM.
0118 C2 B1	38		CID	CCLK	Falling adds of last clock
0118 C2 B1 011A C2 93	38		CLR	SCLK	;Falling edge of last clock
011C 22	38		CLR	EESEL	;Deselect the EEPROM
UIIC ZZ	38		RET		
0110 31 28	38 101201 20			TNO	
011D 31 2B 011F 80 F7	[012B] 38 [0118] 38		ACALI		
OTTE OV EV	[0118] 38 39		JMP	LSTCLK	
	3	, END 50E	,		



< ASM51 > CROSS ASSEN CAT EEPROM - 8051 I/0		.5m ASSEMBLE	LIST DATE:	PAGE: 10
LOC. OBJECT	LINE	STATEMENT		C465 16.ASM
				-
	391	*******	****	*****
	392	•	outine	"IN16", "IN8"
	393			*****
	394	,		
	395			
	396	: Routine wil	l shift into the	R DATH, and R DATL buffer
	397			bit data mode is selected, the
	398		fted into R DATL	
	399	,		•
	400	;ENTRY: Noth	ing required	
	401	,		
	402	;EXIT: R DA	TH. and RDATL =	EEPROM read data.
	403			R DATH, and R DATL
	404	,		·, · ·· · ·
	405	IN16:		
0121 C2 98	406	CLR	RI	Reset the receive done flag.
0123 D2 9C	407	SETB	REN	;Enable serial input.
	408	R W1ST8:		· •
0125 30 98 FD [01	25] 409	JNB	RI,R W1ST8	;Wait for the first 8 bits.
0128 85 99 35	410	MOV	R DATH, SBUF	;Store first byte to memory.
	411			
	412	IN8:		
012B C2 98	413	CLR	RI	;Reset the receive done flag.
012D D2 9C	414	SETB	REN	
	415	R WLST8:		
012F 30 98 FD [01]	2F] 416	JNB	RI,R WLST8	;Wait for last 8 bits.
0132 85 99 36	417	MOV	R DATL, SBUF	;Store last byte to memory.
0135 C2 9C	418	CLR	REN	;Disable serial input.
0137 C2 98	419	CLR	RI	
0139 22	420	RET		
	421			
	422	;END SUB		
	423	;*********	*****	* * * * * * * * * * * * * * * * * * * *
	424			
	425	END		

ASSEMBLY END , ERRORS:0 LAST CODE ADDRESS:0139



7-20



SECTION 8 RELIABILITY & QUALITY ASSURANCE

OVERVIEW	8-1
RELIABILITY LIFE CURVE	8-5
QUALITY ASSURANCE SYSTEM	8-6
DOCUMENT CONTROL SYSTEM	8-7
CONTROL CHARTS/FLOW SYSTEMS	8-8
QUALITY CONTROL MONTIORS	8-12
WAFER LOT TRACEABILITY DIAGRAM	8-14
ACCIDENT RESPONSE DIAGRAM	8-15
RELIABILITY TEST DATA	8-16
MARGIN TRENDS DURING ENDURANCE TEST	8-18





CATALYST RELIABILITY AND QUALITY ASSURANCE

A commitment to outstanding Quality and Reliability is an integral part of the Catalyst corporate policy. This is embodied in a comprehensive quality program which is extensively documented and structured to meet the highest standards of the most discriminating customer. This program assures quality at all phases of the production process and provides for the prevention and ready detection of discrepancies and for timely and positive corrective action. The quality and reliability programs utilized at Catalyst can be divided into the following areas:

- 1) Design-in quality and reliability
- 2) Document Control
- 3) Incoming inspection
- 4) Material Traceability
- 5) In-Line Inspection
- 6) Subcontractor Control
- 7) Comprehensive qualification programs
- 8) Ongoing monitors
- 9) Thorough production testing
- 10) Continued quality and reliability improvement
- 11) Customer Service

By definition, quality is conformance to specification, whether process or procedures, electrical or mechanical, customer or Catalyst Semiconductor, Inc. Similarly, reliability is continued conformance to specification. Therefore, it is necessary for the Quality and Reliability group to be involved in all phases of the design and manufacturing process.

1) Designed in Quality and Reliability

The Catalyst Q/R program begins at the process design as well as circuit design level.

For example:

- Parametric margins for device operations are above and beyond those necessary to simply meet specification.

- Special attention is paid to electrostatic discharge protection (ESD). Every pin is designed to withstand 2000V minimum (Human Body model).

- Attention is also paid to layout and process sensitive problems such as CMOS latch-up. Every device must meet rigid standards and test conditions well beyond those anticipated in normal operation.

- Reliability failure rate and process parameter requirements for qualification are clearly documented for all products at or prior to product conception thereby helping to assure the highest standards of quality and reliability. These standards must be demonstrated at qualification. The involvement of quality and reliability personnel as part of the development team assures that a product manufactured under state-of-the-art technology will continue to be a useful product well into the future.

2) Document Control

The document control group maintains control over all manufacturing specifications, lot travelers, procurement specification and drawings, reticle tapes, and test programs.

They also are charged with the generation and translation of customer specification requirements into Catalyst internal travelers, specifications, and procedures.

Any and all changes to specifications are subject to approval by Engineering and Manufacturing managers.

See Fig. 1 block diagrams on document control on page 8-7.



SEMICONDUCTOR, INC.

RELIABILITY AND QUALITY

3) Incoming Inspection

For all purchased materials the manufacturer is required to maintain a high product quality level. The manufacturer's facility must also meet the requirements of Catalyst QC and is subject to periodic audit to verify that the manufacturer is following the required quality procedures and keeping proper records. All manufacturers must be qualified before their aterials may be used in production.

Incoming inspection is performed on each lot of material, with the individual purchasing specification for that material as a standard to determine defective material. Those lots that do not meet the standard are rejected and returned to the manufacturer. The manufacturer must then analyze and report on the failures, stating what corrective action is being performed to correct the problem. Those actions are reviewed by Catalyst and, upon approval, are accepted by Catalyst for implementation by the manufacturer.

4) Material Traceability

Catalyst maintains a complete history of production lots, from incoming to outgoing inspection. Incoming material is inspected and assigned a lot number that is referenced on production travelers thereby identifying that material throughout the production process. In addition, all assembled units are marked with a lot number which provides the neccessary traceability to determine any information about the history of the component or any material used to build that component.

5) In-Line Inspection

Manufacturing facilities used to build Catalyst products are carefully monitored and audited for adequate QC and QA procedures and methods.

Among the myriad of process and quality control procedures that must be in operation the following is a sample:

- Incoming inspection of all materials such as chemicals, wafers, masks, and piece parts.

Vendor qualification and monitoring data.

- Calibration and maintenance procedures of fab and test equipment.

- Environmental controls over temperature, relative humidity, particle content in clean air facilities, wafer resistivity and bacteria content in deionized water.

- Training procedures for operators.

- Process monitor procedures, frequency and sampling plans.

- \overline{X} and R charts and evidence of corrective action response capability.

Experience has proven that such close control of operators, equipment, and environment is highly effective towards improved quality and increased yields.

Fig. 2a on page 8-8 shows typical in process QC flows utilized by Catalyst vendors to control critical process steps in wafer fab, assembly, and test.

6) Subcontractor Control

All of Catalysts subcontractor facilities and procedures must be qualified before manufacturing is allowed to begin. Every product manufactured must meet Catalyst's quality standards. In preparation for manufacturing for Catalyst, the subcontractor is instructed to use only equipment, materials, conditions, and quality control procedures which are specified or approved by Catalyst. Based on Catalyst instructions, the subcontractor develops detailed manufacturing standards which are approved or qualified by Catalyst. During manufacturing, Catalyst provides the subcontractor with technical and quality control support. The subcontractor must submit process quality control reports periodically. In addition the subcontractors facility is subject to periodic audit by Catalyst, and the products are checked regularly against Catalyst quality standards.



RELIABILITY AND QUALITY

A summary of the relationship between Catalyst and the subcontractor is shown in Fig. 3 on page 8-10.

7) Comprehensive Qualification Programs

Catalyst's extensive Qualification Program is the backbone of the quality program. Device, process, and package qualification programs are thoroughly documented and required failure rate criteria are established as part of the development cycle. Only engineering samples are allowed to be delivered without meeting the qualification criteria. The qualification programs have their basis and are in accordance with MIL-STD-883C.

Historically, memory products have been the test vehicle for bringing new technology to the marketplace. During qualification and subsequent reliability monitor program, the memory devices are thoroughly analyzed for failure mechanisms and the process technology altered to eliminate them. After completion of this process the technology is able to be transferred to other types of devices and products, i.e., the smart card micro.

For example, the following is a list of reliability tests necessary to be performed on the qualification of a new wafer fab technology for E²PROMs. Samples from the first 5 wafer lots must pass these tests:

- 1) 125° C operating life, 1000 hrs.
- 150° C data retention storage,1000 hrs. after 10K cycles.
- 3) Endurance cycle/bake @ 150° C.
- 4) Temp. cycle, -65 /+150° C, 1000 cycles
- 5) HAST, 48 hr, +5V, 94% RH, 38 PSI
- 6) Pressure Pot, 168 hours
- 7) E.S.D. (1.5K /100pf), 2000 volts all pins
- 8) Latch-up sensitivity, 100 mA/pin

It is from these tests that information on infant mortality, long term failure rates, and associated failure mechanisms is determined. The data from these tests are published in a reliability report and made available to our customers.

Similarly, samples of a new package technology or facility must undergo their own extensive qualifica tion to assure the highest standards in mechanical integrity.

8) Ongoing Monitor Program

While initial qualification is a key step in product introduction, it would be meaningless if products were not monitored throughout their product life. Each quarter production lots are randomly sampled for the monitor program and submitted to many of the same comprehensive tests used for initial qualification. As in the qualification process, any device failures are carefully analyzed using bench testers, microscopes, and Scanning Electron Microscope (S.E.M.) to determine failure mechanisms and their importance to the process and the device. In this way, Catalyst reliability engineers can develop extensive data on long term problems that will quickly and accurately determine why a product may have failed and generate the necessary feedback to the applicable engineering groups.

An example of the monitor program for E²PROM technology:

- 1) 125° C operating life, 1000 hrs.
- 150° C data retention storage, 1000 hrs. after 10K cycles.
- 28
- 3) Endurance cycle/bake @ 150° C.
- 4) Temp cycles, 1000 cy, -65 /150° C.
- 5) H.A.S.T. test, 48 hrs., +5V, 94% R.H., 38 psi. *
- 6) Pressure Pot, 168 hrs. *
- (* Plastic package only)

As in qualification, reliability failure rate goals are clearly documented and results are carefully scrutinized to ensure goals are met.





RELIABILITY AND QUALITY

9) Thorough Production Testing

Every device manufactured by Catalyst must be thoroughly tested for electrical functionality prior to shipment. Test programs are validated prior to qualification to ensure the required limits, as determined in the data sheet for each product, are being met. Not only are the operating specifications carefully scrutinized, but also any and all reliability requirements must be checked. See Fig. 4.

For example, one of the most important specifications for E^2PROMs is the ability to perform 10,000 write/erase cycles and have 10 years data retention. Catalyst has taken the position that all outgoing products will meet specifications including long term reliability requirements. Therefore, 100 percent of all units are tested for <u>reliability</u> during the test flow. These tests are specifically designed to eliminate reliability rejects from reaching the customer as well as infant mortality type rejects.

10) Continued R/QA Improvement

In order to achieve its goal as an industry leader in reliability and quality, Catalyst is continually pushing improvements in design and process. Before any changes are implemented in a qualified technology, test chips are generated and again rigorously tested. If an improvement in process or design is to be implemented, it must again be qualified prior to shipment of any revenue parts. The same is true for any significant change in package related materials, facility, or methods.

11) Customer Service

Customer feedback and problems are continually monitored and analyzed with failure analysis reports written and distributed to applicable engineering groups for immediate corrective action. Sometimes problems are related to the application, rather than the IC itself, and corrective measures can be suggested.


Customer service activities also include the collection and evaluation of quality-related feedback data from customers. It is Catalyst's intent to be continually aware of how we can improve the quality and reliability of all Catalyst products.

At Catalyst, we believe in satisfied customers.



RELIABILITY LIFE CURVE


Like all system hardware -- mechanical, electrical or electronic, the reliability of EEPROM devices conforms to the well-known "bathtub" curve, which plots failure rate against time. As shown below, the three vital statistics associated with this curve are: *infant mortality, failure rate* and *useful life*.





8






8-6

SEMICONDUCTOR, INC.

CATALYST DOCUMENT CONTROL SYSTEM Fig. 1







IN-PROCESS QC FLOW CHART Fig. 2A

WAFER FABRICATION (3 µm SI Gate CMOS)

FLOW	PROCESS	QC ITEM	SAMPLING METHOD
\bigtriangledown	STARTING MATERIAL		
$ \phi $	P-WELL FORMATION	THICKNESS RESISTIVITY	1 WAFER/LOT 1 WAFER/LOT
$ \varphi $	ACTIVE AREA FORMATION	CRITICAL DIMENSION	2 WAFERS/ LOT
$ \phi $	FIELD FORMATION	THICKNESS	1 WAFER/CHARGE
$ \diamond$	GATE FORMATION	THICKNESS RESISTIVITY CRITICAL DIMENSION	1 WAFER/CHARGE 1 WAFER/CHARGE 2 WAFERS/LOT
0	S/D FORMATION	THICKNESS RESISTIVITY	1 WAFER/10 LOTS 1 WAFER/ 10 LOTS
0	INTERLAYER FORMATION	THICKNESS P-CONCENTRATION	1 WAFER/ LOT 1 WAFER/ LOT
¢	METAL FORMATION	THICKNESS	2 WAFERS/ 10 LOTS
$ \varphi $	FINAL PASSIVATION FORMATION	THICKNESS	2 WAFERS/ CHARGE
¢	PARAMETER CHECK	DEVICE PARAMETER	3 WAFERS/ LOT
0	ELECTRICAL TEST	ELECTRICAL CHARACTERISTICS	100%



IN-PROCESS QC FLOW CHART Fig. 2B


ASSEMBLY & TESTING PROCESS (PLASTIC DIP)

FLOW	PROCESS	QCITEM	SAMPLING METHOD
Q	SCRIBING		
¢	CHIP VISUAL	VISUAL	100%
¢	DIE BONDING	VISUAL	TWICE/SHIFT/MAC*
$ \varphi$	WIRE BONDING	BOND STRENGTH VISUAL	ONCE/SHIFT/MAC ONCE/SHIFT/MAC
þ	VISUAL INSPECTION	VISUAL	100%
$ \varphi $	MOLDING		
$\left \begin{array}{c} \\ \\ \\ \end{array} \right $	VISUAL INSPECTION	VISUAL	100%
$\left \begin{array}{c} \\ \\ \\ \end{array} \right $	SOLDER PLATING	VISUAL	PER LOT
$\left \begin{array}{c} \\ \\ \\ \end{array} \right $	LEAD CUTTING/FORMING	VISUAL	PER LOT
6	MARKING	VISUAL	100%
Ŏ	ELECTRICAL TEST	ELECTRICAL CHARACTERISTICS	100%
			* MAC means machine
	OUTGOING INSPECTION		
ð	PACKING/SHIPPING		






SUBCONTRACTOR CONTROL SYSTEM Fig. 3





QA FLOWCHART Fig. 4



8-11

8



QUALITY CONTROL MONITORS - Partial List

WAFER FAB

- DI water bacteria and resistivity
- Airborne particles
- Temperature and humidity
- Oxide phosphorus content
- Metal step coverage
- Equipment calibration
- Oxide thickness
- Photolithographic critical dimensions
- Operator certification
- Process parameters measured (each lot)
- Examples: Vt measurements Sheet resistivity Oxide quality Jt., etc.

WAFER SORT

- Equipment calibration
- Temperature and humidity
- Operator certification
- Airborne particles
- Catalyst wafer sort correlation
- Group B testing on quick assembly plastic (each wafer lot)

INCOMING SORTED WAFER INSPECTION

- Visual inspection sample (LTPD = 10)
- Sort data verification
- Critical process parameters compared to purchase specification. (Catalyst has the right to accept or reject lot.)

SEMICONDUCTOR, INC.

QUALITY CONTROL MONITORS - continued

PLASTIC ASSEMBLY

- DI water bacteria and resistivity
- Temperture and humidity
- Static protected area
- Incoming materials (leadframe, gold wire, D/A and mold compound wafers)
- Visual inspection (1st, 2nd, 3rd, post mold, post mark)
- Die shear and die attach voids
- Die attach curing time and temperature
- Wire bond pull, bond cratering, ball shear
- Molding temperature
- Outgoing final visual 100%

FINAL TEST

- Temperature and humidity
- Static protected area
- Operator certification
- Equipment calibration
- Catalyst test program correlation
- Effective 100% Reliability screen for all E²PROM products
 Serial E²PROM example: Minimum 2K W/E cycles all cells

Bake, 150°C

Vt check


Outgoing Final Visual inspection 100%

ASSEMBLED DEVICES INSPECTION

- ESD protected area
- Equipment calibration
- Visual inspection
- QA electrical inspection at temperature
- Physical dimensions
- 100% documentation verification




WAFER LOT TRACEABILITY





ACCIDENT RESPONSE





RELIABILITY TEST DATA

Operating Life, 125°C			Reject/Sam	nple Size			
DEVICE		168 HRS		500 HRS		1000 HRS	
59C11/93C46 35C102/35C202 35C104			0/1046 0/293 0/139	2/1046 0/293 0/139		0/1044 0/293 0/139	
PRODUCT	DEVIC	<u>e Hrs</u>	FAILURES	ACT. ENG.	<u>60% CO</u>	NF @55	CAUSE
59C11/93C46	1046	000	2	0.7	38.	1 FIT	FUNCTIONAL
35C102/35C202	2930	000	0	0.7	40.	1 FIT	
35C104	1390	000	0	0.7	84.	5 FIT	

Data Retention Post 10K 150°C Bake

Reject/Sample Size

DEVICE	DEVICE 168 HRS		500 HRS		1000 HRS		
59C11/93C4 35C102/35C2 35C104			3/898 0/202 0/100	0/895 0/202 0/100			0/895 0/202 0/100
PRODUCT	DEVIC	<u> HRS</u>	FAILURES	ACT. ENG.	<u>60% CO</u>	NF @55	CAUSE
59C11/93C46	8980	00	3	0.6	39.5	5 FIT	CHARGE LOSS
35C102/35C202	2020	00	0	0.6	38.5	5 FIT	
35C104	1000	00	0	0.6	77.8	B FIT	

Endurance Cycle Bake

Reject/Sample Size

DEVICE	5K BAKE	10K BAKE	20K BAKE	50K BAKE	100K BAKE	FR(FAIL/10KCY)
59C11/93C46	0/442	0/442	0/442	0/442	2/442 CHGLOSS	.045%/10K W/E CY
35C102/35C202	0/202	0/202	0/202	0/202	0/202	.000%/10K W/E CY
35C104	0/100	0/100	0/100	0/100	1/100 CHGLOSS	.1%/10K W/E CY

SEMICONDUCTOR, INC.

Highly Accelerated Stress Test (HAST)

Reject/Sample Size

DEVICE	24 HOURS	48 HOURS
59C11/93C46	2/290*	0/31
35C102/35C202	0/151	0/151
35C104	0/68	0/68

* Functional

Pressure Pot (PCT), 121C, 15psi

DEVICE	96 HOURS	168 HOURS	336 HOURS
59C11/93C46 35C102/35C202 35C104	0/386 1/170* 0/68	1/386* 0/169* 0/68	0/99 0/68

*Pkg. Related

Temperature Cycles -65/150°C with 10 min. Soak


Reject/Sample Size

Reject/Sample Size

DEVICE	150 CYC.	500 CYC.	1000 CYC.
59C11/93C46	0/226	0/226	0/226
35C102/35C202	0/169	0/169	0/169
35C104	0/68	0/68	0/68



SEMICONDUCTOR, INC.





SECTION 9

PACKAGE INFORMATION


8-PIN PLASTIC DIP	9-1
18-PIN PLASTIC DIP	9-1
8-PIN S.O. DIP	9-2
22-PIN PLASTIC DIP	9-3
24-PIN PLASTIC DIP	9-3
24-PIN S.O	9-4
28-PIN S.O	9-4
28-PIN PLASTIC DIP	9-5
28-PIN CERDIP	9-5
32-PIN PLCC	9-6
32-PIN LCC	9-7
40-PIN PLASTIC DIP	9-8
40-PIN CERDIP	9-8
44-PIN PLCC	9-9
CHIP ON BOARD	9-10
DIE PRODUCTS	9-10








8 PIN PLASTIC DIP




18 PIN PLASTIC DIP






8 PIN S.O. DIP






22 PIN PLASTIC DIP




24 PIN PLASTIC DIP




9



24 PIN SO




28 PIN SO






28 PIN PLASTIC DIP




28 PIN CERDIP






32 PIN PLCC



32 PIN WINDOWED CERAMIC LCC




SEMICONDUCTOR, INC.






40 PIN PLASTIC DIP




40 PIN CERDIP






44 PIN PLCC





<CHIP ON BOARD>



DIE PRODUCTS

A number of CATALYST SEMICONDUCTOR's products are available for purchase in die form.

Please contact the factory or your local CATALYST SEMICONDUCTOR, INC. representative for additional information.





CROSS REFERENCE GUIDE

CAT22C10	10-1
CAT22C12	10-1
CAT24C44	10-1
CAT27HC256	10-2
CAT27512	10-2
CAT27010	10-2
CAT2764A	10-2
CAT27128A	10-3
CAT27C210	10-3
CAT27256	10-3
CAT27256	10-3
CAT28C16A	10-3
CAT28C17A	10-4
CAT28C64A	10-4
CAT28C65A	10-4
CAT35C102	10-5
CAT35C202	10-5
CAT59C11A	10-5
CAT93C46	10-5
CAT93C46A	10-6
CAT71C256	10-7
CAT71C256L	10-7





CATALYST PART NUMBER AND DESCRIPTION	PART NUMBER	COMPATIBLE VENDOR	TECHNOLOGY	# PINS
CAT22C10 256 Bit (64x4) Nonvolatile CMOS	CAT22C10		CMOS	18
Static RAM	NCR52210 X2210	NCR XICOR	SNOS NMOS	18 18
CAT22C12 1024 Bit (256x4) Nonvolatile CMOS	CAT22C12		CMOS	18
Static RAM	NCR52212 X2212	NCR XICOR	SNOS NMOS	18 18
CAT24C44 256 Bit (16x16) Nonvolatile Serial	CAT24C44		CMOS	8
CMOS Static RAM	X2444	XICOR	NMOS	8





CATALYST PART NUMBER	PART	COMPATIBLE	-	<u></u>
AND DESCRIPTION	NUMBER	VENDOR	TECHNOLOGY	# PINS
CAT27HC256 256 Bit (32Kx8)	CAT27HC256		CMOS	28
EPROM	HN27C256HG	HITACHI	CMOS	28
	WS57C256	WSI	CMOS	28
	AT27HC256	ATMEL	CMOS	28
	AM27C256	AMD	CMOS	28
CAT27512	CAT27512		NMOS	
16Kx8 EPROM	URIZIOIZ		111100	20
$V_{PP} = 12.5V$	AM27512	AMD	NMOS	28
· PP · =:• •	MSM27512	OKI	NMOS	28
	M5M27512	MITSUBISHI	NMOS	28
	HN27512	HITACHI	NMOS	28
	OAT07010			32
CAT27010	CAT27010			32
128Kx8 EPROM	AM27C010	AMD	CMOS	32
	27010	INTEL	HMOS	32
	NMC27C1023	NATIONAL	CMOS	32
	AT27C010	ATMEL	CMOS	32
	HN27C101G	HITACHI	CMOS	32
	PD27C1000A	NEC	CMOS	32
	MSM271000	OKI	CMOS	32
CAT2764A 8Kx8 EPROM	CAT2764A		NMOS	28
$V_{PP} = 12.5V$	P2764A	INTEL	NMOS	28
PP - 12.5	AM2764A	AMD	NMOS	28
	TMS27P64	TI	NMOS	28
	MSM2764	OKI	NMOS	28
	μPD2764	NEC	NMOS	28
	TMM2764	TOSHIBA	NMOS	28



CATALYST PART NUMBER	PART	COMPATIBLE		
AND DESCRIPTION	NUMBER	VENDOR	TECHNOLOGY	# PINS
CAT27128A	CAT27128A		NMOS	28
16Kx8 EPROM				
$V_{PP} = 12.5V$	P27128A	INTEL	NMOS	28
	AM27128A	AMD	NMOS	28
	MSM27128	OKI	NMOS	28
	μPD2764	NEC	NMOS	28
CAT27C210	CAT27C210		CMOS	40
64Kx16				
1 Megabit EPROM	MSM27C1024	OKI	CMOS	40
	AM27C1024	AMD	CMOS	40
	27210	INTEL	HMOS	40
	M5M27102K	MITSUBISHI	MIXMOS	40
	NMC27C1024 AT27HC1024	NATIONAL ATMEL	CMOS CMOS	40
	HN27C102AG	HITACHI	CMOS	40 40
	μPDC1024G	NEC	CMOS	40 40
	μι υστο24	NLO	01000	
CAT27256 32Kx8 EPROM	CAT27256		NMOS	28
Vpp = 12.5V	P27257	INTEL	NMOS	28
	AM27256	AMD	NMOS	28
	MSM27256	OKI	NMOS	28
	M5M27256	MITSUBISHI	NMOS	28
CAT28C16A 2Kx8 CMOS	CAT28C16A		CMOS	24
E ² PROM	2816A	INTEL/SEEQ	NMOS	24
	X2816A	XICOR	NMOS	24
	28C16	ATMEL	CMOS	24
	XL2816A	EXEL	NMOS	24
	TS28C16A	THOMSON	CMOS	24
	KM2816A	SAMSUNG	NMOS	24
	NMC2816	NATIONAL	NMOS	24
	M2816	SGS	NMOS	24
	MSM2816A	OKI	NMOS	24
	R2816A	ROCKWELL	NMOS	24





CATALYST PART NUMBER AND DESCRIPTION	PART NUMBER	COMPATIBLE VENDOR	TECHNOLOGY	# PINS
CAT28C17A	CAT28C17A		CMOS	28
2Kx8 CMOS				
E ² PROM	2817A	INTEL/SEEQ	NMOS	28
	28C17	ATMEL	CMOS	28
	AM2817A	AMD	NMOS	28
	TS28C17A	THOMSON	CMOS	28
	KM2817A	SAMSUNG	NMOS	28
CAT28C64A 8Kx8 CMOS	CAT28C64A		CMOS	28
E ² PROM	2864	INTEL	HMOS	28
	X2864A	XICOR	NMOS	28
	28C64A	ATMEL	CMOS	28
	2864A	SEEQ	NMOS NMOS	28
	AM2864A XL2864A	AMD EXEL	NMOS	28 28
	MSM286A	OKI	NMOS	28 28
	HN58064	HITACHI	NMOS	28 28
	M5M28C64AP	MITSUBISHI	NMOS	28
	KM2864A	SAMSUNG	NMOS	28
CAT28C65A 8Kx8 CMOS	CAT28C65A		CMOS	28
E ² PROM	2864	ATMEL	CMOS	28
	2865A	SEEQ	CMOS	28
	KM2864A	SAMSUNG	NMOS	28

CATALYST PART NUMBER AND DESCRIPTION	r part Number	Compatible Vendor	TECHNOLOGY	# PINS
CAT35C102 ⁽¹⁾ 2K Bit Serial	CAT35C102		CMOS	8
E ² PROM	ER5912	GI (1)	SNOS	8
CAT35C202 (1) 2K Bit Serial	CAT35C202		CMOS	8
E ² PROM	ER5912	GI ⁽¹⁾	SNOS	8
CAT59C11A 1K Bit Serial	CAT59C11A		CMOS	8
E ² PROM	ER5911	GI	SNOS	8
	MSM16911	OKI (2)	CMOS	8
	TS59C11	THOMSON	CMOS	8
CAT93C46 ⁽²⁾ 1K Bit Serial	CAT93C46		CMOS	8
E ² PROM	NMC9346/COP49		NMOS	8
	93C46		CMOS	8
	HY93C46 MSM16811	HYUNDAI OKI ⁽²⁾	CMOS CMOS	8 8
	TS93C46	THOMSON (2)		-
	SC22011	SIERRA	CMOS	8 8
	NCR59308	NCR	SNOS	8

9

(1) User selectable organization: 64x16 or 128x8.

(2) User selectable organization: 128x16 or 256x8.



CATALYST PART NUMBER AND DESCRIPTION	r part Number	COMPATIBLE VENDOR	TECHNOLOGY	# PINS
CAT93C46A 1K Bit Serial	CAT93C46A		CMOS	8
E ² PROM	9346	NATIONAL	NMOS	8
	HY93C46	HYUNDAI	CMOS	8
	93C46	ICT	CMOS	8
	MSM16811RS	OKI	CMOS	8
CAT71C256 32Kx8 CMOS	CAT71C256		CMOS	28
Static RAM	MSM51257RS/R.	J OKI	CMOS	28
	HM62256	HITACHI	CMOS	28
	MB84256	FUJITSU	CMOS	28
	TC53257	TOSHIBA	CMOS	28
	M5M5256	MITSUBISHI	MIXMOS	28
CAT71C256L 32Kx8 CMOS	CAT71C256L		CMOS	28
Static RAM	MSM51257LRS/J HM61256 MB84256 TC53257 M5M5256 HY63C256/L	S OKI HITACHI FUJITSU TOSHIBA MITSUBISHI HYUNDAI	CMOS CMOS CMOS CMOS MIXMOS CMOS	28 28 28 28 28 28 28



SECTION 11

ARTICLE REPRINTS

SECURE ACCESS SERIAL E²PROMS

THE NEW FACES OF NONVOLATILE MEMORY

SMART CARDS

Electronic Design, May 26, 1988


Electronics, July 9, 1987

Electronics, December 18, 1986





DESIGN Integrated SCSI controller transfers data at 5 Mbytes/s DESIGN REPORT: Standardization efforts push networks toward OSI model APPLICATIONS: Using a digital signal processor for audio equalization



DESIGN INNOVATION

Protect your EEPROM data and gain more flexibility

Going beyond safeguarding data, intelligent EEPROMs deliver software-controllable features for a lock on security-conscious tasks.

DAVE BURSKY

Keeping data secure when it's stored in memory chips is almost impossible, especially if that data must be altered occasionally. By incorporating intelligence and security features onto an electrically erasable programmable-memory IC, Catalyst Semiconductor's intelligent EEPROM improves on previous EEPROMs and other memories that must hold critical data. Storing 4096 bits, the CAT35C704 in its special protected mode requires the entry of an access code word that can range from 8 to 64 bits (in 8-bit increments) before the data can be accessed the first time.

Where previous solutions often required two chips—an EEPROM for data storage and a microcontroller for intelligence—the 35C704 intelligent EEPROM does both tasks with one chip. It merges most functions expected of the microcontroller onto the memory chip, paring system cost and improving reliability.


These memories suit the emerging "smart card" market, which requires nonvolatile but alterable storage, and is an ideal class of target applications, explains B. K. Marya, company president. The EE-PROMs could just as well go to work in debit cards, telephone access-charge cards, security locks and access control cards, medical history cards, and even army dog tags. Industrial applications include product tracking, operating-system software protection, warranty and repair history tracking, and so forth.

The first version of the CMOS chip requires a 5-V supply, about 3 mA for operation, and roughly 100 μ A during standby. By the end of the year, a version powered by just 3 V will be ready for sampling. Like most other CMOS EEPROMs, Catalyst's intelligent EEPROM makes possible 10,000 erase-write cycles and is guaranteed to retain data for 10 years.

According to Marya, the intelligent memory actually has many other features that give it even wider system appeal (*Fig. 1*). An on-chip control processor responds to a set of 19 commands, one of which, ORG (organization), allows the designer to configure the chip to appear as either a 512 by 8 or 256 by 16 memory array. The chip is the first member of a family that will eventually offer capacities stretching from 256 bits to 16 kbits.

Under software control, the architect or programmer can determine how much memory needs protection. When the chip's write memory pointer (WMPR) instruction executes, a pointer value can be set to split the memory array into two blocks. Addresses above the pointer value are read only; addresses below and including the pointer require the security code to be accessed. Consequently, data held in the memory can be separated into two parts: Users without security clearance can access one section, while only those with "need to know" can access the other.

Because the chip was designed with low-cost applications in mind,



Copyright 1988 VNU Business Publications, Inc.


it has only eight connections to the outside world. Also, the chip can be housed in inexpensive eight-pin DIPs or work with chip-on-board direct-mounting assembly schemes. Marya explains that by using so few pins, data and addresses are moved serially over the Data In and Data Out lines synchronously with the Serial Clock input. That clock input accepts frequencies ranging from dc to 5 MHz to move data on and off the chip. Also, when more intelligence is needed for the application. the I/O lines can readily connect to Intel 8051 or National COPS family microcontroller serial ports (Fig. 2). To deal with various system timing situations, the EEPROM can also execute a No Operation (NOP) instruction, which essentially tells the chip to stay idle and not to execute any operations.

The simple serial port employs an 8-bit data packet—all instructions are 8 bits wide, with the first bit being the start bit and the following 7 bits representing the operation code. Data words are one or two bytes, depending on the memory organization, and words are transmitted with the most-significant bit first. With some minor differences, the serial mode is also compatible with the company's CAT93C46 serial EEPROM.

A metal-mask option converts the simple serial port into a universal asynchronous receiver-transmitter (UART) that makes possible data transfers up to 9600 baud. External oscillator frequencies of 3.579 or 4.925 MHz can be used. One or the other clock frequency must be selected before metal deposition. The UART format consists of 1 start bit, 8 data bits, 1 parity bit, and 1 stop bit. That parity bit can be enabled or disabled by setting the state of the Parity Enable (PE) pin-high for even parity, low for no or odd parity. When configured with the UART, the chip becomes the CAT35C804.

CIRCUIT STATUS

An 8-bit status register on the intelligent memory lets systems interrogate the chip and determine the circuit's status. The first three bits are preconfigured with a "101" pattern, which lets users quickly determine if the chip is listening or has an error condition. The next three bits



1. Besides the 4 kbits of EEPROM, the CAT35C704 intelligent memory from Catalyst Semiconductor packs a processor that manages the chip's security aspects and a serial communications port that can either be a simple serial interface or a more standard UART.

PRICE AND AVAILABILITY

With various packaging options, the CAT35C704 will be available in sample quantities in the middle of the third quarter. Initial sample prices have been set only for the eight-pin mini-DIP version, which costs about \$16 in quantities of 100. The UART version (CAT35C804) will sell for less than \$18. Production quantities will be ready late in the fourth quarter.


Catalyst Semiconductor Inc., 2231 Calle De Luna, Santa Clara, CA 95054; B.K. Marya, (408) 748-7700.

indicate the status of the parity error (of the previous instruction), instruction error (for the previous instruction), or whether the chip is ready or busy.

The last two bits are reserved for future use. At any point the contents of the register can be read by the host system-the host simply loads the Read Status Register (RSR) command into the memory chip. The chip's Error (ERR) output pin goes high if an invalid operation code or a parity error (if enabled) is detected. When an error condition occurs, the chip will stop receiving or transmitting data until the Chip Select (CS) pin is toggled low to high. The CS pin, when held low, puts the serial port into a reset state and thus terminates all communications. Unlike the company's 93C46 serial EEPROM, the CS line need not be pulled low to initiate a programming cycle.

When received from the factory, the 35C704/804 intelligent EE-PROMs are in their unprotected mode. By loading various instructions and data values, the memory organization, the length of the access code (1 to 8 bytes), the code itself, and the pointer value can be set. Data words can also be written into the main storage area. The flexible security scheme permits up to 1.84





2. The simple serial port on the intelligent EEPROM can tie directly to microcontrollers like National Semiconductor's COPS series chips.

by 10^{19} access codes of 8 bytes each. Such a large number of codes would require 52 million years to break if the chip operates at its maximum speed of 5 MHz, Marya estimates.


POINTER OFFERS SOME PROTECTION

When in the unprotected mode access registers contain the hexadecimal value FFFFFFF, and code length is set to hexadecimal 0000—any part of the EEPROM array can be read from or written to without an access code while the address pointer is at its base address (hexadecimal 00). Once the address pointer is modified through the WMPR command, any EEPROM address below the pointer is protected from any write or erase operation. This gives some degree of data protection. By changing the pointer address, the region can be "unprotected." If the host system must verify the pointer address, the Read Memory Pointer (RMPR) instruction causes the 35C704 to place the pointer address on the Serial Output line so the host can read it.

Because the circuit employs all serial transfers, read access time for a data word can be calculated from the number of bits that must be shifted in and out when the protected mode is disabled. If the chip is organized as a 512 by 8 bit memory, a 16-bit address must be shifted in (only 9 bits used, though, for now), and an 8-bit data word must be shifted out—a total of 24 clock cycles are required. With a 5-MHz maximum clock, 24 cycles translate to 4.8 µs.

A similar amount of time would be required if the chip were organized as 256 by 16-an 8-bit address is shifted in and a 16-bit data word is shifted out. Overhead operations for either configuration, such as loading the read instruction, add another eight cycles (1.6 µs) or more to the read request (Fig. 3a). To read multiple data words from the memory and minimize the overhead of having to repeat the Read instruction, the Read Sequential (RSEC) command allows users to specify a starting location and then continually shift out data. This command can be terminated by bringing the Chip Select line low.

Writing data into the memory resembles the read operation—after the write instruction is loaded, the 1- or 2-byte address is loaded, followed by the 2- or 1-byte data word. After all the bytes are shifted in, though, the chip goes into a selftimed programming sequence (*Fig.* 3b). First, the contents of the addressed location are erased, and then the new data is stored in the lo-



3. Signal timing for a read operation (a) and for a write operation (b) begin the same way. But the write operation first erases the current contents of the location and adds a self-timed programming cycle at the end to store the data in the nonvolatile cells.

Intelligent secure EEPROM

cation. The entire operation takes 10 to 20 ms.

The Serial Data Out pin can be programmed to act as a status indicator pin by having the chip execute the Enable Busy (ENBSY) instruction. The pin remains low as long as the chip is in the self-timed programming mode and goes high as soon as the programming finishes. A complementary instruction, Disable Busy (DISBSY), disables the status indication feature on the Data Output line.

WIPE THE SLATE CLEAN

Selective erasing of words can take place with the Erase, and with the Erase All (ERAL) commands, users can blank the chip's contents in the same 5 to 10 ms self-timed cycle time. To prevent accidental erasure, the command must be issued twice before the chip will perform the instruction. A Write All (WRAL) command does just the opposite, allowing users to write a specified data word into all locations simultaneously. As with ERAL, the instruction must be sent twice for it to execute.

The security mode can be activated by loading the 4-bit Modify Access Code (MACC) command and following it with a 4-bit value to show how many bytes the access code will be (from 1 to 8 bytes). Following the length of the byte string are three equal-length byte strings, each containing the number of bytes specified by the 4-bit access code length. The first of those three strings is the old access code, the second the new access code, and the third, a repeat of the new access code for verification. Once activated, the memory protection is under software control.

Unless the Enable Access (ENAC) instruction followed by the same access code is sent to the chip, the memory array's protected portion (the addresses below the one and including the one that the address pointer register points to) can't be accessed. And memory contents at addresses above the pointer value can only be read but not altered. Access can also be denied by having the 35C704 execute its Disable Access (DISAC) instruction. Then, only the ENAC instruction and access code would again allow someone to access the chip's protected part.

A two-tier protection scheme prevents inadvertent writing and erasure of the memory contents. To write to the array, an Erase/Write Enable (EWEN) command must be issued. Once issued, the chip permits write operations to take place in the section of the memory array with addresses above the value held in the address pointer register. Addresses below the pointer value remain protected. The chip can also be taken out of the primed condition (the EWEN command received) through software by sending it an Erase/Write Disable (EWDS) command.

A software override of the protected area is possible, though, by the host system issuing the Override Memory Pointer (OVMPR) instruction. With that command, one instruction can override the protection and enable erase or write operations on the previously protected portion of the memory.

To safeguard data should power fail, or as part of the standard power-down operation, the on-chip data protection circuits inhibit all operating modes when the voltage drops below a preset value. The chip also internally executes an EWDS instruction to disable the erase-write mode. At power up, all modes of operation are disabled. An EWEN instruction and access code must be issued before the system tries to program the memory.□







THE CHANGING FACE OF NONVOLATILE MEMORIES


onvolatile memories are taking on a whole new look. As both erasable programmable read-only memories and electrically erasable PROMs get faster and denser, they are starting to displace highdensity ROMs and high-speed PROMs in new applications. In current applications, nonvolatile memory will now take up significantly less board space. Higher densities also will make it easier to incorporate larger amounts of nonvolatile memory on other types of chips, opening the door to logic chips that integrate large arrays of EPROM and EEPROM.

A new generation of higher-density commodity parts is under development, while lower-density parts are being pushed to significantly faster access times. Moreover, the need for designers to choose between speed and density may disappear, as companies such as WaferScale Integration Inc. in Fremont, Calif., (see p. 65) develop parts that combine both features.


Beyond making improvements to conventional parts, a drive is under way among chip makers to develop memories tailored to specific market segments-markets where speed is paramount, or power requirements are important, for instance. An example of the latter is a 64-Kbit EEPROM that needs only 3 V, reducing backup battery requirements in lightweight portable equipment. The part was jointly developed by Catalyst Semiconductor Inc. of Santa Clara, Calif., and Oki Semiconductor Corp. of Tokyo (see p. 67). In addition, companies are looking to incorporate nonvolatile-memory technology into other non-memory chips, applying their expertise to a variety of logic circuits-including microcontrollers, digital signal processors, programmable logic, and even application-specific integrated circuits based on standard cells.

One reason for all the activity in nonvolatilememory product development is today's healthy market. The current crop of EPROM and EEPROM products are chalking up very strong sales—so strong that cautious manufacturers are reluctant to believe the optimistic projections of future business, says Victor deDios, senior industry analyst at Dataquest Inc. of San Jose, Calif. Overall, he says, worldwide EPROM sales for 1987 can be expected to hit \$1 billion, up 8% from \$910 million in 1986 and up 14% from the recesFaster, denser EPROMs and EEPROMs are finding new uses, displacing big ROMs and fast PROMs, for example; big chunks of them can also be added to ASICs

by Bernard C. Cole



Electronics / July 9, 1987



ductor and Oki Semiconductor boasts a 150-ns access time.

sionary dip to \$876 million in 1985. Next year, says deDios, with projected sales up 20% to \$1.2 billion, they will again equal the sales for 1984, the industry's high point to date. Prospects are even brighter in EEPROMS. DeDios estimates that sales for 1987 will reach \$231 million, up 61% from the \$139 million in 1986. In 1988, he expects sales to grow by about 50% to \$345 million.

And while the markets are taking off, somewhat surprisingly, Japanese makers of EPROM and EEPROM aren't keeping pace with the exploding market growth. They will slip from a market share of 15% to 20% in 1986 to less than 5% this year. To be sure, most U.S. manufacturers regard the Japanese slippage as temporary. Therefore, they're in a hurry to develop products that will put them in a strong position for both commodity parts and in high-return specialty niches when competition heats up again as the Japanese charge back into the marketplace.

For now, strong sales and the drop in Japanese competition is causing a period of price stability. And most EPROM manufacturers are using the resulting higher profits to fund more development work on CMOS processes that will take them to higher densities, higher speeds, and lower power, says deDios. The market is moving away from 64-Kbit EPROMs and toward 256-Kbit and 512-Kbit devices, says Dave Bostwick, director of strategic development for the memory group at Advanced Micro Devices Inc., Sunnyvale, Calif. Also entering the market in volume production are 1-Mbit EPROMs from AMD, Fujitsu, Hitachi, Intel, and Toshiba. One of the most recent arrivals on the 1-Mbit EPROM scene is the CAT27C210, a 64-K-by-16-bit CMOS device jointly

developed by Catalyst and Oki (see fig. 1). Pin-for-pin compatible with Intel's 27210, it features 150ns access times, an active power figure of only 150 mA, and a standby power of 500 μ A.

One indicator of things to come is a 4-Mbit EPROM under development at Toshiba. Built using a 0.8- μ m CMOS process, it incorporates a basic cell measuring only 9 μ m², matching that of many single-transistor dynamic random-access memory cells. The 8-bit-wide device features a high cell current of about 10 μ A, resulting in a low typical access time of 120 ns.

Access times are also being reduced in current lower-density EPROMs—from an average of 200 to 350 ns down to 150 to 200 ns, says Alan Ankerbrand, director of MOS memory marketing at National Semiconductor. And within a year, he says, speeds will edge downward even more, to about 100 to 150 ns. Dataquest's deDios

agrees: "By this time next year anything under 512 Kbits in density with access times of more than 150 ns will be out of the mainstream."

In traditional full-function EEPROMs based on the Fowler-Nordheim effect, says deDios, the majority of the marketplace is moving from 64 Kbits to 256 Kbits. Most authorities agree current technology stops there, however: "Unless a radically new cell structure and architecture comes along, it will be difficult for EEPROMs to move beyond 256 Kbits," says Ian Wilson, director of product marketing at SGS Semiconductor Corp. U. S., in Phoenix, Ariz.

An alternative technology that many firms are looking at to break beyond 256 Kbits is "flash" architecture, so named because the contents of all the memory's array cells are erased simultaneously by a single field emission of electrons from the floating gate of an erase gate. Such an EEPROM combines the advantages of the ultraviolet-light-erasable PROM and floating-gate EE-PROMs. It unites the high density, small size, low cost, and hot-electron-write capability of an EPROM with the easy erasability, on-board reprogrammability, high endurance, and cold-electrontunnelling erasure of floating-gate EEPROMs.

So far, the only player in the flash EEPROM market is Seeq Technology Inc., San Jose, Calif., which introduced its first device, the 128-Kbit 48128, in August 1986. It is now following up this initial n-MOS part with two higher-density 1.5- μ m CMOS parts, the 512-Kbit 48C512 and the 1-Mbit 48C1024, both with 8-bit-wide organizations. With a memory-cell size of only 20 μ m² about one quarter the size of current EEPROM cells—these parts achieve EPROM die sizes, says



Mike Villott, vice president of marketing at Seeq, and they provide EEPROM features previously not available. Such features include on-chip address and data input latches to permit microprocessor-compatible write and erase cycles, as well as chip-erase and page-erase modes.

And whereas the 48128 required a 21-V power supply on multiple pins, the new flash EEPROMs require only a single 12-V external supply for programming and erasure. Moreover, he says, this programming voltage can be applied during read operations, which eliminates the need to switch it off when not erasing or programming. Byte write time is only 1 ms, and chip and byte erase times are no more than 5 s. Endurance the number of times the device can be erased and written to—is 100 cycles minimum and can be screened to 1,000 cycles.


Hoping to follow Seeq into the market with a high-density flash EEPROM is Exel Microelectronics of San Jose, Calif., which is in development on a 512-Kbit device it expects to introduce early next year. Also investigating the technology as a way to achieve higher EEPROM densities are AMD, Fujitsu, Hitachi, National Semiconductor, Texas Instruments, and Toshiba.

Another recent convert appears to be Intel Corp., Santa Clara, Calif., although until recently it was enthusiastically exploring another approach to high-density EEPROMs, the thick-oxide technique pioneered by Xicor Inc. of San Jose, Calif. Intel, however, has abandoned its efforts in this area, says Don Knowlton, general manager of Intel's programmable-memory operations in Folsom, Calif., and is investigating other techniques for higher density, including the flash-EEPROM approach.

That leaves Xicor going it alone with the thickoxide technique. The company is now in production with a 256-Kbit n-MOS device, the X28256 [*Electronics*, May 12, 1986, p. 30] and is also developing a CMOS version, the X28C256, which it expects to introduce later this year, and a 1-Mbit device tentatively scheduled for early next year.

For many manufacturers, however, the bright prospects in the mainstream EPROM and EEPROM market are essentially an opportunity to carve out new niches. The past has taught them a painful lesson: the memories may be nonvolatile, but their market is not. They want to find areas where price pressure and competition are less intense. Among the possibilities they're exploring are high-speed bipolar PROM replacements, parts tailored to specific applications such as smart cards, and other applications outside the traditional domain of EPROMs and EEPROMs.


Two companies that have successfully established themselves in the bipolar PROM replacement market are Cypress Semiconductor Inc. of San Jose, Calif., and WaferScale Integration, with 16-Kbit and 64-Kbit CMOS EPROMs in the 35to-50-ns range. Also looking to participate is Seeq, which has just introduced two byte-wide



2. REPROGRAMMABLE DSP. General Instrument has put 2.5 Kbytes of EEPROM on a digital signal processor chip.

35-ns EEPROMS, the 16-Kbit bit 36C16 and the 32-Kbit 36C32 [*Electronics*, April 30, 1987, p. 66]. Others thinking hard about entering the market include AMD, Intel, and SGS.

Another niche is being explored by Intel, which is looking at what Knowlton calls "application-oriented" EPROMs-nonvolatile memory devices with extra logic that optimizes the devices for specific applications. One of the company's first efforts in this direction was the 27916 KEPROM, or keyed-access EPROM, which combines the memory array with a pseudo-random number generator and encryption circuitry that can determine if the person accessing its contents is authorized. Taking the concept even further, the company this month introduced the first in a new series of such applications-oriented EPROMs, the 87C257 and 68C257-256-Kbit devices with on-chip latches that allow the memory's address and data pins to be tied directly to a microcontroller's multiplexed address and data



electrically reprogrammable ASICs, made with EEPROM technology.

pins. The two devices, intended for the 8051/8096 and 6800 series of microcontrollers, respectively, eliminate the need for the external logic, such as latches and inverters, that is typically required in microcontroller-based systems, says Tom Price, EPROM marketing manager.

Japanese firms seem to be carving out a niche for themselves in extremely high-density EE-PROMs and EPROMs of more than 1 Mbit, for use in smart cards and memory cards. Estimated to be a billion-dollar market by the early 1990s [Electronics, Dec. 18, 1986, p. 55], smart cards will require high levels of built-in microcontroller intelligence, as well as memory that is both dense and nonvolatile. The only direct U.S. competitor to the Japanese in the EEPROM- and EPROM-based smart- and memory-card market is General Instrument Microelectronics, Chandler, Ariz. Besides planning to produce EPROMs and EEPROMs ranging from 256 Kbits to 1 Mbit over the next six months, the company has installed the equipment to make the smart cards themselves, as well as card readers, power supplies, and connectors. Also making efforts in this direction are Texas Instruments Inc. and Motorola Inc., but only at the chip level. The fourth contender in this arena is the team of Catalyst Semiconductor Inc. and Oki Semiconductor, which aims to produce controllers and EEPROMS.

Another strategy EPROM and EEPROM companies are following is diversification outside traditional stand-alone products. They are applying their improved nonvolatile technology to microcontrollers, DSPs, field-programmable logic, and even standard-cell ASICS.

Traditionally, small amounts of EPROM or EE-PROM—usually no more than 1,024 bits—have been incorporated into microcontrollers to give users some reprogrammability. "With new advances in nonvolatile memory technology, much higher levels can be incorporated," says B.K. Marya, president of Catalyst Semiconductor. In the new generation of devices from AMD, Catalyst, Intel, SGS, and Xicor, on-chip nonvolatile memory has risen to 32 Kbits or 64 Kbits.

On-chip nonvolatile memory is also being used on DSPs. One such device is the DSP320EE12 from General Instrument, a pin-for-pin compatible version of TI's TMS320C10 DSP chip, but with 2.5 Kbytes of EEPROM added (see fig. 2). In the very near future, says Marya, it should be possible to incorporate up to 256 Kbits onto the microcontroller chip.

In programmable logic devices, two nonvolatile memory vendors—Intel and the Exel subsidiary of Exar Corp., San Jose, Calif.—have already entered the market. A third, Seeq, has just entered into a technology exchange agreement with Monolithic Memories Inc., which dominates the fieldprogrammable array-logic market with its bipolar devices.

Just entering the market this month with a PLD product based on its EEPROM technology is Exel, with the first in a family of what it calls ERASICs, or electrically reprogrammable ASICs. Designated the 78C800 (see fig. 3), it is the first commercially available CMOS PLD offering a single-plane folded-NOR architecture, says Naravan Purohit, Exel product marketing manager. This approach makes it possible to implement multilevel logic designs and does away with the limitations of the traditional AND/OR-based designs now used. Intel's first proprietary PLD is an EPROM-based programmable bus-interface controller designated the 5CBIC. A programmable three-port transceiver with embedded programmable logic macrocells and cross-point signal routing, it allows designers to implement any of a number of different bus interfaces with a single circuit. A third company, WaferScale Integration, is working with Altera Corp. of Santa Clara, Calif., a manufacturer of EPROM-based PLDs, on a new family of user-configurable microsequencers based on its proprietary highspeed split-gate technology [Electronics, March 19, 1987, p. 76].

On the standard-cell side, at least two nonvolatile-memory companies-WaferScale and Exelare in the market with cell libraries that incorporate EPROM and EEPROM cells, respectively. Similar efforts are under way at Intel and National Semiconductor, among other companies. In the Exar effort, Exel's EEPROM technology has been incorporated in standard cells ranging from a single bit to arrays of 1 Kbits. The same family of products also includes a wide range of analog megacells, including analog-to-digital and digitalto-analog converters and a variety of switchedcapacitor filters. At WaferScale, engineers are upgrading an already existing EPROM-based cell library with cells that incorporate the company's newest and fastest EPROM technology.



TECHNOLOGY TO WATCH



Five volts is no longer the magic number when engineers talk portable and battery-backed applications. Catalyst Semiconductor Inc. of Santa Clara, Calif., has just put the finishing touches on a 64-Kbit EEPROM that reads and writes with a supply

voltage as low as 3 V. And this diminutive appetite comes at no substantial cost in speed. With an access time of 120 ns, the memory keeps pace with many existing 5-V devices. When operated at 5 V, its reads take a mere 60 ns. Also in its favor is the fact that it draws an active current of only 7.5 mA at 8 MHz, about a fifth that of its rivals.

Low voltage opens up a wide range of batterybacked applications, says B. K. Marya, Catalyst's founder and president—among them, hand-held computers, smart cards, pagers, beepers, and many telecommunications devices, which require long-term battery backup as well as small size.

The memory also will compete with nonvolatile static random-access memories that incorporate a 3-v lithium battery. "The advantage of batterypowered nonvolatile SRAMs is their ability to read and write data with access times of 120 ns or less," Marva points out. Moreover, "traditional high-density EEPROMs of 64 Kbits or more usually require at least a 5-v read and write voltage. And they are not only slow but also difficult to operate if reprogramming is necessary, requiring as they do at least four AA-type batteries or an expensive lithium power source. Because it can be operated and programmed with a 3-v supply, the device requires only two 1.5-V batteries in portable consumer settings and makes it possible to go with small lithium power

sources in smart cards. Eventually, Marya says, as the power-supply requirements of EEPROMS continue to decline, it may be possible to substitute solar cells for batteries in a wide variety of applications.

The EEPROM is the fruit of international cooperation. The cell and circuit design were contributed by Catalyst, which also created and modified the architecture. Oki Semiconductor of Tokyo furnished the process, jointly modified by the two partners, and served as the silicon foundry.


Critical to the success of the joint venture was a variety of proprietary circuit wizardry. Broadening the supply-voltage range ensured successful reads and writes despite voltage fluctuations. Bootstrapping capacitors and a clever differential sense amplifier make certain that reads are accomplished quickly in the face of low voltage and power-supply variations.

CATALYST'S EEPROM NEEDS A MISERLY 3 VOLTS


In addition, a dual-clocked, high-voltage switching circuit guarantees that switches are thrown reliably, even when the voltage fluctuates. And dynamic, rather than static, page latching keeps the memory writing even while supply voltage varies.

Measuring 4.84 by 7.06 mm and housed in a 28-pin plastic dual in-line package, the Catalyst MSM28C64A (see fig. 1) is fabricated with a slight modification of Oki's 1.5- μ m n-well double-polysilicon CMOS floating-gate process. The memory incorporates five types of transistors: p-channel and n-channel enhancement-mode MOS transistors for fabricating the 3-v circuits, and enhancement, depletion, and non-ion-implanted n-type transistors for fabricating the charge-pumping circuitry that converts the 3-v supply to 18 v on-chip; in addition to these transistors, there are the floating-gate devices themselves.

The key to achieving low-voltage operation in portable applications is the ability to maintain stable reads and writes over long periods, despite the substantial variations in supply voltage associated with batteries. Relaxing the supplyvoltage tolerances of the basic EEPROM cell makes that possible. With its dynamic pagemode latching scheme, the device is relatively insensitive to voltage changes and can operate even if the supply voltage varies 20% in either direction, Catalyst claims. By comparison, most competitive devices can operate only within variations of ± 10 v. When operated at, for example, 5 v, the Catalyst part's supply voltage can vary from 4 to 6 V, whereas conventional EEPROMs



1. LOW VOLTAGE. Catalyst's MSM28C64A EEPROM has five types of transistors that form the charge-pump circuit needed to convert the 3-V supply to 18 V on-chip.



2. BOOTSTRAP. A decoder circuit with bootstrapping capacitor beween the two cell transistors helps keep read operations fast despite lower voltages and wider supply tolerances.

have a much narrower operating margin, from 4.5 to 5.5 V.

An additional benefit of the lower operating voltage is that power dissipation is 25% to 50% less than that of comparable devices. At 8 MHz, active power is 49.5 milliwatts and standby is only 22.5 mW. At 1 MHz, active and standby power are 15 mW and 7.5 mW, respectively.

The low operating voltage was achieved with a variety of design improvements in both the read and write circuitry. Special bootstrap decoder circuits and a differential sense amplifier made it possible to keep reads fast despite the lower voltages and wider supply tolerances. In the first instance, the key was adding bootstrapping

Catalyst uses dynamic page-mode latching, opening the door to battery operation; the usual static latching needs a highly stable supply voltage that batteries can't supply

> capacitors between the two transistors in the cell and between the decoder and the output to the word line (see fig. 2). "In present designs, when the supply voltage is too low, there is insufficient voltage across the enhancement-mode read transistor to allow it to switch reliably," Marya says. "With the addition of the bootstrap capacitor, sufficient charge is accumulated to stabilize the voltage during the read operation."

> To prevent latchup that might be caused by a large instantaneous discharge of current from the capacitor onto the word line, which could occur during a write, the circuit also incorporates a predecoder to step down the discharge incrementally. The differential sense amplifier also boosts the EEPROM's reliability during reads. "In other designs, when the threshold voltage of a memory cell is set to the low state during a read, a very small current flows into the bit line, on the order of about 70 to 100 μ A," says Marya. "Normally, in most 5-V designs

there is sufficient voltage, on the order of 0.1 to 0.2 V, to trigger the sense amplifier." In Catalyst's 3-V design, however, the voltage change is only on the order of 0.02 V. With the use of a differential sense amplifier rather than a single-ended one, this minute voltage differential is magnified about 100 times to a level sufficient to trigger operation.

To achieve low-voltage programming, Marya says, Catalyst and Oki engineers made a number of im-

provements to the high-voltage switches and to the page-mode latches. Usually, the high-voltage switches are controlled by a single clock, so there is only a relatively narrow range within which the switch can sense the clock edge reliably. In 5-V devices, this occurs as long as the voltage is between 4.5 and 5.5 V. Below 4.5 V, such designs fail, switching erratically. Designers from the two companies solved this, he says, by going to a fail-safe switching scheme in which a dual clock is used, allowing the switches to operate reliably over the entire range from 3 to 7 V.

In the other critical improvement to the programming circuitry, company engineers went with a dynamic page-mode latching scheme, rather than the static configuration generally used, which is highly dependent on supply voltage for correct operation. "If the supply voltage varies outside a very narrow range of a few tenths of a volt, static latching no longer works," Marya says. "With a dynamic scheme, the page-latch threshold levels vary dynamically up and down as the supply voltage varies."

As with most other high-density EEPROMs, the 16-K-by-4-bit device also incorporates two redundant rows in the event of faulty array cells. This meant that it was necessary to modify the redundant cells to operate at lower voltages. Since they are located farther out on the array, they are served by longer lines, which means more capacitance or sensing lower-voltage signals. Here, the basic changes involved modifications to the interpoly oxide to take into account the lower voltage by reducing the load capacitance. Taking advantage of the differential-sensing scheme employed in the array, a special reset circuit selects a redundant word line when a faulty bit occurs in one of the word lines. The proprietary circuit works even when the supply voltage is as low as 1 V and consumes practically no power, Marya claims. The same scheme is also employed to select or key in EEPROM-based circuit elements to trim the programming voltage and the write cycle. -Bernard C. Cole For more information, circle 481 on the reader service card.



HOW LINEAR IC DESIGNERS ARE BUILDING DENSER CHIPS/67 EXECUTIVE OUTLOOK: NO SLOWDOWN IN TECHNOLOGY/86

Eection CS^R

SMART CARD WILL IT CREATE A BILLION DOLLAR IC BUSINESS? PAGE 55

CATALYST IS BETTING ON IT WITH ITS MICROCONTROLLER CHIP PAGE 59



DOES CATALYST HAVE THE KEY TO SMART CARDS?

tiny but powerful microcontroller from Catalyst Semiconductor Inc. may be the key that will unlock a worldwide billion-dollar business in smart-card chips. Measuring 4.5 by 5 mils by only 200 µm thick, the CAT61C580 chip is small enough to meet size requirements set by the International Organization for Standardization for smart-card applications, yet it packs 2-K bytes of electrically erasable, programmable read-only memory. That's at least four times the EEPROM of any other ISO-compliant smart-card chip now available using the same 2-µm CMOS design rules.


The Santa Clara, Calif., company achieved this density by stripping away the peripheral logic around the EEPROM and writing these functions into microcode. That left plenty of room for the 2-K bytes of EEPROM, and the chip is still about 30% smaller than competing devices that have only a fourth or less memory. What's more, Catalyst is working on an 8-K-byte chip, which will

be made by shrinking the current 220- μ m² EEPROM cell size to 80 μ m² with a combination of proprietary design refinements and 1.5- μ m geometries. The CAT61C580 is just being released; the 8-K-byte chip should be available next year.

Working in conjunction with joint developer Oki Electric Co., Tokyo, Catalyst designers modified an Oki microcontroller by adding a programmable logic array and 2-K bytes of EEPROM. (Fig. 1). They also managed to squeeze in 3-K bytes of ROM, 128 bytes of random-access memory, and enough electrostatic-discharge-protection circuitry to protect the chip from up to 15,000 kV, enough to protect against the static electricity generated by removing a credit card from a pocket or a billfold.

In addition, the CAT61C580 op-

1. LITTLE GIANT. Catalyst's 8-bit microcontroller is tiny enough for use in smart cards, yet it has an elephant's memory. Catalyst Semiconductor thinks that its new chip, which meets ISO smart-card standards and has 2-K bytes of EEPROM, could finally open up the market



erates at the ISO-recommended frequency of 4.9 MHz with a high-speed instruction-cycle time of 813.8 ns, allowing it to run at the ISO's recommended 9,600 baud through a single serial input/ output pin. Power dissipation of the 8-bit chip is only 20 mW.


The architecture of the chip allows asynchronous, two-way communications through a single serial I/O pin. This eliminates the need for a universal asynchronous receiver/transmitter and an interrupt, reducing the number of pins to only five—one third to one half of what's required in other approaches.

A TANTALIZING IDEA

The idea of EEPROM-based microcontrollers has long captured designers' imaginations be-cause of the wide range of applications—not only for smart cards, but also for robotics, artificial intelligence, industrial controls, consumer products, and more. But so far, applications have been limited to a small number of niche markets for controllers, because of the small amount of EEPROM that could economically share the same chip as the microcontroller. Smart cards are one application that promises to allow EEPROM-based microcontrollers to break out of their niche; now that such a powerful chip that meets ISO smartcard standards exists, that breakout could be imminent. And with the increased memory that is promised, the chips will have a crack at the full range of potential microcontroller markets.

Catalyst president and founder B. K. Marya claims his is the only chip that meets, and in some cases exceeds, all of the ISO requirements for smart-card applications, including area, thickness, electrostatic discharge, power dissipation, and speed. Of these, the first three are the most critical, he says.

"The thickness must be no more than that of a standard credit card, $200 \ \mu\text{m}$. And the area must not only be 5 by 5 mils or less, but [the chip must] be as square as possible, to prevent the



possibility of breakage when the card is bent. In addition, the chip must be capable of withstanding the electrostatic discharge that builds up taking credit cards in and out of pockets and wallets." This buildup has been measured in excess of 10 kV, he says.

The 2-K-byte chip is aimed at a projected nearterm market for smart cards that some estimate to be worth hundreds of millions of dollars (see p. 55). In a typical smart-card transaction, a card holder puts the card in a point-of-sale terminal. The terminal supplies the card with electric power and communicates to the card's microcontroller through pin contacts on the card's surface. The user is asked to enter a password. When the sale is rung up, the amount of the transaction is stored in the card's EEPROM. credited to the retailer's account, and debited from the card holder's credit balance, which is also stored in the card's memory. The card holder can replenish the credit balance at an automaticbanking machine.


What has held back the development of the EEPROM-based microcontroller market, Marya says, is the fact that, although stand-alone EE-PROM parts of 16-K, and 256-K densities are becoming commonplace, EEPROM-based microcontroller densities have trailed the stand-alone densities by at least four generations.

One way to achieve more on-board EEPROM is to advance the processing state of the art: scaling down the lateral dimensions from geometries between 2 and 3 μ m to between 1.25 and 1.5 μ m, and the vertical dimensions on the EEPROM from 150 to 250 Å down to 80 to 90 Å, which comes close to the limits at which EEPROMs operate reliably. The problem with this, says Marya, is that it requires manufacturers to push the process technology for microcontrollers beyond what is currently available even for stand-alone EEPROMs. And although such an advance is technically feasible for the high-volume applications that could use such large EEPROM/microcon-

troller combinations, the high cost of manufacturing such devices rules out their use. Marya says there is also the problem of reliability, which is critical for smart cards, where data integrity and security are important. So to make room for more EEPROM, Catalyst replaced the peripheral-function circuitry with microcode.


To get 2-K bytes of EE-PROM into an ISO-standard smart-card chip, says Marya, "what is required is a fundamental rethinking of the architecture of EEPROM-based microcon-





trollers. Basically, most current implementations are 'brute-force' affairs combining the functions of an EEPROM and a microcontroller on the same chip, without any modification whatsoever."

By writing the functions of the EEPROM's peripheral logic into microcode, Catalyst has freed up real estate for more EEPROM. "Essentially, we have taken a standard EE-PROM device, stripped off



3. SIMPLIFIED BUS. By eliminating latches, timers, and test logic, the complex bus structure of a standard EEPROM-based chip (a) is replaced with a simpler three-bus arrangement (b).

such peripheral circuitry as the latches, timers, and self-test logic, and incorporated these functions into the microcode of the on-board 8-bit microcontroller (Fig. 2), resulting in a 5-by-4.5mm die size," says Marya. To achieve these breakthroughs, Catalyst designers came up with an architecture that differs from standard single-chip EEPROM/CPU implementations in five fundamental ways.

First, even though it uses the same 200- to $250-\mu m^2$ cell structure as the CPU, the 2-K-byte EEPROM takes up only half the area of the microcontroller. Second, the microcontroller's microcode has been expanded to include the latch, timing, and test functions usually associated with the operation of the EEPROM. Although this increases the area occupied by the microcode by 5%, eliminating the peripherals from the EEPROM circuitry saves 20% of the EEPROM's space.

Third, the bus architecture has been simplified. In the traditional one- and two-chip approach (Fig. 3a), at least six separate data, address, and control lines link the EEPROM and the CPU. Moreover, Marva says, the user has to provide necessary waveforms on control pins WE, OE, and CE, along with the valid data and address. The completion of programming is signaled via the RDY/BUSY pin, which has to be monitored by the microcontroller. In the CAT61C580, the interface between the CPU and the EEPROM is reduced to a three-bus structure (Fig. 3b), because the EEPROM's hard-wired latches and timer are eliminated. In addition, testing of the EEPROM is done internally, eliminating the need for test pads.

Fourth, the addressing scheme has been modified, says Marya, in that the EEPROM is above the ROM address space but, unlike the ROM, it is addressed through RAM. The addressing scheme is made efficient by eliminating page boundaries and providing both direct and indirect addressing of the RAM.

Finally, two additional registers have been added to the basic architecture: a B register to enhance the arithmetic logic unit's computationintensive tasks, and a D register, which can be auto-incremented or -decremented to enhance the speed of the RAM's read and write operations. The 128-by-8-bit RAM provides 32 levels of nesting, and it can be used as a stack for pop and push operations.

WHAT'S IN THE MICROCODE

Most of the read, write, and erase functions are performed using two simple move commands incorporated into the CPU's microcode, MOV_1 and MOV_2 . The first command transfers data from the internal RAM to the EEPROM, erasing previous data after receiving the appropriate 24-bit security code. The second command reads data out of the EEPROM locations and into the RAM. With these commands, EEPROM programming is made totally transparent to the user. "This transparency adds an additional level of security and reliability, since, unlike other implementations, the actual mechanism of writing into EE-PROM is never revealed to the user," says Marya.

In addition to these special instructions, there are the 95 other housekeeping commands usually incorporated into a microcontroller: 55 one-byte instructions, 35 two-byte instructions, and 5 three-byte instructions. However, the instructions have been modified to reflect the chip's use in smart-card applications. The large number and smaller width of instructions provide more programming power to the user, and that's important in smart cards, where programming space is limited to on-board ROM, says Marya.

Security is also essential for smart-card applications, because the user stores important financial and personal information in the card's EE-PROM. So Catalyst designers incorporated a set of special instructions into the microcode and a program into the on-board ROM that allows a three-level security scheme. "In a credit card application, this would make it possible not only for the primary user, say the financial institution, such as MasterCard or Visa, to have an access code, but the issuing bank and the individual card user as well-the first incorporated into the nonerasable ROM when the chip is sold to the issuing institution, and the other two inserted into the EEPROM when the card is issued to a customer," says Marya. "In any transaction, all three codes must be matched before any information is revealed to the user or any data is changed on the card—the first two between the card and the machine automatically, and the third by the user on request."

The high voltage for erasing and programming the EEPROM cell is generated on the CAT61C580, so the chip needs only a single power supply of 5 V. Fabricated with a 2- μ m EEPROM process, which combines a 2- μ m CMOS logic process with a conventional high-voltage two-transistor, floating-gate tunnel-oxide EEPROM process, the chip's EEPROM is specified for 10,000 program-erase cycles and 10 years of data retention. The process uses dual oxides—a thin oxide to obtain high-speed EEPROM read capability and a thicker oxide to withstand the 21 V required for erasing and programming the cell.

In this scheme, Marya says, the user can change his code at regular intervals, as can the issuing institution via the automatic teller machine. Also, the card-reading machine can be programmed to disqualify the card after a certain number of unsuccessful attempts to enter the code. In addition, he says, further levels of security can be incorporated into the EEPROM, such as specifying several individuals who are authorized to use the card, and their credit limits.

Catalyst is evaluating a number of strategies to take advantage of planned second-generation improvements. First, implementing the 2-K-byte architecture in 1.5-µm CMOS and using the 80- μm^2 cell that is now under development will reduce the die size of 2-K-byte devices by as much as 50%, while increasing the number of dice per wafer and lowering the cost of the finished devices. Alternatively, the same process improvements will allow an increase in EEPROM array capacity from 2-K bytes to 8-K bytes without substantially increasing the present die size. Finally, Marya says, the enhancements will allow fabrication of 16-bit microcontrollers with as much as 32-K bytes of EEPROM, opening a host of application areas that require real-time response, such as artificial intelligence, robotics, and high-performance industrial and military controllers. \Box

TECHNOLOGY TO WATCH is a regular feature of Electronics that provides readers with exclusive, in-depth reports on important technical innovations from companies around the world. It covers significant technology, processes, and developments incorporated in major new products.

MARYA: THE MICROCONTROLLER COULD BE THE NEXT GREAT 'GIZMO'

"For years the semiconductor industry has been looking for the electronic gizmo that would approach the dollar and unit volumes that digital watches, calculators, and video games generated," says Bharat Kumar Marya—"B.K." to his friends and associates. The president and founder of Catalyst Semiconductor Inc., Santa Clara, Calif., believes that smart cards are just the tip of the iceberg in a market for nonvolatile memory-based microcontrollers that he


thinks may reach \$2 billion a year by the mid-1990s.

Marya, 38, thinks that many observers expect growth to come from the wrong places. "Almost everyone has turned their eyes toward person al computers and work stations, which have quickly moved from 8 to 16 to 32 bits," he says. But as explosive as that market was at its beginning, it has begun to level off in terms of growth and penetration. Moreover, he says, the largest share of the profits went to original-equipment manufacturers and system integrators, not to chip manufacturers.

"The only market that has a good chance of recreating the bonanza of dollars and unit volumes of the past is the market for smart integratedcircuit cards built around EEPROM- based, 8-bit microcontrollers," says Marya, who points out that there are some 200 million banking and credit cards in circulation. He projects that by 1990 about 25% of these cards will be integrated-circuit-based. Beyond this, he says, there are other potentially huge replacement markets, such as telephone credit cards, as well as new applications, such as health-history cards, warranty cards, security cards, military dog tags,

welfare cards, and passport cards.

Although many of these potential ICcard applications are already being testmarketed in Europe and Japan, Marya says, the major market will ultimately be the U.S. "Ironically.



virtually no U.S. semiconductor company, with the exception of some tentative efforts on the part of Motorola, is taking steps to participate in this market," he says. "U.S. companies must act fast, or we'll lose another major market."

To enter Catalyst in this market sweepstakes, Barya set up a joint development agreement with Oki Electric Co., Tokyo, 18 months ago. "We provided the basic architecture modifications, the circuit design, and the EEPROM expertise," he says. "They provided the process and fabrication capability."

Maintaining communications and schedules for the joint project required many transoceanic flights by Marya, design manager Nagesh Challa, Catalyst senior design manager Samir Patel, and Tomoaki Yoshida, an Oki section manager in Japan.

Catalyst is Marya's second startup. His first, Exel Semiconductor, an EE-PROM and EPROM manufacturer, was acquired this year by Exar Inc. Marya earned a BSEE from Punjab University, India, and an MSEE from the University of New Mexico. He has since directed the design, construction, and operation of fabrication lines at several companies, including Hewlett-Packard, National Semiconductor, Synertek, and Seeq Technology.



Reprinted from ELECTRONICS, December 18, 1986, copyright 1986 by McGraw-Hill, Inc. with all rights reserved. Additional reprints may be ordered by calling Electronics Reprint Department (609) 426-5494.

.



SECTION 12

SALES OFFICES & ORDERING INFORMATION

UNITED STATES

DOMESTIC SALES REPRESENTATIVES	12-1
DOMESTIC SALES DISTRIBUTORS	12-3

INTERNATIONAL

EUROPEAN SALES OFFICES	12-6
FAR EAST	12-7





DOMESTIC SALES REPRESENTATIVES

WESTERN AREA SALES OFFICE

2231 CALLE DE LUNA SANTA CLARA, CA 95054 TEL: (408) 748-7700 FAX: (408) 980-8209

ALABAMA

MACRO-MARKETING ASSOCIATES 11513 S. MEMORIAL PKWY. HUNTSVILLE, AL 38503

TEL: (205) 883-9630 FAX: (205) 880-2947 AREA: AL, MS, TN

ARIZONA

TUSAR 6016 E. LARKSPUR SCOTTSDALE, AZ 82524 TEL: (602) 998-3688 FAX: (602) 998-3689 AREA: AZ, Clark City/NV

CALIFORNIA

EAGLE TECHNICAL SALES ASSOCIATES 1900 SUNSET DR. #A

ESCONDIDO, CA 92025 TEL: (619) 743-6550 FAX: (619) 743-6585 AREA: San Diego County, Imperial County

EMERGING TECHNOLOGY SALES

373 SINCLAIR FRONTAGE RD. MILPITAS, CA 95035 TEL: (408) 263-9366 FAX: (408) 263-9566 AREA: No. CA, NV

HITECH REP COMPANY

1111 EL CAMINO REAL #104 TUSTIN, CA 92680 TEL: (714) 730-9561 FAX: (714) 730-9585 AREA: LA County, Orange County

HITECH REP COMPANY

31332 VIA COLINAS #109 WESTLAKE VILLAGE, CA 91362 TEL: (818) 706-2916 FAX: (818) 706-2178 AREA: LA County, Orange County

<u>COLORADO</u>

MOSS MARKETING 11811 E. 33RD AVE., UNIT A AURORA, CO 80010-1428 TEL: (303) 340-8535 FAX: (303) 341-7930 AREA: CO, MT, NM, WY

FLORIDA

TECHNICAL SALES SPECIALISTS 1999 JUANA RD. BOCA RATON, FL 33486 TEL: (407) 391-3718 FAX: (407) 750-1178 AREA: FL

TECHNICAL SALES SPECIALISTS

3614 EL CAMINO CT. LARGO, FL 34641 TEL: (813) 530-5545 FAX: (813) 530-5458 AREA: FL

GEORGIA

MACRO-MARKETING ASSOCIATES 3040 HOLCOMB BRIDGE RD. #J2 NORCROSS, GA 30071 TEL: (404) 662-5580 AREA: GA

ILLINOIS

LTD TECHNOLOGIES 810 ARLINGTON HEIGHTS RD. ITASCA, IL 60143 TEL: (312) 773-2900 FAX: (312) 773-0358 AREA: No. IL

LTD TECHNOLOGIES

8307 MARK DR. ROSCOE, IL 61073 TEL: (815) 389-4316 FAX: (815) 389-4661 AREA: No. IL, WI

EASTERN AREA SALES OFFICE

MICHAEL J. CALISE ONE ROE LANE PORT JEFFERSON, NY 11777 TEL: (516) 331-5566 FAX: (516) 331-5577

INDIANA

SAI MARKETING 5650 CAITO DR. INDIANAPOLIS, IN 46226 TEL: (317) 545-1010 FAX: (317) 545-1310 AREA: IN

IOWA

TECHNICAL ELECTRONICS 327-30TH ST., SE (PO BOX 671) CEDAR RAPIDS, IA 52403 (52406) TEL: (319) 366-5443 FAX: (319) 365-5943 AREA: IA

KANSAS

ELECTRI-REP 7050 W. 107TH ST. #210 OVERLAND PARK, KS 66212 TEL: (913) 649-2168 FAX: (913) 649-4537

AREA: KS, NE

MARYLAND

THIRD WAVE SOLUTIONS 8335H GUILFORD RD. COLUMBIA, MD 21046 TEL: (301) 290-5990 FAX: (301) 381-5846 AREA: MD, VA

MASSACHUSETTS

COMPTECH 1 BRIDGEVIEW CIR. TYNGSBORO, MA 01879 TEL: (508) 649-3030 FAX: (508) 649-3276 TWX: (710) 347-6661 AREA: MA, ME, NH, RI, VT





DOMESTIC SALES REPRESENTATIVES



SAI MARKETING 2325 W. SHIAWASSEE #205 FENTON, MI 48430 TEL: (313) 750-1922 FAX: (313) 750-1701 AREA: MI

MINNESOTA

MICROELECTRONIC SALES 6440 FLYING CLOUD DR. MINNEAPOLIS, MN 55344-3310 TEL: (612) 829-0948 FAX: (612) 829-0991 AREA: MN, ND, SD, West WI

MISSOURI

ELECTRI-REP 2258 SCHUETZ RD. #108 ST. LOUIS, MO 63146 TEL: (314) 993-4421 FAX: (314) 993-6340 AREA: MO, So. IL

MICRO-TECH MARKETING

10 GUYTON ST. KINGSTON, NY 12401 TEL: (914) 338-7588 AREA: No. of Rockland, NY

MICRO-TECH MARKETING

401 S. MAIN ST. N. SYRACUSE, NY 13212 TEL: (315) 458-5254 FAX: (315) 458-5919 AREA: No. of Rockland, NY

MICRO-TECH MARKETING

1350 BUFFALO RD. ROCHESTER, NY 14624 TEL: (716) 328-1420 FAX: (716) 328-3003 AREA:No. of Rockland, NY

SJ ASSOCIATES

265 SUNRISE HIGHWAY ROCKVILLE CENTER, NY 11570 TEL: (516) 536-4242 FAX: (516) 536-9638 AREA: NY, NJ

NORTH CAROLINA

MICRO SALES, INC. 4713 STILLER ST. RALEIGH, NC 27609 TEL: (919) 881-0007 FAX: (919) 782-3920 AREA: NC, SC

12-2

<u>OHIO</u> SALMARKETING

1631 N.W. PROFESSIONAL BLDG #311 COLUMBUS, OH 43220 TEL: (614) 451-0778 FAX: (614) 451-2670 AREA: OH

SAI MARKETING

270 REGENCY RIDGE #202 DAYTON, OH 45459 TEL: (513) 435-3781 FAX: (513) 435-3760 AREA: OH

SAI MARKETING

25901 EMERY RD. #117 WARRENSVILLE HEIGHTS, OH 44128 TEL: (216) 591-0530 FAX: (216) 591-0534 AREA: West PA, OH

OREGON

NORTHWEST MARKETING ASSOC. 6975 S.W. SANDBURG RD #330 PORTLAND, OR 97223 TEL: (503) 620-0441 FAX: (503) 684-2541 AREA:: OR

PENNSYLVANIA

SJ ASSOCIATES ROUTE 73 & FELLOWSHIP RD. PLAZA OFFICE CENTER #204 MT. LAUREL, NJ 08054 TEL: (609) 866-1234 FAX: (609) 866-8627 AREA: East PA

TEXAS

LOGIC 1 SALES 11149 RESEARCH BLVD. #110 AUSTIN, TX 78759 TEL: (512) 345-2952 FAX: (512) 346-5309 AREA: TX, LA, AR, OK

LOGIC 1 SALES

4606 FM 1960 WEST #418 HOUSTON, TX 77069 TEL: (713) 444-7594 FAX: (713) 444-8236 AREA: TX, LA, AR, OK

LOGIC 1 SALES

200 E. SPRING VALLEY #A RICHARDSON, TX 75081 TEL: (214) 234-0765 FAX: (214) 669-3042 AREA: TX, LA, AR, OK

UTAH

MOSS MARKETING 669 S. 2ND EAST SALT LAKE CITY, UT 84111-3834 TEL: (801) 363-5875 FAX: (801) 328-8236 AREA: UT, So. ID

WASHINGTON

NORTHWEST MARKETING ASSOC 12835 BEL-RED RD. #330N BELLEVUE, WA 98005 TEL: (206) 455-5846 FAX: (206) 451-1130 AREA: WA

WISCONSIN

LTD TECHNOLOGIES 10855 W. POTTER RD. MILWAUKEE, WI 53226 TEL: (414) 774-1000 AREA: WI

<u>CANADA</u>

ELECTRONICS SALES PROFESSIONALS 116 MCKEE CHATEAUGUAY, MONTREAL J6J 3N TEL: (514) 691-8129 FAX: (514) 691-2726

ELECTRONICS SALES

PROFESSIONALS 5200 DIXIE RD. #201 MISSISSAUGA, ONTARIO L4W 1E4 TEL: (416) 626-8221 FAX: (416) 238-3277

ELECTRONIC SALES

PROFESSIONALS 447 MCLEOD #3 OTTAWA, ONTARIO K1R 5P5 TEL: (613) 236-1221 FAX: (613) 236-7119



DOMESTIC SALES DISTRIBUTORS

CYPRESS ELECTRONICS

Phoenix, AZ 2164 E. BROADWAY #310-8 TEMPE, AZ 85282 TEL: (602) 966-2256 FAX: (602) 921-3351

Buena Park, CA 6230 DESCANSO AVE. BUENA PARK, CA 90620 TEL: (213) 744-0355 TEL: (714) 521-5230

CA (No.), (Headquarters) 3263 SCOTT BLVD. SANTA CLARA, CA 95050 TEL: (408) 988-8900 FAX: (408) 988-7720

San Diego, CA 10054 MESA RIDGE CT. #118 SAN DIEGO, CA 92121 TEL: (619) 535-0011 FAX: (619) 535-0018

Woodland Hills, CA 21550 OXNARD #420 WOODLAND HILLS, CA 91367 TEL: (818) 710-7780 FAX: (818) 720-7729

co

12503 E. EUCLID DR. #80 ENGLEWOOD, CO 80111 TEL: (303) 792-5829 FAX: (303) 792-5832

MN

7650 EXECUTIVE DR. EDEN PRAIRIE, MN 55334 TEL: (612) 934-2104 FAX: (612) 934-2057

OR

15075 S.E. KOLL PKWY. #D BEAVERTON, OR 97006 TEL: (503) 641-2233 FAX: (503) 643-1237

ТΧ

2156 W. NORTHWEST HWY. DALLAS, TX 75220 TEL: (214) 869-1435 FAX: (214) 869-9418

WA

22125 17TH AVE., S.E. #114 BOTHELL, WA 98021 TEL: (206) 483-1144 FAX: (206) 485-1512

DIAMOND ELECTRONICS

NH 66F RIVER RD. HUDSON, NH 03051 TEL: (603) 883-1515 TEL: (800) 227-8142 FAX: (603) 883-4508

FUTURE ELECTRONICS (U.S.)

Phoenix, AZ 4636 E. UNIVERSITY DR. PHOENIX, AZ 85034 TEL: (602) 968-7140 FAX: (602) 968-0334

Irvine, CA 1692 BROWNING AVE. IRVINE, CA 92714 TEL: (714) 250-4141 FAX: (714) 250-4185

San Diego, CA 3940 RUFFIN RD., UNIT E SAN DIEGO, CA 92123 TEL: (619) 278-5020 FAX: (619) 576-8564

San Jose, CA 575 RIVER OAKS PKWY. SAN JOSE, CA 95134 TEL: (408) 434-1122 FAX: (408) 435-0256

CA (So.) 21730 NORDHOFF ST. CHATSWORTH, CA 91311 TEL: (818) 700-0914 FAX: (818) 700-0826

co

9046 MARSHALL CT. WESTMINSTER, CO 80030 TEL: (303) 650-0123 FAX: (303) 650-0937 CT 24 STONY HILL RD. BETHEL, CT 06801 TEL: (203) 743-9594 FAX: (203) 798-9745

Altamonte Springs, FL 380 S. NORTHLAKE BLVD. #1048 ALTAMONTE SPRINGS, FL 32701 TEL: (407) 767-8414 FAX: (407) 834-9318

Clearwater, FL 4900 N. CREEKSIDE DR. CLEARWATER, FL 33520 TEL: (813) 578-2770 FAX: (813) 576-7600

GA 3000 NORTHWOODS PKWY. #295 NORCROSS, GA 30071 TEL: (404) 441-7676 FAX: (404) 441-7580

Chicago, IL 1000 E. STATE PKWY. #B SCHAUMBURG, IL 60195 TEL: (312) 882-1255 FAX: (312) 490-9290

Boston, MA 133 FLANDERS RD. WESTBOROUGH, MA 01581 TEL: (508) 366-2400 FAX: (508) 366-1195

MD 7165 COLUMBIA GATEWAY DR. #G COLUMBIA, MD 21046 TEL: (301) 995-1222 FAX: (301) 290-0600

MI 35200 SCHOOLCRAFT RD. #106 LIVONIA, MI 48150 TEL: (313) 261-5270 FAX: (313) 261-8175

St. Louis, MO BELLERIVE EXCHANGE BLDG. 1067 MASON RD. #15 ST. LOUIS, MO 63141 TEL: (314) 469-6805 FAX: (314) 469-7226



12-3



DOMESTIC SALES DISTRIBUTORS

Liverpool, NY 7453 MORGAN RD. LIVERPOOL, NY 13088 TEL: (315) 451-2371 FAX: (315) 451-7258

Rochester, NY 333 METRO PARK, 1ST FLOOR ROCHESTER, NY 14623 TEL: (716) 272-1120 FAX: (716) 272-7182

Portland, OR 15236 N.W. GREENBRIER PKWY. PHASE 111A, BLDG. A BEAVERTON, OR 97005 TEL: (503) 645-9454 FAX: (503) 644-6238

Philadelphia, PA 520 FELLOWSHIP RD. #A101 MT. LAUREL, NJ 08054 TEL: (609) 778-7600 FAX: (609) 778-4621

Austin, TX 6501 HERON DR. AUSTIN, TX 78759

Richardson, TX 1900 FIRMAN DR. #150 RICHARDSON, TX 75081 TEL: (214) 437-2437

Salt Lake City, UT 2250 W. REDWOOD RD. SALT LAKE CITY, UT 84119 TEL: (801) 972-8489 FAX: (801) 972-3602

WI 20875 CROSSROADS CiR. #200 WAUKESHA, WI 53186 TEL: (414) 786-1884 TEL: (800) 999-8079 FAX: (414) 786-0744

FUTURE ELECTRONICS (CANADA)

Calgary 3220 5TH AVE. N.E. CALGARY, ALBERTA T2A 5N1 TEL: (403) 235-5325 FAX: (403) 248-0750

12-4

Edmonton

5312 CALGARY TRAIL S. EDMONTON, ALBERTA T6H 4J8 TEL: (403) 438-2858 FAX: (403) 434-0812

Montreal (Headquarters) 237 HYMUS BLVD. POINTE CLAIRE, QUEBEC H9R 5C7 TEL: (514) 694-7710 FAX: (514) 695-3707

Ottawa BAXTER CENTER 1050 BAXTER RD. OTTAWA, ONTARIO K2C 3P2 TEL: (613) 820-8313 FAX: (613) 820-3271

Quebec City 1990 BLVD. CHAREST O. #190 ST. FOY, QUEBEC G1N 4K8 TEL: (418) 682-8092 FAX: (418) 682-8303

Toronto

82 ST. REGIS CRESCENT N. DOWNSVIEW, ONTARIO M3J 1Z3 TEL: (416) 638-4771 FAX: (416) 638-2936

Vancouver 1695 BOUNDARY RD. VANCOUVER, B.C. V5K 4X7 TEL: (604) 294-1166 FAX: (604) 294-1206

Winnlpeg 106 KING EDWARD WINNIPEG, MANITOBA R3H 0N8 TEL: (204) 786-7711 FAX: (204) 783-8133

MILGRAY ELECTRONICS

CA (So.) 912 PANCHO RD. CAMARILLO, CA 93010 TEL: (805) 484-4055 FAX: (805) 388-8169

CO 11497 S. REGENCY PL. PARKER, CO 80134 TEL: (303) 296-0443 CT 326 W. MAIN ST. MILFORD, CT 06460 TEL: (203) 878-5538 FAX: (203) 878-6970

Washington, D.C. 9801 BROKEN LAND PKWY. #103 COLUMBIA, MD 21046 TEL: (301) 621-8169 TEL: (800) 638-6656 TEL: (301) 995-6169 FAX: (301) 381-3066

Delaware Valley 3001 GREENTREE EXECUTIVE CAMPUS SUITE C MARLTON, NJ 08053 TEL: (609) 983-5010 TEL: (800) 257-7111 FAX: (608) 985-1607

FL 1850 LEE RD. #104 WINTER PARK, FL 32789 TEL: (407) 647-5747 TEL: (800) 432-0645 FAX: (407) 629-0757

Atlanta, GA 3000 NORTHWOODS PKWY. #270 NORCROSS, GA 30071 TEL: (404) 446-9777 TEL: (800) 241-5523 FAX: (404) 446-1186

Chicago, IL 3223 NORTH WILKE RD. #2312 ARLINGTON HEIGHTS, IL 60004 TEL: (312) 253-1212 FAX: (312) 253-1573

Kansas City, KS 6400 GLENWOOD #313 OVERLAND PARK, KS 66202 TEL: (913) 236-8800 FAX: (913) 384-6825

New England BALLARDVALE PARK 187 BALLARDVALE ST. WILMINGTON, MA 01887 TEL: (617) 657-5900 FAX: (617) 658-7978

DOMESTIC SALES DISTRIBUTORS



NJ

1055 PARSIPPANY BLVD. #102 PARSIPPANY, NJ 07054 TEL: (201) 335-1766 FAX: (201) 335-2110

NY (Headquarters) 77 SCHMITT BLVD. FARMINGDALE, NY 11735 TEL: (516) 420-9800 FAX: (516) 752-9870

NY (Upstate) TOWERS AIRPORT BUSINESS PARK 1200 A SCOTTSVILLE RD. ROCHESTER, NY 14624 TEL: (716) 235-0830 FAX: (716) 436-3647

Cleveland, OH 6155 ROCKSIDE RD. CLEVELAND, OH 44131 TEL: (216) 447-1520 TEL: (800) 321-0006 TEL: (800) 362-2808 FAX: (216) 447-1761

Austin, TX 7308 KAPOK LN. AUSTIN, TX 78759 TEL: (512) 250-1736

Dallas, TX 16610 N. DALLAS PKWY. #1300 DALLAS, TX 75248 TEL: (214) 248-1603 TEL: (800) 441-9078 FAX: (214) 248-0218

Houston, TX 7019 SAN PABLO HOUSTON, TX 77083 TEL: (713) 530-2355

Salt Lake City, UT 4190 S. HIGHLAND DR. #102 SALT LAKE CITY, UT 84124 TEL: (801) 272-4999 FAX: (801) 272-7005

NU HORIZONS ELECTRONICS CORP.

MA

151 ANDOVER ST. DANVERS, MA 01930 TEL: (508) 777-8800

MD 8975 GUILFORD RD. #120 COLUMBIA, MD 21044 TEL: (301) 995-6330 FAX: (301) 995-6332

NJ 39 ROUTE 46 PINEBROOK, NJ 07058 TEL: (201) 882-8300

Rochester, NY 100 BLUFF DR. EAST ROCHESTER, NY 14445 TEL: (716) 248-5980

NY, (Headquarters) 6000 NEW HORIZONS BLVD. AMITYVILLE, NY 11701 TEL: (516) 226-6000 FAX: (516) 226-6262

OPS ELECTRONICS

IL 101 E. COMMERCE DR. SCHAUMBURG, IL 60173 TEL: (312) 884-6620 FAX: (312) 884-7573

RM ELECTRONICS COMPANY, INC.

IN

7031 CORPORATE CIRCLE DR. INDIANAPOLIS, IN 46278 TEL: (317) 291-7110 FAX: (317) 291-1675

MI (Headquarters) 4310 ROGER B. CHAFFEE MEMORIAL DRIVE, SE GRAND RAPIDS, MI 49508 TEL: (616) 531-9300 FAX: (616) 531-2990 MI 26911 N.W. HWY., STE. 300 SOUTHFIELD, MI 40834

SEMAD

Calgary, CANADA 6120 3rd ST., S.E. UNIT 9 CALGARY, ALBERTA T2H 1K4 CANADA TEL: (403) 252-5664 TEL: 1-800-661-1644 FAX: (403) 255-0966

Montreal, CANADA 243 PLACE FRONTENAC POINTE CLAIRE, QUEBEC H9R 4Z7 CANADA TEL: (514) 694-0860 TEL: 1-800-361-6558 FAX: (514) 694-0965

Ottawa, CANADA 1825 WOODWARD DR. OTTAWA, ONTARIO K2C 0R3 CANADA TEL: (613) 727-8325 TEL: 1-800-267-3481 FAX: ((613) 727-9489

Toronto, CANADA (Headquarters) 85 SPY CT. MARKHAM, ONTARIO L3R 4Z4 CANADA TEL: (416) 475-8500 FAX: (416) 475-4158

Vancouver, BRITISH COLUMBIA 8563 GOVERNMENT ST. BURNABY, B.C. V3N 4S9 TEL: (604) 420-9889 TEL: 1-800-663-8956 FAX: (604) 420-0124



12-5



EUROPEAN SALES OFFICES

CATALYST SEMICONDUCTOR U.K. 1 PECKOVER CT.

MILTON KEYNES BUCKS MK8 9HA ENGLAND

TEL: (0908) 260874 FAX: (0908) 561233 INTL TEL: 44.908.260874

GREAT HOLM

EUROPEAN OFFICE

AUSTRIA:

ING. E. STEINER HUMMELGASSE 14 A-1130 VIENNA AUSTRIA TEL: (0222) 827474 FAX: (0222) 8285617

BELGIUM:

BETEA SA/NV LEUVENSESTEENWEG 31 B-1940 ST.STEVENS-WOLUWE BELGIUM TEL: (02) 725-1080 FAX: (02) 725-1619

DENMARK:

DELCO A.S. HEJREVANG 13 DK-3450 ALLERØD DENMARK TEL: (042) 277733 FAX: (042) 277770

FINLAND:

YLEISELEKTRONIIKKA OY LUOMANNOTKO 6 SF-0200 ESPOO FINLAND TEL: (90) 452 1255 FAX: (90) 428 932

FRANCE:

NEWTEK 8 RUE DE L'ESTEREL SILIC 583 94663 RUNGIS CEDEX FRANCE TEL: (1) 4687-2200 FAX: (1) 4687-8049 GERMANY: TEKELEC AIRTRONIC GmbH KAPUZINERSTRASSE 9 8000 MUNICH 2 WEST GERMANY TEL: (089) 51640 FAX: (089) 516410

ISRAEL: ADVANCED SEMICONDUCTOR TECHNOLOGY LTD. 47/9 GOLOMB ST. HERZLIA, 46305 ISRAEL

TEL: (052) 583355

FAX: (052) 85525

ITALY:

SILVERSTAR LTD. S.P.A. VIA DEI GRACCHI 20 20146 MILAN, ITALY TEL: (02) 4996 FAX: (02) 435594

NETHERLANDS: TEKELEC AIRTRONIC B.V. P.O. BOX 63 2700 AB ZOETERMEER NETHERLANDS TEL: (079) 310100 FAX: (079) 417504

NORWAY:

HENACO A.S. TRONDHEIMSVEIEN 436 P.O. BOX 126 KALDBAKKEN N-0902 OSLO 9 NORWAY TEL: (02) 162110 FAX: (02) 257780 SPAIN: ATD ELECTRONICA PLAZA CIUDAD DE VIENA 6 28040 MADRID SPAIN TEL: (1) 234-4000

FAX: (1) 234-7663

SWEDEN: SATTCO AB DALVAGEN 10 S-171 36 SOLNA STOCKHOLM, SWEDEN TEL: (08) 734-0040 FAX: (08) 734-9155

SWITZERLAND:

DATACOMP A.G. SILBERNSTRASSE 10 CH-8953 DIETIKON SWITZERLAND TEL: (01) 740 5140 FAX: (01) 7413423

UNITED KINGDOM: MICROPROCESSOR & MEMORY DISTRIBUTION, LTD. 3 BENNET COURT BENNET ROAD READING BERKSHIRE RG2 0QX ENGLAND TEL: (0734) 313232 FAX: (0734) 313255

FAR EAST SALES OFFICES



JAPAN:

MARUBUN CORPORATION

8-1, NIHOMBASHI ODEMMA-CHO CHUO-KU, TOKYO 103 JAPAN TEL: (03) 639-9851 FAX: (03) 661-7433

SINGAPORE:

MARUBUN ELECTRONICS (S) PTE LTD 16 RAFFLES QUAY #35-03 HONG LEONG BUILDING SINGAPORE 0104 TEL: (65) 223 8855 FAX: (65) 224-2474

HONG KONG:


DRACO INTERNATIONAL LTD. RM. 3903, WINDSOR HOUSE 311 GLOUCESTER RD. CAUSEWAY BAY HONG KONG TEL: (852) 5-762892 FAX: (852) 5-768652

KOREA:

ENC KOREA C.P.O. BOX 1294 SEOUL, 137-071 KOREA 1602-4, SHUCHO-DONG SHUCHO-KU, SEOUL KOREA TEL: (822) 587-5724 FAX: (822) 585-1519

12-7





The device used in the example above is a CAT28C64API-20 (Plastic DIP, Industrial temperature, 200ns access time).

High Endurance Device: minimum 100,000 write/erase cycles and 100 year data retention.



LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Catalyst Semiconductor's products are not authorized for use as critical components in life support devices or systems.

- Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



Devices sold by Catalyst Semiconductor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Catalyst Semiconductor, Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement.

Catalyst Semiconductor, Inc. makes no warranty of merchantability or fitness for any purpose. Catalyst Semiconductor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice. Catalyst Semiconductor, Inc. assumes no responsibility for the use of any circuitry other that circuitry embodied in a Catalyst Semiconductor, Inc. product. No other circuits, patents or licenses are implied.



