
7

The Am8052 CRT Controller

Technical Manual





Advanced Micro Devices

Am8052 Alphanumeric CRT Controller

Technical Manual

© 1986 Advanced Micro Devices, Inc.

Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics. The company assumes no responsibility for the use of any circuits described herein.

> 901 Thompson Place, P.O. Box 3453, Sunnyvale, California 94088 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

Author	:	Jürgen Stelbrink)	
Contributors	:	Ka Wai Leung		Ch.3
		Olivier Garbe		Ch. 5.1; 5.2
Sec. Sec. Sec.		Robert Earley		Ch. 5.3
		Mark Young		Ch. 6.3
		Joe Brcich		Ch. 6.5
		Hans Joachim Rühl		Ch. 6.6

Copyeditor : Harry Lau

Table of Contents

								÷	
1.	CRT	SPLAY PRODUCTS							1-1
-									
	1.0	Introduction		•••	·		· · ·		1-1
	1.1	Alphanumeric Displa	y Produc	cts					1-1
	1.2	Advanced Display Fea	atures						1-2
		Linked-List Data Strug	cture						1-2
		Windows							1-4
		Virtual Windows or Sp	olit Screer	าร					1-4
		Smooth-Scrolling							1-4
		Attributes							1-5
		Proportional Spacing							1-7
		Cursors							1-7
		Host Bus Interface	•••					•••	1-8
2.	Am80	52 ARCHITECTURE							2-1
	· ·	0							
	2.1	Overview	•••		•••	•••	•••		2-1
	2.2	Interface Signals	•••	•••	•••		•••	•••	2-2
	2.3	Register Descriptions			•••	•••	•••		2-6
		CRTC Slave Transfer	S		•••				2-6
		Register Test		··· .	•••		···· ′	•••	2-7
	_	Video Timing Prograr	nming Ex	ample	•••		••• 1		2-21
	2.4	DMA Operations	•••		•••				2-23
		DMA Signals and Pro	tocol	•••	•••				2-23
		Buffering /BRQ	•••			•••			2-25
		DMA Transfer Operat		•••	•••	•••	•••		2-26
		DMA Read and Write	Operatio	ns			•••		2-26
		Wait Operation	•••					2	2-27
•		Idle DMA Cycles	•••					2	2-27
		DMA Burst Control					••••	2	2-28
	2.5	Row Management Un	it Operat	tions				2	2-28
		Background Informat	ion Mana	gement				2	2-29
		Window Information	Managem	nent				2	2-35
	2.6	Attributes			·			2	2-36
	2.6.1	Character Attributes						:	2-40
	2.6.2	Field Attributes						2	2-42
	2.6.3	Row Attributes							2-42
	2.6.4	Frame Attributes						:	2-42
	2.6.5	Cursor Display							2-42
•	2.6.6	Fill Code Attributes	•••						2-43
	2.7	Interrupt Operations							2-44
	2.8	Smooth Scroll Mecha	nisms						2-46
	2.9	Synchronization							2-50
	2.10	RFI and Interface Vid	eo			·			2-51
	_								·
3.	Am80	52 SOFTWARE COOK	BOOK		····	·	•••		3-1
	3.1	Introduction							3-1
	3.1	Register Initialization	•••	•••			•••	•••	3-1
	0.2	•		•••	•••	•••	•••	••••	3-1
		Mode Register 1	•••	•••		•••		•••	3-1
		Mode Register 2		•••	•••	•••	•••	•••	0-1

, i

{.

	Attribute Port Enable Register						3-1	
1	Attribute Redefinition Register			•			3-2	
	Top of Page Hard Register						3-2	
			•••	•••	•••		3-2	
1 7	Top of Window Hard Register	•••			•••	•••		
× .	Top of Page Soft Register	•••	•••	•••		•••	3-2	
	Top of Window Soft Register	·			•••		3-2	
	Attribute Flag Register		•••				3-2	
	Burst Register						3-2	
	Vertical Interrupt Row Registe	ər					3-2	
	Timing Register					•••	3-2	
3.3	Background and Window tex	rt					3-2	
•.•	Main Definition Block and Wir		nition F		· ·		3-2	
1. L	Main Definition Block					·	3-2 .	
	Window Definition Block		•••	•••			3-3	
	Background Row Control Block	 ok opd	•••		•••		3-3	
	Window Row Control Block			•••	•••		3-3	
	Background Row Redefinition		d					
	Window Row Redefinition Blo	ock	•••		•••	· • • •	3-4	
3.4	Background and Windows			•••		•••	3-4	
	Non-aligned Windows						3-5	
	Background/Window Strateg	ies					3-6	
3.5	Attributes						3-6	
	Attribute Invoking						3-9	
	Latched and Unlatched Attrib	utoe					3-10	
			•••		•••	•••	3-10	
26	1. b		•••	•••	•••	•••		
3.6	Vertical Smooth Scroll	•••	*	•••		, ••••	3-10	
	Smooth Scrolling Up and Dov	vn		•••		•••	3-11	
	Background and Window Sm	ootn-scro	11	•••	•••	•••	3-11	
×	Polling		•••	• •••			3-11	
	Non-Vectored Interrupt	` 	•••	•••	•••		3-11	
· ·	Vectored Interrupt			•••			3-11	
3.7	Editing the Linked List	·	•••				3-11	
	Row Control Block Memory						3-12	
	Row Insertion					••••	3-13	
	Row Deletion				•	` •••	3-13	
	Character Code and Attribute						3-13	
					••••		0 , 10	
	O SYSTEM APPLICATIONS				1 		4-1	
4. 1102			•••	•••	•••			
4.0	Introduction					1.1	4-1	
			•••			•••	1	
4.1	Typical Applications	••••	•••			•••	4-1	
4.2	Multiplexing the Data Inputs	;	••••		••••	•••	4-1	
4.3	Character Pipelining		•••				4-4	
4.4							4-4	
	Character/System Clock Syr	ichroniza	ation		•••	•••		
4.5	Crystal Oscillator Layout	ichroniza	ation 	 	 		4-6	
							4-6 4-7	
4.5	Crystal Oscillator Layout	•••						
4.5 4.6	Crystal Oscillator Layout Half Dot Shift	•••	•••					,
4.5 4.6	Crystal Oscillator Layout	•••					4-7	,
4.5 4.6 5. GEN	Crystal Oscillator Layout Half Dot Shift ERAL APPLICATIONS	···· ·	•••				4-7	,
4.5 4.6	Crystal Oscillator Layout Half Dot Shift ERAL APPLICATIONS Loadable Character Font Ge	···· ·	•••				4-7 5-1	,
4.5 4.6 5. GEN 5.1	Crystal Oscillator Layout Half Dot Shift ERAL APPLICATIONS Loadable Character Font Ge for an Am8052 System	···· ·	•••		••• ••• •••	•••• •••• ••• •••	4-7 5-1 5-1	,
4.5 4.6 5. GEN 5.1 5.2	Crystal Oscillator Layout Half Dot Shift ERAL APPLICATIONS Loadable Character Font Ge for an Am8052 System Horizontal Smooth Scroll	 enerator 	•••			···· ,	4-7 5-1 5-1 5-5	,
4.5 4.6 5. GEN 5.1	Crystal Oscillator Layout Half Dot Shift ERAL APPLICATIONS Loadable Character Font Ge for an Am8052 System	 enerator 	•••		••• ••• •••	•••• •••• ••• •••	4-7 5-1 5-1	
4.5 4.6 5. GEN 5.1 5.2 5.3	Crystal Oscillator Layout Half Dot Shift ERAL APPLICATIONS Loadable Character Font Ge for an Am8052 System Horizontal Smooth Scroll Bit-Mapped Graphics with A	 enerator 	•••		••• ••• •••	···· ,	4-7 5-1 5-5 5-5 5-8	
4.5 4.6 5. GEN 5.1 5.2 5.3	Crystal Oscillator Layout Half Dot Shift ERAL APPLICATIONS Loadable Character Font Ge for an Am8052 System Horizontal Smooth Scroll	 enerator 	•••		••• ••• •••	···· ,	4-7 5-1 5-1 5-5	
4.5 4.6 5. GEN 5.1 5.2 5.3 6. Am8	Crystal Oscillator Layout Half Dot Shift ERAL APPLICATIONS Loadable Character Font Ge for an Am8052 System Horizontal Smooth Scroll Bit-Mapped Graphics with A 052 BUS INTERFACE GUIDE	 enerator 	•••		···· ··· ··· ··· ···	···· ,	4-7 5-1 5-5 5-8 6-1	
4.5 4.6 5. GEN 5.1 5.2 5.3	Crystal Oscillator Layout Half Dot Shift ERAL APPLICATIONS Loadable Character Font Ge for an Am8052 System Horizontal Smooth Scroll Bit-Mapped Graphics with A 052 BUS INTERFACE GUIDE Introduction	 enerator 	•••		···· ··· ··· ··· ···	···· ,	4-7 5-1 5-5 5-8 6-1 6-1	
4.5 4.6 5. GEN 5.1 5.2 5.3 6. Am8	Crystal Oscillator Layout Half Dot Shift ERAL APPLICATIONS Loadable Character Font Ge for an Am8052 System Horizontal Smooth Scroll Bit-Mapped Graphics with A 052 BUS INTERFACE GUIDE Introduction Performance Decisions	 enerator \m8052					4-7 5-1 5-5 5-8 6-1 6-1 6-1	
4.5 4.6 5. GEN 5.1 5.2 5.3 6. Am8 6.0	Crystal Oscillator Layout Half Dot Shift ERAL APPLICATIONS Loadable Character Font Ge for an Am8052 System Horizontal Smooth Scroll Bit-Mapped Graphics with A 052 BUS INTERFACE GUIDE Introduction Performance Decisions Single/Dual Bus Architecture	 enerator \m8052					4-7 5-1 5-5 5-8 6-1 6-1	
4.5 4.6 5. GEN 5.1 5.2 5.3 6. Am8 6.0	Crystal Oscillator Layout Half Dot Shift ERAL APPLICATIONS Loadable Character Font Ge for an Am8052 System Horizontal Smooth Scroll Bit-Mapped Graphics with A 052 BUS INTERFACE GUIDE Introduction Performance Decisions	 enerator \m8052	····				4-7 5-1 5-5 5-8 6-1 6-1 6-1	

ii

				1					
		Wait States					•••	6	-2
		DMA Burst Length	· · ·					6	-2
		Full/Reduced Attribute	Fetches			•			-4
	6.2	General System Bus				•••	•••	•	
	0.2	•		on mints		•••	•••		-4
		Upper Address Writes	6	•••	•••	•••	•••	6	-4
			•••	•••				6	-4
		Clock Input Requirem	ents					6	-5
		Interrupt Acknowledg		•					-5
`		Wait Synchronization				•••	•••		-
					•••	•••	•••		6-5
,		Bus Turn-around		•••		•••	•••	6	6-5
	6.3	Am8052 and an 8-bit I	Micropro	cessor I	nterface			6	6-6
	6.4	Am8052 and 8086 Inte	erface in	MIN Mod	de			6-'	14
	6.5	Am8052 and 68000 Int	terface					6-'	
	6.6	Am8052 and 80188 In		vith	•••	•••	•••		10
	•.•	Dual Bus Architecture						•	
		Dual Dus Architecture	2	•••	•••	•••	•••	6-'	19
_								•	
7.		COST SMART TERMIN	AL DEM	O SYST	EM			7	' -1
	7.1	Introduction						7	'-1
	7.2	Demo Set-Up	··· ′						<u>-1</u>
	7.3	Building Procedure				•••	•••	-	
	7.4	Hardware Description			•••	•••	•••	-	'-2
	7.4				•••	•••	•••		'-2
				•••	•••		•••	7	' -3
			•••				•••	7	′-5
	7.5	USER'S MANUAL FOR	R THE						
		LOW-COST, SMART T	ERMINA	L				7	-7
		Displays							-7
	· ·		· · ·	•••	•••	•••	•••		
			•••	•••	•••	•••	•••		-7
		Normal C0 Control/Ch	aracters		••••	•••	•••	7	-7
		Backspace		•••				7	'-7
		Carriage Return	•••			····		7	-7
		New Line						7	-7
		Escape	,	•••					·-7
		Escape Sequences			•••	•••			-, '-8
		Reset to Initial State		•••	•••		•••		-
				···	•••	•••	•••		'-8
		Control Sequence Inti	oducer	• •	•••		•••	7	'-8
		Extended Control Cha	aracters	•••		•••		7	'-8
		Extended Control Sec	uences					7	'-8
		Cursor Backward		•••					'-8
		Cursor Down							'-8
		Cursor Forward	•••	•••		•••	•••		-
			•••	•••	•••	···	•••		'-8
		Cursor Position	•••		•••	•••	•••	7	'-8
		Cursor Up	•••		•••	•••	•••	7	'-8
		Delete Line	•••				•••	7	' -9
		Erase in Display							′-9
		Even a test test							′-9
		Insert Line			•••	,	•••		-
			••• `	•••		•••	•••		' -9
		Reset Mode	•••	•••	••••	•••	•••		' -9
		Scroll Down	•••	·	•••	•••		7-	10
		Select Graphic Rendi	tion	••• • 2		•••	•••	7-'	10
		Set Mode						7.	
÷		Scroll Right							
			•••				•••		
		Scroll Up				•••	•••	7-	
•		Private Control Seque		•••	•••	•••	•••	7-	
		Character Blink Rate	•••			•••		7-'	11 🕔
		Load Font Cell					•••	7-'	11
		Select Active Display						7-	
		Select Cursor Appear	ance					7.	
		••		•••	···	••••	•••		11 [.]
				•••	•••	•••	•••	7-	
		Select Window Visibil			••• ,			7-	
		 Select Message Visib 	ility	••• *					12

iii

	7.6 L	OW-COST TERMINAL COMPARISONS		••••	 ,	7-12
e	λ.	Appendices				
•	Α.	Mixing Data Paths Expand Options In System Des Mark S. Young and James R. Williamson	ign 		•••	A-1
× *	В.	Chip Set Gives A Smooth Scroll In CRT Displays Steven Dines and Mohammad Maniar	`	••••		B-1
	С.	CRT Controllers Can Enhance Test Display And S Jurgen Stelbrink	implify 	Editing		C-1
	D.	Source Code For The Low-Cost Smart Terminal B	oard	、	••• •	D-1

iv

CHAPTER 1 CRT DISPLAY PRODUCTS

1.0 INTRODUCTION

Raster-scan CRT (Cathode Ray Tube) displays form the principle communication link between computers and users in business, science and educational applications. The trend toward using high-resolution displays to enhance information transfers between man and machine is accelerating.

As CRT terminals become increasingly sophisticated, the designer is faced with many new problems in areas of data manipulation and display. The high-resolution screen necessary to display a full-size typewriter page results in pixel rates exceeding 50 MHz. Additionally, the use of microprocessor technology in modern terminal designs has transferred the editing tasks from the host system to the terminal itself.

CRT terminal designs can be divided into two categories. Alphanumeric terminals are used in office workstations. They incorporate features such as flexible attribute handling, proportional spacing of characters, split-screens or multiple window display, smooth-scrolling of windows, and variable character width and height in full-page. 132x60 screen formats. The video subsystem of a CRT terminal with these sophisticated features can be implemented with as few as three devices. This significantly reduces IC and system development cost and board space without sacrificing performance. The three devices consist of the Am8052 Alphanumeric CRT Controller (CRTC), the Am8152A Video System Controller (VSC), and a character font generator. This subsystem talks to the system bus on one side and generates a high-speed pixel stream on the other. This chip set is subject of this handbook.

Terminals of the second category employ a bitmapped graphic display. The main application area for these terminals are engineering workstations in CAD/CAM systems. In bit-mapped displays, each pixel can be set or reset independently. A graphic controller with a high processing power is needed to update a high-resolution screen containing more than one million pixels in a reasonable time. The Am815x family supports this kind of application.

New designs of high-end alphanumeric CRT systems tend to use bit- mapped displays because

of the flexibility. However, because of the high processing power needed to generate the display and the large display memory storing the bit-map, an alphanumeric terminal based on bit-mapped graphic is more expensive and takes up more board space than a dedicated, alphanumeric CRT subsystem based on the CRT Controller chip set. On the other side, a CRTC-based system can handle limited bit-mapped graphics to display pie charts or bar graphs in business-type applications.

1.1 ALPHANUMERIC DISPLAY PRODUCTS

Figure 1.1 shows a typical proportional-spacing application based on the CRT Controller chip set. The distinctive characteristics of this subsystem are as following:


- Up to 80 MHz video dot rate for high-resolution, flicker-free displays.
- Linked-list display data structure in system memory simplifying text-editing tasks.
- Background or window smooth-scroll capability without external MSI or software overhead.
- User-friendly, 16-bit CPU interface. Compatible with 8086, Z8000, and 68000 CPUs. 16-Mbyte memory addressing capability.

The chip set capabilities are contributed to the CRTC and VSC as described below:

Am8052. The CRT Controller (CRTC), is a general-purpose interface device for raster scan CRT displays. The on-chip DMA controller interprets a linked-list data structure in system memory defining the text displayed on the screen. This simplifies text-editing tasks. It supports attributes such as subscript, superscript, underline, multiple cursors and blinking. User-definable attributes provide flexibility. Windows and background can be smooth- scrolled at user-definable rates.

The CRTC is register-oriented and fully userprogrammable. The frame timing and operating mode are initialized by the host CPU.

Am8152A. The Video System Controller is basically a programmable (2- to 17-bit) shift register.



It serializes the character slices supplied by the character font generator. Attributes such as highlight and reverse video are incorporated in the serial pixel stream put out. The VSC provides two video outputs: a two-bit digital output and a four-level analog (composite) video output. An on-chip, crystal-driven oscillator provides the pixel shift clock (dot clock), the character clock, and the system clock.

1.2 ADVANCED DISPLAY FEATURES

State-of-the-art, letter-quality printers support fancy text display features such as proportional spacing with block justification and double print. Workstations for word processing should be able to display edited text on the screen that looks like the print-out of these letter-quality printers, in order to make the word processing task more ergonomical for the operator. For example, it is intolerable that some workstations display the beginning and end of an underline with a special character sequence instead of simply underlining the string. Additionally, it should support features like highlighting, which is equivalent to double print in case of a printer, blinking of characters and multiple cursors to emphasize parts of the text.

Vertical smooth-scroll will become a standard feature of future designs. Smooth-scrolling is much more ergonomical for the user. Also helpful are windows (overlaid on the displayed page) to provide temporary information about issued commands.

Additionally, a CRT controller should supply a display data structure organized as a linked-list in

system memory. However, the editing response time is shorter compared to a system using linear data structures.


The features expected of a state-of-the-art CRT controller will now be discussed in more detail. The CRT controller chip set implements all these features in silicon.

Linked-List Data Structure

In standard CRT subsystems the display data is organized as contiguous memory blocks. These blocks are associated with video frames and stored in special memory called video refresh memory. When editing tasks like character or line insertion or deletion are to be executed, the CPU has to move blocks of the display data. This timeconsuming operation slows down the editing process.

Text editing becomes much more elegant and faster when operating on a linked-list data structure where the display data is organized in small strings, usually rows, glued together by pointers (Figures 1.2, 1.3). The advantage of the linked-list data structure becomes obvious when looking at the execution speed of editing tasks. A line can be inserted or deleted by modifying one pointer instead of moving half the screen down, thereby increasing the execution speed significantly. Pages can be swapped simply by altering one pointer.

The linked-list data structure has a second advantage: If the display data is stored in the main system memory the CRT controller can directly fetch the data from the list the word processor is



operating on. This eliminates the need of setting up a special list of display data.

In an Am8052-based video system, the display data is stored in system memory and is easily accessible by the host CPU when executing displayediting tasks. The display data consisting of characters and their attributes is grouped into strings called segments. One or more segments build up a row. These segments are tied together by a linear list of pointers containing in Row Control Blocks. Each Row Control Block holds all information relevant to describe an entire character row on the screen. Row Control Blocks again are chained via pointers; each block points to its successor.

One block located at the top of the linked-list defines screen attributes such as cursor type, blink rate, and positioning. This Main Definition Block is pointed to by a pointer stored inside the CRTC.

The CRTC interprets the linked-list and transfers the character code strings and attributes sequentially to the character font generator. The character slice output of the character font generator is then serialized by the companion part of the Am8052, the Video System Controller (VSC), and sent to the monitor.

Windows

Windows are text blocks overlaying the background to provide temporary information for the viewer. Windows can be displayed or removed without corrupting the background. Windows are defined by a linked-list data structure similar to the background data structure. The Am8052 can support any number of windows as long as they are vertically separated by at least two character rows. Any number of windows or the background may be scrolled.

The Top of Window register inside the Am8052 points to the beginning of the window linked-list, the Window Definition Block for the top-most window. The Window Definition logically is similar to the Main Definition Block of the background; it contains the general characteristics of this particular window (for example, size and positioning).

Each Window Definition Block links to the next Window Definition Block. Window Definition Blocks need to be arranged in the sequence the windows are supposed to appear on the display (the topmost window first, the bottom window last).

The Window Row Control Block pointer located in the Window Definition Block links to the first Window Row Control Block which is similar to the background Row Control Block. The row segmentation feature is also available for windows.

Virtual Windows or Split Screens

Although the rules of window positioning do not permit overlapping or adjacent windows, the background and window data structures can be used to implement virtual horizontally or vertically aligned windows. This can be best described using the illustration in Figure 1.4. This sample display consists of two rows with each two segments: "ONE" and "TWO," "THREE" and "FOUR." The user wishes to be able to scroll any of these segments at a given time. The window positioning rules do not permit assignment of all four segments can be dynamically assigned to be a window; anyone of these windows can be scrolled independently from the other three. This gives the viewer the illusion of aligned windows.


Smooth-Scrolling

Vertical smooth-scrolling the gradual is replacement of a character row on a scan line by scan line basis. The visual effect is more evepleasing to the viewer and will become an ergonomical requirement for future terminal designs. The smooth- scroll of the entire screen is a relatively easy task and can be accomplished with a minimum of hardware. However, smooth-scrolling an overlaid window or smooth-scrolling the background when displaying windows is a much more sophisticated task. If a window is smoothscrolled, text seems to appear and disappear within the window while the background stays absolutely stable (Figure 1.5). If, on the other hand, the background is scrolled, then the background text will appear to pass under the window.

Vertical smooth-scrolling of the background or of windows is executed requiring very few interactions of the host CPU. Only when a row is totally scrolled in or out does the CRTC interrupt the CPU to relink the data structure. The scroll rate being programmable covers the range from very low-speed scrolling, where the eye can identify the scan line stepping, to high-speed scrolling, where the text moves too fast to be readable. The medium speed gives the smoothest effect.

Attributes

There are three kinds of attributes which are distinguished by the number of characters to which they correspond. The screen attributes, such as smooth-scroll rate, cursor style, and blink rate, effect the text display of the entire screen. Row



attributes, such as scan line count and character positioning within the character cell, are valid for entire character rows. The third kind of attribute is directly associated with particular characters or character strings. Examples of character attributes are: highlight, underline, blinking; subscript and superscript.

Many CRT controllers treat characters and attributes in the same fashion; they fetch one attribute per character. This straightforward relation is also the easiest to handle by software.

However, the price for this scheme is the increased bus occupancy of the CRT controller to fetch 24 bits per character compared to 8 bits per character in applications requiring no attribute fetches at all. Especially in high-end alphanumeric applications asking for maximum system performance, the system designer's goal is to keep bus occupancy as low as possible. This application asks for a more flexible and less bus time consuming attribute architecture.

Characters are typically uncorrelated along a


character string. Attributes, on the other hand, are highly correlated; features such as reverse video affect a character string rather than individual characters. For this reason, a flexible correspondence between characters and attributes can save memory space and can reduce the bus occupancy.

In demand attribute mode, an attribute is loaded only if the attribute characteristics should be changed. A flag is inserted in the character list to instruct the CRT controller to fetch a new attribute word. This attribute word may apply either to the next character (unlatched attribute) or to all following characters not invoking attributes (latched attribute). This flag could either be a specific character which is not displayed on the screen or it could be any bit of the character code (usually the most significant bit). The first option allows a 255-character set with the trade-off that a flag character has to be inserted when the attribute characteristics are to be changed. The second option does not require this character string modification, but it halves the available character set (128 character codes).

The CRTC has been designed to allow a great versatility in attribute options. Ten attribute bits are predefined, four attribute bits are user-definable. If the number of user-definable attributes is not sufficient to satisfy the specific requirements of the application any predefined attributes may be redefined to increase the set of user-definable attributes. The predefined attributes are listed below:

Highlight. It causes the VSC to switch to the highest intensity level when displaying the characters.

Reverse. The color of the background and the foreground are exchanged. If the normal character



appears white on a black background the reversed character will appear black on a white background.

Superscript. The character is shifted up a defined number of scan lines.

Subscript. The character is shifted down a defined number of scan lines.

Underline. The character is underlined, the position of the underline is programmable.

Strike Through. The affected character is struck through; sometimes this attribute is called shifted underline.

Blink. The affected character blinks at a programmable rate and duty cycle.


The internal processing of the attribute bits superscript and subscript may be disabled to access a special character font generator for displaying smaller subscript or superscript characters. The two attributes listed below cannot be redefined as user-definable attribute bits, since they do not correspond to an attribute port pin; they effect only the internal attribute processing.

Ignore. The character is not loaded into the line buffer, a character can be erased by setting this bit.

Latched. This attribute word applies to all following characters; it gets latched in the CRTC.

Proportional Spacing

Proportional spacing has become a standard feature of higher performance, letter-quality printers. In order to display a text on the screen similar to the printed text on paper, the CRT system should be



DÓWN

05098B 1-5

Figure 1-5 Smooth Scrolling

able to support proportional spacing.

Proportional spacing means that narrow characters such as "i" use less space in a character row than wider characters such as "W" (Figure 1.6). The screen is no longer divided into a raster of character fields. The number of characters which can be put into one line becomes a function of the characters itself. Summarized, it provides a typeset look of the text.

Text right-justification in proportional-spacing applications requires a user-definable number of blank pixels to be tailored to characters to get a straight right border of the text (Figure 1.7). Trailing blanks allow lines to be stretched smoothly and unnoticeably.

In proportional-spacing applications, the character font generator also stores, in parallel to the character font, the width of the individual character and passes this 4-bit value (2...17 pixels) to the Video System Controller which uses it to determine the divide ratio for the character clock. The character clock is modulated along the width of the characters in the string.


The system clock times the DMA transfers when the CRTC is bus master. In proportional-spacing applications, this clock is also used to determine the screen timing (screen blanking, horizontal and vertical sync timing), because the character clock rate no longer provides a constant clock for the counters.

Both the character and the system clock are divided from the dot clock. A crystal directly connected to the VSC controls the dot clock frequency. Internal PLL logic multiplies the crystal frequency by five to generate the dot clock. This allows the designer to use inexpensive crystals oscillating in fundamental mode even when generating dot clocks of 80 MHz.

Cursors

The Am8052 supports two kinds of cursors. The X-Y cursor appears on a programmable X-Y coordinate. This cursor is tied to this position on the screen. When a scroll occurs the cursor will still appear on the same location, but will apply to a new character. The second cursor type is specified via the character attribute word. The cursor is attached to a particular character and will move with the character when the text is scrolled. Due to the way the two cursors are specified, a screen may have only one X-Y cursor (the Main Definition Block can stree only one pair of coordinates) and as many attribute cursors as there characters on the screen.

The cursor style is very flexible. Examples of cursor styles are as follows:



05098B 1-6

05098B 1-7



Figure 1-7 Trailing Blanks

- Static or blinking underline
- Blinking by switching between normal display and blank
- Blinking by switching between normal display and reverse
- Reverse character

The X-Y cursor and the attribute cursor may have different styles to be able to distinguish them. For example, the X-Y cursor may be a blinking underline whereas the attribute cursor may reverse the character.

Host Bus Interface

The CRTC can easily be interfaced to most 16-bit system buses. In slave mode the CPU initializes the CRTC by programming the registers for the timing parameters. After being activated, the CRTC tries to gain the bus mastership to fill the line buffers and then starts displaying. The CRTC bus interface supports 24-bit linear address buses (68000, 8086) and 23-bit segmented address buses (Z8000).

CHAPTER 2

Am8052 ARCHITECTURE

2.1. OVERVIEW

The Am8052 can be used together with the Am8152A Video System Controller, which is specially designed to complement the Am8052 and enhance its displaying capabilities.

The Am8052, after initialization by the host processor, acts as a stand-alone device in the following manner:

- It fetches the data to be displayed from the main memory using its internal DMA controller.
- It manipulates the displayable character codes along with their attributes.
- It provides all the timing signals to synchronize beam-scanning with the character-pixel stream.
- It provides useful features such as size-programmable windows and vertical smooth-scroll.

The Am8052 is a real-time raster scan display controller that keeps track of updating the display screen on a character-row basis by toggling its internal row-buffers; one being displayed by the Display Control Unit while the other two are loaded through the DMA interface under control of the Row Management Unit.

All the above operations are synchronized by the Video Timing Control Unit and initialized by the host processor through bus interface logic. The Am8052 block diagram (Figure 2.1) shows the functional units and how they interface with each other.

Following reset, the Am8052 remains in Slave Mode and waits for the host processor to initialize the timing and control registers. It also waits for the host CPU to load a single register address, pointing to the start of the display data list in the host memory.

While in the idle state, the device holds both HSYNC and VSYNC signals inactive (LOW) to prevent undefined synchronization to the CRT which might damage high bandwidth tubes. It also holds the Blank signal active to inhibit the CRT beam.

Once the device has been initialized, and upon a command from the CPU, the DMA enters a bus

request sequence to update the three internal row buffers whenever possible. A row buffer cannot be loaded at the same time that it is being displayed.

The Row Management Unit governs the loading of the characters to be displayed, as well as their attributes (whenever they are invoked), into the row buffers. This logic also updates the Display Control Registers (not accessible to the user), on a row by row basis, as specified by the Row Definition Blocks located in main memory.

With the beginning of Vertical Blank (VBLANK going High), the Am8052 terminates any processes/active from the current frame, and starts loading the information defining the next frame. It takes the Top Of Page Pointer stored in an internal register, and begins loading the Main Definition Block, the Window Definition Block (if present) and the first Row Control Block including character and attribute strings. By the end of vertical blank (VBLANK going Low) the Am8052 must have the first internal row buffer filled to ensure a flicker-free screen.

The Display Control Unit combines the character stream from one of the three row buffers with the row- or character-dependent display characteristics of these characters. As a result, the Display Control Unit provides, on R0-R4, the scan line address of the one currently being displayed, and outputs the sequence of character codes contained in this row, on CC0-CC7. These two values form the address sent to the Character Font Generator. The character code (most significant part of the address) points to the matrix of pixels synthesizing the character on the screen, while the scan line number (least significant part of the address) indicates which line of the matrix is to be displayed on the screen. The Character Font Generator provides the resultant line of pixels, which subsequently is serialized by the Video System Controller and processed according to the various attributes.

2.2. INTERFACE SIGNALS

With the exception of $CLK1_1$ and CLK_2 inputs, all inputs and outputs of the CRTC are TTL-compatible. Figure 2.2 shows the device pin-out.

V_{SS1}, V_{SS2} (Ground) V_{CC1}, V_{CC2} (+5V Power Supply) (For tolerance specification, refer to the DC characteristics)

CLK₁ (System Clock, Input)

The system clock controls the DMA and peripheral portion of the CRTC and times all memory accesses. It requires a timing duty cycle of about 50% at its highest frequency and is driven by an external timing source, usually the system/CPU clock. In proportional spacing applications, where the character clock (CLK_2) is variable, the system clock should be used to time the horizontal and vertical sync rates. CLK_1 is not TTL-compatible (for specifications refer to the DC characteristics). Figure 2.3 shows a CLK_1/CLK_2 driver generating a clock signal with the required High and Low levels.


CLK₂ (Character Clock, Input)

The character clock times the Character Code and

Attribute outputs of the CRTC. In applications not using proportional spacing, CLK_2 is fixed in frequency and can, therefore, time horizontal and vertical sync (HSYNC and VSYNC). This allows CLK_1 , the system clock, to be unrelated and asynchronous to the display timing. CLK_2 is not TTL-compatible.

AD₀-AD₁₅ (Address/DataBus, Input/Output)

The Address/Data Bus is a time-multiplexed, bidirectional, active-High, three-state bus. The presence of addresses is indicated by Address Strobe (AS); presence of data is indicated by Data Strobe (DS). When the CRTC is in control of the system bus (Bus Master), it dominates the AD Bus. When the CRTC is idle (Bus Slave), the CPU or other external devices can control the AD Bus and may use it to access the internal registers of the CRTC. In upper address update cycles (Bus Master Write) the CRTC strobes out the new, most sig-



nificant part of the memory address (upper 7 or 8 bits). For both Linear and Segmented Addressing Mode, this address is output on AD_0-AD_7 ; the interrupt vector is also strobed out on AD_0-AD_7 .

AS (Address Strobe, Input/Output, Active Low)

Address Strobe is a bidirectional, three-state signal. In Slave Mode, this input controls the internal transparent latches at the C/\overline{D} and \overline{CS} inputs. In multiplexed address/data bus systems, the rising edge of \overline{AS} latches C/\overline{D} and \overline{CS} . In demultiplexed address/data bus systems, \overline{AS} may be held Low to make the above-mentioned latches transparent.

When the CRTC is the bus master, \overline{AS} is an output indicating a valid address on the AD bus. The address may be latched with the rising edge of \overline{AS} . During Upper Address Update Cycles, \overline{AS} and R/W are both driven Low. Refer to the Section 6 for application hints.

DS (Data Strobe, Input/Output, Active Low)

Data Strobe is a bidirectional, three-state signal. When the CRTC is in the Slave Mode and the host <u>CPU</u> is accessing internal registers of the CRTC, <u>DS</u> is the input timing the transfer. <u>DS</u> may be asynchronous to CLK1. When the CRTC is bus master, <u>DS</u> is an output, timing the Memory Read operation.

CS (Chip Select, Input, Active Low)

The \overline{CS} input is used by the host CPU to access the CRTC's internal registers. \overline{CS} may be latched internally by a transparent latch controlled by the \overline{AS} input.

WAIT (Wait, Input, Active Low)


The \overline{WAIT} input is used to stretch the DS strobe whenever the CRTC accesses slow system memory. The status of the \overline{WAIT} signal is sampled only on the falling edge of CLK₁, in T2 of Bus Master Read Cycles. \overline{WAIT} is ignored during Bus Master Writes or Slave Mode register accesses.

R/W (Read/Write, Input/Output)

Read/Write is a bidirectional, three-state signal. R/\overline{W} indicates the data flow direction for the bus transaction under way, and in Master Mode remains stable for the length of the bus cycle. During Idle DMA Cycles, R/\overline{W} is driven High.

C/D (Command/Data, Input)

In Slave Mode, C/\overline{D} determines whether the host CPU transfers a pointer or data information. In Master Mode, C/\overline{D} is disregarded; C/\overline{D} flows through a transparent latch controlled by AS.



DTEN, DREN (Data Transmit Enable, Data Receive Enable, Open Drain Output)

Data Transmit Enable and Data Receive Enable control external address/data bus transceivers, when required. When DTEN is Low, the transceivers should be driven out from the CRTC onto the bus. When DREN is Low, the transceivers should be driven from the bus into the CRTC. DTEN and DREN are never Low simultaneously.

BRQ (Bus Request, Input/Open Drain Output)

When the CRTC asserts BRQ Low to gain bus mastership, it remains Low until the CRTC has released the bus. A bus release will occur, when the programmed DMA burst length is counted out (see Burst Register programming), when an entire Internal Row Buffer has been filled, or when DMA preemption is being requested (BAI High). This pin is also an input pin which allows the CRTC to sense the BRQ line.

BAI (Bus Acknowledge In, Input)

Bus Acknowledge In is an active-Low input. When the CRTC requires host bus access and has successfully pulled its BRQ pin Low, a BAI Low input flags the CRTC that it can obtain bus mastership. BAI is internally synchronized for two periods of CLK1 to alleviate metastable problems. When the CRTC does not require host bus access, the BAI input ripples to the BAO output.

DMA preemption may be implemented by removing BAI during a DMA burst, forcing the CRTC to finish the current DMA cycle and to release BRQ. If the DMA burst is not completed and no other device requests the bus (BRQ is High), the CRTC reasserts BRQ. The CRTC releases the bus for a minimum of three bus clock (CLK₁) cycles.

BAO (Bus Acknowledge Out, Output, Active Low)


BAO output is forced Inactive High when the CRTC has obtained bus mastership; otherwise, the BAI input ripples out of the CRTC via the BAO output.

INT (Interrupt Request, Output, Open Drain, Active Low)

This line is used to indicate an interrupt request to

06178A-4

	Mode	Description	C/D	R/W	Data Bus	
1	Slave Mode	Pointer Write	н	L	Pointer input	
	Slave Mode	(not defined)	Н	н	(undefined)	
	Slave Mode	Data write	L	Ľ	Data input	
	Slave Mode	Data Read	L	н	Data output	×
	Master Mode	Memory Read	х	н	Data input	
x	Master Mode	Upper addr.update	Х	L	Address output	



the host processor. It is driven Low by the CRTC until an Interrupt Acknowledge is received on the INTACK pin or until the host CPU acknowledges the interrupt by updating Mode Register 2.

INTACK (Interrupt Acknowledge, Input, Active Low)

When this line is driven Low, the CRTC examines its IEI line to determine if it has been granted an acknowledge by the CPU. <u>INTACK</u> must be High for normal operations. If INTACK is kept Low or floating, the CRTC will not respond to any slave accesses nor will it execute DMA transfers.

IEI (Interrupt Enable-In, Input, Active High)

A Low on IEI during Interrupt Acknowledge signifies that a higher priority interrupt on the daisychain is being acknowledged. IEI being High indicates that the CRTC has highest interrupt priority. If the CRTC is not requesting an interrupt, IEI ripples to IEO.

IEO (Interrupt Enable-Out, Output, Active High)

IEO follows IEI during Interrupt Acknowledge if the CRTC has not made an interrupt request. IEO Low disables lower priority devices from issuing interrupt requests. Refer to the Interrupt Section for a detailed description of the interrupt protocol.

HSYNC (Horizontal Sync, Output, Active High)

HSYNC is an active High output which controls the horizontal retrace of the CRT's electron beam. This output is held inactive (LOW) when the CRTC is reset to prevent unknown synchronization of the CRT which might cause damage to high bandwidth tubes.

VSYNC (Vertical Sync, Output, Active High)

VSYNC is an active High output which controls the vertical retrace of the CRT's electron beam. This output is held Low when the CRTC is reset to prevent damage to the CRT.

BLANK (Blank Video, Output, Active High)

BLANK is an active High output. It serves to blank out inactive display areas of the CRT. It is a composite of horizontal and vertical blank. This output is held High when the CRTC is reset.

ESYNC (External Sync, Input, Active High)

This pin is the external synchronization input and should be used exclusively for power line synchronization. The ESYNC input cannot synchronize two video systems since HSYNC is not altered by this signal. This input is enabled by setting the External Sync Enable (ES) bit in Mode Register 1.

RSTT (Test Reset, Input, Active Low)

RSTT resets the horizontal and vertical internal counters, and therefore can be activated to synchronize multiple CRTCs. Whenever RSTT input goes Low, the following takes effect:

- HSYNC Low
- VSYNC Low
- BLANK Hiah
- Mode Register 2: D₀₋₈ reset to "0"
- Horizontal counter reset
- Vertical counter reset

For synchronizing two CRTCs, RSTT should be driven synchronously to the Video Timing Clock $(CLK_1 \text{ or } CLK_2)$.

RST (Reset, Input, Active Low)

A Low on this input for at least 5 clock cycles is interpreted by the CRTC as a Reset signal. The effect of Reset is to drive all CRTC bus signals into the high-impedance state and initialize Mode Registers 1 and 2. Any Bus Master transaction is terminated and the CRTC will switch to Slave Mode.

CC₀₋₇ (Character Code, Outputs, Active High)

This character port outputs 8 bits of character data stored in the Character Code Section of the row buffer currently being displayed. The character code output can be delayed by 1 or 2 clock periods (CLK_2) in order to allow the attribute bits associated with the particular character code to be masked and decoded and to generate suitable synchronized attribute control (refer to Character Period Skew Programming in Mode Register 1).

R₀₋₄ (Scan Line Address, Outputs, Active High)

These outputs provide the binary address of the character slice being displayed. Usually, R_{0-4} form the least significant address portion of a character font generator. All outputs are High (1F_H) for scan lines outside the range specified by Character Start and End (refer Row Redefinition Block programming).

AP₀₋₁₀ (Attribute Port, Outputs)

These 11 lines output the attribute information associated with the characters. During HSYNC the Row Attribute Word contained in the Row Redefinition Block is output on AP_{0-4} and AP_{6-10} . This word can be stored externally by the falling edge of HSYNC.

CURSOR (Cursor, Output)

This pin is the cursor output indicator. Refer to the Cursor Section for further information.

2.3 REGISTER DESCRIPTIONS

This section provides a brief description of the Command, Status, and Display Timing registers in the CRTC. Each register description includes the register address, the operation of the individual register fields and the state of the register after a reset (hardware or software).

Table 1 is a summary of the CRTC's 22 registers. The registers are addressed by an internal pointer which is 5 bits wide. The pointer is loaded via AD_{0-4} on the external AD bus in Slave Mode write cycles with C/\overline{D} being High.

After power-up, the registers should be initialized in the following sequence:

- Clear the DE bit of Mode Register 1 by hardware reset or by loading the registers
- Initialize all registers starting with Mode Register 2 (except Mode Register 1) with the appropriate values
- Load Mode Register 1, with the DE-bit set, to enable the display
- Load Mode Register 2

Addressing the CRTC with non-specified pointers $(0D-0F_H, 19-1F_H)$ causes no problems. The registers can be loaded using a simple software loop, starting at 00_H and ending at $1F_H$.

Register Addressing

The registers can be accessed only when the CRTC is in the Slave Mode. They are addressed in a two-step sequence, to simplify slave accesses via a demultiplexed address/data bus:

- First load the internal pointer register by asserting CS Low and C/D High to indicate a command-type cycle. The subsequent Data Strobe latches the register address provided by the low part of the address/data bus (AD0–AD4). This latched register address remains valid until a subsequent slave write cycle with C/D High changes it.
- Reaccess the CRTC with CS Low and C/D Low to read or write the register pointed by the latched address. The data is strobed in or out by the DS signal.

The CRTC is in Slave Mode if it has not been granted control of the bus. After the CRTC has asserted \overline{BRQ} , it is remains in Slave Mode until it receives an bus acknowledge (\overline{BAI} Low). The CPU can access the CRTC registers any time; the CRTC places no restrictions on slave accesses.

CRTC Slave Transfers

All slave transfers with the CRTC can be carried out asynchronously with respect to the CRTC CLK₁ input. Only \overline{AS} and \overline{DS} are used to transfer the information.

The slave transaction typically starts with a pointer write, although repetitive accesses to the same CRTC register can be made without any intervening pointer modification. The transaction is timed off the DS signal, since AS may not be present in certain systems. The read transaction commences from the low going edge of DS. The write transaction takes place on the rising edge of DS.

The \overline{AS} input is used to drive a transparent latch on the CRTC, which is used to capture $\overline{C/D}$ and \overline{CS} in a multiplexed address/data system. If the system is demultiplexed, then \overline{AS} should be driven Low when the CRTC is in the Slave Mode. This drives the latch permanently transparent, allowing the

Table 1 Am8052 Registers

Pointer A	ddress (AD4–	AD0)	
HEX	TYPE	ACTIVE BITS	REGISTER NAME
00	R/W	16	Mode 1
01	R/W	16	Mode 2
02	R/W	12	Attribute Enable
03	W	5	Attribute Redifinition
04	R/W	8	Top of page soft (High Order)
05	R/W	16	Top of page soft (Low Order)
06	R/W	8	Top of window soft (High Order
07	R/W	16	Top of window soft (Low Order)
08	W	16	Attribute Flag
09	R/W	8	Top of page hard (High)
0A	R/W	16	Top of page hard (Low)
0B	R/W	8	Top of window hard (High)
0C	R/W	16	Top of window hard (Low)
10	W	16	DMA Burst
11	W	12	*VSYNC Width/Scan Delay
12	W	12	*Vertical Active Lines
13	W	12	*Vertical Total Lines
14	W	16	*HSYNC/VERTINT
15	W	9	*HDRIVE
16	w	9	*H Scan Delay
17	W	10	*H Total Count
18	W	10	*H Total Display

*These registers should be only accessed when display enable ("DE" bit in mode1) is reset, since they control the video timing signals

demultiplexed CS and C/D to pass into the CRTC. When the DS goes Low and a read transaction is in progress, the CRTC drives the read data onto its AD_0 - AD_{15} lines and also drives DTEN Low. This enables any off-chip bus transceivers, allowing the data to be transmitted to the bus master. When the bus master captures the data, it drives the DS signal High. This causes the CRTC to cease driving its AD_0 - AD_{15} lines and also causes DTEN to return High, switching off the bus transceivers.

Register Test 3

When designing register test routine the software designer must consider the following points:

 The Attribute Enable, the Attribute Redefinition, the DMA Burst, and all video timing registers are write only.

- All reserved fields in the registers should be set to zero, however, the state of these fields when reading the programmed value back is undefined. For verification purposes these fields must be masked out (logical AND) before comparing the value read back with the value programmed.
- The TOP hard register and the TOP soft register use the same internal register. Therefore, writing to one register also changes the value of the other register. (The CRTC uses internal flags to differentiate between write accesses to either register).
- If the CRTC is programmed for segmented mode, all upper address registers are loaded via the upper half of the 16-bit address/data bus (for linear mode via the lower half of the address/data bus). However, the value read back appears on the lower half of the address/data bus (for both segmented and linear mode).

Mode Register 1

Mode Register 1 contains display and DMA control bits (Figure 2.4). On reset, all Mode Register 1 bits set to "0".

Video Timing Clock—CLK1/2 (D₁₅)

This bit indicates whether CLK_1 or CLK_2 drives the video timing logic to time the HSYNC (or HDRIVE), VSYNC and BLANK outputs. In non-proportional spacing applications CLK_1 is selected, whereas in proportional spacing applications CLK_2 usually times the sync signal, since the frequency of CLK_2 is modulated by the character width.

- $CLK_{1/2} = 0$: Selects CLK_2 for clocking the sync counters
- $CLK_{1/2} = 1$: Selects CLK_1 for clocking the sync counters

Character Shift—CSHIFT (D₁₄)

This bit affects the relative order assigned to the two bytes (character codes) fetched from memory in a word access (Figure 2.5).

- CSHIFT=0. The LOW byte is displayed first. This mode is compatible with iAPX microprocessors.
- CSHIFT=1 The HIGH byte is displayed first. This mode is compatible with 68000 microprocessors.

CSHIFT does not affect 16-bit word data, such as addresses, pointers, control information, and attributes.

Invisible Attribute Flag—IAF (D13)

- IAF=0: The character that invoked an attribute is loaded into the row buffer, and subsequently displayed. The character is affected by the attribute word (see option 1 or 2 in Figure 2.39).
- IAF=1: The characters that invoked an attribute are not loaded into the row buffer. The invoked attribute applies to the next character. One character word (two characters) should contain only one Attribute Flag. The second Attribute flag within one character word will be disregarded. If two Attribute Flags are

separated by a word boundary (within two character words), both will be processed.

Screen Width Limit—SLIM (D₁₂)

The SLIM bit controls the number of characters loaded in each row buffer to either 132 or 96. This can reduce bus overhead when the CRTC row length is 96 characters or less. If the CRTC reaches the limit of the row buffer (132 characters), and more characters are requested, the last, 132nd, character is repeated. In the 96-character mode, the CRTC continues with the random data of the row buffers.

- SLIM=0: The row buffer size is set to 132 characters.
- SLIM=1: The row buffer size is set to 96 characters.

Linear/Segmented Mode—L/S (D₁₁)


This bit indicates whether the system/display memory access is accomplished by addressing it in a linear or segmented mode.

- L/S=0: The CRTC is set for segmented addressing. The linked-list address pointers are two words long. Seven bits (D_{8-14}) of the first word define the segment address. The second 16-bit word is the offset address within the segment. Any overflow of the 16-bit offset address does not carry into the upper 7-bit segment address.
- L/S=1: The CRTC is set up for a linear addressing scheme. The most significant byte of the 24-bit linear address is stored in the lower half of the first word (D_{0-7}). The second word holds the remaining 16 bits. Any overflow of the 16-bit offset increments the 8-bit upper address.

During page update cycles the CRTC puts out the upper part of the 23/24-bit address on AD_0-AD_7 . The user may latch the 7/8-bit address (refer to Section 6).


Video Blank—VB (D₁₀)

This bit allows the user to blank the screen while making changes in the displayed text or when switching the context. The linked-list must, however, be valid before VB is reset.



03901A-05

Figure 2-4 Mode Register 1



VB=0: Normal Operation

VB=1: The horizontal and vertical sync circuitry and outputs operate normally and the BLANK output is forced High. DMA operation is suspended--normal operation resumes when VB=0 and the next vertical blanking period occurs.

Do not use Video Blank (VB-bit in Mode Register 1) to blank the display while the linked-list is being modified. Instead, synchronize the CPU to the Am8052 linked-list scanning via Vertical Interrupts ("working on a busy railroad"), or use doublebuffered linked-lists (the Am8052 interprets one while the CPU updates the other).

If Video Blank is used, first switch to a linked-list defining a blank screen, wait until the Am8052 has completely loaded the three top-most rows (all three internal row buffers are filled with blanks), and then set the Video Blank bit in Mode Register 1. This procedure ensures that, when the VB-bit is reset, no random characters are displayed from VB being reset to the beginning of the next frame. During this time interval, the Am8052 will display the contents of the internal row buffers which were preloaded with Blanks. No DMA activity will occur until the beginning of the next frame, when normal operation is resumed.

Character Period Skew—SK₁, SK₂ (D₉, D₈)

The skew bits compensate externally introduced clock skew between, character code, attribute word, and/or video control signals, e.g. pipelined character code path to the Video System Controller (Am8152A) to relax the required access time of the character font generator (see Section 4). The skew bits program various delays in number of character clock cycles applied to the VSYNC, HSYNC, and BLANK signals with respect

to character code output. The attributes and cursor outputs can also be selectively delayed by SK_0 and SK_1 . The following combinations are programmable:

Bit Settings	Signal	Skew	(# of	CLK2	Cycles)
			(·		-,,

SK1	SK0	HSYNC, VSYNC & BLANK		
Ó	0	0	. 0	0
0	1	1	0	0
1	0 -	2	1	0
1	1	1	· 1	0

Horizontal output Select-HOS (D₇)

HOS=0: The HSYNC/HDRIVE output pin outputs the horizontal sync timing as programmed in the HSYNC Register (8-bit counter).

HOS=1: The HSYNC/HDRIVE output pin outputs the horizontal drive timing as programmed in the HDRIVE Register (9-bit counter).

Wait State—WS₂, WS₀ (D₆, D₅)

These bits indicate the number of Wait states inserted for each DMA cycle. These Wait states are in addition to any externally applied Wait states. When the CRTC is in Slave Mode, these bits are ignored.

WS1	WS0	WAIT STATE	
0	· 0	No Wait State	
0	. 1	DS stretched by one clock	
<u>1</u>	0	DS stretched by two clocks	
1	<u>1</u>	Reserved	

Display Hidden—DH (D₄)

Applies only to characters which have the Ignore attribute bit set ("1") in the attribute word associated with this character.

- DH=0: The Ignore attribute is active; characters with the Ignore attribute set ("1") are not loaded into the row- buffer.
- DH=1: Those characters are treated as displayable information (see Section 2.6).

Interlace— I_1 , I_0 (D₃, D₂)

Control the timing of non-interlaced, interlaced, repeat field interface video to support different

CRTs (see Section 2.10).

4	I _O	MODE OF OPERATION	
0	0	Non-Interlaced Video	
0	1	Reserved	
1	0	Repeat Field Interlace (RFI)	
1	1	Interlaced Video	

External Sync Enable—ES (D1)

Enables the ESYNC input for power line synchronization.

- ES=0: ESYNC input is ignored.
- ES=1: A rising edge at the ESYNC input during a vertical-retrace active period (even frame only in interlaced mode) causes the HSYNC output to go (or remain) active for a full horizontal retrace period. The VSYNC active period is stretched, even when register timing signifies an end to vertical retrace, until an ESYNC falling edge occurs.

Display Enable—DE (D₀)

- DE=0: VSYNC, HSYNC outputs are inactive (LOW) and the BLANK output is held active (HIGH). DMA operation is disabled. The DE bit is reset by a hardware reset (RST=Low) or may be reset by the host processor (software reset). DE=0 resets the scroll logic to the non-scrolling state.
- DE=1: The CRTC display operation is enabled. DE can be set only by a host processor access of Mode Register 1. Setting the DE=1 causes the VSYNC, HSYNC, and BLANK outputs to become active and the DMA controller on board the CRTC eventually requests access to the system bus.

Mode Register 2:

Mode Register 2 contains the primary control bits for the interrupt control logic and cursor definition (Figure 2.6).

Upon reset, all Mode Register 2 bits are reset to zero.

Cursor Enable—CUE (D₁₅)

CUE=0: The CRTC does not output any XY cursor information.

CUE=1: The XY Cursor Register is enabled. CRTC outputs cursor at the character position defined by the XY Cursor Register (see Main Definition Block).

Attribute Cursor Mask—ACM₁, ACM₀ (D₁₃, D₁₂) Cursor Mask—XYCM₁, XYCM₂ (D₁₀, D₉)

The cursor mask field $(D_{13}, D_{12}, D_{10}, D_9)$ defines the type of cursor that is generated when a cursor is required. This field is divided into two parts:

D ₁₃	D ₁₂	CURSOR ATTRIBUTE DEFINITION
1	0	Cursor Pin Whole
)	1	Cursor Pin Part
1	0	Underline
1	1	Reverse
D ₁₀	D ₉	XY CURSOR DEFINITION
)	0	Cursor Pin Whole
)	1	Cursor Pin Part
4	0	Underline

"Cursor Pin Whole" means that the cursor signal will appear on the cursor pin for every scan line of that character position (TSLC). CURS and CURE of the Row Redefinition Block are ignored.

"Cursor Pin Part" means that the cursor signal will appear on the cursor pin for those scan lines specified in the Row Redefinition Block (CURS and CURE).

"Underline" (BLOB) means that the cursor signal will appear on the underline pin (AP1) for the scan lines specified in the Row Redefinition Block (CURS and CURE).

"Reverse" (part) means that the cursor signal will appear on the reverse pin (AP5) for the scan lines specified in the Row Redefinition Block (CURS and CURE).

Scroll In Progress—SIP (D₈)

SIP is a status bit that is set/reset by the CRTC smooth scroll control logic.

- SIP=0: The CRTC is not currently scrolling.
- SIP=1: The CRTC is scrolling either window or background.

Disable Lower Chain—DLC (D7)

DLC=0: IEO operates normally.

DLC=1: The Interrupt Enable Out (IEO) output of the device is forced Low, disabling interrupts from all lower priority devices on the daisy-chain.

No Vector-NV (D₆)

- NV=0: The CRTC outputs the interrupt vector programmed in the Main Definition Block. (See the section on Main Definition Block and Interrupt.)
- NV=1: During an Interrupt Acknowledge cycle, the interrupt vector is inhibited. The vector can, therefore, be provided by external hardware if necessary. It has no effect on the setting of the Interrupt Under Service bits.

Interrupt Under Service Vertical Event—IUSV (D₅)

This status bit is automatically set if IPV (Interrupt Pending Vertical Event) is the highest priority interrupt request pending when an Interrupt Acknowledge sequence takes place. It can also be set or cleared directly by CPU command. While the IUSV is set, internal and external daisy-chains prevent the same and lower priority sources of interrupt from requesting interrupts. The IUSV can be cleared to "0" only by CPU command. For details of Interrupt Operation, see Section 2.7.

Interrupt Enable Vertical Event—IEV (D₄)

This bit enables or disables the vertical event interrupt logic.

IEV = 0: The Vertical Interrupt is disabled. The CRTC does not request an interrupt at vertical event nor respond to an interrupt acknowledge.

IEV = 1: The Vertical Interrupt is enabled.

Interrupt Enable (IEV) does not affect the normal operation of Interrupt Pending (IPV) and Interrupt Under Service (IUSV). If IEV disables the interrupt (IEV=0), then setting the Interrupt Pending Bit (IPV) does not activate the Interrupt Request Line. If IEV=0, then a "1" in IUSV affects the interrupt daisy-chain; all lower priority devices are disabled.

Interrupt Pending Vertical Event—IPV (D₃)

IPV is a status bit which, when set to "1," indicates that a vertical event has occurred and CPU service is required. A vertical event occurs when the CRTC internal load row counter matches the VERTINT value loaded in the HSYNC/VERTINT Register. This interrupt provides real-time positional information. This is the lowest priority IP bit in the CRTC. The IPV can be cleared only by a CPU command.

Interrupt Under Service Smooth-Scroll—IUSS (D₂)

Same as vertical event but applies for smoothscroll event.

Interrupt Enable Smooth-Scroll—IES (D1)

This bit enables or disables the smooth-scroll's interrupt logic. Same as vertical event.

Interrupt Pending Smooth-Scroll—IPS (D₀)


IPS is a status bit which, when set, indicates that a smooth-scroll event requires CPU intervention. This is the highest priority IP bit.

Attribute Port Enable Register

Bits D_0 through D_{10} in the Attribute Port Enable allow the corresponding Register attribute information to be output on the matching attribute pin (Figure 2.7). When reset ("0"), the corresponding attribute pin is driven Low. When set, the corresponding pin outputs attribute information. Bits D_3 and D_4 of this word affect the subscript and superscript attribute pin operation. If these bits are enabled for subscript or superscript, the corresponding pins will be active. These attributes are independent of the R₀-R₄ outputs. The user can thus address a separate character font generator for subscript or superscript display, e.g. a smaller font. The CURSOR PIN ENABLE (CPE, D₁₃) bit of this register enables/disables only the cursor pin. When disabled, neither the X-Y cursor nor the attribute cursor is output through the cursor pin (CURSOR=Low).

Attribute Cursor Enable—ACE (D₁₄)

The Attribute Cursor Enable Register enables/ disables the path between attribute cursor and



cursor output pin.

Attribute Redefinition Register

The Attribute Redefinition Register allows the user to redefine some of the internally processed attributes, which can, therefore, be treated as userdefinables (Figure 2.8). A "0" keeps normal attribute operation; a "1" directly outputs the attribute state to its corresponding pin without any internal processing of the attributes.

Top of Page/Top of Window Registers

Figures 2.9 and 2.10 show the format of these registers.

The Top Of Page and Top Of Window Registers point to the Main Definition Block and Window Definition Block respectively; these blocks contain the primary information concerning the background display and the window display.

Two different forms of Top of Page/Window Register writes are available: hard and soft. "Top of Page/Window Soft" is used to trigger the smoothscroll and to interact with the smooth-scroll controller (see section on smooth-scroll). "Top of Page/Window Hard" has no effect on the smoothscroll procedure and should be used for link manipulations that do not involve smooth-scroll. If the Top of Window Register contains "0," no window is displayed on the screen.

Top Of Page/Window Hard and Top Of Page/Window Soft access the same internal register. When loading Top Of Page/Window Hard the information the value gets strobed into the visible register and, in addition, gets immediately transferred to the DMA unit. When loading the Top Of Page/Window Soft register the value gets only loaded into this visible register. The transfer to the DMA unit is delayed until the CRTC re-loads the hard register with the value stored in the soft

register (only for smooth scrolling being activated). This means, that loading the hard register overwrites the contents of the soft register, but loading the soft register does not over-write the contents of the hard register.

Attribute Flag Register

The Attribute Flag Register defines the bit pattern that will invoke an attribute word from the attribute segment (Figure 2.11).


This 16-bit register is divided into two sections, Mask and Value. Each 8-bit character code loaded from memory, is analyzed, to determine whether this character is an attribute invoking character. Any binary group of character can be defined as attribute invoking characters. The analysis is based on a mask operation (using Mask) and a comparison of the remaining pattern with Value. If the remaining pattern and the Value are equal, this character is an attribute word invoking character. In this manner, it is possible to define a group of 1, 2, 4, 8, ..., 256 character codes as attribute invoking character codes.


The attribute fetch mechanism can be completely turned off (0 attribute invoking character codes) by setting the least significant Mask-bit (D8) to "0", and the corresponding value-bit (D₀ to "1", e.g. loading 0001H into the Attribute Flag Register. (This feature is only available on devices with copyright date of 1985 or later).


Mask (7–0) (D₁₅–D₈)

The Mask Register defines which bits of the 8-bit character field will be compared against the Value Register to determine if the character invokes an attribute word. A "0" in bit position N of the mask indicates that character bit N is a "don't care" in the value comparison. A "1" in bit position N of the Mask Register indicates that character bit N should be compared against value bit N.

	Pag	e And Wind	low Registe	ers .		
		# Of Activ	/e Bits	Ad	dress	
	Register	LINEAR	SEG.	BINARY	HEX	TYPE
	Top Of Page Soft (HI)	8	7	00100	04	R/W
	Top Of Page Soft (LO)	16	16	00101	05	R/W
	Top Of Window Soft (HI)	8	7	00110	06	R/W
	Top Of Window Soft (LO)	16	16	00111	07	R/W
	Top Of Page Hard (HI)	· · · 8	7	01001	09	R/W
	Top Of Page Hard (LO)	16	16	01010	0A	R/W
÷	Top Of Window Hard (HI)	8	~ 7	01011	0B	R/W
	Top Of Window Hard (LO)	16	16	01100	0C	R/W









Value (7-0) (D7-D0)

The Value Register holds up to eight bits of information for comparison with the fetched character, to determine if an attribute should be invoked. Note that only those bits of the Value Register which have the corresponding bits of the Mask Register set to "1" are compared against the character code. Value bits with corresponding Mask bits set to "0" should be set also to "0," unless the attribute fetch mechanism is disabled.

Example 1:

All control characters (character code within 00_H and $1F_H$) invoke an attribute. To display these control characters IAF=0; not to display these characters IAF=1 (see Mode Register 1). All control characters are of the form:

Control Characters:	0	0	Ó	x	х	х	х	х	
So the mask is:	1	1	1.	0	0	0	0	0	
and the value is:	0	0	Ó	0	0	0	0	0	

(X is "Don't Care")

So the Attribute Flag Register contents are:

111000000000000 (E000_H).

Example 2

One specific flag $(7F_{H})$ invokes an attribute. In this case, all bits of the character code are compared to the Value.


Flag character:	0	1	1	1	1	1	1	1	(7F _H)	
So the mask is:	1	1	1	1	1	1	1	1		
and the value is:	0	1	1	1	1	1	1	1	(7F _H)	

Hence the Attribute Flag Register contains:

111111110111111(FF7F_H).


Burst Register

The Burst Register (Figure 2.12) specifies the bus occupancy of the CRTC DMA unit. Burst Count determines the maximum burst length in Number




03901A-9

Figure 2-9 Top of Page and Top of Window Pointer Formats with L/S = 0



03901A-10

Figure 2-10 Top of Page and Top of Window Pointer Formats with L/S = 1



of DMA transfer cycles. Burst Space determines the minimum release time between two bursts. This guarantees real-time responses of the CPU to other peripherals. Burst Count and Burst Space must be programmed with reasonable values that allow the CRTC to fetch all data needed for a flickerfree screen.

Burst Space—BS7-0 (D15-D8)

This 8-bit value specifies the number of 15 system clock cycle (CLK_1) periods before another bus request will be issued, after the CRTC has released the bus due to burst count out. If this value is set to "0" the CRTC occupies the bus as long as necessary to accomplish its DMA activity, e.g. fetching all information related to a particular character row. If a DMA burst is interrupted due to DMA preemption or "end of row", the next burst completes the remaining burst count. This means, that the first DMA burst loading a row usually is shorter than programmed.

Burst Count-BC0-7 (D7-D0)

The CRTC executes Burst Count-1 DMA transfer cycles per burst. If BC_{0-7} is set to "0," no DMA activity will occur. If BC_{0-7} is set to "1," the CRTC only requests the bus and after granting the bus, immediately releases the bus, because the first cycle is an Idle DMA Cycle (no bus activity for three clocks). So, the minimum value for normal operation is "2."

Video Timing Registers:

These registers are initialized before setting the DE-bit in Mode Register 1. They hold the parameters needed to generate vertical and horizontal sync and blank (VSYNC, HSYNC, and BLANK). These signals are put out on the likenamed pins of the CRTC and are used by the Am8152A. BLANK combines horizontal and vertical blank (HBLANK and VBLANK).

Horizontal timing parameters are expressed in number of bus or character clock cycles ($CLK_{1/2}$ bit

of Mode Register 1). Vertical timing parameters are expressed in number of scan lines (HSYNC cycles).

HSYNC (8-bit counter) and HDRIVE (9-bit counter) represent two ways of specifying the signal waveform on the HSYNC output pin. With the exception of the width, these two counters are functionally identical.

In the following discussion a frame consists of one field in non-interlaced mode and two fields (even and odd) in RFI and Video Interlace modes. Figures 2.13 and 2.14 show the vertical timing.

Vertical Sync Width/Vertical Scan Delay Register

Figure 2.15 shows the register format.

D ₁₅ -D ₁₂	NOTUSED
D11-D6	VERTICAL SCAN DELAY (VSD)
$D_5 - D_0$	VERTICAL SYNC WIDTH (VSW)
05-00	


Vertical Scan Delay-VSD (D11-D6)


The Vertical Scan Delay field specifies the vertical blank time after the falling edge of VSYNC, thus defining the top border width, or vertical back porch, of the screen. VSD is expressed in scanline units. When in non-interlaced mode, the actual vertical scan delay is equal to VSD + 1 scan lines. When in video interlace mode or Repeat Field Interlace (RFI) mode, the actual vertical scan delay is equal to [(VSD + 1) / 2 lines]. In this case, VSD must be odd.

Vertical Sync Width—VSW (D₅–D₀)

The Vertical Sync Width determines the width of the active-High pulse signal which is sent through VSYNC output to the CRT monitor in order to synchronize it vertically.

VSW is expressed in scan line units. In noninterlaced mode, the actual vertical sync width is





This 12-bit field defines the number of scan lines between the end of a vertical sync pulse and the start of vertical blanking (Figure 2.16).

When in non-interlaced mode, the actual scan-line number between the falling edge of VSYNC and the rising edge of VBLANK is equal to VAL+1. The active video area height on the screen is then (VAL+1) - (VSD+1) = VAL - VSD scan lines.

When in video interlace or RFI mode, the actual scan-line number between VSYNC and VBLANK is equal to [(VAL + 1) / 2]. In this case VAL must be odd. The active video area height on the screen is then given by [(VAL + 1) / 2] - [(VSD + 1) / 2] = [(VAL - VSD) / 2 scan lines]. This is true for the odd and even field.

Vertical Total Lines Register

D₁₅-D₁₂ D₁₁-D₀ NOT USED VERTICAL TOTAL LINES (VTOT)

The Vertical Total Lines Register defines the total number of scan lines per field minus the vertical sync width (Figure 2.17).

In non-interlaced mode, the actual scan line number between VSYNC and next VSYNC is (VTOT + 1).

In interlaced or RFI mode, this timing is [(VTOT+ 1)/2], and VTOT must be even (half scan line between even and odd fields).

Horizontal Sync and Vertical Interrupt Row Register

Figure 2.18 shows the register format.

D ₁₅ D ₈	VERTICAL INTERRUPT ROW (VERTINT)
D7-D0	HORIZONTAL SYNC WIDTH (HSYNC)

Vertical Interrupt Row—VERTINT (D8-D15)

This field determines the row number which, after being completely loaded by DMA, causes an interrupt. If VERTINT is set to "0," the vertical interrupt occurs after the rising edge of VBLANK, before the CRTC starts loading the Main Definition Block. If VERTINT is set to "1" ("n"), the vertical interrupt is generated right after the first (nth) row has been loaded.

1	·	1		i -
	ADDRESS: 100108, 12		` ,	
	D15 D12 D11	D ₀		
· ·		VAL		· · ·
•				03901A-1
	Figure 2-16 Vertical A	ctive Lines Register		
· · ·		n an	. N.	
		•	, <i>1</i>	r
	ADDRESS: 100118, 13	and the second		
а А.	D ₁₅ D ₁₂ D ₁₁	D ₀		
ж. Х	······································			
				03901A-10
N	Figure 2-17 Vertical T	otal Lines Register	•	
			· ·	
,	ADDRESS: 101008, 14	H (WRITE ONLY)		
· · · · ·	D15 D8 I	D7 D0	1	
	VERTINT	HSYNC		
				03901A-20

Horizontal Sync Width—HSYNC (D₀–D₇)

This field determines the width of the horizontal sync (active High) pulse in video clock units (CLK_1 or CLK_2 depending upon $CLK_{1/2}$ bit in Mode Register 1), provided that HSYNC is selected (HOS=0 in Mode Register 1). These pulses are output on the HSYNC pin. The actual width of the signal is HSYNC + 1 clock periods.

Horizontal Drive Register

D ₁₅ –D ₉ Reserved	
D ₈ -D ₀ HORIZONTAL DRIVE (HDRV)	Reserved HORIZONTAL DRIVE (HDRV)

This register determines the width of HSYNC if horizontal drive is selected (HOS=1 in Mode Register 1). The actual width of HSYNC is HDRV + 1 clock periods. This is also an output on the HSYNC pin. (See Figure 2.19.)

Horizontal Scan Delay Register

D ₁₅ -D ₉	Reserved
D8-D0	HORIZONTAL SCAN DELAY (HSD)

The Horizontal Scan Delay Register determines the interval from rising edge of HSYNC to the falling edge of HBLANK, which defines the left border (back porch) on the screen. The actual interval value is HSD + 1 clock periods. (See Figure 2.20.)

Horizontal Total Count Register

D₁₅–D₁₀ Reserved D₉–D₀ HORIZONTAL TOTAL COUNT (HTC)

This register determines the period of the HSYNC waveform. The period is HTC + 1 clock periods. In Interlaced mode, HTC must be even. (See Figure 2.21.)


Horizontal Total Display Register

D ₁₅ -D ₁₀	Reserved
D9-D00	HORIZONTAL TOTAL DISPLAY (HTD)

This register determines the interval from the rising edge of HSYNC to the rising edge of HBLANK. HTD must be odd in interlaced mode. The actual interval value is HTD + 1 clock periods. (See Figure 2.22.)

Video Timing Programming Example

The following example outlines the computation of the display timing parameters for a 30 row by 80 character display, each character embedded in a 8



x 17 (H x V) matrix, with a refresh rate of 50 Hz in non-interlaced mode using a CRT monitor with the following characteristics:

Display Resolution:

Scanning frequency:

Horizontal retrace time: Vertical retrace time: Horizontal SYNC width: 720 pixels horizontal 512 lines vertical 28–36 kHz horizontal 45-65 Hz vertical 6 microseconds 600 microseconds 3 microseconds

Computation:

The appropriate character clock and the timing parameters for the video timing registers must be calculated.

The active display size is given by:

80 characters • 8 pixels/char. Horizontal: = 640 pixels Vertical: 30 rows • 17 scan lines/row

= 510 scan lines

Assuming a 20% blank border vertically, the 510 scan lines occupy 80% of frame time. At a frame rate of 50 Hz, the horizontal frequency can be calculated as:

Total Scan Lines/frame: 510 scan lines / 0.80 = 637 scan lines 637 • 50 Hz = 31.85 kHz

Horizontal Frequency:

Assuming a 20% blank horizontally, the 80

characters occupy 80% of row time. Character clock is therefore 100 times the horizontal frequency (3.185 MHz). Each character occupies 1/100 of the row.

Let us use a more convenient frequency, 3.00 MHz, as character clock and re-calculate the parameters:

Character clock Horizontal frequency Scan line time Frame time Frame rate

3.00 MHz 30 kHz 33.3 microseconds 637 • 33.3 microseconds = 21.2 ms 47 Hz

Now the registers' contents can be calculated:

Mode Register 1

The character clock is 3 MHz; the CLK_{1/2} bit is set to "0" to select CLK2 for the frame timing generation.

With only 80 characters/row, we select "SLIM=1" which reduces the row buffer length to 96 characters.

The monitor accepts an HSYNC signal: "HOS=0"


Non-interlaced made yields in: "I1=0," "I0=0."

External Sync Enable is set to "0," since we do not need to be synchronized to another signal.

Display Enable should be set to "1," once the other registers are set to the proper values.

Vertical sync width: The vertical sync width is equal to the specified horizontal retrace time of the monitor.

VSW + 1 = 600 microseconds VSW + 1 = 600/33.3 = 18 scan lines



VSW = $17_{10} = 11_{H}$

Vertical Total Line Register (VTOT): The number of vertical total lines equals to the number of scan lines (637) minus the Vertical Sync Width (VSW). (see Figure 2.13)

VTOT +1 = 637 - (VSW + 1) = 619 $VTOT = 618_{10} = 26A_{H}$

Vertical Active Line Register

This value is the total scan line number of the screen minus the number of scan lines contained in the bottom border area (10% of the screen height):

 $\begin{array}{rl} {\sf VAL+1} &= 0.9 \cdot ({\sf VTOT+1}) \\ &= 0.9 \cdot 619 = 557 \text{ scan lines} \\ {\sf VAL} &= 556_{10} = 22 {\sf C}_{\sf H} \end{array}$

Vertical Total Line Register:

VTOT + 1 = 637 - (VSW + 1) = 619 $VTOT = 618_{10} = 26AH$

Vertical Sync Width/Vertical Scan Delay Register

Vertical Sync Width (VSW)=11_H (as computed above)

Vertical Scan Delay (VSD): (see Figure 2.13)

VSD + 1 = (VAL + 1) - 510 $VSD = 46_{10} = 2E_{H}$

VSD shifted six bits left to fit the field in the register.

 $VSD_{shift} = B80_{H}$

VSW/VSD Register = $VSD_{shift} + VSW$ = $0B80_{H} + 11_{H} = 0B91_{H}$

Horizontal Sync and Vertical Interrupt Row Register

VERTINT is set to "0" in this example. HSYNC + 1 = 3 microseconds = $3 \cdot 3$ = 9 character clocks HSYNC = $8_{10} = 8_{H}$

Horizontal Drive Register

This is a "don't care" since HOS=0. (HSYNC selected)

Horizontal Scan Delay Register

 $\begin{array}{rl} \text{HSD}+1 &= (\text{HSYNC}+1) + (\text{HSYNC to HBLANK} \\ & \text{delay}) \\ \text{HSD}+1 &= (\text{HSYNC}+1) + [\text{HTC}+1 - (\text{HSYNC}+1) \\ & -\text{number of displayed characters}]/2 \\ \text{HSD}+1 &= (100-9-80)/2+9 = 15 \text{ character} \\ & \text{clocks} \\ \text{HSD} &= 14_{10} = 0\text{E}_{\text{H}} \end{array}$

Horizontal Total Count Register

HTC + 1 = 100 character clocks $HTC = 99_{10} = 63_{H}$

Horizontal Total Display Register:

 $\begin{array}{ll} \text{HTD}+1 &= \text{number of characters displayed} + \\ & (\text{HSD}+1) \\ \text{HTD}+1 &= 80+15 \\ & \text{HTD} &= 94_{10} = 5\text{E}_{\text{H}} \end{array}$

2.4 DMA OPERATIONS


Once the CRTC has been initialized and the various registers programmed to meet the application's needs, the CRTC is responsible for initiating System Bus Requests to fetch Control Data and Display Data from memory and to transfer them into its on-board registers and row buffers, respectively. The CRTC requests the bus after the DE-bit in Mode Register 1 has been set to a "1."

DMA Signals and Protocol

Before the CRTC can perform a DMA operation, it must gain control of the System Bus. The BRQ, BAI and BAO interface pins constitute the basic interface between the CRTC and other devices capable of bus arbitration (e.g. microprocessors and other DMA devices). Whenever the CRTC requests bus control, the operation is executed according to the flowchart in Figure 2.23. The DMA sequence can described as the following:

- 1. If the CRTC needs to perform a DMA access, it triggers the bus request operation.
- First, it checks whether the bus is being used by another peripheral device by polling the BRQ line until it is High. Then, it waits for the CPU to gain bus control. This is indicated through the daisy-chain (BAI=High).

3. At that time the bus is under control of the



CPU, and the CRTC can issue its request by pulling BRQ Low. It also inhibits Bus Acknowledge from propagating to lower priority devices (in the lower part of the daisy-chain) by pulling BAO High; this avoids granting the Bus to lower priority devices which may have issued BRQ at the same time as the CRTC.

- Before initiating any DMA transfer, the CRTC waits for bus request acknowledge from the CPU by polling its BAI input.
- 5. The CRTC now acts as Bus Master and performs the required transfers.
- 6. The CRTC DMA transfer can be temporarily interrupted by removing Bus Acknowledge In (BAI=High)—external bus preemption. The CRTC requires that BAI is active for a minimum of four clocks. If the CRTC is preempted within the first four clocks, the CRTC might not detect the bus acknowledge causing the CRTC to keep waiting for BAI Low. The result is that the bus arbitration locks up. To overcome this lock condition either the minimum width of BAI must be guaranteed or the external arbiter must be able to recover from this lock condition (detect of lock, then temporary release the preempting signal).
- The CRTC terminates the transfer when it has filled the internal row buffers or when the burst count reaches zero. The bus is released (BRQ=High) and bus acknowledge ripples through (BAO=BAI). Then either the CPU or a lower priority device on the daisy chain can gain

control of the bus. <u>The lower priority device</u> might have pulled BRQ Low concurrently with the CRTC and is waiting for BAI=Low to start its activity.


8. The CRTC_DMA transfer is interrupted by removing BAI. The CRTC finishes the current bus cycle and releases the bus for three system clocks (BRQ=High, BAO=BAI). Then it tries to resume DMA activity and continues DMA operations and burst count from where it was interrupted.

Buffering BRQ

When BRQ needs to be buffered (for example, to drive a system backplane), a specific bidirectional interface buffer must be used. Such an interface and its implementation is described below:

Detail "A" in Figure 2.24 shows the BRQ buffer logic. Note that the "buffer" and the "OR gate" are both open <u>collector</u> (OC) devices. When the backplane BRQ is High, and no DMA device requested the bus, then all BAI's and BAO's are High, hence X3 and X2 are High and X1 is driven High.

If device X requests the bus, it locks BAO High and pulls X1 Low to initiate a bus request, which in turn pulls X3 Low since X2 is High (BAO=High). The detail "A" logic is then locked into this state through the open collector buffer, as the CPU and the other detail "A" interfaces on the bus. All these interfaces are locked the same way as the



03901A-26

Figure 2-24 System with Multiple DMA Devices

requesting one. A few cycles later, the CPU acknowledges the bus request by pulling BUSACK Low, the CRTC (device X) then executes its transfers. When the CRTC finishes its transfers, it releases BRQ and relinks its BAI input to BAO output, hence driving BAO Low. The Low propagates through the daisy-chain, and as long as one of the BAO is High, the backplane BRQ line and the devices BRQ signals will be held Low due to detail "A" logic structure.

Once all the BAO's have gone High, the backplane BRQ goes High, and the CPU gains control over the bus.

DMA Transfer Operation

The DMA transfer itself consists of data moves from memory into the CRTC, controlled by the CRTC's DMA unit.

If a control block is fetched, the words loaded are steered toward the internal control registers. If display data (characters or attributes) are fetched from memory, it is steered toward an internal row buffer.

In both cases the CRTC must:

1. Output the address of the data location.

- 2. Sample the WAIT input and stretch the read cycle if needed. WAIT is sampled only at the falling edge of the system clock in T2 of a Bus Master Read cycle.
- 3. Read the data and transfer it to the proper destination (buffer or internal register).


The Am8052 can address up to 16-Mbyte addresses as 256 pages of 64K bytes each. The upper address is updated on a demand basis, as outlined below:

There is a upper address change between the previous fetch cycle and the current one, or this is the first fetch of a new frame. In either case, succeeding read cycles are preceded by a single write cycle to latch the new upper address address. (See Figure 2.25)

There is no upper address change since the previous fetch cycle and it is not the first fetch of a new frame. In this case the succeeding fetches are not preceded by a upper address write cycle. A new burst does not necessarily begin with a page address update.

DMA Read and Write Operations

The start of a DMA cycle is initiated by AS being



driven Low, which indicates a valid address on the AD_0-AD_{15} address/data lines. At that time DTEN is also driven Low and allows the valid address to be buffered on the system bus through external buffers. The valid address may be latched on the system bus on the rising edge of \overline{AS} .

During the first portion of a DMA read cycle with a page change, R/\overline{W} is pulled Low by the CRTC for three complete clock cycles, and the address present on the AD₀-AD₇ bus during T1 is the updated page address which should be latched externally on the rising edge of \overline{AS} . Refer to section 6 on interfacing the upper address latch. The CRTC never outputs an active \overline{DS} during a write cycle. The next three clock cycles represent a normal DMA read cycle.

During T2 the CRTC ceases driving the AD_0 - AD_{15} bus with the address information, and DTEN goes inactive (HIGH). DS is driven Low as an indication to the memory system that it may drive the bus with the read data. Half of a clock cycle later, DREN is driven Low to enable the receiving buffers local to the CRTC.

Data is captured by the CRTC on the falling edge of the T3 clock cycle; then both $\overline{\text{DS}}$ and $\overline{\text{DREN}}$ return High. The system might turn off the data with either $\overline{\text{DS}}$ or $\overline{\text{DREN}}$. In both cases the data hold time required by the CRTC is satisfied.

Wait Operation

During T2 of the read cycle, the WAIT signal is sampled by the falling edge of CLK_1 . If Low, the cycle is stretched by one CLK_1 cycle. However, the WAIT input can be operated as a READY input, by taking Low as the default level. In both cases, the input signal must satisfy the setup and hold time requirements of the CRTC, to avoid metastable conditions (see Section 6).

The CRTC also has a software Wait state capability: zero, one or two wait states can be specified in Mode Register 1 and are automatically inserted in each Bus Master Read cycle independently of the WAIT input line.

When both hardware and software Wait states are requested, they occur consecutively and not concurrently: The hardware Wait States are honored first, immediately followed by software wait states if so programmed.

Idle DMA Cycles

An Idle DMA cycle is a bus cycle (three clocks)

during which the CRTC executes internal operations (e.g., row linkage and window overlay). Since Idle DMA cycles are single bus cycles, the CRTC does not release the bus; otherwise, bus overhead would be increased. The CRTC releases the bus (burst of Idle DMA Cycles) only if a window or the background row needs to be filled with Fill Code characters.

Each DMA burst executes in the following sequence:

- 1. The CRTC asserts BRQ to arbitrate the bus.
- 2. The CRTC waits for BAI to be asserted by the external bus arbiter (usually a CPU).
- BAI is sampled with the next rising edge of CLK₁. If the set-up time (parameter 75) is not satisfied, the CRTC may perhaps not catch BAI with that edge, but definitely catches it with the next edge (metastable conditions cannot occur).
- 4. Then BAI is internally synchronized to T2 of the running state machine. After synchronization the CRTC executes the first DMA cycle, which externally starts on the next T1 state. The time elapsed from receiving BAI is between six and eight clocks depending on when BAI comes relative to the free running internal state machine.

Table of Idle DMA Cycles:

The table below lists conditions were the CRTC inserts Idle DMA cycles (this list might not be complete).

Event	# of Idlé DMA Cycles	
Begining of DMA burst if previous burst		
was preempted or counted out	. 0	
Begining of the first burst of a frame	1	
Begining of first burst for a new row	2	
Loading the Window Definition Block	1	
Loading a Row Redefinition Block	1	
Loading a Window Row Control Block	1	
End of a row (background)	1	
(window)	2	
End of preempted burst	0	
Fill Code segment (segment with character pointer equal zero)	1 1	
Window segment filled with Fill Code	3clks/2char	

DMA Burst Control

During DMA action, the CPU is denied access to the bus and therefore cannot execute programs. This situation can lead to problems in the interrupt response time of the CPU, since the CPU can only recognize and service an interrupt request while in control of the bus. Note that at the beginning of every frame, immediately after the vertical blanking interval, the CRTC tries to request the bus.

To allow the CPU control of the bus within certain limits, a Burst Register is provided inside the CRTC and is programmable by the CPU. This Burst Register specifies a time slot during which the CRTC is allowed to request the bus. Both the time slot duration and its cycle time are programmable. For further information, refer to Section 2.3.

2.5 ROW MANAGEMENT UNIT OPERATIONS

The Row Management Unit controls the system for fetching, interpreting, and steering the information contained in memory; loading the three rowbuffers with displayable information; and updating internal registers to redefine some of the screen characteristics.

Listed below is the information that the Row Management Unit may steer for updating.

Steer into the row-buffers:

- characters
- attributes

Steer into the internal registers:

alterable on a frame basis:

- absolute cursor coordinates (CUX, CUY)
- fill character code
- blink control and parameters (for cursors and characters)
- scroll control and parameters
- interrupt vectors (for vertical event and smoothscroll event

alterable on a row basis:

- total scan line count per row (TSLC)
- normal character start and end line numbers (NCS, NCE)
- superscript character start and end scan-line numbers (SBCS, SBCE)
- subscript character start and end scan-line numbers(SBCS, SBCE)
- cursor pattern start and end scan-line numbers (CURS, CURE)

- underline position (UND)
- shifted underline position (SUND)

The information to be fetched by the Row Management Unit is addressed by linked-list pointers, and the Row Management Unit keeps track of the addresses of the information present in memory. The Row Management Unit also interprets window information when it is present.

The final task performed by the Row Management Unit is the selection of displayable characters (which are the only ones loaded into the row buffers) depending upon the "ignore" and "invisible attribute flag" bits settings.

Windows

The CRTC is capable of controlling and displaying a text file on the screen (known as background) concurrently with other text files embedded in rectangles (known as windows) positioned anywhere inside the active display area of the screen. With conventional CRT controllers, this feature can only be implemented if the CPU is aware of the position and size of the window, with all the inconvenience and software complexity this implies. One of the important features of the CRTC is that it allows the CPU to process a background file and a window file independently without being continuously concerned with size and position of the window.

The CRTC holds two pointer registers; each containing the starting address of a linked-list residing in memory: one pointer corresponds to the background information, while the other corresponds to the first window's information. The first window is the first one encountered when scanning the screen from top to bottom. The user is able to define an arbitrary number of windows on the screen, as long as two background character rows (three for interlaced video) separate the windows vertically. Virtual windows, however, may occur side by side (horizontal split-screen).

Each window links to the following one (ranging from top to bottom of the screen) with a link pointer. There are no more windows when the link pointer of the last window contains zero.

Two main linked-lists reside in system memory holding the entire information defining a particular display:

The background list pointed to by Top of Page (TOP) Register, containing the parameters of the background display.

The window(s) list pointed to by Top of Window (TOW) Register, containing the parameters of the window(s) display.

Depending upon the memory addressing scheme, the user can choose either of two addressing modes: segmented mode or linear mode.

Segmented Mode

The segmented mode divides the memory into pages containing 64K bytes each. The CRTC can address 128 pages. In this case, the pointer is 23 bits wide arranged in two 16-bit words with the following configuration:

Seven bits pointing to one page among the 128 addressable pages. These seven bits are right justified in the most significant byte of the first 16-bit word.

16 bits pointing to the address within the selected page. These 16 bits constitute the second word.

When operating in the segmented mode, crossing a page boundary does not increment the page number. It results in wrap-around operation within the same page.

Linear Mode

In the linear mode the CRTC addresses memory as one 16-megabyte block, with a 24-bit-wide pointer arranged in two 16-bit words with the following configuration:

Eight bits representing the most significant part of the address embedded in the least significant byte of the first word.

16 bits representing the least significant part of the address in the second word.

In this mode, when the second word crosses a 64K boundary, the first word is incremented by one.

The selection between these two modes is accomplished through the L/S bit in Mode Register 1.

L/S=0 segmented mode enabled L/S=1 linear mode enabled

Consistent with the byte addressing method used by all 16-bit microprocessors, AD_0 always outputs a "0" at address time. This means that the CRTC actually addresses 32K 16-bit words instead of 64K bytes. This applies for both linear and segmented addressing modes. This implies that all character strings must start at an even address — they have to be word boundary aligned.

Background Information Management

The TOP (Top Of Page) Register points to the first data word of a block called "Main Definition Block." This block is unique for each background list, and the information it contains is fetched on a frame basis and stored into the applicable internal registers of the CRTC. Simply by changing the pointer in the TOP register entire pages can be swapped at an instant without any flickering.

Main Definition Block (MDB) Overview

The Main Definition Block contains seven data words (MD_0-MD_6) defined as follows (Figures 2.26 and 2.27):




Figure 2-26 Main Definition Block (L/S = 0)

MD0, MD1. Pointer to first Row Control Block

MD₂. Absolute cursor coordinates ("X" coordinate byte and "Y" coordinate byte)

MD₃. Fill character code (one flag bit + one byte code)

MD₄. Blink control/scroll control

MD5. Interrupt vectors: vertical event/scroll event

MD₆. Total scan line count per row.

MDB Detailed Description:

MD₀,MD₁. The Row Control Block pointer points to the block defining the first row's control information.

MD₂. The absolute cursor coordinates indicate the row number and the character 'position within this row where the absolute cursor is displayed. The topmost row is row "0" the leftmost character position is "0".

MD3. The fill character code is a user-defined 8-bit code. This is used as a filler in the row buffer if all the characters for that row have been loaded and did not fill the programmed buffer size. Segments with a character code pointer of "0" are also filled with the fill code. The number of visible characters (visible #) specifies the length of these segments. Windows, where the window segments do not fill up the window size, are filled by the fill code too. The flag bit (flag attribute), when set, causes the CRTC to load an extra attribute word from the attribute list and use it as a latched attribute (immediately active) for the fill character. The extra attribute word must invoke a latched attribute.

MD₄. The blink control/scroll control is composed of 15 bits.

Smooth-Scroll Enable (SSE) enables the smooth-scroll operation for either the background

or a window.

0 Smooth-scroll disabled 1 Smooth-scroll enabled

Scroll Up/Down (SUD) indicates the direction of the scroll.

0 Smooth-scroll down

1 Smooth-scroll up

Scroll Window/Background (SWB) indicates whether the background or a window will be scrolled.

0 Smooth-scroll background

1 Smooth-scroll window

Scroll Rate (SR3–SR0) is a 4-bit word specifying the smooth-scroll rate according to the following table:

SR3	SR2	SR ₁	SR0	Scroll Rate
0	0	0	0	1 Scan Line/Frame
0	0	0	1 1	2 Scan Lines/Frame
0	0	1	0	3 ScanLines /Frame
0	0	· 1	1	4 Scan Lines/Frame
0	1	0	0	5 Scan Lines/Frame
0	1	0	1	6 Scan Lines/Frame
0	1	1	0	7 Scan Lines/Frame
. 0	1	1	1	8 Scan Lines/Frame
				(fastest)
1	0	0	0	1 Scan Line/Frame
- 1	0	0	1	1 Scan Line/2 Frames
1	0	1	0	1 Scan Line/3 Frames
1	0	1	1	1 Scan Line/4 Frames
1	1	0	0	•1 Scan Line/5 Frames
1	1	0	1	1 Scan Line/6 Frames
1	1	1	0	1 Scan Line/7 Frames
1	1	1 -	1	1 Scan Line/8 Frames (slowest)




Figure 2-27 Main Definition Block (L/S = 1)

03901A-29

Cursor Blink Rate (CUB1,CUB0) defines the blinking rate for both attribute and absolute cursors:

CUB1	CUB0	Blink Period	Blink Frequency (at 60 Hz Frame Rate)
0	0	16 Frames	3.75 Hz
0	1	32 Frames	1.85 Hz
1	0	64 Frames	0.93 Hz
1	1	128 Frames	0.46 Hz

Cursor Blink Duty Cycle (CUD)

CUD Cursor Blink Duty Cycle

0 Blink Output 75% Inactive, 25% Active

1 Blink Output 50% Inactive, 50% Active

3

Character Blink Duty Cycle (CHD)

CHD Character Blink Duty Cycle

- 0 Blink Output 75% Inactive, 25% Active
- 1 Blink Output 50% Inactive, 50% Active

Absolute Cursor Blink Enable (CXYBE)

0 Cursor Blink Disable

1 Cursor Blink Enable

Attribute Cursor Blink Enable (CATBE)

- 0 Cursor Blink Disable
- 1 Cursor Blink Disable

Character Blink Rate (CHB₁, CHB₀)

снв ₁	СНВ	Blink Period	Blink Frequency (at 60 Hz Frame Rate)
0	0	16 Frames	3.75 Hz
0	1	32 Frames	1.85 Hz
1	0	64 Frames	0.93 Hz
1	. 1	128 Frames	0.46 Hz

The character and the cursor can have different blink rates and different duty cycles.

MD5. The Interrupt Vector Register contains the smooth-scroll and vertical event interrupt vectors. When one of these interrupts is activated, the

corresponding 8-bit vector is output on AD_7-AD_0 at Interrupt Acknowledge time, if the NV-bit in Mode Register 2 is reset.

The vertical event interrupt vector is totally userprogrammable.

The smooth-scroll interrupt vector is partially userprogrammable: Bits 0 and 2 through 7 are userdefinable, while Bit 1 reflects the state of the SIP (Scroll Interrupt Pending) bit. This feature allows the user to steer the smooth-scroll interrupts into two different routines.

- SIP=1 The CRT is informing the CPU to execute a relink during scrolling operation.
- SIP=0 The CRT does not need CPU intervention but signals the CPU that the scroll operation is completed.

 $\rm MD_6.$ TSLC is a 5-bit value defining the number of total scan lines per row minus one. This value is reprogrammable on a row basis via the Row Definition Block.

This TSLC must be equal to the TSLC of the first row in the linked-list.

In video interlace or RFI mode, the TSLCs of all rows displayed must be even or the TSLCs of all rows must be odd. In non-interlaced video, rows with odd and even TSLCs may be mixed. However, this is restricted when displaying windows (refer to Section 2.5.4). Figure 2.28 shows the values of the total number of scan lines for all video modes.

Row Control Block (RCB)

Once the CRTC has loaded the Main Definition Block into its internal registers, it fetches the first Row Control Block (Figures 2.29 and 2.30). To ease text-editing procedures, the CRTC allows the user to split each row into segments. This partitioning is necessary when dealing with window positioning within the screen. The "window" section provides detailed information. Each segment may contain up to 255 visible characters and up to 255 hidden characters limited by the 8bit counter.

Hidden characters are characters that the CRTC fetches from system memory but that are not loaded into the internal row buffers. They are identified by the Ignore Bit of the attribute word when DH in Mode Register 1 is reset. An attribute flag character is also a hidden character if the

Invisible Attribute Flag (IAF) of Mode Register 1 is set.

The CRTC pre-fetches two rows to keep all three internal row buffers filled. This results in fetching two redundant rows at the bottom of the screen. To minimize bus occupancy of the CRTC these last two rows can be "termination Row Control Blocks." This block consists of a Row Control Block Pointer pointing to itself, a Character Code Pointer set to "0," and C-flag=0 (a single, empty character segment).

RCB Overview

RA₀, RA₁. A two-word link pointer pointing to the next Row Control Block.

RA₂₋₆. The first segment's block composed of five data words:

The numbers of visible and hidden characters in the segment constitute the first data word.

The segment's character-list pointer (next two data words),

The segment's attribute-list pointer (two words),

Successive segments are identical to the first, An optional "Row Redefinition Block" pointer (two data words).

The user must set at least one Row Redefinition Block after power-up. A Row Redefinition Block contains characteristics applicable to a row. This information stays latched until another Row Redefinition Block is encountered. If no Row Redefinition Block is fetched after power up, information such as character start and end scan lines is undefined. If N segments are present in a Row Control Block, its length is either:

 $N \cdot 5 + 2$ if no Row Redefinition Block is present, $N \cdot 5 + 4$ if a Row Redefinition Block is present.

RCB Detailed Description:

RA₀,RA₁. The most significant bit in the first word indicates if a Row Definition Block has to be loaded for the current row. When this flag (LNK) is "1," the Row Definition Block is loaded. The remainder of the first two words contain the link pointer to next Row Control Block.

RA2. The sum of hidden and visible characters must be at least "1". The number of hidden characters and the number of visible characters are

interpreted by the CRTC in the following way:

No window within the current row

The DMA uses the sum of the hidden and visible character numbers to determine the number of characters to be fetched. In this case the CRTC does not distinguish between those two numbers; it uses only the sum. Note, that the segment length is not determined by # Visible. The segment length is only determined by the number of visible characters the CRTC extracts out of the characters loaded in by DMA.


Window within the current row

In a window, both the number of hidden and visible characters in background, and the number of window segments have to be specified correctly. The total number of hidden and visible characters determines the number of characters fetched from memory. The CRTC takes the number of visible characters in the segment and the window coordinates of the Window Block in order to place the window. The specified number of visible characters for a particular segment has to match the number the CRTC extracts from the characters loaded by DMA.

TOTAL NUMBER OF SCAN LINES

TSLC	NON-INTERLACED OR RFI MODE	INTERLACED MODE
00000	1	1+1=2
00001	2	1+2=3
00010	2 3 4	2 + 2 = 4
00011		2+3=5
00100	5	3+3=6
00101	6	3+4=7
00110	7	4 + 4 = 8
00111	8	4 + 5 = 9
01000	9	5 + 5 = 10
01001	10	5 + 6 = 11
01010	11	6 + 6 = 12
01011	12	6 + 7 = 13
01100	13	7 + 7 = 14
01101	14	7 + 8 = 15
01110	15	8 + 8 = 16
01111	16	8 + 9 = 17
-		
-		
-		
-		1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
-	the second second second	
11111	32	16 + 17 = 33

Figure 2-28 Total Number Of Scan Lines As A Function Of TSLC



2-33

RA₃,RA₄. These two words contain the character code address pointing to the beginning of the character code string of this segment and the continue bit (C).

C=0 This is the last segment of this row. C=1 The segment list continues.

If this pointer is "0," then the space specified by the visible number of characters for this segment is filled with the fill code.

RA₅,**RA**₆. The pointer links to the attribute string of this segment.

The segment header (RA_3-RA_6) must be repeated for each additional segment. If the LNKbit in RA_0 is set, the two words following the last segment header must contain the pointer to the Row Redefinition Block.

Row Redefinition Block

The Row Redefinition Block is composed of five words. These words hold information relevant to the display characteristics of the row (Figure 2.31).

RR ₀	Total Scan Line Count (TSLC) Normal Character Start (NCS) Normal Character End (NCE)	5 Bits 5 Bits 5 Bits
RR ₁	Row Attributes Superscript Character Start (SPCS) Superscript Character End (SPCE)	5 Bits 5 Bits 5 Bits
RR ₂	Row Attributes Subscript Character Start (SBCS) Subscript Character End (SBCE)	5 Bits 5 Bits 5 Bits
RR3	Cursor Start Cursor End	5 Bits 5 Bits
RR4	Double Row (DR) Underline(UND) Shifted Underline(SUND)	2 Bits 5 Bits 5 Bits

All this information is captured by the CRTC. It acts on the invoking character row and succeeding ones until a new Row Redefinition Block is invoked.

The Total Scan Line Count (TSLC) defines the total number of scan lines per row minus one.

Normal Character Start (NCS) and End (NCE) define the vertical position and height of normal characters within the row.

The same definition applies to superscript and subscript characters with SPCS, SPCE, SBCS, SBCE.

When the scan line count is less than the character start scan line value (NCS, SPCS, or SBCS) or larger than the character end scan line value (NCE, SPCE, or SBCE), R_0-R_4 puts out $1F_H$. Figure 2.32 shows an example. Normally the character slice with the address $1F_H$ is programmed to be blank.

More details concerning these parameters are included in Section 2.6, Attributes.


There are ten user-definable row attribute bits which are output on the AP0-AP4 and AP6-AP10 pins during the horizontal retrace time. Bits D14 through D_{10} in RR₁ are output on AP₁₀-AP₆, while bits D14 through D10 in RR2 are output on AP₄-AP₀. This row attribute can be registered externally to the CRTC with the falling edge of HSYNC. This feature can be used for a set of userdefinable attributes or to implement functions which are not directly supported by the CRTC; for example, loadable character font generator or horizontal smooth-scroll. Cursor start and cursor end applies to partial, reverse and underline cursors, and defines the position and height of the corresponding cursor. (See Section 2.6.5, Cursor Display.)

The Double Row bits (DR₁,DR₀) allow the user to insert double row characters in the text on a row

			~ '		
I	D15	D1	D10 D	9 . D5	D4 D0
RR ₀			TSLC	NCS	NCE
RR1			ROW ATTRIBUTES (AP10-AP6)	SPCS	SPCE
RR2			ROW ATTRIBUTES (AP4-AP0)	SBCS	SBCE
RB3				CURS	CURE
RR4	DR	۰T	DR0	UND	SUND

Figure 2-31 Row Redefinition Block

03901A-32



039014-33

Figure 2-32 Character Placement

basis. The code is interpreted as follows:

DR1	DR ₀	
0	0	Normal Character Row
0	1	Reserved
1	0	Top Half of a Double Row
1	1	Bottom Half of a Double Row

The linked-list for a double size row consists of two Row Control Blocks, one for the top half of the row and one for the bottom half. The data accessed by these row control blocks should be identical, apart from the DR bits in the Row Redefinition Blocks.

Underline specifies the scan line number on which the underline attribute acts.

Shifted underline acts the same way as underline except that it applies to the shifted underline attribute.

Row Redefinition Block Loading Process

If RCB_n initiates loading of a Row Redefinition Block (LNK=1), the CRTC will load the same Row Redefinition Block also for Rown+1 (LNK=0) and Row_{n+2} (LNK=0) to get the new parameters also for the two remaining row buffers. Note, that for these two rows the CRTC only loads the Row Redefinition Block (5 words) and not the Row Redefinition Block Pointer (last two words of the RCB). This means, that the Row Redefinition Block should not be modified, until the CRTC has fetched these two rows.

Window Information Management

The Top Of Window Register (TOW) points to the first word of a Window Definition Block (WDB), which specifies the window characteristics. There is one Window Definition Block per window, and they are linked together starting with the topmost window on the screen (whose WDB is pointed by TOW). If TOW=0, no window is displayed on the screen.

The Window Definition Block defines the following parameters (see Figures 2.33 and 2.34):

WD0,WD1. First Window Control Block linkpointer (two words)

WD2, WD3. Next Window Definition Block linkpointer (two words)

 WD_{4} . The start and end window row numbers (one word)

WD5. The start and end window character numbers (one word)

The Window Row Control Block Point points to the Window Row Control Block specifying the first row of the window. The most significant bit of WDo (Smooth-Scroll Window, SCW) indicates if this particular window should be scrolled:


SÇW Smooth-Scroll Window

- 0 Window Smooth-Scroll Disabled 1
 - Window Smooth-Scroll Enabled

Note, that smooth-scrolling does not occur until conditions specified in the Main Definition Block are satisfied.

When the pointer to the next Window Definition Block is equal to zero, there are no more windows on the screen. Otherwise, the pointer indicates the address of next Window Definition Block.

The start and end window row numbers are two bytes which indicate the vertical position of the first and last window rows on the screen expressed in row number.



03901A-34

03901A-35






Figure 2-34 Window Definition Block (L/S = 1)

The most significant bit of WD2 must be "0" when L/S=0.

The start and end window character numbers are two bytes which indicate the horizontal position of the first and last window characters on the screen.

As mentioned above, the Window Control Block is identical to the Row Control Block (Figure 2.35 and 2.36). However, some restrictions should be observed when dealing with windows:

The number of visible characters of overwritten background segment is effectively interpreted by the row management unit whenever a window is present within the row. When no window is present, the CRTC needs only the sum of hidden and visible characters of the loading segment to know the length of the segment in memory.

The start and end positions of the window have to match segment boundaries in the background display. A window may span multiple segments (see Figure 2.37).

Only one window can exist between the row

numbers specified by start window row # and end window row #.


When the contents of a window row's linked-list do not fill the window's row, the fill code is used to fill the remaining character positions of that window's row. During that time, the bus is not released and dummy DMA cycles are executed.

The Window Redefinition Block (Figure 2.38) is structured similar to the Row Redefinition Block. TSLC is left out, since a window row has to have the same number of scan lines as the background row it overlays.

2.6 ATTRIBUTES


This section focuses on the Character Attribute architecture and the various character display options handled by the CRTC. Since the user may have very specific display requirements that match his own design, the CRTC has been designed to provide great versatility in the attribute options.

In the character stream two pieces of information



03901A-37

Figure 2-35 Window Row Control Block (L/S = 0)



03901A-38

Figure 2-36 Window Row Control Block (L/S = 1)

are present:

- 1. The actual character code.
- An attribute invoking flag that may be part of the character code, or a specific code by itself. This option is programmed via that Attribute Flag Register internal to the CRTC. The function of this register is described in Section 2.3 (Register Description).

Once the choice of attribute-invoking flag(s) has been made it is possible to either display or inhibit the display of the flag by using the Invisible Attribute Flag (IAF) bit contained in Mode Register 1. If IAF=0, each code invoking an attribute is displayed, meaning that this specific code not only invokes an attribute, but is also output on CC_0 - CC_7 to address the character font generator. This character is affected by the invoked attribute. If IAF=1, any code invoking an attribute is not loaded into the row-buffer and the invoked attribute then affects the following character. If two or more successive flags are present in the stream, only the last one (and the attribute it invokes) affects the first displayable character code encountered (see Figure 2.39). Figure 2.40 shows the Attribute Flag detect mechanism.


A character attribute is a code which affects the display characteristics of a character or set of characters on the screen.

The CRTC distinguishes four levels of attributes:

- Character attributes
- Field attributes
- Row attributes
- Frame attributes

2.6.1 Demand Attribute Fetch

The CRTC supports a flexible relationship between character code fetches and associated attribute fetches. Since attributes usually do not change on a character basis, the bus occupancy of the CRTC can be reduced (increasing system performance), by invoking attributes only at attribute transitions, i.e., demand attribute fetch.




After power-up, at least one latched attribute must be specified to set (initialize) the default attribute word.


The CRTC supports various options; the three most common implementations are outlined below. All three options have similar implications on text editing. They differ, however, when analyzing bus utilization and attribute editing.

Option 1

Each character code invokes an attribute. This is the most straightforward implementation, and editing is very easy. However, it puts the highest burden on the bus (low performance system). For this mode IAF=0 and the Attribute Flag Register contains $0000_{\rm H}$.







03901A-41

Figure 2-40 Attribute Flag Defect Mechanism

Option 2

A single bit within the character code specifies whether an attribute should be invoked. Adding or deleting attributes involves two actions:

Set or reset bit in character code

Update the attribute list (block move)

This options reduces the required bus bandwidth by about 50% (permanent savings), with the cost of a single data block move, to update the attribute list. Segmentation can reduce the editing overhead. However, it increases the required bus bandwidth (larger RCBs). The editing impact to the character list is relatively low, but the character set is reduced to 128 characters.

Option 3

This option implements a demand attribute scheme with a character set of 255 characters and a single attribute flag character. Adding and deleting attributes involves two actions.

Insertion or deletion of the flag character (block move)

Update of the attribute list (block move)

This option, similar to the previous option, reduces the required bus bandwidth by approximately 50%, but demands more CPU effort when editing the attribute list.

Character Attributes

Character attributes are word quantities which affect various CRTC output signals and other operations on a character-by-character basis. These words reside in memory and are accessed via the attribute-segment pointers associated with the character-segment pointers in the Row Control Blocks. The character attributes are stored in parallel with the corresponding character code in each row buffer. The bits in the attribute word are discussed below:

The Attribute Port Enable and Attribute Redefinition Register affect the attribute processing. Refer to Section 2.3 (Register Description).

Blink

When this bit is set in the attribute word, the AP_0 pin outputs a periodic signal whose rate and duty cycle are specified in the Main Definition Block. When this bit is reset, AP_0 outputs a Low level. Blink may be programmed to be a user-definable attribute. In this case, no internal blink attribute processing is done.

Underline

When this bit is set in the attribute word, the AP₁ pin outputs a High for one scan line in the character cell. The scan line on which the underline is active is specified in the Row Redefinition Block and can, therefore, be changed on a row-by-row basis. If this attribute is made user-definable (see Attribute Redefinition Register), the pin is active for all scan lines of the character cell. Underline is active for two scan lines when displaying double-height rows.

Shifted Underline

This bit acts like Underline except that the signal is output on AP_2 and the scan line number is specified by an independent 5-bit word also contained in the Row Redefinition Block. Shifted Underline also may be Overbar or Strike Through.

Subscript

When this bit is set, the affected character is displayed on a set of scan lines specified by subscript character start line number and subscript

Attribute Word Organization

- Bit 15: Latched/Unlatched Bit 14: Cursor Bit 13: Ignore Character Bit 12: Reserved
- Bit 11: Reserved
- Bit 10: User-Definable
- Bit 9: User-Definable
- Bit 8: User-Definable

Bit 7: User-Definable Bit 6: Highlight Bit 5: Reverse Bit 4: Superscript Bit 3: Subscript Bit 2: Shifted Underline/Strike Through Bit 1: Underline Bit 0: Blink character end line number in the Row Redefinition Block. This bit is generally used to display subscript characters. In addition to this internal process, a High level is output on AP_3 indicating a subscript character. This feature may be used to switch to a different character font generator. The subscript attribute pin is active for all scan lines between start line number and end line number. If it is programmed to be a user-definable attribute, the pin is active for all scan lines of the character cell.

Superscript

Similar to subscript. The set of scan lines is specified by superscript character start line # and superscript character end line # in the Row Redefinition Block. The attribute is output on AP₄. It can also be programmed to be a user-definable attribute.

Reverse

When this bit is set, a High level is output on AP_5 . This bit may be used to reverse the invoking character on the screen. No internal attribute processing is done, so this attribute can be treated as a user-definable one. Reverse is exclusive ORed with the reverse cursor.

Highlight

When this bit is set, a High level is output on AP_6 . This bit may be used to highlight the invoking character on the screen. No internal attribute processing is done, so it can be treated as user definable if desired.

User-Definable

These four bits have their state output on the matching pins (AP_7-AP_{10}) and can be used as desired to affect the invoking characters.

Ignore Character

When the Ignore Bit is set to "1," and the Display Hidden (DH) bit in Mode Register 1 is reset ("0"), neither the affected character nor its attribute code are loaded into the row buffer and thus are not displayed. When DH is set, the ignore characters (those having invoked the ignore attribute) are loaded along with their attribute code. The ignore bit is not put out on the attribute port.

Cursor

If this bit is set, an attribute cursor is displayed at the affected character position, dependent upon the mode of the cursor display logic. See section on cursor display.

Latched/Unlatched

When this bit of the attribute word is set ("latched") the attribute information applies to all characters following the character that invoked the attribute word. This is described in more detail in the section on field attributes. This bit is not put out on the attribute port.

Character Attribute Timing

The attribute information present on the attribute port is output coincident to, or one character clock after the invoking character, depending upon the skew-bits in Mode Register 1. This compensates skew between character codes and attributes, if external character code pipelining is required.

Attribute Port Enable Register

The function of this register is described in Section 2.3, Register Description. The superscript and subscript effect are not cancelled by resetting the corresponding bits in this register; in fact, this only drives the corresponding attribute port pins Low. The internal attribute processing still takes place. To disable subscript and superscript action, the Attribute Redefinition Register must be used.

The subscript and superscript, when enabled, may be used to choose between a standard character generator and a specific character generator for subscript and/or superscript. However, in most applications, one standard font generator can be used for all three.

Attribute Redefinition Register

Four user-definable attributes are provided for optional external attribute processing. If this number is not sufficient, then the highlight and reverse attributes may be used as user-definable without any modification:

If this is still not enough, the user can disable the normal effect of other attributes and turn them into user-definable attributes. These attributes are:

superscript subscript shifted underline underline blink

This yields 11 user-definable attributes. The function of the Attribute Redefinition Register is described in the Register Description Section.

If a user-definable attribute is directely mixed with the serial video signal put out by the Am8152A, the attribute must be delayed by one character clock plus one dot clock. This compensates for the internal delay in the Am8152A.

2.6.2 Field Attributes

A field attribute affects a set of successive characters. This feature reduces memory consumption and software complexity compared to character attributes when dealing with character strings. Field attributes are similar to character attributes and are implemented by setting the latched attribute bit.

When a character does not invoke an attribute, it implicitly invokes the default attribute. Therefore, every character appearing on the screen is associated with an attribute, in one of the following manners:

- The character invokes either a latched or unlatched attribute. This attribute affects that specific character (if it is a displayable character).
- The character does not invoke an attribute. The default attribute affects this character.

Additionally, invoking a latched attribute also reloads the default attribute. As specified earlier, when an Ignore attribute is invoked and Display Hidden is reset, the attribute word and the character are not loaded in the Row buffers. However, if the invoked attribute is a latched attribute, then the Ignore attribute is latched and succeeding characters are not loaded. On the other hand, if they invoke an attribute with Ignore reset, the ignore function is cancelled for all succeeding characters as soon as a latched attribute with ignore bit reset is invoked.

A latched attribute affects all subsequent characters not involving attributes, whether they are in windows or background, until a new latched attribute is encountered. As a result, a latched attribute wraps around the screen, ripples through rows, background-window and window-background, etc.

2.6.3 Row Attributes

The Row attributes are 10 bits that are output on AP_0-AP_4 and AP_6-AP_{10} , at horizontal retrace time. This is a CRTC feature that enables the user to modify display characteristics on a row-by-row basis.

The Row attributes are specified in the Row Redefinition Block and may be latched by external logic at HSYNC fall-time. Some examples in the applications of Row attributes will follow. The shape of the modified area(s) is always a horizontal screen slice(s):

> reverse row(s) highlight row(s) blink row(s) color palette addressing row(s) underline change character set switch to semi-graphic generator switch video output to a graphic display unit to mix graphic and text blank row(s) (secret prompts)

The row attributes are internally latched and do not need to be rewritten on each row. Therefore, the internal Row Attribute Register is updated each time a Row Redefinition Block is invoked (see Figure 2-48 Row Attribute Timing).

The row attribute word is output seven clocks after BLANK goes High and is removed one clock before BLANK goes Low. However, a programmed skew between BLANK and the attribute output still applies. The horizontal timing parameters must be chosen in such a way that the edge of HSYNC falls in the interval where the attribute port provides valid data.

2.6.4 Frame Attributes

Frame attributes affect the character display characteristics of the entire screen. These attributes are stored in the Main Definition Block and define:

x-y cursor positioning fill character code x-y cursor blink rate and duty cycle smooth-scroll of window or background smooth-scroll rate and direction

2.6.5 Cursor Displays

Cursors are used to locate specific points in the text that need particular attention. Two types of cursors are supported by the CRTC:

single absolute cursor (x-y cursor) multiple attribute cursors

The Absolute Cursor

This cursor is positioned on the screen according to its "X" (horizontal) and "Y" (vertical) coordinates specified in the Main Definition Block, and fetched by the CRTC during the vertical retrace time.

"X" is expressed in character units. "X=0" indicates the first character column. "Y" is expressed in row units. "Y=0" indicates the first row on the screen. This cursor is called absolute because it refers to the screen boundaries and is not dependent upon the text displayed on the screen. When the text is scrolled, the cursor position stays stationary relative to the screen. However, while the screen is smooth scrolling, this cursor stays with row "Y," until the topmost row is relinked. At that time, the absolute cursor jumps to the new row "Y." This behavior can cause the absolute cursor to move temporarily across background/window boundaries. Therefore, while smooth scrolling mixed screens, absolute cursor display should be disabled.

When the CRT monitor beam matches the cursor position, a CRTC internal cursor signal is activated to indicate the match. This signal may be steered internally to one of three output pins: cursor pin, reverse pin, and underline pin.

The choice of the output pin is made through the cursor mask contained in Mode Register 2. In the same register, a cursor enable bit, when reset, controls disabling the Absolute Cursor. Furthermore, it is possible to partially affect the character position on the screen by specifying the scan line boundaries in which the output signal will be active. These boundaries are specified in the Row Redefinition Blocks by CURS and CURE.

The Attribute Cursor

This cursor is positioned with the visible character that invoked an attribute with Cursor Bit=1. A display can therefore contain as many attribute cursors as there are character positions.

An attribute cursor is implicitly linked to the text in which it is contained. If the text scrolls up, the

attribute cursor scrolls with the text, whereas the absolute cursor would remain steady.

When an attribute cursor is encountered, the same operation as with the absolute cursor occurs. However, a different set of bits in the cursor Mask Register steers the attribute cursor signal to one of the three outputs. This allows the user to distinguish the attribute cursor from the absolute cursor on the screen. The same scan line boundaries are used for both cursors.

Cursor Characteristics

One out of four shapes may be chosen for each of the two cursors described earlier:

Cursor Whole. The cursor signal is output on the cursor pin for each scan line of the character position.

Cursor Part. The cursor signal is output on the cursor pin for the specific scan lines contained between cursor start and cursor end boundaries specified in the Row Redefinition Block.

Reverse. Same operation as cursor part except that the signal is output on the reverse attribute pin after being exclusive ORed with the internal reverse attribute signal.

Underline. Same operation as cursor part except that the signal is output on the underline attribute pin.

2.6.6 Fill-Code Attributes

When the Row Management Unit reaches the end of the last segment of a row, and the row-buffer is not full (96 characters or 132 depending upon "slim" setting), the Row Management Unit fills the remaining space in the row buffer with a specific code specified by the user in the Main Definition Block. This code is the fill code, and needs special attention when it appears in text. Each time the row buffer is not filled by the contents of the linkedlist, the fill code is loaded into the row buffer.

If the fill code is an attribute invoking code, the Row Management unit may not invoke an attribute, depending on the "FAT" bit in the Main Definition Block. If the user needs to display the fill code associated with an attribute, he should then set the "FAT" flag (Fill Code Attribute in the Main Definition Block) to one and add the desired attribute in the attribute list of the last segment invoked. Only one attribute word is fetched for the fill characters, so this attribute must be a latched attribute to affect all fill characters loaded into the row buffer.

The ignore attribute is discarded when associated with the fill code.

2.7 INTERRUPT OPERATIONS

An interrupt may occur whenever the CPU needs to be notified of various events internal to the CRTC or that an operation has just been completed. There are two sources of CRTC interrupts:

Vertical Interrupt

The vertical interrupt, if enabled, can be used as a real-time interrupt by the CPU or it can be used as an indication that certain CRT updates should take place. The vertical interrupt is issued when the "n-th" character row has been loaded by the CRTC into its internal row buffers. The value of "n" is determined by the 8-bit VERTINT field in the HSYNC Register. When "n" is set to "1," the CRTC issues a vertical interrupt after the last segment of the first row is completely loaded. (See also section on register programming.)

Smooth-scroll Interrupt

The smooth-scroll interrupt is used to inform the CPU when to update the display linked-lists during smooth-scrolling. See Section 2.8, smooth-scroll mechanism, for more details.

Interrupt Protocol

A complete interrupt cycle consists of an interrupt request by the CRTC followed by an Interrupt Acknowledge of the CPU (Figure 2.41). The request, which consists of INT being pulled Low by the CRTC, notifies the CPU that an interrupt is pending. The Interrupt Acknowledge cycle notifies the peripheral that its interrupt has been recognized. In return, the peripheral may provide an interrupt vector to the CPU to identify itself (see the section on Row Management Unit).

The CRTC has two sources of interrupt and each interrupt source has three bits that control the issuance of an interrupt. These bits are the Interrupt Pending bit (IP), the Interrupt Enable bit (IE), and the Interrupt Under Service bit (IUS). In addition to the control bits, two further bits control the interrupt behavior of the CRTC. These are the Disable Lower Chain bit (DLC) and the No Vector bit (NV) in Mode Register 2.


Peripherals are connected together via an interrupt daisy-chain formed with their IEI (Interrupt Enable In) and IEO (Interrupt Enable Out) pins. The daisy-chain resolves the interrupt priority.

For the purpose of this description, the CRTC may be considered as having two interrupt sources: Smooth-scroll, and Vertical Interrupt. The Smoothscroll Interrupt has higher priority.

Figure 2.41 is a state diagram of interrupt processing for an interrupt source (assuming its IE bit is "1"). An interrupt source with an interrupt pending (IP=1) makes an interrupt request (by pulling INT Low) only if it does not have an interrupt under service (IUS=Low), no higher priority interrupt is being serviced (IEI=High), and no Interrupt Acknowledge transaction is in progress. IEO is not pulled down by the interrupt source at this time. IEO continues to follow IEI until an Interrupt Acknowledge occurs. Some time after INT has been pulled Low, the CPU initiates an Interrupt Acknowledge bus cycle. Between the falling edge of INTACK and the falling edge of DS. the IEI/IEO daisy-chain settles. AS is optional. Any interrupt source with an interrupt pending (IP=1) holds its IEO line Low during Interrupt Acknowledge. All other interrupt sources make IEO follow IEI (transparent). When DS falls, only the highest priority interrupt source with a pending interrupt (IP=1) has its IEI input High and its IUS bit set at "0." This is the interrupt source being acknowledged, and at this point it sets its IUS bit to "1." If the peripheral's NV bit is "0," the interrupt source identifies itself by placing the interrupt vector on $AD_0 - AD_7$. Each time DS is activated during Interrupt Acknowledge cycles, the vector is put out. The upper byte is driven Low. If the NV bit is "1," the peripheral's AD0-AD15 pins remain floating, thus allowing external circuitry to supply the vector.

While an interrupt source has an Interrupt Under Service (IUS=1), it prevents all lower priority devices from requesting interrupts by forcing IEO Low. When interrupt servicing is complete, the CPU must reset the IUS and the IP bits.

A peripheral's Interrupt Enable bit (IE) modifies the peripheral's behavior in the following manner—if the IE bit is "0," the effect is as if all interrupts from the peripheral are disabled. However, the peripheral can still set its IP bit if an interrupt is required. If the IE bit is cleared while the source is driving INT Low, INT returns High until IE is set. To prevent race conditions, the CPU should mask out interrupts from the peripheral before clearing IE. Note that IE, when cleared, also prevents the CRTC from responding to an Interrupt Acknow-



2-45

ledge. While IE is cleared, IEO follows IEI. The peripheral's IEO line can be forced unconditionally into the Low state by setting the DLC bit to "1."

2.8 SMOOTH-SCROLL MECHANISMS

The Am8052 provides very powerful smooth-scroll capability with minimum interaction by the CPU. Window(s) or background can be smooth-scrolled either up or down at a rate that is programmable via the scroll parameters field in the Main Definition Block. Since the CRTC is designed to work with a linked-list structure, some precautions should be taken when relinking the text after each scrolled row.

General Smooth-Scrolling Rules

Either windows or background can be scrolled at one time; they cannot be scrolled at the same time.

When a window splitting the screen vertically (sharing the row buffer with background characters) is intended to be smooth-scrolled, then all of its rows must have the same total scan line counts (TSLC).

Double Buffering Technique

Smooth-scrolling operation is achieved by moving the appropriate data up or down on a scan line basis. Therefore, the CRTC adds an offset to the internal row's scan line count and outputs the result on R_0 - R_4 . This results in a displacement of the data on the screen by the number of scan lines equal to the offset. As soon as the last scan line (top or bottom depending on the scroll direction) of the first row of text has reached the top extremity of the screen, a text relink has to be made. This relink serves to push the disappearing row off the screen or to link a new row onto the top of the screen.

In order to maintain a smooth relink transaction and allow for CPU time constraints, the Am8052 controls the relink timing through interrupts and double buffering of pointer register. As soon as the CRTC has begun smooth-scrolling a character row, it generates an interrupt. The CPU which maintains the linked-lists responds by writing to "Top of Page (Window) Soft" a pointer value that provides the correct linked-list for the display after it has completed the scroll of the current row. The CRTC uses this new value as the active "Top of Page (Window)" only after the row scroll in progress is completed. This double buffering of the "Top of Page (Window)" values allows maximum time (one character row scroll time) for the CPU to relink and respond to the interrupt.

According to the preceding, when the user wants to smooth-scroll a portion of the display (background or window), he should define two Main/Window Definition Blocks, and flip between those two blocks each time a smooth-scroll interrupt occurs. This technique allows the user to execute the link modifications on the unused definition block while the other is being processed by the CRTC.

Detailed Interlock Mechanism:

The Top of Page/Window Soft is the key interface between the CPU and the CRTC when dealing with smooth-scrolling.

When the CPU writes a pointer value into this register, it does not modify the actual Top of Page/Window Register (Hard Register) used by the CRTC to fetch the Main/Window Definition Block. In fact, the transfer between this temporary register to the actual register takes place according to the smooth-scroll algorithm internal to the CRTC. Therefore, if the smooth-scroll process has not been enabled, writing to Top of Page/Window Soft does not change anything in the link architecture and this register should be used only if smooth-scroll operation is (or will be) performed. If the user wants to change the link in a non-smooth-scroll condition he should use the "Top of Page/Window Hard" Register.

The smooth-scroll mechanism is enabled by setting the Smooth-Scroll Enable bit (SSE) in the Main Definition Block. Two other bits in the Main Definition Block are used to select Window/ Background scrolling and Up/Down scrolling directions. Additionally, when scrolling windows, the Smooth-Scroll Window bit (SCW) in the corresponding Window Definition Blocks must be set. All windows which have SCW set are scrolled simultaneously. Windows which have SCW reset remain steady.

Smooth scrolling is stopped by resetting the enable bit (SSE-Bit) in the Main Definition Block.

When the background is scrolled only Top Of Page Soft needs to be updated; loading Top of Window Soft has no effect. Similarly, when scrolling windows only Top Of Window Soft is relevant.

Scroll Down

The Top of Page/Window Hard Register links to the Main/Window Definition Block of the currently displayed text. When a down scroll is initiated, the current text is moved down a fraction of a row. The empty space at the top of the screen is filled with a fraction of the scrolled-in row. Therefore, the CRTC has to know the pointer to the new Main/Window Definition Block before it can start scrolling. The pointer is loaded into the Top of Page/Window Soft Register.

The programming sequence shown in Figure 2.42 refers to both scrolling background or windows.

The example shows two rows scrolling in a background or window consisting of a total of four rows. When scrolling the background the TOP Soft Register is reloaded and two Main Definition Blocks are used to implement the "Double Buffer" technique. If a window is scrolled, the TOW Soft Register and two Window Definition Blocks are involved. The numbers in the programming sequence below correspond to Figure 2.42.

 The CRT system displays a steady screen. The TOP/TOW Hard Register links to a MDB/WDB with smooth-scroll disabled. The smooth-scroll process is initiated from this steady state.




Figure 2-42 Scroll Down Sequence

- The CPU prepares another MDB/WDB with smooth-scroll enabled. This MDB/WDB contains a pointer to the RDB/WRCB for the scrolled-in row which in turn points onto the first row currently displayed on the screen. The CPU loads the pointer to this MDB/WDB into TOP/TOW Soft Register.
- 3. The CPU then enables smooth-scrolling by setting the smooth- scroll bit in the MDB/WDB described in Step 1. The CRTC detects this change when it fetches this block during the next vertical retrace period. The first frame after this change still reflects the same unscrolled display. Scrolling begins with the following frame. If the TOP/TOW Soft Register was not initialized, the start of scrolling waits for the initialization. At this time the CRTC transfers the contents of the TOP/TOW Soft Register to the TOP/TOW Hard Register to allow scrolling to the new row. It issues an interrupt on smooth-scroll event to notify the CPU that the TOP/TOW Soft Register can be updated. The update can take place at any time until the new row is entirely scrolled-in. If the update was not performed at that time, the displayed text scrolls up (hard-scroll) one row and this same row is smooth-scrolled in again.
- 4. The TOP/TOW Soft Register is relinked to the MDB/WDB pointing to the RDB/WRCB of the next row to be scrolled-in. If only one row should be scrolled, Step 4 is left out. For scrolling "n" rows, Step 4 is repeated after each interrupt issued by the CRTC "n-1" times.
- 5. To stop the smooth-scroll process, the new pointer in the TOP/TOW Soft Register points to a copy of the previous MDB/WDB in which the SSE-bit is cleared. Scrolling of both background and windows is stopped by resetting SSE. The CRTC notifies the host CPU that smooth scrolling is completed by issuing a last smooth scroll interrupt with SIP (Smooth Scroll in Progress) being reset.

Scroll Up

The numbers in the programming sequence below correspond to Figure 2.43.

- The TOP/TOW Hard Register links to the MDB/WDB of the currently displayed text. Smooth-scroll is disabled.
- The scroll process is initiated by enabling smooth-scrolling in the MDB/WDB. The TOP/TOW Soft Register does not need to be

loaded at that time. The last row displayed links to the row to be scrolled-in. The CRTC detects the change of the scroll enable bit when it fetches the block during the next vertical retrace period. After it has started smoothscrolling it issues an interrupt on smooth-scroll event to make the CPU update the TOP/TOW Soft Register.

- The TOP/TOW Soft Register links to the MDB/WDB pointing to the RCB/WRCB of the row following the scrolled-out row. If only one row should be scrolled, Step 3 is left out. For scrolling "n" rows, Step 3 is repeated "n-1" times.
- To stop the smooth-scroll process, the TOP/TOW Soft Register points to a MDB/WDB with scroll disabled (SSE=0).

Smooth Scroll in Progress Bit (SIP-Bit)

The SIP-bit is a status bit in the Mode Register 2 indicating to the CPU that the CRTC is actually scrolling either window or background while the SSE bit (Smooth-Scroll Enable) is set. The SIP bit is set as soon as the CRTC has loaded the Main Definition Block with SSE=1. Nevertheless, once the CPU resets SSE to "0," the CRTC waits until the entire smooth-scroll is finished before resetting SIP to "0." Furthermore, when using vectored interrupt, the SIP bit appears in Bit 1 of the interrupt vector and, therefore, allows the user the ability to vector to two different programs depending on the status of smooth-scroll without polling the SIP bit.

The CRTC scans the SSE-bit in the Main Definition Block only at the top of the frame (not scrolling) and after transferring TOP/TOW soft register to TOP/TOW hard register (previous frame was smooth scrolled). After scanning the MDB, and a relink took place, and the previous frame was scrolled, then the CRTC sets the interrupt pending bit for smooth scroll. At that time the SIP-bit reflects exactly the state of the SSE-bit in the scanned MDB.

If at that time SSE=1 the CRTC issues an interrupt with SIP=1 asking the host CPU to load a new pointer into the soft register; a pointer required for the subsequent relink. In this case scrolling continues.

If at that time SSE=0 the CRTC issues an interrupt with SIP=0 notifying the host CPU that scrolling has been terminated.


Smooth-Scroll Parameters

IUSS. Interrupt Under Service for Smooth-Scroll operation (Bit 2 in Mode Register 2) is set either by a hardware interrupt acknowledge (INTACK Low) or by a software interrupt acknowledge (host CPU sets IUSS).

IES. Interrupt Enable Smooth-Scroll Bit 1 in Mode Register 2 enables smooth scroll interrupts. Alternatively, the host CPU can poll the interrupt pending bit to perform the smooth scroll relinks. This bit can only be set and reset by the host CPU.

IPS. Interrupt Pending for Smooth-Scroll event. Bit 0 in Mode Register 2. This bit indicates that the smooth scroll logic requires service by the host CPU. This bit is set by the CRTC or the CPU, and reset only by the CPU. It it independent of the state of IES.

SIP. Scroll in Progress, Bit 8 in Mode Register 2. Set and reset by the CRTC.



2.9 SYNCHRONIZATION

The CRTC has two built-in synchronization mechanisms: External SYNC (ESYNC) and Reset for Test (RSTT). These mechanisms are activated by applying signals to the synchronization input pins (ESYNC and RSTT). The ESYNC input synchronizes the CRTC to an external frame frequency. In most applications this input locks the vertical timing to the <u>power</u>-line frequency to avoid screen swimming. RSTT synchronizes multiple CRT controllers.

Multiple CRT Controller Synchronization

The Reset for Test (RSTT) input synchronizes two or more CRTCs. This synchronization sequence is executed only upon system initialization. Figure 2.44 shows the timing diagram. RSTT can synchronize multiple CRTCs only once after poweron, because applying RSTT would corrupt the display. It cannot be used to synohronize multiple CRTCs on a frame basis. This means, that all CRTCs have to programmed in a way that they operate synchronously forever (e.g. same clock and same timing parameters). The sequence of operation for RSTT is:

Reset all CRTC's by pulling Reset (\overline{RST}) Low for at least five clock cycles (CLK_1 or CLK_2 , whichever is slower).

After \overrightarrow{RST} becomes inactive, initialize all CRTC registers including Mode Register 1 and 2 with DE=0.

Activate \overrightarrow{RSTT} synchronous to CLK_1 or CLK_2 depending on the $CLK_{1/2}$ bit in Mode Register 1. It must be synchronous to the clock determining the frame timing. It must meet the set-up time t_s to avoid metastable problems.

Reload Mode Register 1 and 2. Set DE=1 (Mode Register 1).

Deactivate RSTT synchronous to CLK₁ or CLK₂. RSTT must be active for a minimum of five clock cycles and its rising edge must meet the hold time requirement. The rising edge of RSTT triggers all CRTC's to start display synchronously. Detailed Reset for Test Timing is shown in Figure 2.44.


External Sync Operation

The ESYNC input allows synchronization of the CRT display vertical frame rate to the power line frequency to eliminate waviness and other effects. The ES bit in Mode Register 1 defines whether ESYNC controls the Vertical Sync rate.

ESYNC is recognized by the CRTC for every field or frame. It causes the VSYNC signal to become active at the occurrence of HSYNC. In noninterlaced mode, VSYNC becomes active at the first rising edge of HSYNC following ESYNC's rising edge (Figure 2.46). In interlaced mode, VSYNC comes active at the next HSYNC active when in the even frame, or in the middle between two HSYNC's in the odd frame (Figure 2.47).

The VSYNC and HSYNC are inactive (BLANK is active) before, during, and after reset. When the display is enabled via mode bit DE, HSYNC output becomes active, while VSYNC waits for ESYNC active. The display is delayed up to one ESYNC period.

ESYNC cannot be used to synchronize multiple CRTCs, since it synchronizes only VSYNC, but not



<

HSYNC. Only RSTT can synchronize multiple CRTCs.

2.10 RFI and INTERLACED VIDEO

There are two types of interlace, Repeat Field Interlace (RFI) and Interlaced Video (IV). Both types use the same vertical and horizontal timing as described in the Vertical and Horizontal Timing Section. Both schemes offset the vertical position of the scan lines of the odd numbered fields so that they are physically interleaved with the scan lines of the even fields. For RFI, the same video information is displayed on both odd and even fields. The slight offset of the odd field eliminates the horizontal stripes that sometimes occur between scan lines on non-interlaced displays. (See Figure 2.48)

Interlaced Video is used to increase the amount of information displayed on a monitor without increasing the horizontal or vertical scan rates. IV takes advantage of the odd field scan line offset by displaying half the video in the even field (alternating lines) and half in the odd field. The effect is to essentially double the vertical character density with respect to RFI or non-interlaced video. One problem with IV is the potential imbalance of


CRT beam current between the odd and even fields and the resulting loss of perfect video interleave. This imbalance is greatest if the character rows consist of an even number of scan lines (adding up the scan lines in the even field and the odd field).


Restrictions for Interlace Video

The restrictions mentioned below apply only to Interlace Video. They do not apply to RFI or noninterlace video.


If smooth scrolling is disabled, any mixture of background and windows can be displayed, as long as windows are horizontally separated by three or more character rows (not scan lines). Windows should not overlap horizontally.

The Am8052 does not support split-screen smooth-scrolling in Video Interlace mode. Also, in Video Interlace mode, a screen containing only background and no windows can only be smooth-scrolled if all rows have an even scan count (TSLC even) and the number of scan lines scrolled per frame is also even (scroll rates: 2, 4, 6, 8 scan lines/frame. No scrolling restriction applies to non-interlace or RFI video.





2-52



2-53

١ • 1

CHAPTER 3

SOFTWARE COOKBOOK

3.1 INTRODUCTION

The previous chapter discussed the capabilities and features of the CRTC in detail. It addressed the hardware and software design engineer, supplying all the information about the Am8052 needed to design a CRTC based CRT subsystem.

This chapter addresses the software design engineer in particular. It accesses all the related topics, when programming the CRTC. The first section (3.2) describes how the CRTC internal control registers are to be programmed. For frametiming-register programming, refer to Chapter 2.3.4. The second section (3.3) guides the reader in setting up the linked-list display data structure in Section 3.4 covers window and memory. background strategies and what happens when windows are not aligned correctly. The fourth lists hints on attribute incorporation. Smooth-scrolling is described in Section 3.6. Several diagrams and flowcharts aid the reader in understanding the appropriate programming sequence. Section 3.7 shows how easy text editing becomes when operating on a linked-list data structure. The last section contains three sample programs written in Z8002 assembly language.

The user must perform the six steps listed below to set up a display consisting of background and windows:

- Initialize the 22 control and timing registers of the CRTC.
- Prepare the character strings (segments) for the background and window text. These segments can be placed in any order in memory.
- Prepare matching attribute word strings (segments) for the background and window text. The rules for invoking attributes are described in Sections 2.6 and 3.5.
- Define a Main Definition Block for the background, and a Window Definition Block for each window present on the screen.
- Set up a Row Control Blocks linked-list for the background text and a Window Row Control Block linked-list for each of the windows present. Each Control Block defines one row by linking the appropriate character and attribute

segments together.

 Define a set of Row Redefinition Blocks and Window Row Redefinition Blocks. The CRTC must encounter at least one Redefinition Block after power-up to initialize the internal registers storing the row attributes.

3.2 REGISTER INITIALIZATION

The CRTC contains 22 control and timing registers. To prevent damages to monitors all timing registers should be loaded with the desired values before the display is enabled by setting the DE-bit in Mode Register 1. Section 2.3.2 describes how the CRTC registers can be accessed in Slave Mode. The following paragraphs suggest values to be programmed in the control registers.

Mode Register 1. A hardware reset (RST input pulled Low) or a software reset (DE-bit in Mode Register 1) clears it initially. After the linked-list in memory is set up and after all other register are initialized, Mode Register 1 is reloaded with the DEbit set to one. The Display Hidden feature (DH-bit in Mode Register 1) is intended as a debugging tool for the system programmer. If the DH-bit is set, characters with the invisible-attribute set are displayed. Also, when the DH-bit is set, the rows of displayed windows may not be aligned.

Mode Register 2. The CUE-bit enables the X-Y cursor. The two cursor mask fields (ACM0,1 and XYCM0,1) define the layout of the attribute and X-Y cursor. For example, to specify the attribute cursor as a blinking underline, the attribute cursor definition "Cursor Pin Part" is selected, the Attribute Cursor Blink Enable bit (CATBE) in the Main Definition Block is set, and Cursor Start and End scan line numbers in the Redefinition Block are equal. IES and IEV enable the interrupts on smooth scroll or vertical event (refer to Section 2.7).

Attribute Port Enable Register. Unless the user wants to disable any existing attribute features, a value of $67FF_H$ in the Attribute Port Disable Register is recommended (refer to Sections 2.6 and 4.5). Subscript and Superscript can only be disabled by programming the Attribute Redefinition Register below.

Attribute Redefinition Register. This register should be set to 0000_H unless the user wants to redefine the attribute bits for other purposes.

Top of Page Hard Register & Top of Window Hard Register. These four registers link to the Main Definition Block and the first Window Definition Block. In non-soft-scrolling applications the CPU reloads the "hard" register when altering pages or windows.

Top of Page Soft Register & Top of Window Soft Register. These four registers hold temporarily the updated pointers to the Main Definition Block and the first Window Definition Block. After soft-scrolling an entire row, the CRTC updates the "hard" pointer with the pointer stored in the "soft" register. This double-buffering technique keeps the CPU response time constrains as low as possible. If smooth-scroll is disabled, any write to the TOP Soft Register or the TOW Soft Register will be disregarded by the CRTC.

Attribute Flag Register. Refer to Section 3.5 for programming hints.

Burst Register. The values for the burst count ' and burst space specified in this register determine the ratio the CRTC is allowed to gain mastership of the system bus. The reader must keep in mind that bus bandwidth for the CRTC must be sufficient enough the fetch the display information. If the allocated bus bandwidth is too low, the screen may only show partial rows, repeated rows, or may be garbage. The burst count and burst space should be programmed to fulfill this requirement in worst case.

Vertical Interrupt Row Register. This register determines the row number which (after being completely loaded) causes the vertical interrupt. The vertical interrupt can be used either to drive a real time clock or to notify the CPU that a certain row just has been loaded. This guarantees that the CRTC does not scan this part of the linked list for about one frame time. The CPU can update this row.

Timing registers. Refer to Sections 2.3.3 and 2.3.4 for description.

3.3 BACKGROUND AND WINDOW TEXT

The background and the window text is stored in the system memory as character strings called character segments. The characters are byte quantities usually encoded in ASCII (American Standard Code for Information Interchange). However, there is no restriction to the ASCII code. The CRTC only compares the characters against the attribute flag mask to decide whether this character is an attribute invoking character. The character font is stored in the external character font generator.

The 16-bit attribute words are stored in attribute strings, called attribute segments, corresponding to the character segments. The character and attribute segments of each row are bound together by the Row Control Blocks (window or background). In the Main Definition Block are the headers of background linked list consisting of Row Control Blocks. The Window Definition Blocks are the headers of the window linked-lists consisting of Window Row Control Blocks. For details refer to Section 2.5.

Main Definition Block and Window Definition Blocks

The following paragraphs list some suggestions how to set up the Definition Blocks. X and Y are zero-origin.

Main Definition Block:

MD₀–**MD**₁. Contains the pointer to the first background Row Control Block.

 MD_2 . If an X-Y cursor is desired, the user must set the CUE-bit in Mode Register 2 and load MD_2 with the cursor's x and y coordinates. If an X-Y cursor is not desired, the user should reset the CUE-bit.

MD₃. The CRTC will put the fill character code into the portions of the line buffer not filled by visible characters. For example, if the fill character code is a blank character and the text segments occupy 100 of the 132 characters of the line buffer then the CRTC will assign blanks to the remaining 32 characters of the line buffer.

Setting the FAT-bit will cause the CRTC to load one attribute word for the first fill character of the fill character string. This attribute should be a latched attribute to effect the entire fill character string.

 MD_4 . The cursor or character blink rate can be programmed from 0.46–3.5 Hz assuming a 60 Hz frame rate. A 75% output inactive duty cycle will make the character visible 75% of the time while a 50% output inactive duty cycle will make it visible 50% of the time.

The slowest programmable smooth scroll rate is one scan line per eight frames and the fastest is eight scan lines per frame. MD_5 . When an interrupt is issued by the CRTC to the host processor, the CRTC returns a vector number stored in MD_5 (soft scroll or vertical interrupt) if the NV bit in Mode Register 1 is set to zero.

 MD_6 . The TSLC value in MD_6 is applicable only when the CRTC is scrolling rows with variable TSLCs (refer to Section 3.6). The TSLC in MD_6 is set equal to the TSLC of the first displayable row.

Window Definition Block:

WD₀-WD₁. Points to the first Window Row Control Block (the first displayable row in the window). The SCW bit should be set if the window is going to scroll.

 WD_2-WD_3 . If another window exists after this one, then WD_2 and WD_3 contain the pointer address of that window's Window Definition Block. If no further window exists then WD_2 and WD_3 contain zeros.

WD4. Specifies the vertical positioning of the current window in terms of the position of the first row of the window ("0" for the topmost row) and the last row of the window.

WD5. Specifies the horizontal positioning of the current window ("0" for the leftmost character).

Background Row Control Block and Window Row Control Block

A Row Control Block describing a row containing only one segment has a length of seven words (nine words including the pointer to the optional Row Redefinition Block if LNK is set). If the row is partitioned into segments, each segment adds five words to the standard length. Segmented rows are desirable because they simplify editing tasks. Segmentation is required when displaying windows (refer to Chapter 3.4).

Example of Row Control Block (one segment)

RA ₀	8000 H	Link bit (LNK) is set to make the CRTC fetch the Row Redefinition Blockpointer. The upper address is set to zero assuming less than 64 kbytes of memory is used.
RA ₁	XXXXH	Address of next Row Control Block
RA ₂	0010 _H	No hidden characters and 16 displayable characters in this row.
RA3	0000H	Upper address set to zero assuming less than 64 kbytes of memory.
RA4	XXXXH	Address of character string

1.1		
RA ₅	0000H	Upper address set to zero
RA ₆	XXXXH	Address of matching attribute string
RA ₇	0000H	Upper address set to zero
RA8	xxxx _H	Address of Row Redefinition Block
Examp	le of a RC	B with 3 segments
RA ₀	0000H	Most significant bit is reset to specify that this RCB has no Row Redefinition Block
RA ₁	XXXXH	Address of the next RCB
RA ₂	0010 _H	No hidden characters and 16
10.2	, H	displayable characters in segment 1
RA3	8000 _H	Most significant bit to signify that more segments follow
RA ₄	XXXXH	Address of character string of first segment
RA5	0000 _H	Upper address set to zero
RA ₆	xxxX _H	Address of attribute string for first segment
RA7	0020 _H	No hidden characters and 32 displayable characters in segment 2
RAg	8000 _H	Signifies more segments to follow
RA ₉	xxxx _H	Address of character string for second segment
RA ₁₀	0000 _H	
RA11	XXXXH	Address of attribute string for second segment
RA ₁₂	0014 _H	No hidden characters and 20
		displayable characters in third segment
RA ₁₃	0000H	Most significant bit reset to signify that the following segment is the last one
RA ₁₄	xxxx _H	Address of character string for third segment
RA ₁₅	0000 _H	.
RA ₁₆	xxxxH	Address of attribute string for third segment

Background Row Redefinition Block and Window Row Redefinition Block:

After power-up the CRTC requires at least one Background Row Redefinition Block to initialize internal CRTC registers storing the character positioning. Additionally, when displaying windows, at least one Window Row Redefinition Block has to be provided after power-up. The CRTC does not reset these registers when displaying a new page; it overrides the contents only when it encounters a new Row Redefinition Block. However, it is a good practice to add a Row Redefinition Block to the first Row Control Block of both, window and background.

The maximum number of scan lines (TSLC + 1) is 32 since the CRTC provides a 5-bit scan line address. The minimum value for the Total Scan Line Count (TSLC) is determined by the height of the character font. In order not to truncate a part of the displayed character TSLC should be at least equal to NCE (Normal Character End). NCE minus NCS plus 1 (NCE – NCS + 1) equals the actual height of the character but it does not start on the first scan-line unless NCS = 0.

Example of a Row Redefinition Block

$\begin{array}{rl} TSLC &= & 0D_H\\ NCS &= & 02_H\\ &= & 0A_H\\ SPCS &= & 00_H\\ SPCE &= & 08_H\\ SBCS &= & 04_H\\ SBCE &= & 0C_H\\ CURS &= & 0B_H \end{array}$	Row height is 14 scan lines Characters are displayed on the NCE 3rd through 11th scan lines Superscripts are displayed on the 1st through 9th scan lines Subscripts are displayed on the 5th through 13th scan lines Cursor is displayed on the 12th and 13th scan line
$CURE = 0C_H$ $DR = 00_H$ $UND = 0C_H$ $SUND = 01_H$	Normal character row Underline is displayed on 13th scan line Shifted Underline on 2nd scan line (over bar)

The two Row Attributes (10 bits) are not processed internally; this word is output during horizontal retrace to extend the attribute capabilities of the CRTC.

Attribute Processing

If a row displayed does not contain any attributes then the CRTC will not examine the attribute addresses in that row's RCB. Otherwise, these attribute addresses contain the starting location of the attributes list for that row. The attribute codes accessed by the attribute address should appear in the order the attributes are referenced. For example, if the 1st character on a particular row is a superscripted, the 2nd character is a subscripted, and the 3rd character underlined then the attribute string should be $0010_{\rm H}$ (superscript), $0008_{\rm H}$ (subscript) and $0002_{\rm H}$ (underline) respectively. Note that the attribute string might be shorter than the character string since attribute can be fetched on a demand basis. Refer to Chapter 3.5 for details.

3.4 BACKGROUND AND WINDOWS

There are two independent linked-list data structures that describe background and windows.

Windows are rectangular blocks of text that overlay the background without altering the background data structure. The background remains intact when the overlaving window is removed. When compared to a software implementation of windows, this hardware approach eliminates the modification of the display linked-list when displaying or removing windows. Window boundaries can be defined as large as the entire display screen, or as small as one character in width. When displaying windows, the user must take into consideration that the window boundaries fall on segment boundaries of the background. Consequently, a heavily segmented background row increases the number of choices of window placements and sizes. If the sum of the number of visible characters for a row is less than the window size specified in the Window Definition Block, the window row will be filled by the fill character code.

The rule for placing multiple windows on the screen is:


 Windows must be separated vertically by at least two background rows for non-interlaced mode, and three background rows for interlaced or RFI modes.

Figure 3.1 shows the linked-list structure for a multiwindow display. The Top Of Window Hard Register (TOWH) points to the Window Definition Block (WDB) of the first (topmost) window. Each WDB links to the WDB describing the window below. The WDB for the window on the bottom of the screen (here: the third WDB) contains a pointer set to zero, specifying that the current window is the last displayed window. If no window is to be displayed, TOWH is set to zero. Additionally, each WDB contains the pointer to the first Window Row Control Block (WRCB). A WRCB has a similar structure as a background Row Control Block (RCB). To add or delete a window, the user simply changes the next WDB pointer in the desired Window Definition Block.

Non-Aligned Windows

3-4

If a window is not aligned to the segment boundaries of the background, a forced alignment will occur after each re-link. This forced alignment affects the background segments overlayed by the window. Some example for forced alignment are illustrated in Figures 3.2 to 3.6.



ယ ပာ

Background/Window Strategies

The flexibility of the window linked-list structure allows the placement of a window anywhere on the screen, provided that the constraints mentioned earlier in the chapter are met. The user can use the flexibility of the window placements to implement a split screen format, or a display containing virtual side by side windows.

A split screen format can place two equal-size texts on the screen simultaneously, one in the window and one in the background. This feature is useful for character searching, comparing, and other text processing purposes. Figure 3-7 shows examples of split screens.

The window placement rules specify that two windows must be separated vertically by two or three background rows. However, virtual windows can be placed side by side. Figure 3-8 shows an example where the screen is divided into four quarters. Any one of these four windows can be scrolled independently. Virtual side-by-side windows give the illusion that windows can be adjacent to each other by redefining background and windows via the control block structure.

Examples of virtual side by side windows

The screen in Figure 3-8 is composed of two rows, consisting of a total of four strings: ONE, TWO, THREE and FOUR. These strings (segments) can be placed anywhere in the system memory. Two Row Control Blocks (RCBs) link the segments together.

Each segment is also pointed to by a Window Row Control Block (WRCB). To be able to scroll a particular segment, this segment must first be defined as a window. Figure 3-9 shows the linked list configuration for scrolling the segment ONE. Window display is enabled by changing the Top Of Window Register (TOW) from "0" to the address of the Window Definition Block (WDB). The WDB links to the segment to be scrolled.

To enable scrolling of the segment FOUR, the pointer in the WDB linking to the WRCB linked list needs to be modified (Figure 3-10).

3.5 ATTRIBUTES

The CRTC supports nine character attributes such as: Cursor, Blink, Underline, Shifted Underline/Strike Through, Subscript, Superscript, Reverse, Highlight, and Ignore Character. Four additional attribute bits are user definable. One attribute bit specifies whether this attribute is latched or unlatched. The total number of fourteen attribute bits are stored in the sixteen-bit attribute word fetched on a character basis. The four user-definable attributes are predefined attributes; except for the Ignore Character and Cursor attribute (D_0 – D_{10} of the attribute word) which may be put out on the Attribute Port lines AP₀–AP₁₀ respectively.

To maximize the flexibility of attribute processing, the internal attribute processing of the CRTC can be disabled. This gives the user up to 11 userdefinable attributes. The internal processing of the five attributes. The internal processing of the five attributes. (Blink, Underline, Shifted Underline/Strike Through, Subscript, and Superscript) is controlled by the Attribute Redefinition Register. The Attribute Port lines themselves are controlled by the Attribute Enable Register. This register allows the disabling of the output of particular attributes; the line becomes Low.

A character may have any combination of these attributes. The only exception is that one character cannot have both the superscript and subscript attribute.

The number of hidden characters (Hidden #) in the Row Control Block or Window Row Control Block





Figure 3-2 The Original Aligned Structure




must account for the characters in the segment with the Ignore Character attribute set. The CRTC needs this information in order to overlay windows correctly. For debugging purposes, the ignored characters can be displayed by setting the DH-bit (Display Hidden DH=1) in Mode Register 1. Displaying ignored characters in a segment will increase the number of displayable characters in the segment. This may cause windows to overlay / incorrectly.

Attribute Invoking

The CRTC supports a demand attribute fetch to save memory space and to reduce the bus occupancy of the CRTC. The CRTC scans the fetched characters for attribute invoking characters. A character is an attribute invoking character when it matches the Value programmed in the Attribute Flag Register. Each time a match occurs an attribute word is fetched from the attribute string. Certain bits of the character code can be masked off by the Mask, programmed in the same register. The CRTC supports three basic options as shown in Figure 3.11.

In the straightforward Option 1, each character invokes an attribute. In this case, the Latched/Unlatched attribute is ignored since latched attributes apply only to characters not invoking attributes. To enable this scheme, the Attribute Flag Register is programmed with $00xx_H$ where "x" is a "don't care."




In Option 2, only the characters with the most significant bit of character code set invoke an attribute. Therefore, the Attribute Flag Register is programmed with $8080_{\rm H}$. A Mask of $80_{\rm H}$ specifies that only the most significant bit of the character code must match the most significant bit of the character is displayed if the Invisible Attribute Flag in Mode Register 1 is not set. If the Invisible Attribute Flag is set, the attribute invoking character is not displayed and the fetched attribute applies to the next character.

In Option 3, only one specific character code (the Flag) invokes an attribute. The Invisible Attribute Flag is set to disable the display of these characters. The Mask of the Attribute Flag Register is loaded with FF_H to specify that the character code must match exactly the Value to invoke an attribute. To program the character code


 10_{H} to be the Flag, the Attribute Flag Register is loaded with FF10_{H}


Certain attribute port lines may be disabled (they stay Low) by loading a pattern into the Attribute Port Enable Register. For example, a value of 607F_H in the Attribute Port Disable Register will enable all the predefined attributes and disable all the user-definable attributes. The internal processing of the predefined attributes may be disabled by using the Attribute Redefinition Register. This yields up to 11 user-definable attributes. The predefined attributes Reverse and Highlight are not processed internally, so they can be treated as user-definable attributes. The processing of these attributes takes place in the Video System Controller (Am8152A). To display the attribute invoking character, the IAF-bit in Mode Register 1 must be reset.



05098B 3-10







Latched and Unlatched Attributes

A latched attribute applies to the attribute invoking character and all subsequent characters not invoking attributes. Latched attributes are not affected by window/background boundaries or screen boundaries. This means that the latched attributes in windows carried over to the background will carry over to the next frame. To avoid strange results in processing attributes, it is a goodpractice to have a latched attribute for the first character of each seament.

Examples of attribute processing

The characters A and B invoke attributes. The display is A C C C B D D D.

A and B both invoke unlatched underline attributes (0002_H)

<u>ACCCBDDD</u>

A invokes a latched underline attribute (8002_H), B invokes an unlatched superscript attribute (0010_H).

<u>ACCC^BDDD</u>

A invokes a latched underline attribute (8002_H), B invokes a latched superscript attribute (8010_H).

ACCCBDDD

A invokes a latched underline attribute (8002_H), B invokes a latched null attribute (8000_H).

<u>ACCC</u>BDDD

A invokes a latched underline attribute $(8002_{\rm H})$, C invokes a latched null attribute $(8000_{\rm H})$, B invokes a latched underline attribute $(8002_{\rm H})$, and D invokes latched null attribute $(8000_{\rm H})$.

<u>ACCCBDDD</u>

The FAT-Bit

Setting the FAT-bit (Fill Code Attribute bit in the Main Definition Block) will cause the CRTC to fetch an attribute for the first Fill Code character in a Fill Code string. If the Fill Code attribute is unlatched, then it only applies to the first Fill Code character. If the Fill Code attribute is latched, then it applies to the whole Fill Code segment. The first valid character after the Fill Code segment should

unlatch the previously latched attribute; this prevents the attribute from being carried past the Fill Code segment.

The CRTC loads Fill Code characters into its internal row buffer if either one of the three conditions below is true:

- The character code pointer of a segment is zero; the CRTC will fill the current segment with Fill Code. The size of the segment is defined by Visible #. The Fill Code Attribute is fetched from the address defined by the Attribute Pointer.
- The total number of characters fetched for a window is less than the horizontal width of the window (End Window Character #-Start Window Character #). The remaining part is filled with the Fill Code. The CRTC increments the current attribute pointer to fetch the Fill Code attribute; this means, the Fill Code attribute follows the last fetched character attribute.
- The total number of characters fetched for a row is less than that defined by the SLIM-bit in Mode Register 1 (96 or 132 characters). The remaining part is filled with the Fill Code. The Fill Code attribute is fetched from the location following the last fetched character attribute.

3.6 VERTICAL SMOOTH SCROLL

Vertical Smooth Scroll moves the text in fraction of rows up or down; the effect is more eye-pleasing than hard scrolling. The number of scan lines the text is moved per frame is programmable in 16 steps. The programmable rate ranges from very slow motion, where the viewer sees the text jumping in steps of scan lines (lowest rate), to a scroll rate where the text moves faster than the eyes of the viewer can follow (highest rate).

The CRTC performs smooth scrolling by adding a variable offset to the initial scan line count of the top most row. The offset is decremented or incremented, on a frame basis, for scrolling up or down, respectively. For example, if the scroll rate is one scan line per four frames, then the CRTC will scroll the text one scan line in one frame and waits for three frames before scrolling another scan line. In this manner, each character row appears to move upward smoothly, as opposed to the jerky motion of hard scrolling. The CRTC controls the smooth scroll process with minimum CPU intervention. The CPU only needs to update the linked list each time an entire row is scrolled in or out. All other operations that take place are transparent to the user.

The background and windows can each scroll independently, but not simultaneously. Either the background or window(s) can scroll at any given time. When multiple windows are to be scrolled simultaneously they do so synchronously, with the same rate, and in the same direction. The information on this type of scrolling is defined in the Main Definition Block. Windows can be scrolled independently by enabling window smooth scrolling in the Main Definition Block and setting the Smooth Scroll Window bits in the Window Definition Blocks of the windows to be scrolled.

Smooth Scrolling Up and Down

Flipping between two Main Definition Blocks (MDBs) or two Window Definition Blocks (WDBs), when scrolling background or windows, avoids screen flickering caused by scanning partially updated definition blocks. The Top of Page/Window Smooth Register alternately points to two different definition blocks. The CPU always updates the definition currently not processed by the CRTC. On relink request, the CPU toggles the pointer in the Top Of Page/Window Smooth Register c. Initially, the TOPS/TOWS Register points to the definition block linking to the Row Control Block (RCB) of the topmost row. Figure 3.12 illustrates this process.

Background and Window Smooth-Scroll

To smooth-scroll the background, only the scroll bits in MD_4 of the Main Definition Block need to be set. To smooth-scroll a window, the scroll bits in MD_4 and the SCW bit in the scrolling window's definition block must be set. When a background text is scrolled past a window text, a common TSLC must exist between the window row and the background row that it overlays (Figure 3.13). If a background row is scrolled past a window row with their TSLC being unequal then distortion to the display will occur.

It is essential that for any scrolling activity, the TSLC in MD₆ of the MDB must be equal to the TSLC of the first RCB. To scroll a background-only dis-play with variable TSLCs on each row, the TSLC in MD₆ of the MDB must be equal to the TSLC of the top-most row. Consequently, MD₆ must be constantly updated while the background is scrolling. The update of MD₆ must occur before the new pointer is written to the Top of Page Register.

The interaction between the CPU and the CRTC may be coordinated using one of three techniques: polling, non-vectored interrupt, or vectored interrupt.

Polling

The CPU may test the IPS-bit (Interrupt Pending Smooth-Scroll bit in Mode Register 2) frequently to verify the time when the CRTC requires CPU intervention. The CRTC issues two types of interrupts (setting the interrupt pending bit) distinguished by the Scroll In Progress bit (SIP-bit in Mode Register 2). When the SIP-bit is set on interrupt the CRTC likes to have the Top Of Page/Window Smooth Register updated. When the smooth-scrolling is finished, the CRTC issues an interrupt with the SIP-bit reset to notify the CPU that it is done. After servicing the requested action, the CPU must reset the interrupt pending by software.

Non-Vectored Interrupt

A less time-consuming and more efficient way of requesting CPU interventions is to use hardware interrupts. If the Interrupt Enable Smooth-Scroll bit (IES-bit in Mode Register 2) is set the CRTC will also activate the INT line each time the IPS-bit is set. The INT line may be connected to the non-vectored interrupt input of the CPU or to a dedicated interrupt controller such as the 8259A or Am9519. In the end of the interrupt service routine the IPS-bit must be reset to enable further interrupts.

Vectored Interrupt

The most elegant way of synchronizing CPU interventions is to use vectored interrupts. Therefore the No Vector bit (NV of Mode Register 2) must be reset. Similar to non-vectored interrupts the CRTC also activates the INT line when IPS-bit is set. When the CPU acknowledges the interrupt by asserting the INTACK line the CRTC strobes out an 8bit interrupt vector. Usually, this pointer addresses indirectly via a vector table the interrupt service routine. Bit 1 of the interrupt vector reflects the status of the SIP-bit so that testing the SIP-bit in the interrupt service routine becomes obsolete. The CPU may execute different interrupt service routines for both types of interrupts. Asserting the INTACK line also sets the Interrupt Under Service Smooth Scroll bit (IUSS-bit in Mode Register 2). Note, that unlike the implementation in some Z8000-type peripherals the interrupt acknowledge does not reset the interrupt pending bit. Both the IPS-bit and the IUSS-bit must be reset by software in the end of the interrupt service routine.

3.7 EDITING THE LINKED-LIST

All text data is organized in a linked-list structure

simplifying editing tasks. The host CPU only needs to modify the pointers in order to swap pages, insert lines, delete lines, or display windows. Pages can be swapped simply by reloading either the Top of Page Register pointer or the pointer in the Main Definition Block linking to the top most row. Since the pointers have both an upper and a lower part (two 16-bit values), a problem arises when the host CPU has to update both for a new pointer value: the CRTC might use a partially updated pointer in the case where the CPU has loaded only either the upper or lower pointer, and the CRTC gains the bus mastership right after this load. This problem occurs when updating both pointers in Top of Page/Window Register or the pointers in Main Definition Block.

Row Control Block Memory

The user can prevent the problem by synchronizing the host CPU updates with the CRTC linked-list scanning, via the vertical interrupt feature. For example, the vertical interrupt may be set to occur after loading the first row to signal that the Main Definition Block may be modified without any risk of running into the above mentioned problems. If only the lower part of the pointers is to




Figure 3-12 MDB Swapping Simplifies Scrolling

be modified, the problem does not occur; pointers can be modified at any time.

Row Insertion


First, link the new row to the subsequent row (Step 1 in Figure 3.20), then link the previous row to the new row (Step 2 in Figure 3.20). When operating only with the lower half of the pointers, this type of modification can be done, at any time, without any concern of synchronization to the CRTC operation.


Row Deletion


A row is deleted simply by linking the pointer in the previous Row Control Block to the next Row Control Block (Step 1 in Figure 3.21).


Character Code and Attribute Pointers

The least significant bit of the linked-list pointers in registers or memories is "don't care." The CRTC resets this bit when operating with the pointer. Consequently, all addresses put out by the CRTC are even. Since characters are 8-bit quantities which can be located at either odd or even addresses, the user has to take into consideration that character code strings always start at even addresses. This might become a restriction if the background characters are stored in a linear list and this list has to be split up into segments in order to overlav windows. Since the character code pointers are always even, the background list can be split only at even addresses. The number of choices can be increased by interleaving characters with the Ignore Attribute Set.









05098B 3-15

Figure 3-15 Flowchart for scrolling up the background using non-vectored interrupts




Figure 3-16 Stop scrolling up of the background after N lines







Figure 3-17 Stop scrolling up of a window after N lines







CHAPTER 4

VIDEO SYSTEM APPLICATIONS

4.0 INTRODUCTION

This chapter outlines three system applications of the Am8052 and the Am8152A. The first application describes a typical design with 8 pixels per character and a 40 MHz pixel rate. In the second application, the character width is increased to 12 pixels and it will be shown how the 9-bitwide input of the Am8152A is multiplexed to load the wider character slice. The third application, proportional-spacing, discusses pipelining of the data flow, which becomes necessary at high character clock rates.

4.1 TYPICAL APPLICATIONS

Figure 4.1 shows a non-proportional spacing application operating the video system at 40-MHz pixel rate. The character matrix is 7×9 pixels in a character cell of 8×14 pixels. The rightmost pixel is blanked. The Character Clock defining the rate of characters being shifted out can be determined by dividing the pixel rate by the horizontal width of the character cell:

40 MHz / 8 = 5 MHz.

Since this video system employs only a single Video System Controller (VSC), which does not need to be synchronized to an external dot clock, the internal crystal oscillator can be used. The crystal frequency can be determined as

40 MHz / 5 = 8 MHz.

Since the CLK₂ frequency is constant, the Clock₂ Divide Ratio inputs (CLK₂DR<3.0>) may be hardwired to High or Low, respectively, instead of generating new values on a character-by- character basis as in the case of proportional spacing. Since no trailing blanks are used, TB<1.0> are tied Low. The formula for calculating the appropriate Clock₂ Divide Ratio is shown below:

N = n + TB + 2

- N = Number of pixels/character
- $n = CLK_2DR$ programming
- TB = Number of Trailing Blanks
- 2 = adjust range to 2..17 pixels/character

In this example, "n" becomes 8 - 0 - 2 = 6. Since

the character matrix is 7-bits wide horizontally, inputs DD7 and DD8 can be grounded. The 256 different characters are addressed by the 8-bit Character Code (usually an ASCII code). The 14 scan lines, per character cell, are addressed by the 4-bit Scan Line Address. Altogether 12 bits are used to select a particular character slice, which implies using an 8K x 8(7)-bit Character Font Generator (usually ROM, PROM, or EPROM).

A 5-MHz CLK₂ translates to a 200 ns character clock period. The following calculation shows how the maximum allowable data access time for the Character Font Generator is determined. The Am8052 strobes out the Character Code (CC<7:0>), and Scan Line Addresses (R<4:0>) with a propagation delay to the Character Clock (MCLK₂). The character slice data addressed needs to be valid before the next rising edge of the Character Clock to allow the VSC to latch it. Therefore, the propagation delay of the Am8052 plus the maximum access time of the Character Font Generator plus the set-up time required by the VSC must be less than one character clock period. Assuming the Am8052 propagation delay from MCLK₂ to CC and R is 55 ns (6-MHz spec), and TCLK2 to MCLK2 delay is 8 ns, and the set-up time required for the data to TCLK2 is 20 ns, the maximum access time becomes:

200 ns - 55 ns - 8 ns - 20 ns = 117 ns.

Am27S43 (4K x 8) PROMs satisfy this requirement (55 ns maximum).

4.2 MULTIPLEXING THE DATA INPUTS

This application features a system of 12-bit-wide, non-proportional spaced characters at 60-MHz dot rate. It is illustrated in Figure 4.2. Similar to Figure 4.1, the on-chip crystal generator can be used to generate the Dot Clock. The crystal frequency is 60 MHz/5 = 12 MHz. The inputs specifying the number of Trailing Blanks to be added are grounded (no Trailing Blanks). Having a nonproportional spaced set of characters means that there is no use for the Trailing Blanks; therefore, their inputs are grounded.

The CLK_2 Divide Ratio inputs are hardwired to High and Low to provide a constant divide ratio. The Dot Clock is divided by 12 to generate the Character Clock. The inputs are programmed as:

$$12 - 0 - 2 = 10 (1010_{\text{B}}).$$


Given the 60-MHz dot rate and the 12-pixel-wide character cells the CLK₂ frequency can be calculated as

$$CLK_2 = 60 MHz / 12 = 5 MHz.$$

The character clock Period becomes 200 ns. Since the character cell is wider than the data input path of the VSC, the data must be pipelined. With the rising edge of the clock, the right 9 pixels are loaded. DD0 is the rightmost pixel. With the next falling edge of the clock, the VSC latches the left 8 pixels. In this application, only 3 bits are loaded with the second clock edge.

The CRTC outputs the Character Code (CC_{0-7}) and Scan Line Addresses (R_{0-4}) with a propagation delay of 55 ns to the rising edge of MCLK₂. The maximum skew between TCLK₁ and MCLK₁ are 8 ns and 12 ns for rising and falling edges respectively. Similar to the application shown in Figure 4.1, the maximum allowable access time is:

200 ns - 8 ns - 20 ns - 55 ns = 117 ns.




Since PROM B has to present the data at the inputs of the register with a set-up time of 2 ns (Am29821 parameter), the access time of PROM B can be calculated as:

200 ns - 55 ns - 8 ns - 2 ns = 135 ns.

The multiplexing of the data is as follows:

The CRTC outputs the character and scan line information for the characters synchronously to $MCLK_2$. The Character Code and the Scan Line Address select a particular character slice. Since

the VSC expects 9 bits of data on the rising edge of TCLK₂, and PROM A supplies only 8 bits, PROM B provides the 9th bit; it is connected to DD₈. Enabling PROM A with TCLK₂ ensures that the first 8 bits are present at the VSC data inputs prior to the rising edge of TCLK₂. PROM B is permanently enabled, therefore, the 9th bit is available at the rising edge of TCLK₂ but is ignored on the falling edge. The remaining 3 bits (12-bit character width) are loaded on the falling edge of TCLK₂ at which time the Am8052 has already selected the next character. Therefore, the output of PROM B has to be registered (Figure 4.3).



⁰⁵⁰⁹⁸B 4-2

Figure 4-2 Multiplexed data path to load wider character slices

4.3 CHARACTER PIPELINING

At high character clock rates, or in proportionalspacing applications, the character data path needs to be pipelined to relax, as much as possible, the access time requirements for the Character Font Generator. Assuming a 8-MHz clock rate and taking the approach of the examples in Figure 4.1 and Figure 4.2 would require an access time of:

125 ns - 8 ns - 45 ns - 20 ns = 52 ns.

The following analysis points out how this access time can be relaxed (Figure 4.4).

The clock to output delay of the Am29821 register is specified at 12 ns. The set-up time is 2 ns. This calculates a worst case access time of:

$$125 \text{ ns} - 12 \text{ ns} - 2 \text{ ns} = 111 \text{ ns}.$$

Pipelining both input and output data gains about 50 ns (Figure 4.5).

If only the input data is pipelined than the requirement becomes:

This approach still gains 41 ns.

The CRTC allows programming the skew between Character Code and Attribute output or Control Signal (HSYNC, VSYNC, and BLANK) output. (See Mode Register 1 description in Chapter 2) This skew can be used advantageously in this case by advancing the Character Code and Scan Line Address by one or two CLK₂ cycles so that the rest of the signals do not need to be pipelined externally.

4.4 CHARACTER/SYSTEM CLOCK SYNCHRONIZATION

In proportional-spacing applications, the Character Clock defining the Character Output Rate and the System Clock defining video timing (VSYNC, HSYNC, BLANK) must be synchronized at the left edge of the display in order to avoid a jagged edge. The VSC synchronizes both clocks when the SSEL (Synchronization Select) is tied High. If SSEL is Low, no synchronization occurs.

Synchronization ensures that HSYNC and BLANK change synchronously to CLK₂, resulting in a straight and smooth left border of the display. The right edge of the screen also is straight and





Figure 4-3 Multiplexed character data timing

smooth since the width of the display is a multiple of the fixed-rate System Clock (CLK_1). Note, that it is the system designer's responsibility to ensure that the last characters in any line are blank, so a valid character is not truncated due to the asynchronism of CLK_1 and CLK_2 at the end of a scan line.

The synchronization process of CLK_1 and CLK_2 takes place in the beginning of HBLANK. The VSC holds CLK_2 Low for several CLK_1 cycles then toggles in phase to CLK_1 until it recognizes HBLANK going Low (inactive). From then on

CLK₂ is generated as controlled by the divide ratio inputs.

Additionally, the VSC delays HSYNC and VSYNC so that they change synchronous with the Video Data (VID₁ and VID₂). The internal delay buffers are clocked by CLK₂ when SSEL is Low, and by CLK₁ when SSELs High. Since these delays match the video delay when SSEL is Low, these buffers can be used to latch any other video attribute the user might chose to use, in addition to the given attributes (FS, BS, REV, etc.).



05098B 4-4

Figure 4-4 Character pipelining in proportional spacing systems

4.5 CRYSTAL OSCILLATOR LAYOUT

The VSC has two power supplies: a digital power supply (V_{CC1} and GND_1) and an analog power supply (V_{CC2} and GND_2). This split enables the system designer to keep the analog supply as clean as possible. A low-noise analog supply is essential for a reliable operation of the crystal oscillator and the phase-lock-loop (PLL) multiplying the crystal frequency; especially if the operation of the PLL is a direct function of the noise-level on the supply.

The PC-board should be laid out in such a way that the lines from the pins of the VSC to the external capacitors, resistors and crystal are as short as possible. These passive circuits are connected to the analog ground (GND₂).

4.6 HALF DOT SHIFT WITH THE Am8152A

To increase the display quality, character slices can be shifted half a dot as shown in Figure 4-6. One character font bit enables or disables this feature. This bit is delayed by two D-flip-flops to compen-






Figure 4-6 Half Dot Shift

sate for the delay in the Am8152A (Figure 4-7). The AND-gates route the output of the Am8152A (VID2) either triggered flip-flop or to the negative edge triggered flip-flop. If Half Dot Shift is activated, the appropriate character slice is shifted half a dot to the left.









CHAPTER 5

GENERAL APPLICATIONS

Some applications for alphanumeric CRT systems require a dynamically programmable character-set to be able to modify the character font, to add special characters used in some foreign languages, or to provide semi-graphic characters. In this chapter, three application notes for the CRTC are introduced. These applications examples by no mean imply to cover solutions for all types of applications; however, they serve to motivate designers to use their imagination and creativeness in finding the ideal solution for his or her particular application design.

5.1 LOADABLE CHARACTER GENERATOR FOR AN Am8052 SYSTEM

This application note describes a Loadable Character Generator for an Am8052 based alphanumeric CRT system, implementing the unique approach when the Am8052 itself loads the character font. It assumes that the reader is familiar with the Am8052. For background information, refer to Section 2. An alternate approach is described in the chapter on low cost, smart terminals.

There are two basic approaches to the design of a Loadable Character Generator:

(i) The "usual" way of designing a Loadable Character Font Generator (RAM) is to implement it as a dual-port memory where the CPU has direct access. An address multiplexer is then inserted at the Address Bus of the Character Generator (CC_{0-7} and R_{0-4}), connect the output via a bus driver to the System Data Bus, and control both the multiplexer and the driver by arbitration logic. To prevent screen flickering, the Character Generator should only be accessed during horizontal or vertical retrace.

The advantage of this approach is that the character RAM can be read and written directly by the CPU. Also, the Font RAM can be altered rapidly.

The disadvantage is that a large number of TTL support parts is required to build the two-port RAM control logic.

(ii) The second approach utilizes the Am8052 for loading the Character Generator. Most of the pins of the Character Generator are already connected to the Am8052. Only a path to the data bus of the Character Generator must be set up; a few additional TTL devices are needed to implement this feature. The Character Generator information is stored in the linked list.

Advantage of this approach is the small amount of support logic required.

The disadvantage is that more sophisticated software is required to control the loading process, and the character font cannot be read back.


This application note focuses on the second approach, utilizing the Am8052 (Figure 5-1).

A blank part of the screen is utilized to load the Character Font Generator. In the initialization phase, this space can be the entire screen; during display time, it may be a blank space at the bottom of the screen. The number of characters per frame which can be reloaded is directly proportional to the space allocated.

The screen is divided into two parts (Figure 5-2): the visible part of the screen displays the normal text; the invisible, lower part hides the rows used to load the Character Font Generator. In this example, there are 18 scan lines at the bottom of the screen that are used to load a character box of 7 X 9 pixels. These scan lines are located between normal-vertical-blank active and vertical-sync active. The rows are hidden by setting a userdefinable Row Attribute Bit that externally blanks the video. Each character of the rows invokes an attribute word. As in the usual display mode, the character code addresses a character box in the Character Generator. However, the purpose of the attribute word changes; now, it contains the data of the character slice to be loaded.

Detailed Description

The Am8052 provides user definable data during horizontal retrace. This data is stored as a row attribute word in the Row Redefinition Block. It can be latched with the falling edge of HSYNC. In this design, two bits are used to control the load operation. One bit blanks the screen to hide the rows containing the Character Generator data; the second bit disables the Read input of the Character Generator and enables the attribute bus driver. The bus driver connects the attribute port





VISIBLE PART OF THE SCREEN




Figure 5-2 Screen Layout

to the data bus of Character Generator. Since this design assumes a 7 X 9 character box, only 7 bits of the attribute are connected to the Character Generator; the 8th bit is grounded at the input of the driver. Any character fonts size can be supported in order to accommodate design changes.

Two bits of the attribute port and the cursor output are used to enable the loading of specific character slices. These 3 bits have a common feature. The character part where these attributes are active is programmble on a character row basis. "Underline" and "Shifted Underline" are active during one scan line in the character cell. The scan line number, where these two attributes are active, is specified in the Row Redefinition Block. The values can be changed on a row basis by specifying a Row Redefinition Block for each row. "Cursor", is an attribute which is active during part of a character. "Start" and "End" values for this attribute is specified in the Row Redefinition Block. If these values are identical, the attribute is active only during one programmed scan line (see Tables 1 and 2).

The 3 attributes determine which slice of the selected character is loaded. The attribute string layout of Figure 5-4 assumes that the Row Redefinition Blocks contain the values of Tables 1 and 2. Each attribute word activates one of these 3 attribute bits to select a specific character slice. The character slice is loaded with the 7 bit value contained in the attribute word. Three consecutive attribute words in which each activates a different attribute bit (Figure 5-4) so that the upper 3 slices are reloaded in the end. In the next row, the row attributes are redefined to enable loading of the middle part of the characters. A third row loads the remaining lower part.

When one of the 3 attribute output pins is activated by the attribute word, and when a latched row attribute bit disables Read, then the Character

Generator receives a Write pulse to Strobe in the character slice (Figure 5-3)

Seven attribute bits must be programmed in the Attribute Redefinition Register as user-definable attributes. In this design, a maximum of 44 characters-per-frame can be reprogrammed. This number is determined by:


- The length of the row buffers (132 characters)
- 18 scan lines are used for loading the Character Generator
- Each character has 9 slices (9 character positions in the row buffer).

Modifications to support character font generators wider than 7 bits:

Loading can be done in steps. A character box which is 12 pixels wide can be loaded in two steps, each loading 6 pixels. The 7th bit of the attribute now selects the left or right part. An alternative is to use a latched attribute bit (an output of the latch in Figure 5-1) to select the parts. Note that these attributes are constant in the entire row, therefore, different parts cannot be loaded if a latched attribute is used.

Scan line count can be reduced when less attributes are used to select character slices. Note that the minimum scan line count of a row is determined by the time the CRTC needs to fill the row buffer.

An arbitrary number of attributes ("n") are utilized to select slices. The first row loads the upper "n" character slices and has a minimum scan line count of "n." The second row loads the next "n" slices and has a scan line count of $2 \cdot n$. A third row loads





subsequent "n" slices and has $3 \cdot n$ scan lines. In this example of a 7 X 9 character box and 3 slice attributes, 2 rows are needed to load all 10 slices. The first row loads the upper 3 slices and contains 3 scan lines, the second row has 4 scan lines and loads the middle 3 slices. The third row has 9 scan lines and loads the lower 3 slices.

The "old" vertical blank active time must be reprogrammed to allocate space for the character-load rows. An attribute bit will blank this part of the screen so that there is no visually detectable differ-

ence on screen.

Figure 5-5 shows two 7 X 9 character cells containing an "A" and a "F". Figure 5-6 shows parts of the linked list data strings specifying the data to load the character fonts of these characters.

A 7 X 9 character set of 256 characters fits into an 8K X 8 RAM. The maximum access time depends on the resolution of the display (high resolution => about 60 ns).

	Ż										
CURSOR	1	0	0	1	0	.0	1	0	0		
UND	0	1	0	0	1	0	0	1	0		
SUND	0	0	1	0	0	1	0	0	1		
ATTRIBUTE BITS	S L C E # 1	S L – C E # 2	SL-CE#3	SLICE#1	S L – C E # 2	SL-CE#3	SLICE#1	SLICE#2	S L C E # 3		
CHARACTER CODE	C H A R A C # 1	CHARAC#1	CHARAC#1	C H A R A C # 2	C H A R A C # 2	C H A R A C # 2	C H A R A C # 3	C H A R A C # 3	CHARAC#3		

05098B 5-4

05098B 5-5






Figure 5-5 7 x 9 Character Box


Table 1	-		neters for Row Redefinition < of 1st Row
TSLC	=	4	
Noo		~	upper five character slices
NCS	=	Ņ	Normal character start on scan l ine 0
NCE		4	Normal character end on scan
. ·		÷.,	line 4
CURS	=	0	Cursor start
CURE			Cursor end
UND			Underline active on line 1
SUND	=	2	Shifted underline active on line 2
Table 2			ameters of Row Redefinition ck of 2nd Row
Table 2 TSLC			
		Blo	The second row loads the lower five character slices (scanning the first five lines a second time is an unavoidable overhead)
TSLC NCS NCE	=	9 9 0 9	The second row loads the lower five character slices (scanning the first five lines a second time is an unavoidable overhead) Character position starts at 0 and ends at 9
TSLC	=	9 9 0	The second row loads the lower five character slices (scanning the first five lines a second time is an unavoidable overhead) Character position starts at 0 and ends at 9
TSLC NCS NCE	=	9 9 0 9	The second row loads the lower five character slices (scanning the first five lines a second time is an unavoidable overhead) Character position starts at 0 and ends at 9 All other values are incremented
TSLC NCS NCE CURS	=	9 9 0 9 5	The second row loads the lower five character slices (scanning the first five lines a second time is an unavoidable overhead) Character position starts at 0 and ends at 9 All other values are incremented by 5 to

5.2 HORIZONTAL SMOOTH SCROLL

Vertical screen scrolling on standard terminals is done by replacing the text line by line; the text appears to jump up or down the screen. A more desirable and ergonomic approach is to smooth scroll the text. The Am8052 alphanumeric CRT controller (CRTC) can achieve this effect by replacing the scrolled line on a scan line basis. The text moves in steps of line partitions (scan lines). This produce smaller jumps and is almost unnoticeable to the viewer; it appears to be a continuous, smooth, upward or downward movement of the text on screen. The scrolling itself is executed without CPU interventions.

In applications that involve displaying text running off the screen horizontally requires scrolling the text accordingly. Once the user has experienced vertical smooth scroll, the demand for horizontal smooth scroll will come naturally. Similar to vertical smooth scroll, horizontal smooth scroll can be done by replacing characters on a pixel basis. Although the CRTC does not have a built-in mechanism to control horizontal smooth scrolling, this application note provides some ideas for a practical implementation. External MSI logic and CPU interventions are required to control the scrolling process.

The basic idea behind this scrolling technique is to place a dummy character in front of the line. This character is made invisible by delaying the horizontal BLANK with external logic. The entire line is then moved by modifying the width of this dummy character, utilizing the proportional character capability of the Am8152A Video System Controller (VSC). The blank delay covers the entire dummy character when it is programmed for full width. By reducing the width of this character, the first visible character moves left and gets partially covered. Characters seem to enter the screen on the right side and leave on the left side. Figure 5-7 diagrams the process.



Detailed Description:

Here it assumes a non-proportional spacing environment with a character width of 8 pixels, and a dummy character width of 10 pixels; there is no restriction to these values. External logic hides the dummy character and the first visible character by delaying BLANK (10 pixels). The delayed BLANK masks off the serial video stream put out by the VSC (Figure 5-8).

By reducing the character width of the dummy character from 10 to 2 pixels in 8 steps, the leftmost character is moved out. The dummy character has to be wider than the widest visible character in order to hide a dummy character (2 pixels minimum width) as well as the leftmost character in the blanked space (Step 9 of Figure 5-7). The width of the dummy character can be controlled by using several methods described in the following paragraphs. Step 9 of Figure 5-7 is optional, it is shown to clarify the entire process. The user can expand the dummy character to its full size (10 pixels) when only one pixel of the leftmost character is left visible (Step 8 to Step 10).

Horizontal smooth-scrolling can be made framesynchronous by incorporating the Vertical Interrupt of the CRTC. This interrupt is issued once per frame. The scroll rate can range from as low as one pixel per several frames to several pixels per frame. This is similar to the programmable scroll rate for vertical smooth scrolling. For additional information refer to Section 2 of this handbook.

External Blanking

One of the criterion for this application is to find a simple way of delaying BLANK to the appropriate number of pixels (example 10) to hide the dummy character.

A practical approach is to delay BLANK by feeding it through two D-flip-flops clocked by the system clock CLK1. This requires CLK1 period to be

05098B 5-7




Figure 5-7


larger than the character clock period (CLK2) and that CLK1 has the appropriate pixel width (Figures 5-8 and 5-9).


Another approach is to use a counter to delay the BLANK for the appropriate number of pixels. The counter is to be clocked by the DOT Clock and enabled by the first edge of CLK1 or CLK2, after BLANK active. The problem with this approach is that an external DOT Clock must be available. Most

applications make use of the built-in PLL of the VSC and consequently an external DOT Clock in unavailable.

Width Control

The width of the dummy character can be modified by using the proportional character display capabilities of the VSC. In proportional character





applications, where the character font generator already contains a set of characters with widths between 2 and 10, no special hardware is necessary (Figure 5-10). The CPU changes the dummy character for each scrolling step. The new character has either a decreased or increased width, depending on the scrolling direction. Decreasing the width causes a left scroll; increasing the width causes a right scroll. The row data list has to be updated after scrolling an entire character.

In proportional character applications, the user has to keep track of the width of the character inserted or deleted when updating the row data list. The modification of the width of the dummy character is a function of the width of the inserted or deleted character.

In applications with a fixed character-width, it might be practical to add a character-font width generator to implement a character set of different widths for the dummy character.

Another approach in controlling the width of the dummy character is to include the bias of the row in the Row Attribute Word. This attribute word is put out during horizontal retrace, and can be latched by HSYNC (Figure 5-11). The character attribute AP9 is only activated during scanning the dummy character to switch the multiplexer. The multiplexer normally guides the Character Font Generator output to the VSC CLK2-Divider inputs. Only during scanning the dummy character the 4bit width stored in the Row Attribute Word is used. This approach is advantageous when the linkedlist contains only one Row Redefinition Block common to all rows. In that case, the CPU only has to update one word to move the screen horizontally. In the other approaches the CPU has to

update one character per row.


5.3 BIT-MAPPED GRAPHICS WITH Am8052

This section outlines a second approach in using the Am8052 for bit-mapped graphic. The design discussed in the reprints of magazine articles in the appendices dealt with graphic information stored in a special x-y addressed display memory. The linked-list interpreted by the Am8052 provides only the address information and not the display information itself. The approach presented in this section involves linked-list providing all display information including the pixel data. The softwareoriented implementation requires only one external 8-bit multiplexer (minimum configuration) whereas the hardware oriented implementation of the design outlined in the magazine article requires multiplexers, a separate display memory including refresh circuitry, and bus arbitration logic to let either the host CPU or the CRTC access the display memory. The advantages of this scheme over the design shown in the magazine articles can be summarized as follows:

- less external circuitry
- no dual-ported display memory, pixel and text data is stored in system memory

However, this approach has some trade-off and limitations compared to the design in the last chapter.

 mixed text and graphics only on horizontally split screens (entire scan lines are allocated for either text or graphics)



 heavily increased system bus utilization (up to 100%) when displaying graphics, therefore dualbus architecture appropriate

Both designs provide the same resolution for text and graphics (same dot clock). Both designs take advantage of the linked-list architecture of the CRTC system and thereby allow easy and fast page swapping, block moves. Further on, the graphic page can be vertically smooth scrolled in both designs.


Pixel Generation

A standard CRT controller strobes out the character code (usually the ASCII-code for the character to be displayed) on a character clock basis. This character code and the scan line address select a particular character slice address in the character font generator. The character font generator then provides the character slice data which is serialized by the video shift register.

In this bit-mapped graphic approach the character font generator is bypassed and the character code is shifted out directly. Since the character code can have any 8-bit pattern, it can define any slice of 8 pixels. Since subsequent scan lines on bitgraphic displays are usually unique bit patterns, each scan line is described by its own sequence of character codes. This means that, in bit-mapped graphic mode, character rows contain only one scan line compared to a scan line count of 8..16 in text mode. Consequently, the bus utilization of the CRTC increases drastically. In fact, the screen resolution is limited by the data transfer capability of the system bus. In bit-mapped graphic mode the Total Scan Line Count (TSLC) is set to $00_{\rm H}$ in the Row Redefinition Block (RRB) for the first graphic scan line. Additionally, one bit of the 10-bit row attribute switches the multiplexers to graphic mode. This row and all succeeding rows will maintain that attribute until another RRB is invoked by the linkedlist of Row Control Blocks. In this fashion alphanumeric and bit-mapped presentations can be intermixed on the display device.

Figure 5-12 shows the linked-list data structure upon which this application is based. For the rows/scan lines defined to be bit-mapped, the hardware will be made to display the 8 pixels per character slice directly out of the CRTC instead of using a character font memory as an indirect lookup mechanism. This switching mechanism is implemented with the row attribute information normally outputted by the CRTC during horizontal retrace. In this application only one bit is used to differentiate between text and bit-mapped graphic mode. The other bits can be used for other purposes such as implementing a soft loadable character font generator.

The major design consideration is that the CRTC's on-chip DMA controller is given enough bus time to complete loading the row buffers contained in the chip before, the information is displayed. The CRTC must be able to load one character row in less than a horizontal SYNC cycle (one scan line). In the limit, this can take all of the available bus time and would, therefore, lock out the host CPU from processing. For this reason, it is expected that only small portions of the total display will be bitmapped such as in business applications to display small charts or graphs.



To minimize the bus utilization of the CRTC the linked-list describing the graphic should be straightforward: no windows and no segmentation.

System Performance

To improve the system performance a dual-bus architecture may be implemented. The display information is stored in local memory shared by the host CPU and the CRTC. Additionally, the CPU has system memory to perform the other tasks. In this scheme the host CPU is only slowed down when it actually accesses the display data while the CRTC still uses nearly the entire bus bandwidth provided by the local memory.

To calculate the DMA time for a row four factors must be considered. The performance data is based on the 8-MHz CRTC.

 Each DMA cycle takes 3 ticks of the CLK1 clock assuming operating without Wait states. A bus cycle therefore will be 3/8 Mhz or 375 ns. This implies, using a transparent address latch, that a total of Parameter 4 + Parameter 42 = 30 + 185 = 215 ns is the maximum access time to system/local memory that will be used for bitmapped data.

Each row's data consists of:

- Row Control Block (RCB) information (7 words or bus cycles)
- The data to be displayed (Two bytes per bus cycle)
- Any attributes that the data invokes (one attribute per bus cycle)

The performance calculations consider three different resolutions for the bit-mapped portion of the display: 512, 768, and 1024 dots horizontally. The former and latter represent low and high end applications; the middle resolution is typical for many present CRT systems and fits into the hardware of the CRTC in a particularly convenient way.

For all of these screen resolutions many common considerations will first be discussed. To simplify both the software which generates the bit-map data and to optimize the bus utilization, it is desirable to place all of the data within one contiguous 64K segment of CPU address space. In terms of the CRTC this means that the upper address does not need to be updated, eliminating Am8052 Bus Master Write cycles and thereby saving bus time. For this same reason it is desirable to have all of the RCB's for the rows of the bitmap in this same address space.

To minimize the bus request and bus release overhead due to handshaking involved it is desirable to have the DMA burst as long as possible. The maximum length for a DMA burst is one character row. It is programmed when the Burst Space value in the Burst Register is set to 00_{H} .

Since character attributes are not used in graphic mode it is desirable to turn the attribute fetches off. (see Attribute Flag Register).

A word of explanation is appropriate at this point concerning the values to be put into the Row Control Block word RA₂. The "HIDDEN #" and the "VISIBLE #" are used by the DMA to ascertain the maximum number of characters to be fetched into the internal row buffers. For each segment of a row, the DMA will fetch a number of characters equivalent to the sum of these two parameters. In graphic mode "HIDDEN #" should be set to zero and "VISIBLE #" to 64, 96, or 128 for screen resolutions of 512, 768, or 1024, respectively. The remaining row buffer entries are filled with the programmed fill code.

Timing Calculations

The DMA must fetch the control information and character data for graphic row in less than the horizontal scan time. The number of DMA cycles per row can be determined as:

- N = R/16 + C + B
- N = number of DMA cycles per row
- R = screen resolution in pixels
- C = 7 words for Row Control Block
- B = 7 bus cycles for bus exchange and Idle DMA Cycles

The data (character string) must be word aligned. The CRTC takes additional time internally to fill in the row buffer with the default data byte specified by the MDB's character fill code. Internally each row buffer has 132 entries. However, for screen size equal to or less than 96 characters per row, the SLIM bit in Mode Register 1 may be set to reduce the time taken to do the fill operation. This "magic number" was used as the basis for the medium resolution selection to reduce the required fill time to zero. The time to fill the remaining part of a row it takes a system clock (CLK₁) cycles per fill character.

The Maximum horizontal frequency supported by each of the three resolutions is as follows (Am8052 at 8 MHz):

512 pixels/line

 $[512/16 + 14] \cdot 3 + (96 - (512/8))$ $= [32 + 14] \cdot 3 + (96 - 64) = 138 + 32$ = 170 ticks of CLK1 = 0.021 ms $F_{max} = 47 kHz$

768 pixels/line

 $[768/16 + 14] \cdot 3 + 0 = [48 + 14] \cdot 3$ = 186 ticks of CLK1 = 0.023 ms F_{max} = 43 kHz

1024 pixels/line

 $[1024/16 + 14] \cdot 3 + (132 - (1024/8))$ = [64 + 14] \cdot 3 + (132 - 128) = 234 + 4 = 238 ticks of CLK1 = 0.029 ms Fmax = 34 kHz

Hardware Implementation

A latch (Figure 5-11) stores the row attribute data the CRTC outputs during horizontal retrace. The Am29841 latch is ideal for this purpose as it contains 10 bits worth of storage in the convenient 24pin slim package and has the correct polarity of clock.

A multiplexer feeds either the 8-bit character code (graphic mode) or the character slice data provided by the character font generator (text mode) to the parallel input of the Video Shift Register.

Another Multiplexer selects the character width from the character font generator (as for proportionally-spaced characters) or is set to 0110_B to indicate eight pixels per character clock when in graphic mode.




Figure 5-12 "Linked List"

CHAPTER 6

Am8052 BUS INTERFACE GUIDE

6.0 INTRODUCTION

The Am8052 is a general-purpose controller for raster scan CRT displays. Its link-oriented data manipulation provides sophisticated text display without imposing undue overhead on the host CPU. The versatility of this device covers a wide range of applications from medium performance up to very-high performance displays.

A wide variety of systems will be able to take advantage of its features, turning them into powerful display controllers with a minimum of chip count. This application note covers the area in a system outlined in Figure 6-1. It should provide designers with application hints and information on how to interface the device to some of the popular CPUs.

6.1 PERFORMANCE DECISIONS


When designing a display subsystem, the system designer makes multiple decisions to acheive the

most cost-effective design. The designer finds the best compromise between performance and cost; the cost mainly consists of hardware/software development and manufacturing. The following shows the trade-off between software development cost and hardware cost.

The basic factors that influence the performance of a display system are:

- 1. Single/dual bus architecture
- 2. System clock rate
- 3. Number of wait states
- 4. DMA burst length
- 5. Full/reduced attribute fetches

The hardware designer defines the first three factors. The fourth factor is determined by system constraints such as real-time response time or multimaster bus sharing. The fifth is set by the software designer. The demand attribute fetch feature of the Am8052 can be used to reduce bus traffic by about 50%.



How is system performance measured? First of all, system performance is defined here as the response time of tasks executed by the local intelligence. It is assumed, also, that this response time is directly proportional to the remaining bus bandwidth in the CPU. Therefore, parameters such as Wait States can be very important in the determination of system performance.

The various factors affecting system performance are analyzed in the following.

Single/Dual Bus Architecture

The single most important decision the system designer makes is to implement either a single or dual bus architecture.

In the single bus architecture, (Figure 6-1) the CPU, the system memory, and the peripheral devices are interfaced via a single bus, the System Bus. With the Am8052, all display information are stored in the system memory and the Am8052 self-

loads this data via the system bus. Consequently, the more data the Am8052 transfers, the smaller the CPU bus bandwidth and lower performance. However, this is the simplest approach and requires no additional hardware.

The the dual bus architecture (Figure 6-2) is implemented in higher performance systems where peripheral devices do not claim a share of the bus bandwidth. Each peripheral device has its local memory and interfaces via its local bus. The Am8052 stores all display data in this local memory. Thus, the self-load no longer burdens the System Bus and Am8052 bus traffic becomes insignificant. This set-up does not affect the overall system performance.

When interfacing the Am8052 to synchronous buses, performance can be increased if the onchip (Am8052) bus arbitration logic is not used. Instead, an external, synchronous arbitration logic is used to arbitrate the System Bus on a cycle-bycycle basis. In this mode, BAI is tied Low to allow the Am8052 to perform its transaction at any time.




Figure 6-2 Dual-Bus Architecture

An active DS (Data Strobe) is treated as an cycle request. WAIT is pulled Low for as long as it is necessary to hold the Am8052. Upon release of WAIT, the actual bus cycle is performed.

System Clock Rate

The Am8052 was originally designed as a Z8000 peripheral, one that has three clocks per machine cycle; this means, performance-wise, a 6MHz Am8052 can cope with an 8MHz 8086, or 68000, or one of the MOS microprocessors that operates on four clock cycles per machine cycle. It is obvious, therefore, that, if the clock rate of the Am8052 is high, the Am8052 requires less of the System Bus bandwidth and gives a higher performance.

In order to optimize the system performance with the Am8052, the CPU should be operated asynchronous to the Am8052. However, since some dynamic memory controller operate synchronously to the System Clock, the design should be simplified to operate both the CPU and the Am8052 synchronously. The disadvantage of this approach is that it requires a faster Am8052.

Wait States

A single Wait State increases, by 33%, the bus bandwidth used by the Am8052. The two examples in the following show cases in which whether or not Wait States are inserted made an important difference.

In the first example, the Am8052 occupies 6% of the bus bandwidth. Inserting a single Wait State raises it to 8%, two Wait States raises it to 10%. The overall system performance is basically not affected.

Am8052		DMA	CPU	Relative Performance	
no Wait State	6%	· _	94%	1.00	
1 Wait State	8%	·	92%	0.98	
2 Wait States	10%		90%	0.96	

Exar	np	le	1

The difference would be drastically increased if the Am8052 occupies a more significant share of the bus bandwidth and other DMA devices are also taking their share of it. The following table shows the difference in relative performance when DMA devices are involved.

Example 2

Am8052		DMA	CPU	Relative Performance	
no Wait State	45%	15%	40%	1.00	
1 Wait State	60%	15%	25%	0.625	
2 Wait States	75%	15%	10%	0.250	

Here, the insertion of two Wait States reduces the relative system performance to a quarter of the one with no Wait State.

DMA Burst Length

The purpose of performing bus transactions in burst is, on one hand, to minimize the effect of bus exchange overhead (burst as long as possible) and, on the other hand, to limit the time the Am8052 occupies the bus to allow real-time responses of the CPU or other peripherals.

The DMA burst length is another factor which affects the system performance. This is due to bus arbitration and bus release overhead. After the Am8052 has asserted Bus Request (BRQ Low), the system will acknowledge the bus request by asserting BAI Low. However, in most systems this exchange involves a bus dead time of a few clock cycles (overhead). Furthermore, it takes the Am8052 about eight clock cycles to perform the first bus cycle after receiving bus acknowledge.

Considering these facts, the bus exchange overhead decreases if the burst length is increased (less bus exchanges). In the best case Burst Space is set to zero. Here, the bus is exchanged only once per character row being loaded. In the worst case Burst Count is set to "2". Here, single bus cycle DMA bursts are performed which maximize the bus exchange overhead.

An analysis has shown the overhead involved due to bus exchanges is neglectable if the burst length exceeds 64.

Full/Reduced Attribute Fetch

The amount of attribute fetches also directly affect the system performance. In lower performance systems the software designer can choose to employ the full attribute fetch mode. This means the Am8052 fetches an attribute for each character being loaded. The advantage is that this is the most simple software scheme which can be implemented. There is a fixed relationship between characters and their attributes.

The required bus bandwidth can be reduced by about a factor of two when implementing the reduced or demand attribute fetch mode. Here, attributes are loaded when required. However, this scheme involves a more sophisticated software since the relationship of characters and their attributes becomes variable.

6.2 GENERAL SYSTEM BUS APPLICATION HINTS

The following outlines the unique observations of the Am8052 bus interface.

Upper Address Writes

The Am8052 updates the upper address on a demand basis to minimize bus overhead. In upper address write cycles (Bus Master Writes), \overline{AS} and R/W are both Low. This is the only time the Am8052 pulls the R/W Low. In both segmented and linear mode, the upper address (7 or 8-bit, respectively) are strobed out on the lower half of the address/data bus (AD₀₋₇). Note, that it is not possible to OR \overline{AS} and R/W in order to enable a


transparent latch (Figure 6-3). Since R/W propagates into the Bus Master Read cycle following the write cycle (timing parameter 10), ORing R/W and \overline{AS} may generate a glitch. Therefore, it is preferable to take an approach similar to Figure 6-4.

The upper address is stored in a register such as the Am29823. The register is enabled when the CRTC is bus master (BAI=Low, and BAO=High) and R/W is Low. The register is strobed by the trailing edge of \overline{AS} . The CRTC timing guarantees that R/W settles before that edge.

Slave Transfers

The CRTC supports two slave data transfer modes: the latched and the unlatched mode. The latched mode may be selected for systems with a multiplexed address/data bus such as the 8086 and Z8000. The CRTC latches Chip Select (\overline{CS}) and Control/Data (C/\overline{D}) with the trailing edge of address strobe. C/ \overline{D} indicates to the CRTC that the CPU is going to address one of the internal registers (C/ \overline{D} =High), or that the CPU is going to transfer data to or from a previously addressed register (C/ \overline{D} =Low). With the subsequent data strobe, either the pointer or the data word is transferred. The leading edge of data strobe latches R/ \overline{W} . The entire cycle may be asynchronous to CLK₁ or CLK₂.

The unlatched mode may be chosen for systems with demultiplexed address/data bus such as the 68000. Address strobe being Low enables an internal transparent latch to pass \overline{CS} and C/\overline{D} through to slave select logic. Therefore, both \overline{CS} and C/\overline{D} must be stable for the entire cycle. \overline{AS} is connected to a flag that signals the bus has stabilized, that is, the address is valid. \overline{CS} is the



decoded I/O address. C/ \overline{D} usually connects to A₁ of the system bus. (A₁ is the least significant address in 16-bit microprocessor systems; A₀ is "don't care".) Similar to the latched mode, data strobe latches R/ \overline{W} , and transfers either the pointer or the data.

Clock Input Requirements

All inputs except the two clock inputs (CLK₁, CLK₂) have the normal TTL input voltage/ capacitance specification. The two clock inputs require a lower Input Low Voltage, a higher Input High Voltage; and they have an increased input capacitance. The companion part, Am8152A, provides clock signals satisfying these requirements. Applications not employing the Am8152A can either use CMOS clock drivers or the discrete circuit in Figure 6-5. To increase output drive capability and improve rise and fall times, CMOS drivers can be connected in parallel.

Interrupt Acknowledge


The Am8052 provides an interrupt acknowledge input to support vectored interrupts. For normal operation this input has to be tied high. Note that, as long as INTACK is Low or floating the device will not respond to any slave transactions, or will not execute any master transfers.

Wait Synchronization

It is very important, that WAIT is synchronized to the clock (CLK1), especially when software Wait States are enabled. When the number of software Wait States is set to zero, and the setup and hold times of WAIT to CLK1 are violated, the Am8052 either misses WAIT going High and inserts an additional Wait State (not a problem), or it goes meta-stable (a seldom case, but a real problem, since meta-stable consequences are not predictable). If the WAIT setup and hold timing is violated and the number of software Wait States is 1, 2, or 3. an additional problem occurs. In that case the Am8052 does not insert the programmed software Wait States, and scans the WAIT input in the subsequent T1 cycle. If WAIT is Low in this T1 state, the Am8052 will hang up this T1 state, characterized by AS toggling with the frequency of CLK₁.

Bus Turn-Around

The bus turnaround times when going from the address output (DTEN Low) to data input (DREN Low) should be analyzed carefully. Slow driver turn-off times in conjunction with fast turn-on delays might cause bus contention on the multiplexed address/data bus. Therefore, combinatorial delays between the transceiver control outputs of the Am8052 (DREN, DTEN) and the transceiver inputs should be avoided (use transceivers with



06178A 6-4

Figure 6-5 CLK1/CLK2 Driver


receive/transmit control such as Am2949). Note that, in Master Read cycles, the Am8052 does not require a data hold time to DREN or DS, whichever goes inactive first. So either DREN or DS may be used to enable/disable the data.

6.3 Am8052 AND AN 8-Bit MICROPROCESSOR INTERFACE

There are two fundamental issues associated with mixing devices that communicate over differentsized buses. The first problem is allowing the two devices to communicate on a "common" data bus. Consider, for example, a 16-bit system utilizing 8and 16-bit peripherals. Overcoming the mismatched data paths requires some form of control led multiplexing/demultiplexing of the different data paths. In addition, extra control signals for partitioning the 16-bit word into 8, and 16-bit units may be required. Today, most of the 16-bit CPU based systems that use 8-bit peripherals usually use just the lower half of the data bus to transfer data to and from the peripheral. However, this scheme does not work when interfacing 16-bit peripherals to 8-bit CPUs, especially when these peripherals have bus master capability.

Data Funnelling


When a 16-bit peripheral attempts to transfer data over an 8-bit bus (memory write cycle or slave read cycle), the 16-bit data has to be broken down into two bytes and transferred sequentially. First, the



lower 8-bits are transferred out on the bus (Figure 6-6a), and then in the next transfer cycle the upper 8-bits of the 16-bit word are sent out (Figure 6-6b). The generalized bus timing for such an operation is shown in Figure 6-6c. Figures 6-7a, 6-7b, and 6-7c show the opposite case; a bus read operation from an 8-bit bus to a 16-bit peripheral. Here, the first byte read from the system must be latched. Once the second byte has been fetched, the 16bit peripheral reads in the assembled 16-bit (2byte) word. Additionally, provisions may need to be made for the case when the 16-bit peripheral accesses single bytes.

Interruptions of the two cycle transfer must be analyzed very carefully. Master transfers must not be interrupted by slave accesses while being in the middle of a two-cycle transaction. Similar, slave accesses must not be interrupted by master transfers. While the interfacing funnels the data, the current bus cycle needs to be stretched. When the peripheral is bus master, as shown in Figures 6-6a, 6-6b, and 6-6c, the 16-bit peripheral is holding its data available for what would normally be two complete bus transfer cycles. This stretch can be achieved by delaying the transfer acknowledge signal to the peripheral, causing it to wait (WAIT asserted).

In slave mode, the 8-bit CPU would have to make two consecutive read operations to examine a 16bit peripheral status register. The peripheral must not become bus master in between the first and second read operations since this invalidates the



results of the first read operation. This function can be handled in two different ways: if the CPU has a bus lock instruction (for example, like the iAPX family of CPUs), then the programmer uses one of these before the CPU accesses the peripheral. Alternately, the CPU can disable the arbitration logic while it is performing the critical uninterruptible slave transfer.

Developing the Control and Data Transfer Interface

Designing the control interface to allow mixing 8 and 16-bit peripherals requires an analysis of the data and control flow. The data flow automatically defines the data path design (see Figures 6-6 & 6-The bus master operation by the peripheral is relatively straightforward. During a write operation, the data is written out sequentially: the lower byte first and then the upper byte (or vice-versa). During a read operation, the data is fetched sequentially. The byte fetched first is latched, to hold the data until the peripheral can read it. In the second byte read cycle, the remaining byte is fetched, the 16-bit word is assembled from the two bytes, and the 16-bit word is loaded into the peripheral. Similarly, WAIT is asserted until the second byte read cycle can be terminated.

The slave mode of operation works almost identically to the peripheral bus master mode. The master read cycle is similar to the slave write cycle, and the master write cycle is similar to the slave read cycle. In general, if the peripheral puts data on the narrower system bus, the peripheral can keep the data active in both sequential system bus cycles. On the other hand, if data is loaded into the peripheral, the interface logic has to latch the data of the first fetch cycle, whereas the data of the second cycle can be loaded directly into the peripheral (no latching required).

When defining the interface, the designer must make a conscious choice about which byte (upper or lower) to latch during peripheral read operations (or conversely, slave peripheral write operations). Once this decision has been made, the CPU must always access the latched data byte first (during a slave write) and then access the non-latched byte to complete the transfer. This restriction is a minor one with no extra software overhead; yet it could affect the ease of the programmer's coding if not handled properly. For example, if the programmer uses a compiler to generate the software for the system, extra care may be necessary to ensure the generates the correct addressing compiler sequence. An alternative to this solution would be to latch both the upper and lower data bytes. In that case, the cost of the interface would be increased, as would the complexity, with no gain in performance.

The state diagram (Figure 6-8) illustrates the control sequence implemented in the 8/16-bit bus control logic. It also depicts how uninterrupted word transfers will occur and how the addresses for upper and lower bytes are generated. In addition. the specific bus timing of the peripheral and the data bus must be examined to quantify the state control flow and provide information on data latching, read/write control strobes. and addressing to and from the peripheral. The state control flow is broken down into three parts: bus master read, slave read, and slave write operations.

The three control signals that must be be generated by the 8/16-bit control unit are: Address bit 0 (A₀), peripheral hold (WAIT), and bus read (\overline{RD}). The A₀ line is generated by the control logic to indicate which byte is to be transferred in bus master modes only. Otherwise, the A₀ generated by the system is used to indicate which byte is being accessed. The WAIT line holds up the peripheral during transfers. The RD line is required to indicate successive transfer cycles on the bus. The peripheral's control signals will only strobe active once, because the two cycle transfer should be kept hidden from the peripheral.

The slave transfer flows are almost identical, except the CPU is generating the bus signals and the transfer directions are reversed, that is, a bus write goes into the peripheral.

The conceptual logic for the 16-to 8-bit data flow example is shown in Figure 6-9. The data on the upper byte is latched when data is being read (as bus master) and read or written (as a bus slave). Although this interface must latch data coming from the 8-bit data bus into the peripheral, it also needs to act as transceiver when the peripheral is sending data out to the system. The ideal part to accomplish such an interface would be one that has a three-stated output, with an 8-bit wide latch, in one direction and a three-stated driver in the other direction. The Am2952 8-bit bidirectional I/O port provides a close match to the targeted logic and allows the combining of the upper data bus latch and upper data driver chips into one IC. It provides two 8-bit clocked I/O ports, each with three-state output controls and individual clocks and clock enables. An Am2949 bidirectional bus transceiver completes the logic required to buffer the data path.

The state flow control requires logic capable of sequentially moving from state to state, holding in a particular state, and being reset or initialized back


to a predefined state. This design integrates the state machine generator into the same Programmable Array Logic device (PAL) as the control signal logic.


The bus control logic required to generate the datapath flow logic and the bus control signals is considerable. This is especially true if the peripherals and CPUs have different signal conventions (for example, \overline{AS} , \overline{DS} , and R/Wversus ALE, \overline{RD} , and \overline{WR}). Conversion between different signal conventions, signal polarity changes, and extra functions (such as generating A_0) requires quite a bit of logic-synthesis ability. If the peripheral has bus master capability, additional information, such as bus arbitration controls, must be fed into the next state determination logic to decide what control sequence to follow.

Assembling a 8-bit CPU/16-bit peripheral interface combines all the individual components discussed above. Figure 6-10 shows a typical 8/16-bit control

interface. The state machine and the bus and latch controls have to be tightly coupled in order to transfer data between the 8-bit and 16-bit buses. The generalized machine is designed under the assumption that the peripheral has bus master capability. If this is not the case, the design can be vastly simplified.

Since the CRTC does not modify system memory, no provision for a bus master write operation needs to be provided. This provision is important because it eliminates the need to generate a system write control signal (WR). In addition, the control and display information has to be aligned on word boundaries. This additional requirement relieves the 8/16-bit control logic from worrying about funneling the bytes and performing odd/even byte transfers. It also saves control inputs from the Am8052 because all transfers are words; there is no need for upper and lower data strobes or byte high enable inputs/outputs.







The slave accesses by the CPU are either pointer writes (to select the desired control/status register) or 16-bit data read/write operations. The pointer write operation is really an 8-bit operation because only the lower 8 bits of the data form the register address. This is illustrated in the flow diagram by the path that bypasses half the slave read/write states if the command/data (C/\overline{D}) line is High. These state flow diagrams are derived directly from the timing diagrams of the Am8052. The three different transfer timings are shown in Figures 6-11, 6-12, and 6-13.

Two special conditions have been incorporated into the state flow diagrams whenever a transfer is first initiated. Before a new transfer cycle is attempted (that is, the state machine is waiting in S0), the memory acknowledge must be inactive. This prevents any interference from the last transfer. The second special condition occurs when the Am8052 asserts the R/W line to indicate a write operation. Whenever the Am8052 updates the upper 8 bits of the 24-bit address latch, the R/W line indicates a write operation (in conjunction with \overline{AS}). The Am8052 is not actually performing a system data write, only an address latch update. Hence, the state flow reflects this fact by not starting a sequence if the R/W line is active Low from the Am8052.

These simplifications allow the Am8052 to 8-bit CPU control interface to be synthesized in a single AmPAL22V10 device (Figure 6-14). In addition, the bus control signals are converted from \overline{AS} , \overline{DS} ,






and R/W to RD and WR. Figure 6-14 shows the assembled control and data transfer logic for this interface. The minimum Am8052 and bus control signals that have to be generated are RD, A₀, DS, R/W. Although DS and R/W are used as inputs during a bus master operation by the Am8052, the AmPAL22V10 must convert the CPU RD and WR signals to DS and R/W for slave I/O operations. The signals A₀ and RD are generated by the control logic when the Am8052 is performing a read access to the system. The WAIT (or not READY) signals of the bidirectional port and transceiver are generated.

Trade-offs and Limitations

In a design dramatically affecting the I/O of the system, a number of trade-offs and limitations should be noted. The most obvious limitation in using 16-bit peripherals on an 8-bit bus is that the 16-bit peripheral will be under-utilized. The speed of all I/O operations will be cut by 50%. Consequently, the bus utilization will go up if the 16-bit peripheral represents a significant factor of the bus usage. A CRT controller like the Am8052 might use 5% to 10% of the bus bandwidth for display information when using 16-bit I/O. Converting to 8-bit I/O would double bus usage to 10% to 20%, or more.




Another factor that might affect the bus usage is the efficiency of the 8- to 16-bit conversion control logic. If the state machine designed to perform the 8/16-bit conversion (or 16/32-bit) is improperly designed, then extra transfer overhead may be, introduced. This could mean a sequential transfer of two 8-bit values takes longer than two single 16bit transfers. The system designer must weigh the cost of the extra overhead on a case-by-case However, as previously mentioned, the basis. benefits may well justify these limitations: the bus is self-limiting, but the device characteristics allow for value-added designs. In addition to bus degradation for certain configurations, extra logic and design effort are involved. However, most

interfaces outside a system's immediate family require some kind of extra interface logic anyway. Therefore, by optimizing the control signals and incorporating them into programmable logic devices such as the AmPAL22V10, the IC count can be dramatically reduced.

6.4 THE Am8052 AND 8086 INTERFACE IN MIN MODE

The 16-bit multiplexed address/data bus of the 8086 is directly connected to the multiplexed address/data lines of the Am8052, Figure 6-15. The upper address (7 bit for segmented mode or 8



bit for linear mode) is strobed out on the lower half of the bus (AD_{0-6} or AD_{0-7}) and is stored in a register (Am29823). The Am8052 may be programmed for segmented or linear mode depending on whether address roll-over is desired. The register output is enabled (\overline{OE} =Low) when the Am8052 is bus master. Clocking is enabled (\overline{EN} =Low) when R/W is Low while the Am8052 is bus master (upper address update cycle). The trailing edge of Address Strobe clocks the register.

 \overline{RD} and \overline{WR} from the 8086 are logically ORed to generate \overline{DS} . ALE is inverted and connected to \overline{AS} of the Am8052. DT/ \overline{R} is also inverted to form R/\overline{W} . All three signals are passed through a threestate buffer which is enabled when the 8086 is bus master. Memory/IO (M/IO) is pulled High when the Am8052 is bus master since the Am8052 only addresses memory.

Bus Clock

The Bus Master timing is synchronized to the bus clock (CLK₁) of the Am8052. In order to get a similar and synchronous bus timing when the 8086 or the Am8052 are driving the bus, the Am8052 bus clock can be connected to the 8086 bus clock. However, in proportional spacing applications, the video timing must be derived from the bus clock and therefore the bus clock must be synchronized to the character clock (CLK₂).

For these applications the Am8152A provides the synchronized clocks (CLK1,CLK2) with the right timing and DC specification.

In non-proportional spacing applications, the Am8052 can operate with the 8086 bus clock if the duty cycle is adjusted. In this case, the Am8152A cannot be used as the clock driver, and a separate clock driver needs to be provided. This clock driver must provide a clock satisfying the special clock input specification (MOS specification) such as clock High and Low width and voltage, and input capacitance. Most CMOS drivers or a discrete clock driver shown in Figure 6-5 satisfies these

specifications. This design must be changed for different frequencies. Figure 6-16 shows circuitry which adjusts the duty cycle for the Am8052. The required delay time needs to be adjusted for the chosen bus clock frequency.

At high bus clock frequencies (e.g., \geq 8 MHz) Bus Request of the Am8052 must be synchronized to the clock, to generate a synchronized HOLD for the 8086.

Detailed Timing Analysis

The following timing analysis is based on an 8-MHz 8086-2 and an 8-MHz Am8052. At this frequency the minimum clock High (TCHCL) and Low (TCLCH) times for the 8086-2 become 43 ns and 68 ns, respectively. Some of the subsequent calculations are based on these values for TCHCL and TCLCH.

Slave Reads and Writes

- #21 \overline{CS} set-up time to the trailing edge of \overline{AS} (minimum 0 ns). The 8086-2 provides a setup time of 28 ns of AD_{0-15} before the trailing edge of ALE. Let us assume 0 ns of minimum propagation delay since neither the inverter nor the driver specifies one. The maximum propagation delay allowed for the decoder is, therefore, 28 ns (68 ns-40 ns). The decode time for the Am29806/809 decoders is 13 ns.
- #22 CS hold time after the trailing edge of AS (minimum 25 ns). The 8086-2 provides a minimum address hold time of 33 ns.
- #23 $\underline{C/D}$ set-up time before the trailing edge of \overline{AS} (minimum 0 ns). The 8086-2 provides an address set-up time of 28 ns.
- #24 C/D hold time after the trailing edge of AS (minimum 25 ns). The 8086-2 provides a minimum address hold time of 33 ns.

#25 Delay from \overline{CS} to \overline{DS} (minimum 30 ns). The




Figure 6-16 Duty Cycle Adjustment for the Am8052

06178A 6-8

worst case (shortest delay) can be calculated as:

- (TCLCH TCHLL) + TCLRL + (28 ns – 13 ns) = (68 ns – 55 ns) + 10 ns + (28 ns – 13 ns) = 37 ns.
- #26 Access time (maximum 150 ns). The 8086-2 expects an I/O access time no longer than:
 - 2 TCLCL TCLRL TDVCL = 2 • 125 ns – 100 ns – 20 ns = 130 ns.

This means that one Wait State must be inserted.

- #27 Data hold time (minimum 10 ns). The 8086-2 requires a max. data hold time of 0 ns, i.e., no hold time.
- #28+ RW to DS. Since DT/R is connected to the
 29 RW input of the CRTC, this timing is not guaranteed by design.
- #32 Data hold time during slave writes (minimum 20 ns). The 8086-2 provides at least 38 ns.
- #33 Data set-up time in slave writes (minimum 90 ns). The 8086-2 provides more than one clock period (125 ns) data set-up time.
- #34 The Am8052 requires a minimum Data Strobe pulse width of 100 ns. The 8086-2 provides

TWLWH = 2 • TCLCL - 40 ns = 210 ns.

#35 Recovery time (minimum 330 ns). The 8086-2 provides more than 3 clock periods = 375 ns.

6.5 Am8052 AND 68000 INTERFACE

One of the designer's most challenging tasks is to interface two generically different Bus Masters. Such as the 68000 microprocessor and the Am8052 CRT Controller. Both Bus Masters support a 16-bit-wide data bus and a 24-bit linear addressing space (if the Linear/Segmented bit in the Am8052 Mode Register 1 is set to "1"). The control bus signals of the Am8052, however, differ from that of the 68000's and need to be translated bidirectionally. Figure 6-17 shows the interface schematics.

Slave Mode

The Am8052 provides two basic slave modes: the latched mode for systems with multiplexed address/data buses and the unlatched mode for systems with demultiplexed address/data buses. In this interface application, the Am8052 operates in the unlatched mode because the address and data buses of the 68000 are demultiplexed. In this mode, Address Strobe (\overline{AS}) is kept asserted throughout the entire bus cycle, making the internal latches for Chip Select (\overline{CS}) and Control/Data (C/\overline{D}) transparent. AS is driven Low by an open collector inverter connected to \overline{BAI} . This forces \overline{AS} to go Low whenever the Am8052 is not in control of the bus.

Slave Access Timing Analysis:

The Am8052 timing parameters are analyzed in ascending numerical order.


- #25 The set-up time of Chip Select (CS) to Data Strobe (DS) must be at least 30 ns in order to guarantee the minimum access time (#26). Violation of this specification could happen if Parameter 26 is lengthened, as shown below.
- #26 When \overline{CS} and \overline{DS} are asserted simultaneously, the access time increases from 150 ns (#26) to 180 ns (150 ns + 30 ns). The 68000 requires an access time of 175 ns (2.5 • 125 ns - 60 ns - 15 ns) to operate without Wait States. No such Wait States are necessary for slave reads.
- #27 The data hold time requirement of 0 ns (68000 read operation) is easily met; the Am8052 provides a minimum of 10 ns.
- #28 The R/\overline{W} setup time requirement of 0 ns before \overline{DS} (Am8052) is is guaranteed by the 68000 (1 clock cycle).
- #32 The data hold time (20 ns) in slave write is provided by the 10-MHz or slower 68000s.
- #33 The data set-up time before the trailing edge of data strobe (80 ns) is provided by the 8-MHz 68000 (145 ns min).
- #34 The minimum guaranteed write pulse width of the 8-MHz 68000 is 115ns. The Am8052 requires at least a 100 ns pulse. Similar to #26, smaller values for #25 cause the DS pulse width (#34) to be widened. In order to satisfy this parameter, either the set-up time

#24 must be at least 15 ns or one Wait State (68000) must be inserted. The 15 ns setup time demands a fast chip select decoder.

- #36 The \overline{CS} to \overline{DS} hold time (5 ns) is satisfied by the address hold time of the 68000 (30 ns min).
- #37 Same as #36.

Data Strobe

The Am8052 in slave mode can only be accessed as a 16-bit peripheral (word transfers only). This means that both Data Strobes of the 68000 (\overline{LDS} and \overline{UDS}) must be active simultaneously. It is only then that the OR gate asserts DS for the Am8052. The driver is enabled when the 68000 is Bus Master (BAI High). In Master Mode, both data strobes are driven by the Am8052 because it does only word transfers.



Master Mode

After the Am8052 is initialized and the display is enabled, the Am8052 asserts Bus Request (BREQ Low) to request the system bus. The bus arbitration scheme between the Am8052 and the 68000 is discussed in the paragraph below. To avoid bus contention at the end of Bus Master read cycle, the data bus transceiver (not shown) must be turned off before the Am8052 starts driving the address for the next cycle. Timing Parameter 11 allows a turn-off time of 25 ns which is sufficient for the Am29863 transceiver.

Bus Arbitration


The 68000 CPU supports a three-wire bus arbitration mechanism. A peripheral requesting bus mastership asserts a Bus Request (BR Low). see Figure 6-18. The CPU, in response, asserts a Bus Grant (BG Low). At the end of the current bus cycle, the requesting peripheral goes on the bus. The end of the current CPU bus cycle is signaled by the Address Strobe going inactive. The combination of Bus Grant active and Address Strobe inactive asynchronously resets FF2 (see Figure 6-17), thereby asserting BAI for the Am8052 and Bus Grant Acknowledge (BGACK). Resetting FF2 also resets FF1 asynchronously, which deactivates BR. In response to BR becoming inactive, the 68000 deactivates \overline{BG} .

Note that BR must be Low for at least 20 ns after BGACK to prevent rearbitration. The inverters and the delay through FF1 must meet this requirement. BGACK and BAI stay asserted until the Am8052 terminates its DMA burst and releases BREQ. At that time FF2 is asynchronously set and BGACK and BAI are deactivated, and the 68000 resumes operation.

The bus arbitration mechanism does not vet support DMA preemption. However, Am8052 DMA preemption by external devices can simply be supported by setting FF2 on preemption. The preemption DMA can grant the bus after the Am8052 has released the bus by deactivating BREQ. In this case, BAI being Low is no longer sufficient to flag that the Am8052 has been aranted the system bus. For proper DMA preemption support, the data strobe drivers and the open collector driver for AS must be controlled by a signal which flags that the Am8052 is on the bus. (Note: For the time between preemption (BAI) High) and bus release (BREQ High), the Am8052 is still in control of the system bus).

Interrupt Acknowledge

The Am8052 supports vectored interrupts if the No Vector bit in Mode Register 2 is disabled (NV=0). The vector is put out in Interrupt Acknowledge cycles (INTACK Low, IEI High, and DS Low).



6.6 Am8052 AND 80188 INTERFACE WITH DUAL BUS ARCHITECTURE

With today's predominantly 16-bit systems, some new designs still evolve around the 8-bit structure. The underlying reason is cost. Systems designed for specific control operations can usually be satisfied with state-of-the-art 8-bit CPUs such as the 80188. They do not require the slightly higher performance 16-bit CPUs such as the 80186. The 8bit system design requires less memory devices (EPROMs, RAMs) and less MSI-devices (address latches, data bus drivers). Board layout is simpler as well.

With all the attractiveness of an 8-bit system design, interfacing such a system with the Am8052 must maintain the low cost level. The additional cost of designing an 8-bit system interfacing with a 16-bit device must be kept as low as possible.

The interface design outlined below contains only low cost, off-the-shelf devices such as the AmPAL16L8, byte-wide registers, drivers and transceivers (Am2947, Am2956, and Am2959) and a few standard TTL devices.

Data Path (Figure 6-19)

The previous section analyzed the strategy and general problems associated with designing the Am8052 into an 8-bit system. There the Am8052 interfaces with the byte-wide memory and micro-processor via a 16-bit to 8-bit data funneling logic. The drawback of that design is a significant system performance degradation due to the Am8052 DMA activity.

The design discussed here avoids this drawback by implementing a dual bus architecture. The Am8052 fetches the display information from a local memory, without affecting the operation of the microprocessor. This local memory is implemented in two static memory devices (e.g. 8K • 8 static CMOS RAMs). The bus arbitration logic controls CPU accesses to the local bus, preempting the Am8052 whenever necessary. Depending on whether the Am8052 is bus master or bus slave, the bus arbitration logic has to take actions listed in the following, in order to grant the local bus to the CPU.

If the Am8052 is in slave mode, the arbitration logic prevents the Am8052 from granting the local bus by blocking Bus Acknowledge (BAI stays High). The CPU then accesses the local memory without asserting any Wait States. Since the Am8052 typically uses about 5 to 20% of the bus bandwidth (80 to 95% of the time the Am8052 is off the bus), this can be considered to be the normal case.

If the Am8052 is bus master, the CPU transfer cycle is stopped temporarily by inserting Wait States (ARDY Low). To minimize the wait time, the Am8052 DMA is immediately preempted (BAI High). As soon as the Am8052 releases the bus (BRQ High) the CPU transfer cycle is terminated (ARDY High).

Control Logic


The control logic consists of three separate units: The "Master" unit (Detail A in Figure 6-20), the "Bus Arbiter" (Detail B in Figure 6-20) and the PAL device (Figure 6-22), converting the CPU-Am8052 signals and generating the various control signals for the data path logic (Figure 6-19).


The "Master" Unit

The "Master" unit generates a signal MASTER, which indicates if the Am8052 has granted bus mastership on the local bus (MASTER Low). MASTER is the output of a flip-flop built out of OR/AND gates. Master is asserted when the Am8052 receives a bus acknowledge (BAI Low), after it has requested the bus (BRQ Low). MASTER then stays active until the Am8052 releases the bus (BRQ High). In applications not involving DMA preemption, MASTER can be generated simply by OR'ing BRQ and BAI. This simplified logic does not generate a correct MASTER signal in case of DMA preemption, because the Am8052 is bus master while BRQ is Low and BAI is High (time between preemption and bus release).

The "Bus Arbiter"

This simple logic arbitrates between the CPU and the Am8052 where the CPU has higher priority. When the Am8052 is in slave mode and the CPU accesses the local bus (MCS Low or PCS Low), ARDY becomes High and BAI is blocked from going Low, in order to prevent granting the Bus to the Am8052. When the Am8052 is bus master and the CPU accesses the local bus, ARDY is asserted and DMA preemption is initiated. This forces the Am8052 off the bus. To avoid glitches on BAI, and satisfy the minimum width requirement for BAI, DMA preemption is delayed until the next address strobe (AS Low).





6-21

.

Slave Access Sequence

The CPU loads internal registers of the Am8052 in two cycles. First, it strobes the upper data byte into a latch by asserting $\overline{\text{PCS}_2}$. Next, both data bytes are loaded into the Am8052 by asserting $\overline{\text{PCS}_1}$.

To minimize interface logic, this application does not support read accesses of the upper byte of the internal registers. Only the lower byte can be read. Contents of control registers can be tracked by software in memory, therefore it is not necessary to be able to read these registers. All status bits except the "Scroll In Progress" (SIP) bit are located in the lower byte and can be read. However, the SIP-bit can be scanned while using vectored interrupts, because it is included in the interrupt vector.

When the Am8052 is in slave mode, the least significant CPU address line (A_0) selects the memory device for the upper $(A_0 \text{ Low})$ or lower byte $(A_0 \text{ High})$ and the appropriate transceivers.

	×		F	AL Des	ign Spe	ecificati	on		0		
AMPAL16 PAT007 Interfa	L8 Ice 80188	8 – Am80	52					PAL DE: HJ. I		IFICATION 1/15/85	
Advance	d Micro	Devices	, Stutt	gart, W	est Gei	rman'y			х т.		
/PCS1 RW	/MCS /DSH	A0 /DSL	/DEN /AS	ALE /DS	/RD /WE	/WR /OE2	DTR/ /OE3	MASTER /OE4	GND VCC		
DSH =	MCS*DS*	*A0*/MAS	TER + D	S*/WE*M	ASTER				` 4		
DSL =	MCS*DS'	*/A0*/MA	STER +	DS*/WE	*MASTEF	۲. ·					
	STER) TH									•	
	STER) TI			WR							1
TF (/MA	STER) TH	HEN WE	= DTR								
					` '		1				
OE3 =	/MASTER	R*PCS1*E	TR .	,						• •	
• OE4 =	MCS*DE1	N*A0*/MA	STER						· · ·	,	
OE2 _ =	MCS*DE	N*/A0*/M	ASTER +	/MASTE	R*PCS1	*DEN					
									<u></u>		
										•	
									*		
· ·									· · ·		
•	e e					१		· . •	· · · · · ·		
•					•		• :	· · · · · · · · · · · · · · · · · · ·			
· · · · ·					•		:				
				•		•					
•											
											,
											· · ·

CHAPTER 7

LOW-COST SMART TERMINAL DEMO SYSTEM

7.1 INTRODUCTION

This project was initiated to demonstrate that a lowcost, but high performance terminal can be built based on the Am8052/Am8152A CRT controller chip'set. It shows that it is possible to design a highperformance display system with limited amount of memory (just 16 kBytes) and a low-cost CPU (the Am8051) (Figures 7.1, 7.2, and 7.3). The architecture of the Am8052 allows display updates and editing tasks to be performed with a minimum load on the local CPU (mostly pointer changes rather than block moves). However, by providing more memory or a faster CPU, the overall system performance can be further improved.

Note. The hardware design and the corresponding software package are the property of Advanced Micro Devices Inc., Sunnyvale. However, since this project is intended to be a promotion tool for the Am8052, the complete (or any part of the) hardware or software may be copied and used in other designs. Soucre code and listing files are made available on IBM PC compatible floppy-disks.

The complete demo set consists of:

- Hardware description (Section 7.4)
- Software users manual (Section 7.5)
- Comparison to other terminals (Section 7.6)
- Source files (2 floppy-disks)
- Listing files (2 floppy-disks)
- Demo program (1 floppy-disk)
- Am8052 Terminal Board (IBM PC form factor)
- Cable for async communication port

The following items are required, but not provided:

- Power supply: IBM PC or ext. power supply
- IBM PC monochrome monitor plus AC power cable
- IBM PC/XT/AT with async port (COM1)

7.2 DEMO SET-UP

Take the following steps to set up the demo:

• Turn off the power to the IBM PC/XT/AT or compatable

- Open chassis by removing five screws located on the back side of the system
- Insert the Am8052 Terminal board into one of the empty slots
- Connect the bottom 9-pin D-Connector (J4) to the async port of the PC (COM1). The cable is supplied.
- Connect the upper 9-pin D-Connector (J3) to the monochrome monitor. The cable is attached to the monitor.
- Connect the monitor to AC power. A special cable is required, but not supplied. A spare IBM PC power cable can be used.
- Turn on the PC power. After a few seconds a cursor should show up at the top left corner of the display. Also, the PC should boot up. If either item does not happen turn off power and re-check the connections.
- Insert demo disk into the PC and execute demo by typing the following command sequence:
 - BASICA (t LOAD "DEMO" (t BUN (t

(to load basic interpreter) (to load source of demo) (to execute demo)

 If the demo disk contains the compiled (faster) version of the demo called "DEMO.EXE", it may be executed by typing:

DEMO

(to load and execute demo)

 Various parts of the demo may be executed by selecting items of the main demo menu.

Speed

The terminal board operates at 9600 baud. The baud rate may be changed by reprogramming EPROM addresses 3FF0H and 3FF1H. For example, to set the baud rate to 19200 the value at 3FF0H (DblBaudOpt) should be set to 80H, and the value at 3FF1H (BaudRatCnt) to FDH.

The demo program written in BASIC supplies characters at a lower rate than equivalent to 9600 baud. To show higher screen update rates, the following command may be executed:

COPY A:DEMO.BAS COM1:

This command copies the source file of the demo program to the terminal board. The font loading performance may be shown by down-loading the file "8052FONT.DOC" to the terminal board. It will define the 120-character-per-line font.

COPY A:8052FONT.DOC COM1:

The Am8052 can currently load one new character font matrix (7*12 pixel) per frame (about 60 chars/sec). Defining the characters using the ANSI standard it takes about 50 bytes to describe a single character. At 9600, baud about 1000 bytes/sec can be down loaded. This results in an update rate of 20 characters/sec which is limited by the data rate of the async line.

The terminal has been speed optimized. The character placement and CR/LF routine have been speeded up as much as possible. The result is, that this board can operate at 19200 baud without interface handshake (no control signal, no XON/XOFF) as long as no escape sequences are sent to the terminal board.

7.3 BUILDING PROCEDURE

There are nine assembly source files supplied on two IBM PC compatible disks. The files are listed below:

C_BASE	Interrupt Handlers
C INIT	Initialization
C_SWITCH	Dispatch Control
C_TABLES	Control Tables (easy expandable)
C_WORK	Control Routines
C UTIL	System Utilities
CFONT	80 Character-Per-Line Font
C_CONFIG	Configuration
C_MemMap	Included Definitions

Each of these files is down loaded to the HP 64110A Logic Development System. The first eight files are assembled with the Am8051 Cross Assembler. The resulting object files must then be linked together. Both C_BASE and C_CONFIG contain absolute addresses. C_BASE also contains relocatable program memory as do the remaining six modules. All eight modules should be specified together in the link with the base of

the relocatable program segment set to 0040H.

The absolute file produced by the linker can than be uploaded to a PROM programmer. The baud rate is defined in the C_CONFIG module. the locations "DblBaudOpt" and "BaudRatCnt" correspond to the special function registers PCON and TH1, respectively. The Am8051 timer 1 is used to generate the serial communications clock described in the 8051's users manual. Only the most significant bit of "DblBaudOpt" (corresponds to SMOD) is relevant.

Keyboard Interface

The keyboard logic is copied from the IBM PC/XT Technical Manual. It is provided as an example only. The hardware is not tested. In fact, if U15 is installed the system will not operate. The current software does not support the keyboard interface.

7.4 HARDWARE DESCRIPTION

While the the cost for VLSI is decreasing, the so called "dumb" terminals take over more and more features of their smart companions. Performance, features, and ergonomics are the important considerations for todays generation of low cost terminals. Large eye-saving, operator friendly non-glare screens, which can be tilted or swiveled to suit the user, combined with high resolution smooth scrolling displays highlight the ergonomic features. Functional enhancements include user programmble function keys, programmble screen formats (80 or 132 columns), a stationary 25th status line with the time of day. High screen update rates, and text editing speed are characteristic of these high performance terminals.

First generation alphanumeric CRT controllers such as the 6845 (Motorola) or the 8275 (Intel) became the standard for low cost systems. However, as the demand for enhanced features increases, these very low cost controllers lose their attractiveness. Implementing additional features with external logic would raise the cost. Second generation controllers such as the Am8052 are becoming more cost effective since these controllers integrate enhanced functions in a single device. Furthermore, drastic price reductions made possible by die shrinks and cost saving packaging techniques (i.e. PLCC–Plastic Leaded Chip Carrier) now match the requirements of this very cost sensitive market.

An Am8051/8751 micro-controller is chosen as

the local intelligence. It receives display commands from the host system via an asynchronous communication channel and interprets them, eventually generating the display list for the Am8052. Both the CRT controller and the microcontroller share a 16kbyte static RAM array which stores this display data. The Am8051 controller views this memory as 16kbytes (8-bit interface) while the Am8052 views it as 8k words (16-bit interface). Four standard latches (74LS373) and a PAL device demultiplex the address buses and implement the data funneling logic to interface the 8-bit and 16-bit bus masters.

Since the Am8052 off-loads display and editing tasks from the processor, little CPU activity is required. With the Am8052, editing tasks such as swapping pages, inserting/deleting lines or characters are implemented via pointer manipulation rather than data block moves. The simple, inexpensive Am8051/8751 micro-controller is, therefore, capable of executing all display fast and efficiently.

The distinctive characteristics are listed below:

- two display formats (selected by software)
 80 24 characters with 9 14 pixels/char cell
 120 30 characters with 6 10 pixels/char cell
- optionally up to three trailing blanks may be appended to simplify text right justification
- · windowing and vertical smooth scrolling
- proportional spacing
- highlight, superscript, subscript, reverse, underline, overscore, blinking, multiple cursors

Additional features requiring extra hardware:

- soft loadable character font generator (single port RAM)
- horizontal smooth scroll
- italic characters generated by hardware
- Kanji/Chinese character set

System Interface

Addressing

Two transparent address latches (74LS373) demultiplex the 16-bit address/data bus of the Am8052 and, in addition, the 8-bit address/data bus on Port 0. Both latches are <u>enabled</u> if either ALE of the Am8051 (gated with BAI) or AS of the CRTC are active. The output of the lower latch is always enabled, the output of the upper latch is only enabled if the CRTC is bus master (BAI Low). Otherwise, the upper address is directly driven by the Am8051. Port 2 (upper address byte of the Am8051) cannot be connected to the inputs of the upper address latch, because this would result in bus contention, when the Am8051 reads the upper RAM.

Am8051 Address Map

The Am8051 addresses data memory (IC3 and IC4), the internal registers of the Am8052, and the keyboard logic. These cycles are flagged by \overrightarrow{BAI} being inactive, and by either \overrightarrow{RD} or \overrightarrow{WR} being active. The PAL device perform the decoding task. The address map is listed below:

0000 _H –3FFF _H	keyboard logic (odd addresses
	only!)
4000 _H -7FFF _H	Am8052 internal registers
8000 _H -BFFF _H	data memory (IC3 and IC4)
C000H-FFFFH	reserved

Note, that reading even addresses activates the output of IC1. The keyboard logic must, therefore, be accessed by odd addresses only. The I/O address space is defined as follows:

0001 _H	keyboard latch (IC21) (read only)
4000 _H	Am8052 register data access
	(high byte, R/W)
4001 _H	Am8052 register data access
	(low byte, R/W)
4003 _H	Am8052 register pointer
	(low byte, write only)

The proper sequence of accessing both halves of the Am8052 registers is crucial. Before performing any register access the pointer must be loaded. When writing a register first the high byte is latched (even address), then the low byte (odd address) is provided. In the second cycle, the interface controller supplies both bytes to the Am8052. When reading a register the two cycles are performed in the reverse order. First, the low byte is read (odd address), then the high byte (even address) is read.

Bus Arbitration

The Am8051 performs the bus arbitration in software. The bus request of the Am8052 (BRQ) interrupts the Am8051. In the following interrupt service routine the Am8051 three-states Port 2

(upper address bus) and Port 0 (lower address/ data bus). Then it acknowledges bus request by granting the bus to the Am8052 by pulling P1.2 Low (BAI Low) and P1.3 High (AS High). P1.2 controls the bus acknowledge input (BAI) directly. P1.3 pulls the address strobe line of the Am8052 (AS) Low whenever a slave access is planned. For Am8051 memory accesses P1.3 must be High to allow ALE to propagate to the address latch (AST Low). A High on any port 3 pins is equivalent to a floating output since each of these pins has an open-drain driver with internal pull-up resistors.

The Am8051 scans the level on the interrupt input frequently to determine when the CRTC releases the bus. In response, the Am8051 removes Bus Acknowledge (P1.2 High and P1.3 High). This design can support DMA preemption, since the Am8051 can preempt the Am8052 whenever appropriate by removing BAI. The Am8051 program loop executed while the Am8052 controls the bus, must be located within program memory internal to the Am8051.

Am8051 Memory Access

The 8-bit Am8051 accesses the 16-bit RAM in byte mode. For even addresses (A₀ Low) IC16 is selected, for odd addresses (A₀ High) IC24 is selected. IC14 latches the lower address byte. Port 2 provides the upper address byte directly. IC5 and IC13 are both disabled, since data will go directly to Port 0. The lower RAM (IC16) is selected (\overline{CS}_4 Low); IC24 is disabled. In read cycles the output is enabled (\overline{OE} Low). Write is enabled (WE Low) during a write cycle.

In read cycles when A0 is Low IC13 is enabled (OE Low, G High) to pass the data from the upper RAM (IC24) to the data port of the Am8051 (Port 0). In write cycles IC5 is enabled (OE Low, G High) to pass the data in the opposide direction from the Am8051 to the RAM. IC5 and IC13 can be replaced by a single, bidirectional latch (such as the 74LS646). For memory accesses only the transparent (driver) function is required. However, the latching function is required when the Am8051 accesses the 16-bit registers of the Am8052 (see below).

Am8052 Memory Access

The Am8052 performs only word read accesses. This means \overline{WE} stays inactive High. Also, both RAMs are selected, and A₀ is disregarded. IC5 and IC13 are disabled.

Register Write

The Am8052 registers are accessed in two cycles. The first write cycle latches a pointer to the register to be accessed (C/ \overline{D} High). In subsequent write cycles the actual data transfer to the register can take place (C/ \overline{D} Low). C/ \overline{D} is connected to A1 of the Am8051. Otherwise, control or data write cycles are identical.

How does the Am8051 load the 16-bit register via its 8-bit data bus? To accomplish this task, the Am8051 first latches the upper byte in IC5 (A_0 Low, $\overline{OE2}$ High, G2 High pulsed). In the next cycle, the Am8051 accesses the CRTC and loads both bytes into the Am8052 (A_0 High, $\overline{OE2}$ Low, G2 Low). The upper byte is supplied by IC5, the lower byte is supplied by Port 0.

Register Read

The Am8051 reads a 16-bit register in the reverse sequence. First it accesses the CRTC, to read both bytes. The lower byte is loaded into the Am8051 immediately, the upper byte is temporarily latched in IC13 (A₀ Low, $\overrightarrow{OE1}$ High, G1 High pulsed). In a subsequent cycle the Am8051 can read the upper byte from IC13 (A₀ High, $\overrightarrow{OE1}$ Low, G1 Low).

Port 1 Allocation

P1.2 and P1.3 are High when the Am8051 controls the system bus. P1.4 and P1.5 control the keyboard logic. For normal operation these lines should be Low. OEN is active once per active scan line and may be used to determine the beam position. Therefore, it is connected to the counter/ timer input of the Am8051 (T0).

Control Logic

Most of the control logic is integrated in a single PAL device, a PAL16L8, which controls the memory selection, write enable, and output enable, the control for the data funneling (IC5 and IC13), and the bidirectional data strobe (DS) for the Am8052.

Timing

The Am8051 and the CRTC operate asynchronously. The Am8051 should be operated at its maximum frequency to achieve maximum performance. The CRTC is driven by the clocks provided by the Am8152A (Video System Controller). CLK₁ specifies the bus clock (DMA operation). CLK₂ determines the character clock rate. To support various screen formats and, optionally, proportional spacing CLK1 controls the video timing. Both clocks are derived from the dot clock, and digitally synchronized during HBLANK to avoid screen jitter. The dot clock is 16 MHz. CLK1 is 4MHz (divide ratio of four). CLK2 cycle width varies from 4 to 12 dots, thus also resulting in a maximum frequency of 4MHz.

Video Interface

Basic Configuration

The basic configuration consists of the Am8052 (IC3), the Am8152A (IC12), a JEDEC pin-

compatible character font generator ROM (IC1), the dot clock oscillator (Y2), and the video cable driver (IC19). All the remaining logic shown is optional and implements the special functions outlined below.

Horizontal Smooth Scroll

The Am8052 only supports vertical smooth scroll directly. Horizontal smooth scroll can however be implemented quite easily. A dummy character is placed at the start of each character row. This dummy character is made invisible by blanking it externally. The actual smooth scrolling is performed by modulating the width of this character. By shortening it, the character row moves left. Eventually, the leftmost character will disappear. At that time the first character is linked

1 · · · · ·			
PAL SPECIFICATION PROGRAM			ана. Ц
PAL16L8 PAT020 8051-Am8052 INTERFACE CONTRO ADVANCED MICRO DEVICES, SUNN			PAL DESIGN SPECIFICATION 6/21/85 JUERGEN STELBRINK
A0 /RD /BAI MEM. IO NC /CS3 /CS4 /OE2 G1		NC NC /OE /CS	GND VCC
OE = RD + DS*BAI CS3 = /A0*RD*MEM*/IO*/BAI /A0*WR*MEM*/IO*/BAI		x	; OUTPUT ENABLE OF RAMS ; UPPER (EVEN) RAM
CS4 = DS*BAI A0*RD*MEM*/IO*/BAI A0*WR*MEM*/IO*/BAI DS*BAI	+ +		; LOWER (ODD) RAM
OE2 = /A0*WR*MEM*/IO + A0*WR*/MEM*IO			; IC2, CPU WRITES EVEN RAM ; IC2, CPU WRITES AM8052
/G1 = /MEM*/A0 + MEM*A0 /IO*/MEM + IO*MEM	+ + +	•	; IC1
/G2 = /MEM*IO + MEM*IO /WR + AO	+		; IC2
CS = /MEM*IO*A0 IF (/BAI) DS = RD + WR	r N		; AM8052 CHIP SELECT ; BIDIRECTIONAL DATA STROBE
DESCRIPTION:			
The non-inverted equations i	for G1 and	G2 are list	ed below:
G1 = /A0*RD*MEM*/IO + A0*RD*/MEM*IO			; CPU READS EVEN RAM ; CPU READS AM8052
G2 = /A0*WR*MEM*/IO + /A0*WR*/MEM*IO	· . ·	•	; CPU WRITES EVEN RAM ; CPU WRITES AM8052

out, and the width of the dummy character is increased to it's original size. Then the smooth scroll process is continued until the second character is scrolled out completely, etc.

The digital delay line consisting of four D-Flip-Flops (IC22) delays BLANK to mask off the video stream (IC23). The delay is set to four CLK1 cycles (16 dot clocks). This covers the maximum length of the dummy character (12 dots) plus a delay of one CLK2 cycle (the first CLK2 cycle is 4 dot clocks).

Since the Am8152A involves one further dot clock propagation delay, the rightmost pixel of the dummy character is not masked off by the delayed BLANK. This pixel is blanked by loading a blank pixel ("1") into the 12th position of the video shift register.

The upper half of the video shift register is loaded with the falling edge of CLK2. While CLK2 is High, the character font generator output is three-stated (IC1). So, the pull-up resistors supply a High to the parallel input port, causing the Am8152A to always latch "1"s with the falling edge of CLK2. Since the character font is implemented in negative logic (for normal video REVERSE is active), "1"s are represented as blank pixels.

Horizontal smooth scroll is discussed in more detail in a separate application note.

Soft Loadable Character Font Generator

Once horizontal smooth scroll is implemented, it takes only one additional latch (IC7) to integrate a soft loadable character font generator. Note, that this implementation differs from the method discussed in an earlier AMD application note. This implementation requires less hardware and also boosts the loading performance. Here, one slice of one character may be loaded per character row resulting in a loading rate of about two to three full character cells per frame (100 to 200 characters cells per second) assuming that 24 character rows are diplayed and that a cell contains between 8 and 12 slices.

In this implementation, the dummy character at the start of each character row performs one more task. It enables the loading process as well as providing all necessary information to perform the process itself.

The character code of the dummy character specifies the character to be loaded. The upper eight bits of the 10-bit row attribute word contained

in the Row Redefinition Block provides the pixel pattern of the character slice to be loaded. The cursor attribute selects the scan-line to be loaded. Therefore, the Row Redefinition Block defines the scan-line number to be loaded (the cursor position within the character cell). The values for cursor start and end must be equal to activate this attribute for a single scan line only.

Finally, the cursor attribute bit within the character attribute word of the dummy character enables the loading process itself.

Character Code Graphic

An alphanumeric display system can implement bitmapped graphic directly. One araphic implementation in an alphanumeric system treats the character code directly as bit-map. Each character code specifies eight consecutive pixels within a scan line. Therefore, the character code bypasses the character font generator via IC2 and supplies the pixel pattern to the parallel input of the shift register. Since each character row now consists of only one scan line, the Am8052 bus traffic is increased significantly and must be analyzed carefully.

Row attribute bit 1 enables/disables this mode. For normal operation this bit is set to "0."

Italic Characters

Italic type characters could obviously be supported by an additional (or larger) character font ROM or by reloading the character font RAM. But a small amount of special hardware can change straight characters to slanted characters.

The italic mode is turned on by placing a unique shaped blank character into the character string. This character is wide on the top and narrow on the bottom. Once this character is placed in a character string all following characters will be tilted according the programmed shape of the "Italic On" character. The italic mode is turned off by placing a blank character with the reversed shape into the character string.

IC11, a 256-8 bit PROM implements this feature. The 8-bit address is assembled from the 4-bit scan line address and the 4-bit CLK2 divide ratio supplied by the Am8052. For the standard divide ratios from 4 to 12 the PROM just passes the supplied ratio through to the Am8152A (normal character mode). For four other ratios this device

becomes active. There, it modulates the width of the character with the scan line address to build the uniquely shaped characters. The following table lists the width values and shows how they affect the character diplay.

Value	Function	
0000	Italic On (9 pixels/character)	
0000	Italic Off (9 pixels/character)	
0010	normal character (4 pixels wide)	
1010	normal character (4 pixels wide)	
1110	Italic On (6 pixels/character)	
1111	Italic Off (6 pixels/character)normal	

The italic mode is automatically reset at the end of a character row. Both characters controlling italic mode have the same width as the standard characters. So, no width computations like in proportional spacing applications are required.

Italic mode is turned on by placing a blank (20_H) in the string. This blank has the width value: 0000 or 1110 depending on the chosen screen format. The italic mode is terminated by inserting a blank with a width value: 0001 or 1111.

7.5 USER'S MANUAL FOR THE LOW-COST, SMART TERMINAL

Displays

Background Display

- 30	usable rows stored in memory
128	characters/row stored in memory
80 • 24	characters in "normal" mode
120 • 30	characters in "compressed" mode

Scrolls vertically and horizontally

Message Display

1 128	row (visible only when sele characters/row	cted)
	Scrolls only horizontally	1976

Window Display

14	usable rows (7 visible when
	selected)
40	characters/row (40 visible when

- selected)
 - Scrolls only vertically

There is only one cursor in the terminal; it is always in the active display. It may not be visible (e.g. beyond the currently visible bounds, or under the (visible) window while in the background display). The active position (i.e. cursor) indicates where the next graphic character which this system receives will be stored.

Controls

There are five classes of controls: normal ASCII control characters, escape sequences, extended control characters, standard control sequences, and private control sequences.

Normal C0 Control Characters

These are the subset of the ASCII X3.4 control characters which we have implemented.

Backspace (BS)

Moves the active position one column left in the active row, except when the cursor is already in the leftmost column in the display. This control does not cause scrolling.

Carriage Return (CR)

Moves the active position to the first column in the active row. This control does not cause scrolling.

New Line (NL)

Moves the active position to the first column in the next row downward from the active row. If the active row is the bottom row of the display then a blank row is inserted at the bottom of the display and the top row is deleted. This has the appearance of scrolling the entire display upward one row. The next row, to which the active position is moved is the new bottom row.

This control has no effect when the message display is active.

Escape (ESC)

Introduces escape sequences defined in the ANSI X3.64 extension.

Escape Sequences

These are sequences defined in ANSI X3.64 that consist of an escape character followed by a final character. They are parameterless controls.

Reset to Inital State (RIS)-ESC c

Resets the terminal to a blank background display, in small display mode, scrolled all the way up and to the right, with the active position at the first column in the seventh row (top row on the monitor screen). The graphic rendition, character blink rate, smooth scroll rate and cursor appearance are given their initial values. The Vertical Editing Mode (VEM), Display Width Mode (AMDDWM), Scroll Mode (AMDSCM) and Screen Polarity Mode (AMDSPM) are all reset. The message and window displays are also blanked as well as being made invisible. The background display is active and the character generator is reloaded with its initial patterns,

Control Sequence Introducer (CSI)—ESC[

Introduces control sequences defined in the ANSI X3.64 extension. It also introduces the private control sequences that are implemented in accoredance with that standard.

Extended Control Characters

The Control Sequence Introducer (CSI) is also available as a single, 8-bit control character (x'9B'). It performs the same function as the escape sequence described above.

Extended Control Sequences

These are sequences introduced with the Control Sequence Introducer (CSI) described above. They may contain parameters and intermediate characters and end with a final character. Parameters may be interpreted either as decimal numbers or as special selectors that depend on the particular control for their meaning. A default parameter is one that is missing or is specified with a value of zero.

Cursor Backward (CUB)—CSI Pn D

Moves the active position left by the number of columns specified by the single numeric

parameter, without altering its vertical position. An attempt to move the active position beyond the leftmost column in the display leaves it at the leftmost column. A default parameter causes movement one column leftward, except from the leftmost column. This control does not cause scrolling. It may move the cursor to a position where it is invisible.

Cursor Down (CUD)-CSI Pn B

Moves the active position downward the number of rows specified by the single numeric parameter, without altering its horizontal position. An attempt to move the active position beyond the bottom row of the display leaves it at the bottom row. A default parameter causes movement one row downward, except from the bottom row. This control does not cause scrolling. It may move the cursor to a position where it is invisible.

Cursor Forward (CUF)—CSI Pn C

Moves the active position the number of columns rightward specified by the single numeric parameter, without altering its vertical position. An attempt to move the active position beyond the rightmost column in the display leaves it at the rightmost column. A default parameter causes movement one column rightward, except from the rightmost column. This control does not cause scrolling. It may move the cursor to a position where it is invisible.

Cursor Position (CUP)-CSI Pn ; Pn H

Moves the active position to the row and column specified by the two numeric parameters. The first parameter specifies the row; a default causes movement to the top row. An attempt to move the active position beyond the bottom row in the display leaves it at the bottom row. The second parameter specifies the column; a default causes movement to the leftmost column. An attempt to move the active position beyond the rightmost column in the display leaves it at the rightmost column. This control does not cause scrolling. It may move the cursor to a position where it is invisible.

Cursor Up (CUU)-CSI Pn A

Moves the active position upward the number of rows specified by the single numeric parameter, without altering its horizontal position. An attempt to move the active position beyond the top row of the display leaves it at the top row. A default parameter causes movement one row upward, except from the top row. This control does not cause scrolling. It may move the cursor to a position where it is invisible.

Delete Line (DL)-CSI Pn M

Deletes the number of rows specified by the single numeric parameter. If the Vertical Editing Mode is reset then the active row and rows below it are discarded and any remaining rows at the bottom of the display are shifted upward with blank rows being shifted into the display below them. The active position remains in the same horizontal position within the highest row that was shifted (which may be blank). If VEM is set then the active row and rows above it are discarded and any re-maining rows at the top of the display are shifted downward with blank rows being shifted into the display above them. The active position remains in the same horizontal position within the lowest row that was shifted (which may be blank). An attempt to delete more rows than is possible blanks the display from, and including, the active row through the bottom or top row, depending on the state of VEM. A default parameter causes one row to be deleted.

Erase In Display (ED)—CSI Ps J

Blanks a region, of the display, specified by the selective parameter. A default parameter causes the region from, and including, the active position through the end of the display to be blanked. The active position does not change.

Parameter	Meaning	
0	Blanks the active position and all positions to the end of the display	
1	Blanks from the beginning of the display up to, and including, the active position	
2	Blanks the entire display	

Parameters other than those listed above are ignored.

Erase In Line (EL)-CSI Ps K

Blanks a region of the active row specified by the selective parameter. A default parameter causes the region from, and including, the active position through the end of the row to be blanked. The

active position does not change.

Parameter	Meaning
0	Blanks the active position and all
1	positions to the end of the row Blanks from the beginning of the row
	up to, and including, the active position
2	Blanks the entire row

Parameters other than those listed above are ignored.

Insert Line (IL)-CSI Pn L

Inserts the number of blank rows specified by the single numeric parameter. If the Vertical Editing Mode (VEM) is reset then the active row and all rows below it are shifted downward. The active position remains in the same horizontal position within the first (highest) blank row. If VEM is set then the active row and all rows above it are shifted upward. The active position remains in the same horizontal position in the last (lowest) blank row. An attempt to insert more rows than are being shifted blanks the display from, and including, the active row through the bottom or top row, depending on the state of VEM. Rows shifted out of the display are discarded. A default parameter causes one blank row to be inserted.

Reset Mode (RM)-CSI Ps I

Resets the modes indicated by the selective parameters to their initial states. Four modes have been implemented. When Vertical Editing Mode (VEM) is reset the Insert Line (IL) and Delete Line (DL) controls operate below the active row. When Display Width Mode (AMDDWM) is reset the normal display mode (80 characters per row and only 24 rows displayed) is in effect. When Scroll Mode (AMDSCM) is reset then jump (i.e. non-smooth) scrolling is affected. When Screen Polarity Mode (AMDSPM) is reset then normal characters are shown as light on dark. A sequence with no parameters has no effect.

Parameter	Meaning
7	VEM (insert/delete below active row)
?3	AMDDWM (normal display mode)
?4	AMDSCM (jump scrolling)
?5	AMDSPM (light on dark characters)

Parameters other than those listed above are ignored.

Scroll Down (SD)—CSI Pn T

Scrolls the display downward the number of rows specified by the single numeric parameter. An attempt to scroll the top row of the display downward beyond the top row on the screen leaves it at the top row. A default parameter causes the display to scroll down one row, unless the top row of the display is already at the top row on the screen.

This control has no effect when the message display is active.

Select Graphic Rendition (SGR)—CSI Ps m

Selects the attributes, with which subsequent characters will be displayed, as specified by the selective parameters. A choice between two fonts is also selectable. A sequence with no parameters does not change attributes.

Parameters	Meaning
0	Initial rendition: steady, normal
	intensity, not underlined, not
	crossed out, normally aligned,
	positive image, primary font
. 1	Bold or increased intensity
4	Underlined
5	Blinking
7 `	Negative image
9	Crossed out (legible but marked as
	to be deleted)
· 10	Primary font
· 11	Secondary font
22	Normal intensity
24	Not underlined
25	Steady (not blinking)
27	Positive image
29	Not crossed out
?91	Superscript alignment
?92	Subscript alignment
?93	Normal alignment

Parameters other than those listed above are ignored.

Scroll Left (SL)—CSI Pn SP @

Scrolls the display leftward the number of columns specified by the single numeric parameter. An attempt to scroll the rightmost column of the display leftward beyond the rightmost column on the monitor screen leaves it at the rightmost column. A default parameter causes the display to scroll left one column, unless the rightmost column of the display is already at the rightmost column on the monitor screen.

This control has no effect when the window display is active.

Set Mode (SM)—CSI Ps h

Sets the mode indicated by the selected parameters to their alternate states. Two modes have been implemented. When Vertical Editing Mode (VEM) is set the Insert Line (IL) and Delete Line (DL) controls operate above the active row. When the Display Width Mode (AMDDWM) is set the compressed display mode (120 characters per row and all 30 rows displayed) is in effect. When the Scroll Mode (AMDSCM) is set then smooth scrolling is used. When the Screen Polarity Mode (AMDSPM) is set then normal characters are shown dark on light. A sequence with no parameters has no effect.

Parameters	Meaning	
. 7	VEM (insert/delete above active row)	-
?3	AMDDWM (compressed display mode)	
?4	AMDSCM (smooth scrolling)	
?5	AMDSPM (dark on light characters)	

Parameters other than those listed above are ignored.

Scroll Right (SR)-CSI Pn SP A

Scrolls the display rightward the number of columns specified by the single numeric parameter. An attempt to scroll the leftmost column of the display rightward beyond the leftmost column on the monitor screen leaves it at the leftmost column. A default parameter causes the display to scroll right one column, unless the leftmost column of the display is already at the leftmost column on the monitor screen.

This control has no effect when the window display is active.

Scroll Up (SU)-CSI Pn S

Scrolls the display upward the number of rows specified by the single numeric parameter. An attempt to scroll the bottom row of the display upward beyond the bottom row on the monitor screen leaves it at the bottom row. A default parameter causes the display to scroll up one row, unless the bottom row of the display is already at the bottom on the monitor screen.

This control has no effect when the window display is active.

Private Control Sequences

These are sequences that are introduced by the Control Sequence Introducer (CSI). They may contain parameters just like the standard sequences, but their final characters are in the set which the standard has reserved for private use.

Character Blink Rate (AMDCBR)—CSI Psu

Selects the rate and duty cycle, for characters displayed with the blink attribute, as specified by the selective parameters. Currently blinking characters, as well as those subsequently displayed, will reflect the selection made by this control. A default parameter selects the fastest blink rate and a 25%–75% duty cycle.

Parameters	Meaning
0	Initial character blink: fastest, 25%–75% cycle
11	Blink with 50% active, 50% inactive cycle
12	Blink with 25% active, 75% inactive cycle
20	Fastest blink rate
21	Fast blink rate
22	Slow blink rate
23	Slowest blink rate

Parameters other than those listed above are ignored.

Load Font Cell (AMDLFC)-CSI Pn ... Pn~

Programs one cell of the character generator with the pattern specified by the numeric parameters. When in "normal" display mode the 7-9 display cells are programmed, otherwise the small display cells (5x7) are programmed. The first parameter specifies which character cell is to be programmed. There are 256 chracter cells specified in the range 0 through 255, inclusive. All cells except that at location 32 can be programmed; this is always a blank and cannot be changed. A default for this parameter will cause this control to be ignored. The second parameter specifies at which character cell slice programming is to begin. Slices are numbered downward beginning with zero. Slices above the first slice are automatically blanked. A default for this parameter causes the programmed pattern to begin at the top slice in the character cell. The rest of the numeric parameters each represent a slice of the character pattern. They are decimally encoded byte values for the desired eight-bit slices, with the most significant bit at the left side of the character and the least significant bit at the other side of the character cell. In small, display mode, the entire slice (all eight bits) are shown with an additional blank pixel after each character. In large display mode, only the most significant six bits are shown and there is no additional blank pixel. A default for a pattern parameter causes the slice to be blanked. As many slices are programmed as there are parameters supplied, down to the bottom of the character cell. Any unprogrammed slices below the last programmed slice are automatically blanked.

Select Active Display (AMDSAD)—CSI Psp

Makes one of the background, message or window displays the active display. The active display is where the characters being received are stored and where the controls being received perform their functions. The displays each have their own active position and current graphic rendition. The cursor is shown at the active position of the active display, provided that active position is visible. A default parameter makes the background display the active display. This control does not affect message and window display visibility.

Parameter	Meaning
0	Makes the background display active (default)
1	Makes the message display active
2	Makes the window display active

Parameters other than those listed above are ignored.

Select Cursor Appearance (AMDSCA)—CSI Ps v

Selects the appearance of the cursor, which marks the active position, as specified by the selective parameters. The fundamental form of the cursor, as well as whether or not it blinks and at what rate, can be changed. A default parameter selects a steady, reversed block covering the entire character cell.

Parameters	Meaning
0	Initial cursor: steady, reversed, full block
1	Reversed block covering entire character cell
2	Reversed block covering lower half
3	Solid block covering lower half of character
4	Underscore
5	Thick underscore
10	Steady, non-blinking
11	Blink with 50% active, 50% inactive cycle
12	Blink with 25% active, 75% inactive cycle
20	Fastest blink rate
21	Fast blink rate
22	Slow blink rate
23	Slowest blink rate

Parameters other than those listed above are ignored.

Smooth Scroll Rate (AMDSSR)—CSI Ps t

Selects the rate at which both vertical and horizontal smooth scrolling occurs as specified by the selective parameters. If more than one parameter is specified then the last one has precedence. A default parameter selects one scanline/pixel per frame.

Parameter	Meaning	
0	Initial scroll rate: one scan line/pixel per frame	-
· 1	One scan line/pixel per frame	
2	Two scan lines/pixels per frame	
.3 4 5	Three scan lines/pixels per frame	
4	Four scan lines/pixels per frame	
5	Five scan lines/pixels per frame	
6	Six scan lines/pixels per frame	
7	Seven scan lines/pixels per frame	
8	Eight scan lines/pixels per frame	
12	One scan line/pixel every two frames	
13	One scan line/pixel every three frames	
14	One scan line/pixel every four frames	
15	One scan line/pixel every five frames	1
16	One scan line/pixel every six frames	
17	One scan line/pixel every seven frames	
18	One scan line/pixel every eight frames	

Parameters other than those listed above are ignored.

Select Window Visibility (AMDSWV)—CSI Ps r

Makes the window display either visible or invisible as specified by the selective parameter. A default parameter makes the window display invisible. This control does not affect which display is active.

Parameter	Meaning
0	Makes the window display invisible (default)
1	Makes the window display visible

Parameters other than those listed above are ignored.

Select Message Visibility (AMDSMV)-CSI Ps q

Makes the message display either visible or invisible as specified by the selective parameter. A default parameter makes the message display invisible. This control does not affect which display is active.

Parameter	Meaning
0	Makes the message display invisible (default)
1	Makes the message display visible

Parameters other than those listed above are ignored.

7.6 LOW-COST TERMINAL COMPARISONS

This document contains two tables comparing the features of four terminals with the implemented Low-Cost, Smart Terminal based on the Am8052/ Am8152A chip set. The purpose is to clarify the relationship of this terminal to other well known alphanumeric terminals. The tables include the DEC VT100 and VT220 and the IBM 3101. All but the IBM terminal are ANSI X3.64 compatible terminals. The IBM terminal claims to adhere to an earlier ANSI and ISO specification; it is similar in some respects to the ADDS Viewpoint or the DEC VT52.

It is very important to understand that the ANSI specification does not define the characteristics of any specific terminal, nor does it require any minimum implementation. Rather, it defines the method of encoding control information which may be sent to, or received from, a terminal. Consequently, a terminal may conform to ANSI X3.64 whether or not it has the ability, for example, to insert a line in a display. If an ANSI X3.64 compatible terminal does have the ability to insert a line in a display, however, then the control which is sent to perform a line insertion must be encoded as specified in the ANSI standard.

In a practical sense, a user of ANSI terminals can write software which performs the most elementary operations (such as cursor positioning) with confidence that they will work on any conforming terminal. There are some slightly more advanced operations (such as insertion and deletion) which may or may not be included in a given terminal, but if present will always be encoded in the standard manner. The user may write "portable" programs which make use of these functions only if he checks carefully for their support on any terminals he wishes to use. Finally, there will be many unique operations for a given terminal (such as window support) which will be represented by "private" extensions that conform to the ANSI standard. User programs which make use of such operations become bound to a particular terminal or its emulators.

From the user's viewpoint, it would be better if there were some truly standard specification of a terminal, for which he could write programs with the expectation that such programs would then be completely "portable" among ANSI compatible terminals. Unfortunately, this is not the situation. Only the method of encoding control information is standardized, not the characteristics or capabilities of a terminal. Still, this is better than the complete absence of standardization. Programs can be written which are reasonably portable and standard modules for sending controls to a terminal can be Furthermore, high-level software developed. simulations of more advanced features, which may be missing in some terminals, can be written to use the simpler features which are present. For these reasons, it is appropriate for developers of new

terminals to conform to the ANSI X3.64 standard.

The Low-Cost Smart Terminal, implemented with the Am8052/Am8152A chip set on an IBM-PC board, does have ANSI X3.64 compatible control definitions. Its relationship to other terminals can only be determined by detailed analysis of the characteristics of these terminals. The two tables which form the bulk of this document provide a first level analysis. The first table is a summary of groups of features. The second is a detailed listing of individual controls.

In viewing this comparison, certain general statements can be made. These are:

- 1. The implemented terminal handles the most common forms of cursor positioning and character display as do all the other terminals.
- 2. The implemented terminal includes advanced, yet fairly common features such as character assigned attributes, row insertion and deletion, smooth scrolling and a window. The criteria for including these features was that they should relate directly to capabilities of the Am8052. No advanced features have been included "for their own sake" or for compatibility with any other terminal. Such features, since they do not relate to the Am8052, would be primarily a software exercise.
- The implemented terminal includes some "private" controls for the purpose of demonstrating unique hardware capabilities such as varying the rate of smooth scrolling, smooth scrolling either window or background without affecting the other and horizontal smooth scrolling.

The comparison reveals the original design intent, that it should demonstrate the applicability of the Am8052 to a low-cost terminal while also revealing the advanced features that the use of an Am8052 could bring to such a product.

SUMMARY TABLE					
		Am8052	VT100	VT220	IBM
l.'	Simple cursor movement and positioning	YES	YES	YES	YES
2.	Additional cursor movement	_	IND & RI only	IND & RI only	within a row
3.	Cursor tabulation movements	 	fore hrz only	fore hrz only	fore & back hrz
4.	Tabulation control		hard setup only	simple set & clear	simple set & clear
5.	Insert and Deletes by Row	YES		YES	YES
6.	Insert and Deletes by Character	_	-	YES	YES
7.	Unconditional Erasures	display & line	display & line & chr	display & line & chr	display line & field
8.	Conditional Erasures	-		display & line	display
9.	Vertical Scrolling	smooth only	smooth & jump	smooth & jump	jump only
10.	Horizontal Scrolling	smooth only		-	
11.	Superscripts and Subscripts	YES	-	-	_ '
12.	Modes	some	well stocked but most hardware dependent	well stocked but most hardware dependent	
13.	Character Display Attributes	YES	YES	YES	YES
14.	Selectable Fonts	YES	YES	YÉS	YES
15.	Alterable Fonts	YES	_	YES	-
16.	Windows	single fixed	simple scrolling region	simple scrolling region	-
17.	Am8052 Dependent Features	special controls defined	-	-	
18.	Double Height/ Double Width Characters	<u> </u>	YES	YES	
19.	Diagnostics and Reports	_	YES	YES	cursor pos only
20.	Miscellaneous	reset	reset comm & specials	reset comm & specials	comm


	Am8052	VT100	VT22Q	IBM
I. Simple cursor movement	and positioning			
Cursor Back	YES	YES	YES	YES
Cursor Down	YES	YES	YES	YES
Cursor Forward	YES	YES	· YES	YES
Cursor Position	YES	YES	'YES	YES
Cursor Up	YES	YES	YES	YES
Backspace	YES	YES	YES	YES
Carriage Return	YES	YES	YES	YES
New Line	YES	YES	YES	YES
Line Feed	YES	YES	YES	YES
Horz Vert Pos	1)	YES	YES	-
2. Additional cursor moveme	ent			
Horz Pos Abs	' 1)		-	YES
Index	1)	YES	YES	
Reverse Index	1)	YES	YES	_ `
3. Cursor tabulation movem	ents	······		
Horizontal Tab	1)	YES	YES	YES
Cursor Backward Tab	1)	-	_	YES
4. Tabulation control				
Clear Tab	1)	-	YES	YES
Set Horz Tab	1)	-	YES	YES
5. Insert and Deletes by Ro	Ŵ			· · · · · · · · · · · · · · · · · · ·
Delete Line	YES		YES	YES
Insert Line	YES	-	YES	YES
6. Insert and Deletes by Ch	aracter			
Insert Character	1)	-	YES	YES
Delete Character	1)	. –	YES	YES
7. Unconditional Erasures				
Erase Display	YES	YES	YES	YES
Erase Line	YES	YES	YES	YES
Erase Field	1)	-	_	YES
Erase Character	1)	_	YES	-
8. Conditional Erasures	· · · · · · · · · · · · · · · · · · ·			
Erase Display	1)	_ ·	YES	YES
Erase Line	1)	-	YES	<u> </u>
9. Vertical Scrolling		-		
Scroll Down	YES	YES	YES	_
Scroll Up	YES	YES	YES	YES
10. Horizontal Scrolling				
	YES			

7-15

	Am8052	VT100	VT2	20 IBM	
croll Right	YES	· _	* 4 × 6 -	, · · ·	
1. Superscripts and Subscripts					
artial Line Down	YES	· ·	·	. . :	t ·
artial Line Up	YES	-	-	- .	· /
2. Modes	· ·			1	4
eset Mode	YES	YES	YES		* ·.
et Mode	YES	YES	YES		•
end-Receive	1)	- .	YES	- 3	
ineFeed/NewLine	1)	YES	YES	3 – .	
isert/Replace	1)		YES	3	
NSI/VT52	1)	YES	YES	3 – 1	
uto Repeat	· 1)	YES	YES	3 . .	
ursor Key Usage	1)	YES	YES		
eypad usage	‴ ⊬ 1)	YES	YES		
brigin Location	1)	YES	YES		
ormal/Reverse Display	1)	YES	YES		,
nterlace Display		YES		, –	
	1)			_	
0/132 Column Display (120)	YES	YES	YES		
ump/Smooth Scroll	YES ,	YES	YES		
utoWrap	1)	YES	YES		
rint Form Feed	1)	-	YES		•
rint Extent	1)	. —	YES		
ext Cursor	1)		YES	S –	
elect Grph Ren tant Field	YES 1)	YES	YE:	YES	
4. Selectable Fonts		· · ·		1	
Shift Out	YES	YES	YE		,
Shift In	YES	YES	YE	S YES	,
Single Shift Two	1)	— , ``	, YE	S –	
Single Shift Three	1)	· -	YE	S 🦯 🗕	
Select Character Set	2)	YES	YE	S –	
5. Alterable Fonts			(····,
oad Font	YES		YE	S –	
6. Windows					
Write to Window	YES	· _	· · · · · -		
Make Window Visible	YES	-	-	-	
Aake Window Invisible	YES	· —		· _	
7. Am8052 Dependent Features		÷		· · · · ·	
Character Blink Rate	YES		· · ·		
Select Cursor Style	YES	_	_	· _	3
Smooth Scroll Rate	YES	· · · -	÷. –	·	
8. Double Height/Double Width	Characters	×		Contraction of the second seco	
Double-Width Line	1)	YES	YE	s –	


	Am8052	VT100	VT220	IBM
19. Diagnostics and Reports	•	· · · · · · · · · · · · · · · · · · ·		
Screen Alignment	1)	YES	YES	-
Identify Terminal	1)	YES	YES	-
Confidence Test	1)	YES	YES	. ,
Cursor Position	1)	YES	YES	YES
Report Term Params	1)	YES	YES ·	-
Request Term Params	1)	YES	YES	-
20. Miscellaneous				
Reset Init State	YES	YES	YES	_
Beli	2)	YES	YES	YES
Enquiry	1)	YES	YES	-
Xon	1)	YES	YES	YES
Xoff	1)	YES	YES	YES
Cancel	1)	YES	YES	YES
Substitute	1)	YES	YES	
Device Attribute	1)	YES	YES	-
Restore Cursor	1)	YES	YES	
Save Cursor	1)	YES	YES	-
Load LEDs	1)	YES	-	<u> </u>

2) requires additional hardware support
 -) not supported



11 H H

Low-Cost Smart Terminal Demo Board









Figure 7-1 Am8052 Terminal Board System Interface (Continued)









Figure 7-2 Am8052 Terminal Board Video Interface (Continued)





7-22

APPENDIX A

Mixing Data Paths Expand Options In System Design - Mark S. Young and James R. Williamson

~ 1 • · · · /

SYSTEM DESIGN/ INTEGRATED GIRGUITS

© Copyright Computer Design Publishing Co., January 1985. All rights reserved. Reprinted by permission.

MIXING DATA PATHS EXPANDS OPTIONS IN SYSTEM DESIGN

Chip designers are creating powerful CPUs and peripherals with 16- and 32-bit parts. Mixing these with 8-bit parts overcomes limitations imposed by established designs, incomplete families, and software incompatibility.

by Mark S. Young and James R. Williamson

Integrating 16- and 32-bit peripherals and CPUs into 8-bit designs, at the simplest level, means separating the control and data paths from new peripherals and the systems. Mixing different data path widths and control protocols, however, makes possible major improvements in function, performance, and cost.

The price/performance curve of VLSI chips, for example, allows designers to obtain more and better functions for the same amount of money every year. Alternately, the functionality of a device can remain constant while the price falls.

Moreover, these new devices with wider data paths can extend the life of older designs. For example, many of the most popular personal computers today use the 8088 microprocessor and, therefore, are constrained to an 8-bit data path. Designers of add-on accessories for these personal computers prefer the

Mark S. Young is a product planning engineer at Advanced Micro Devices, Inc (Sunnyvale, Calif). He holds a BA in computer science from the University of California at Berkeley.


James R. Williamson is an applications engineer at AMD. He holds a BS in electrical engineering from the California State Polytechnic University, Pomona.

newer 16-bit peripherals. These peripherals will let users preserve their software investments, improve performance, and stave off obsolescence.

Mixing different data path widths can also enhance new designs. For example, it is less expensive to use an 8-bit bus in a new design because the memory requirements are generally cheaper. Only half as many dynamic RAMs are necessary for the same number of kilobytes of memory. In addition, an 8-bit bus needs much less control and support logic. Designers can mix smaller data path peripherals with wider data path CPUs. This allows them to introduce systems based on the newer, more powerful 32-bit CPUs even before 32-bit peripherals are available.

Designers can use this mixing method to obtain wider data paths from existing designs until a new system design is warranted. They can also use parts in unexpected applications. For example, costconscious terminal manufacturers might want to use the Am8052/8152A chip set (the 8052 is an advanced CRT controller and the 8152A is a video system controller) in new terminals based on the relatively inexpensive 8051 microprocessor. Mixing the 8-bit, single-chip microprocessor with the 16-bit CRT controller allows designers to maximize the cost/performance ratio of the terminal.

Mixed data path widths can improve bus utilization as well. A 16-bit peripheral in a 32-bit system only occupies half the data bus for data transfers. If the designer mixes the data paths correctly, however, the 16-bit peripheral could transfer data as



32-bit chunks and improve bus efficiency by 100 percent for that peripheral.

Two central concerns stem from mixing devices that communicate over different-sized buses. The first problem results when two devices communicate on a "common" data bus. Consider, for example, a 32-bit system utilizing 8- and 16-bit peripherals. Overcoming the mismatched data paths requires some form of controlled multiplexing/demultiplexing of the different data paths. In addition, extra control signals for partitioning the 32-bit word into 8-, 16-, and 32-bit chunks may be required.

Many 16-bit CPU-based systems that use 8-bit peripherals normally use just the lower 8 bits of the data bus to transfer data to and from the peripheral. This method does not work in systems using 16-bit peripherals and 8-bit CPUs, however, and it tends to break down in systems with 8-bit peripherals having bus master capability.

A bus multiplexing method involves multiple transfers when taking data from or adding data to a mismatched data bus. For example, before a 16-bit peripheral can transfer data over an 8-bit bus, the 16-bit data must be divided into two 8-bit chunks. It is then transferred sequentially. First, the lower 8 bits are transferred out on the bus. Then, in the next transfer cycle, the upper 8 bits of the 16-bit word are sent out. The major difference in the opposite case—a bus read operation from an 8-bit bus to a 16-bit device—is that the first byte read from the system must be latched. Once the second byte has been fetched, the 16-bit peripheral reads in the assembled 16-bit (2-byte) word. Additional provisions may be needed when the 16-bit peripheral only wants to access a single byte.

The other major problem in mixed data path transfers is the actual data read/write operation. The nature of the multiple transfer forces designers to guarantee that the stretched transfer will occur and that it will not be interrupted. Two aspects of stretching the transfer cycle from or to the peripheral illustrate the complexity of this problem.

The first case, when the peripheral is the bus master, is the simplest. A 16-bit peripheral holds its data available for what normally would be two complete bus transfer cycles. This function can be performed when the transfer acknowledge signal to the peripheral is delayed. If the data was latched instead of holding the peripheral in a multiple word transfer, however, the device could try to send the next 16-bit data word and its "new" address. The procedure of latching the data and releasing the peripheral should not be used, therefore, because it may interfere with the addressing of the remaining (pending) 8-bit transfer.

Whenever a device acts as a bus slave to a CPU that cannot access the device's natural word width in a single operation, a different constraint appears. The sequence must be set up so the peripheral cannot obtain the bus while the CPU is in the middle of a slave read/write operation. In a typical system, the CPU is the last device in the interrupt queue. It is possible for the peripheral to become bus master between the first and second read operations and invalidate the results of the first read operation in a realtime system. This is because an 8-bit CPU would have to perform two consecutive read operations to examine a 16-bit peripheral control register.

This function can be handled two different ways. If the CPU has a bus lock instruction, as in the iAPX family of CPUs, the programmer must use one of these instructions before the CPU accesses the peripheral. Alternately, the CPU needs to disable the arbitration logic while it is performing the uninterruptible access with the 16-bit peripheral.

Crucial cycle

The uninterruptible word transfer cycle is crucial for maintaining the integrity of the data transferred. When either the CPU or a peripheral on the bus makes an access using the 8/16-bit control logic, it must complete the larger device's word access before relinquishing the bus. If this requirement is not met, a transfer's integrity can be violated easily by some other device. This interrupts the transfer, and corrupts or aborts the multiplexing sequence.

To illustrate this point, consider a system consisting of an 8-bit CPU and several 8- and 16-bit peripherals. Assume one of the peripherals is executing a block transfer of 16-bit data onto the 8-bit bus. If the CPU interrupted the transfer in order to poll the peripheral during a half-word transfer, two undesirable events would occur. Either the multiplexing sequence would be damaged irreparably when the CPU polled the peripheral, or the CPU would read garbage from the peripheral.

Designing the control interface to allow mixing of 8- and 16-bit peripherals requires attention to the data and control flow. During a write operation, the data is written out sequentially: the lower byte comes before the upper byte (or vice versa). The read operation differs only because the data bus is 8 bits and because it forgets the last byte transferred; it knows the current byte only. Hence, the interface requires that one of the bytes be latched until the full 16-bit word has been assembled.

The slave mode of operation works almost the same as the peripheral bus master mode. The single exception is the slave write operation. When the interface is defined, the designer must make a conscious choice about which byte (upper or lower) to latch during peripheral read operations (or conversely, slave peripheral write operations). Once this decision has been made, the CPU must always access the latched data byte first (during a slave write) and then access the non-latched byte to complete the transfer. This restriction is minor, requiring no extra software overhead. It could affect the ease of the programmer's coding if not handled properly, however. For example, if the programmer used a compiler to generate the software for the system, extra care may be necessary to ensure the compiler generates the correct addressing sequence.

An alternative solution would be to latch both the upper and lower data bytes. In this case, however, the cost of the interface would increase, as would the complexity, with no appreciable gain. The control flow in these designs derives from two different sources: the state control flow itself and the 16-bit peripheral interfacing with the 8-bit bus. A state diagram can be used to specify how uninterrupted word transfers will occur and how the upper and lower byte address is generated.


In addition, the specific bus timing of the peripheral and the data bus must be examined to quantify the state control flow. These timing, specifics also provide information on data latching, read/write control strobes, and addressing to and from the peripheral. The state control flow is divided into four operations: bus master read, bus master write, slave read, and slave write.

For a bus master read/write operation from a 16-bit peripheral device operating on an 8-bit bus, four control signals must be generated by the 8/16-bit control unit: address bit 0 (A0), peripheral hold (WAIT), bus read (RD), and bus write (WR). The A0 line is generated by the 8/16-bit control logic to indicate which byte is to be transferred in bus master modes only. Otherwise, the A0 generated by the system is used to indicate which byte is being accessed. The WAIT line holds up the peripheral during transfers. The RD and WR lines are required to indicate successive transfer cycles on the bus.


Hidden transfers

The peripheral's signals will only strobe active once because it does not know that two transfers are being executed. The slave transfer flows are almost identical, except the CPU is generating the bus signals and the transfer directions are reversed (ie, a bus write goes into the peripheral).

For this 16- to 8-bit data flow example, the data on the upper byte only needs to be latched when data



A-3



The 16- to 32-bit conversation logic diagram indicates the complexity of bus and funnel logic control. It must convert between different signal conventions and polarities as well as generate extra functions and bus arbitration control signals.

is being read (as bus master) or written (as a bus slave). An interface to handle this operation needs to latch data coming from the 8-bit data bus into the peripheral, it also needs to act as transceiver when the peripheral is sending data out to the system. A device with a clocked, tri-state output that has an 8-bit wide latch in one direction and a tri-state transceiver in the other direction would be ideal for accomplishing such an interface.

The Am2952 8-bit bidirectional I/O port provides a good enough match to the logic and allows the upper data bus latch and upper data transceiver chips to be combined on one IC. It provides two 8-bit clocked I/O ports, each with tri-state output controls and individual clocks and latch enables. An Am2949 bidirectional bus transceiver completes the logic required for the data path function.

The state flow control requires logic that can move sequentially from state to state, hold in a particular state, and be reset or initialized back to a predefined state. Depending on the number of states required (generally less than 16 distinct states for a design of this complexity), a 3- or 4-bit counter should be able to solve the problem nicely.


Considerable bus control logic is required to generate the data path flow logic and the bus control signals. This is especially true if the peripherals and <u>CPUs</u> use different signal conventions (eg, when \overline{AS} , \overline{DS} , and $\overline{R/W}$ use address latch enable, \overline{RD} , and \overline{WR}). Conversion from one signal convention to another, changes in signal polarity, and provision for extra functions (such as generating A0) require a lot of logic synthesis ability. If the peripheral has bus master capability, such additional information as bus arbitration controls must be fed into the next state determination logic in order to decide what control sequence to follow.


Customized interface minimizes cost


An 8/16-bit control interface between the Am8052 CRT controller and an 8-bit CPU provides a good example of how customizing a general interface can reduce costs. (The CRT controller is designed with a 16-bit data interface.) The onboard DMA unit fetches data from system memory and the CPU polls the CRT-controller's internal status and control registers. Because the CRT controller does not modify system memory, however, a bus master write operation is unnecessary. Thus, there is no reason to generate a system write control signal (WR).

In addition, the control and display information must be aligned on word boundaries. This requirement relieves the 8/16-bit control logic from funneling the bytes and performing odd/even byte transfers. It also saves control inputs from the CRT controller because all transfers are words; that is, no need exists for upper and lower data strobes or byte high enable inputs.

The bus master read operations are standard 16-bit data transfers divided into two 8-bit transfers. The CPU's slave accesses are either pointer writes (to select the desired control/status register) or 16-bit data read/write operations. (Pointer write operations







are actually 8-bit operations because only the lower 8 bits of the data form the register address.) The bus master read operation can be represented by a state flow diagram or a timing diagram. Conceptually, state flow diagrams are easier to understand, but timing diagrams usually convey more information. Other state flow diagrams can be derived directly from the timing diagrams of the CRT controller to 8-bit interface.

Simplifications allow synthesis on one device

Two special conditions must be met in the state machine implemented in the 8/16 interface. First, before a new transfer cycle is attempted (when the state machine is waiting in the initial state, S0), memory acknowledge (MRDY) must be inactive. This prevents interference from the last transfer.

The second special condition occurs when the CRT controller asserts the R/W line to indicate a write operation. Although the CRT controller does not write data into system memory, when it updates the upper 8 bits of the 24-bit address latch the R/W line indicates a write operation (in conjunction with \overline{AS}). The CRT controller is not actually performing a system data write, only an address latch update. The state machine, therefore, must not start a bus sequence if the R/\overline{W} line is held active low by the CRT controller during a bus master operation.

These simplifications in design allow the CRT controller to 8-bit CPU control interface to be synthesized in a single AmPAL22V10 programmable logic array device. In addition, the bus control signals are converted from \overline{AS} , \overline{DS} , and R/\overline{W} to \overline{RD} and \overline{WR} . The minimum CRT controller and bus control signals that must be generated are \overline{RD} , A0, \overline{DS} , and R/\overline{W} . Although the CRT controller uses \overline{DS} and R/\overline{W} as inputs during a bus master operation, the PAL device must convert the CPU \overline{RD} and \overline{WR} signals to \overline{DS} and t/\overline{W} for slave I/O operations.

The signals A0 and RD are generated by the control logic when the CRT controller is performing a read access to system. The WAIT (or not READY) signal to the CRT controller must also be generated by the control logic. The data flow controls require six additional controls to load and strobe the latch, and to enable transceivers to pass data to and from the 8-bit bus. Theoretically, 4 more bits (outputs) are required to represent all the control states needed to manipulate the 8/16-bit control logic. This means the design appears to need 14 output logic units in a PAL device to perform the required task.

Reducing the 14 output cells to the 10 cells available in the PAL device requires a closer look at the timing and output switching functions. The A0 and \overline{RD} control lines are in effect part of the system bus control and, therefore, cannot be multiplexed easily. The \overline{DS} and $\overline{R/W}$ lines to the CRT controller are also fixed because they must be valid throughout the entire transfer cycle as well.

This leaves 6 of the 10 output logic cells of the PAL device to represent the remaining 10 identified control lines. This method of minimization involves careful state synthesis, analysis of the signal switching functions during the transfers, and utilization of several control pins on the CRT controller. By using the BREQ, BACKI, BACKO, CS, and C/D inputs to the PAL device, we can reduce the number of unique states required to 8 instead of 15. This reduces the number of logic cells required for the state machine from 4 to 3 bits.

At this stage, the design requires seven control signals to manipulate the data transfer registers and WAIT line. The two latch enables (\overline{CE}_S and \overline{CD}_R) on the Am2952 bidirectional I/O port can be permanently enabled. By controlling the clock signal to the latches, the controls required for three pins can be reduced to one. The interface control state machine will only use the correct side of the dual latches on the bidirectional I/O port.

The Am8052 CRT controller helps considerably with its own control bus interface. Two signals provided by the CRT controller, TBEN and RBEN, switch the data transceivers in the correct direction regardless of the type of data transfer (as a bus master or bus slave). When the controller is a bus master performing a read operation, or when it is a bus slave undergoing a write operation, therefore, the RBEN signal is strobed to obtain the correct polarity. By using this line, two of the remaining six control lines can be eliminated (REN on the Am2949 and \overline{OE}_{AS} on the Am2952). Although the TBEN line performs a similar function, it does not function correctly in a 16- to 8-bit multiplexed bus environment.


Two of the remaining control lines (\overline{OE}_{AS} on the Am2952 and 10 on the bidirectional bus transceiver) must be generated by individual cells in the PAL device. The two clock enables on the Am2952 are permanently enabled. The two Am2952 clocks are tied together to minimize the amount of logic required in the PAL device used to generate clock strobes to the latches.

This leaves the design with three logic cells and four output functions (the \overline{WAIT} line to the CRT controller and the 3 state bits). Careful analysis of

the state flows and timing diagrams indicates that the \overline{WAIT} line is only asserted in 4 of the 8 states. A clever assignment of state numbers to the state flow sequence allows the \overline{WAIT} line to be absorbed into the 3 state encoding bits. The logic equations for the AmPAL22V10 device can be derived directly from the timing diagrams.

An unusual problem might occur when a peripheral device operates as a bus slave on a smaller data bus, such as a 16-bit peripheral to 8-bit CPU. During the first slave write operation, the chip select \overline{CS} is enabled by the bus master making the access. No actual data—just the data latch—is strobed into the peripheral, however. After the first byte of data has been written, the second access causes the full 16-bit data to be strobed into the peripheral.

If the designer is using a common \overline{CS} function to both the peripheral and the 8/16-bit control logic, the controller logic must be designed not to glitch or strobe any of the control lines to the peripheral (it must prevent \overline{DS} , R/\overline{W} from being enabled, for example). For some peripheral devices, glitches on the control lines might cause the register to be written accidentally onto a register that will be overwritten in the next write cycle anyway. With other peripherals this might be a catastrophic event. Many devices acting as bus slaves have write recovery time requirements (ie, a certain minimum interval between consecutive write operations). Glitches on the control lines might force the next (and final) write operation to be delayed—or cause a violation of the



device specifications. Glitches might evade any special addressing/register accessing scheme used in the peripheral. This might occur, for example, if the slave device requires the user to write the address of the register that was accessed immediately before the register was written. In this case, glitches or useless control strobes could wreck the sequence.

The problem can also be solved by using two lines. In this solution, one of the lines would go to the peripheral device and the other would connect to the 8/16-bit controller. The chip select to the peripheral is activated each time a slave read occurs (for both upper and lower byte accesses), or when a slave write operation occurs and the unlatched 8-bit data is being written. The chip select function to the 8/16-bit controller is chosen each time the peripheral is selected normally (for slave read/writes on both upper and lower 8-bit data transfers). This problem is bypassed completely when two separate chip select functions are used: one for loading up the Am2952 latch during a slave write/read and one to strobe the Am8052 controller into action when it is needed by the 8-bit CPU.

Bus conversion maximizes flexibility

A data bus and control interface to an 8088 8-bit microprocessor and Am9516 16-bit DMA controller can be created using four devices: an AmPAL22V10 for the control block, a 74LS161 counter for the state sequencer, an Am2952 bidirectional I/O port, and an Am2949 bidirectional transceiver.

This design incorporates certain simplifications. The DMA controller requires word accesses only during command chaining and for slave register accesses. The 8/16-bit data transfer interface for bus master operations (ie, DMA data transfer functions) is handled automatically as a programmable option. During slave write operations, the first byte output to the DMA controller must have an odd address and the following second byte an even address. Conversely, during a slave read cycle, the first byte read from the DMA controller must be at an even address and the second at the next higher odd address.

Furthermore, for bus master operations, the system must use the latched address line A0 (LA0) from the AmPAL22V10 as its sole A0. Because the logic is already available, the system does not have to provide this function. LA0 now becomes the system address bit 0 with full 24-mA drive capability.

Deciding on a means for controlling the funneling of the data stream—that is, transforming 16-bit data into 8-bit data and vice versa—was the first step in deriving this example. As mentioned earlier, simply dividing each 16-bit access into two 8-bit data transfer cycles presents one way of doing this. On outgoing accesses (16-bit path from the DMA controller) during the first cycle, the upper half of the 16-bit path is latched while the lower half passes through

PIN /RD = 23S[0:2] = 2.4 /WR = 22 AÒ = 5 LAO = 21 /SEL = 6 /DS = 20 AI F = 7 /RW = 19 HIDA = 8 /WAIT = 18 /BW = 9 /A = 17 READY _= 10 /B = 16 RESET = 11 /C = 15/D = 14: REGIN IF (RESET) THEN ARESET(); This section defines the wiggles when the Am9516 is bus master IF (HLDA) THEN ENABLE(): (/S[2] * HLDA) THEN BEGIN ιF ÌF (\$[1] * / \$[0]) THEN = /CK`* BW + /BW * AO * LAO ALE + / BW * LAO * /ALE : ELSE LAO = BW + /BW * AO * ALE + /BW * LAO * /ALE ; END: (HLDA) THEN IF (CASE) (S[2:0]) BEGIN 1) BEGIN RD = /RW * DS= /BW * /RW * /CK A WR = /BW * RW * DS C = /BW * RW : WAIT = 1: END: 2) BEGIN RD = /RW * DSB = BW = /BW * /RW A = /BW * RW * DS WR = /8W * RW C WAIT = /BW END: 3) BEGIN RD = /RW * DS * B: B = BW * CK = /BW * RD A = /BW * RW * DS WR ; C = /BW * RW WAIT = RW END: 5) BEGIN RD = /RW * DS= /BW * /CK A WAIT = BW END: 6) BEGIN RD = /RW * DSÁ = /BW END: 7) BEGIN RD = /RW * DS A = /RDEND: END; This section defines the wiggels when the 8088 is bus master BEGIN LAO= AO * ALE * SEL + LAO * /ALE * SEL B = LAO * WR * SEL A = /LA0 * WR * SELDS = A + /LAO * RD * SEL C = /LAO * RD * SELD = LAO * RD * SEL END: FND. This PLPL file implements an interface between the 8-bit 8088 and the 16-bit Am9516.

Programming the PAL and the counter

In writing the Programming Language for Programmable Logic (PLPL) file to control the operation of the AmPAL22V10 and the 74LS161 counter, the inputs to the PAL device from the counter are assigned S0, S1, and S2, respectively. Then, it is possible to apply a "sculptured design" technique to the entire timing diagram (see figure in Panel, "A matter of timing") by using the Case statement from PLPL. By assigning combinatorial equations to only one binary partition or column at a time (Case), the designer can ignore all other aspects of the design for the time being and generate simple equations directly from the timing waveforms.

During clock time T1 of the Am9516's word read cycle the state of the 74LS161 (S0, S1, S2) is cleared to 000 by the assertion of address latch enable (ALE). LA0 is the only output control signal from the CRT controller asserted during this period. This signal is handled as a special case, however. During time T2 of the DMA controller's word read cycle, the RD and WAIT outputs from the CRT controller must be asserted. This time partition corresponds to the state inputs S2, S1, S0 = 001. Therefore, the first Case equations are

During time T2 of the DMA controller's byte read cycle, \overline{A} is the only additional output not already

a tri-state buffer onto the 8-bit bus. During the second cycle, the tri-state buffer is turned off and the previously latched half of the data is driven onto the bus. On incoming accesses (8-bit path to 16-bit path), the process is reversed.

The control mechanisms that perform this cycling depend on the WAIT and R/W signals passing to and from the DMA controller, and on the ability to enable or disable the latches and transceivers selectively. The Am2952 bidirectional I/O port was chosen because of its dual registers and its flexible control. The AmPAL22V10 device was chosen to match the required number of control pins and functions. Since the complexity of this design requires the use of all of the PAL's I/O pins for control functions, however, it was necessary to use a 74LS161 counter to provide the state sequencer function.

Programming with PLPL

It has long been the logic designer's "art" to merge the often very different concepts and notations of timing information with Boolean logic. Yet, the evoluaccounted for in the Case statement. This signal allows a byte of data to flow through the bidirectional bus transceiver into the DMA controller during byte read operations. Some additional constraints are placed on this signal, however: it must only be asserted in time T2 on byte read operations (the B/W input) and it must be delayed by a half clock period from the rising edge of T2 (CK signal). Thus the Case statement becomes

CASE (S[2:0]) BEGIN 1) BEGIN	
RD = /RW*DS A = /BW*/RW*/CK	able the ceiver
WAIT = 1	

END:

Finally, by examining the last time T2 elements (WR and C) during the DMA controller's byte write cycle, the remaining terms in Case 1 are derived. With the exception of LA0, the remaining equations were developed in the same fashion. Clearly, this "sculptured" technique is a very simple and methodical means for arriving at the Boolean requirements for a logic block.

As the PLPL listing shows, the signal LA0 was handled slightly differently from the previously discussed method. The number of product terms generated via the Case statement made this approach necessary. The number exceeded the upper limit (16 terms) for a programmable logic array. As a practical matter, therefore, it was necessary to optimize this signal manually. However, it should be noted that this step will not be necessary once the fully optimized version of PLPL becomes available.

tion of a syntax to fully express this art has taken a long time. AMD recently developed such a language for programming the AmPAL22V10, however.

"Programming Language for Programmable Logic," or PLPL, allows the designer to specify a design using multiple input formats. This specification flexibility supports the variety of design approaches necessary to express different design problems efficiently. These formats range from simple sum-of-products Boolean equations to high level constructs. PLPL also supports the input specifications for many types of AND/OR based devices, including all of the current AMD programmable logic array and PROM devices,

PLPL is block structured, and includes the high level language constructs If-Then-Else, Case, and For; all familiar to many programmers of the C and Pascal languages. Macros, functions, constants, and variables may also be used in PLPL. The language also facilitates use, clarity, and self-documentation.

Such current programmable logic technology and associated programming languages as PLPL allow


A matter of timing

The complex AmPAL22V10 design used the accompanying timing diagram to correspond to the desired waveforms. They are partitioned by the respective binary state (or count) from the counter.

The desired timing requirements during the period when the DMA controller is bus master appears below. During time T1, address latch enable (ALE) is asserted by the DMA controller to denote the beginning of the cycle; a short time later, an address is driven onto the bus. This address is valid at the falling edge of ALE. The control signal LAO (latched AO), therefore, must be valid at this time, as well. In this phase of the cycle, it must also be high to enable the odd byte from memory to be loaded into the bidirectional I/O port. In addition, the assertion of ALE performs the function of resetting the 74LS161 counter to 0000 in order to synchronize the cycle.

During time T2, the DMA controller will assert its DS signal. The timing for this signal, in conjunction with the R/W signal (asserted in T1) must be transformed into an 8088-equivalent \overline{RD} signal. During a word read cycle, this \overline{RD} signal also must be artificially negated and then reasserted to accomplish a double byte read. At the same time, the DMA controller must be "parked" in order to multiplex or assemble a word. Thus, the WAIT signal is also asserted at time T2. During time TW (S2, S1, S0 = 010), the receiver clock enable control signal B must be asserted in order to allow the next system clock's rising edge to strobe the upper byte into the bidirectional I/O port. This is accomplished during the next TW period (S2, S1, S0 = 011).

During the remainder of the word read cycle, RD is negated and then reasserted after LA0 has been forced low to address the even byte. A is then asserted to allow both the previously latched upper byte and the current lower byte to be driven onto the DMA controller's pins. And finally, the WAIT signal is negated, allowing the DMA controller to finish its read cycle by strobing in the 16 bits of command data on its data pins.



highly organized application-oriented control blocks to be formed easily. These tools can conceptually raise the designer above the details of the design at the logic level and directly translate the necessary response characteristics from a timing diagram.

This approach can be referred to as a "sculptured design" technique because it is analogous to the way solid stone is formed according to an artist's image. Raw logic can be transformed directly into useful control functions from the desired timing information. The AmPAL22V10 is, in essence, a fuse-programmable gate containing up to 22 inputs and 10 outputs. It can define and program that architecture of each output on a pin by pin basis. Thus, the designer is free to optimize the design mix between registered and combinatorial functions as needed.

The AmPAL22V10 is programmed by opening fusable links in any or all of its 10 output macrocells, as well as in its AND gate array. The AND gate structure is very similar to other PAL devices; therefore




Fig 4 A 16-bit character attribute affects each individual character as it is output from the CRT controller (a). In memory, however, each new character need not invoke a new attribute. In example (b), the latch attribute, in conjunction with the reverse attribute, allows a string of characters to be displayed in reverse video without each character having to be individually reversed.

displayed white on black. Proportional spacing is achieved by altering the CLK2 input to the Am8052. The CLK2 spacing can be made to be as narrow as 2 pixels, or as wide as 17, assigning each character a width value that can be used to program the CLK2 output of the Am8153. Proportionally spaced video



characters allow the screen to be formatted similar to the output of a proportionally spaced printer. Thus, proportionally spaced text can be composed accurately on the screen, prior to printing.

The CLK2 output of the Am8153 can be further modified by trailing blanks. Any number of blank pixels, between 0 and 3, can be inserted after the visible character. This allows the user to implement a smooth right justification of text, without inserting blank characters between consecutive words.

In addition to handling characters, the controller chip applies innovative techniques to the raster scan. It provides programmable horizontal synchronous (HSYNC), vertical synchronous (VSYNC), and BLANK signals, and accepts an external synchronization input. This input allows the frame to be synchronized to some external source such as line frequency, which prevents annoying interference display patterns known as "swimming."

Beyond supporting the more common noninterlaced and interlaced modes of operation, the chip also has a repeat field interlace feature that has each character row effectively repeated and offset by the scan line. This has the effect of making a vertical stroke on the screen look more solid, to match the horizontal strokes.

Reprinted with permission from COMPUTER DESIGN

APPENDIX B

Chip Set Gives A Smooth Scroll In CRT Displays -Steven Dines and Mohammad Maniar

ι Ι Ι • •



SPECIAL REPORT ON TERMINAL AND PRINTER TECHNOLOGY

CHIP SET GIVES A Smooth Scroll In Crt Displays


Two large scale integration chips and a read only memory font generator interface 16-bit processors with CRTs directly to control scrolling in multiple windows and to space characters proportionally.

by Steven Dines and Mohammad Maniar

Marrying state-of-the-art display technology and computational capability in today's terminal requires a large data handling capability. Features such as a noninterlace flicker-free frame refresh and a full-page graphics representation dictate high dot update rates in the 100-MHz range. This speed can only be handled by emitter coupled logic chips with all of their attendant problems. Similarly, embedded local editing intelligence places severe constraints on a terminal's microprocessor subsystem, which must efficiently handle such interactive tasks as insertions and deletions.

Steven Dines is currently a department manager at Advanced Micro Devices Inc, 901 Thompson Pl, Sunnyvale, CA 94086, where he is responsible for microprocessor peripheral product planning. He holds a BSEE from the University of Leeds and an MSEE from the University of Manchester, England.

Mohammad Maniar is supervisor of MOS microprocessor design engineering at Advanced Micro Devices. He holds a BS in electrical engineering from NED Engineering College, Pakistan, and an MSEE from the University of California, Berkeley.



These and many other obstacles have been solved by a 2-chip cathode ray tube (CRT) controller set that combines the advantages of N-channel metal oxide semiconductor and bipolar technologies. The two chips, together with an offchip font generation circuit, form a complete CRT interface between the microprocessor bus and the monitor (Fig 1). In this application, the Am8052 CRT controller is used as a direct memory access (DMA) controller. This has two advantages: first, it eliminates a separate DMA controller, thereby keeping costs down and saving space in the CRT terminal. Second and more significant, the DMA channel on the CRT controller can be customized to facilitate the controller's editing functions. Thus, a font-control read only memory allows a full video subsystem to be built that matches display data formats with printed information.

COMPUTER DESIGN/September 1983

The DMA channel is configured as a linked-list processor, which sets up the display data with minimal editing overhead. This channel fetches data into onboard buffers that store three rows of character information. Incorporating triple row buffers onchip solves a major impediment to a pleasant-looking display: it allows the user to scroll smoothly in a split-screen application, which has always been a major problem in screen formatting.

Parallel pixel data emerge from the font generator and are serialized by the CRT controller set's second chip, the Am8153. All clocks for the system are also generated here. These consist of a 100-MHz pixel or dot clock, and two subclocks, the Am8052 CLK1 bus clock and CLK2 character clock. Emitter coupled logic (ECL) outputs in the Am8153 obviate the need for peripheral ECL output devices. Thus, both analog and ECL video are output from the Am8153.

Smooth scrolling

Scroll has always been one of the main requirements of any display terminal. Usually data are moved on the screen on a character row by character row basis, which makes for poor viewing. In addition, using "hard" scroll to rapidly scan a document is prohibitive to use because the eye has a hard time following the staccato movement of the text.

Smooth scrolling allows the text to be scrolled gradually, scan line by scan line. Not only is this much more pleasing to the eye, but it also allows documents to be visually scanned very rapidly, in a manner similar to the way one scans a phone book for a particular entry. Implementing this scan line by scan line offset is fairly easy. The difficulty lies in holding part of the screen stationary while scrolling the remainder. The Am8052 supports both split screens (horizontal and vertical) and smooth scroll of a subscreen—a combination that has previously been impossible to implement economically. Window screens also create data structure problems since each scroll involves juggling large amounts of data. While this may be a difficult task for a local central processing unit (CPU), the Am8052 CRT controller integrated circuit (IC) fetches all its refresh data by means of a linked-list data structure.

In this structure, a top-of-page register contains the 24-bit memory address of the first component in the list, called the main definition block (MDB). The MDB, in turn, points to a sequence of row




Fig F 1 wo large scale integration chips and a font-generation read only memory form the interface between a 10-bit microprocessor bus and the CRT. Using three row buffers instead of the usual two ensures smooth scrolling in a split-screen application. The DMA channel fetches rows of characters into the three row buffers and outputs multiplexed data for attribute and cursor generation. The video processor chip serializes data for a video cutput and synchronizes the display with all the appropriate timing signals. The font generator can format the characters for proportional spacing to match the typical proportionally spaced characters of a printer output.

COMPUTER DESIGN/September 1983




Fig 2 Windowing requires manipulation of a large amount of data. By using a linked-list data structure, the CRT controller chip can perform the windowing task at the CRT refresh rate. The chip maintains parallel control over the characters for both the full screen and the window. In this example, the three row control blocks keep track of their row entries in the background of the screen, while at the same time the window control block is used to insert the word "COW" in the appropriate window.

control blocks (RCBs). These blocks hold pointers to character and attribute lists for the appropriate row. The controller IC scans this complete list once per frame. Furthermore, the Am8052 keeps an eye on a second parallel list—the window data structure. This window linked list is used to overlay windows onto the screen. As the controller fetches screen data, it jumps from the screen to the window and vice versa to format the display (Fig 2).

After setting the display and one or more windows, the user can now issue a "'scroll window" command to set the scroll in motion. When scrolling the screen, the user must ensure that the data structure is updated to reflect the new screen by modifying a pointer. Likewise, when scrolling one of multiple windows, the user must then update the window list in a similar fashion. In both cases, no complex data movements need occur. The Am8052 can scroll as slowly as one scan line every eight frames, and as fast as eight scan lines per frame—a significant spread in scroll rates. A system of interlocks protects the data from corruption during this scrolling.

A split-screen smooth scroll mandates three row buffers; a 2-row buffer configuration [Fig 3(a)] is acceptable for a single screen. Each of the rows is swapped or toggled with the other. Thus, while one

COMPUTER DESIGN/September 1983

row is being loaded, the other can be displayed. As long as each row buffer (ie, character row) is displayed for multiple scan lines, enough time is available to reload. However, for a split-screen smooth scroll, a character row can only be present in the frame for one scan line. This does not permit the alternate row buffer to be loaded and causes the screen to flicker. With three row buffers, however [Fig 3(b)], the problems of single scan line rows are averaged out, eliminating annoying screen flicker.

Character display generation

The Am8052 gives a flexible character capability to a video display terminal. Once the size (in scan lines) of a given character row is determined, the characters can then be placed in any position on the row. Further, row size can be varied on a row-byrow basis, and characters can be displayed as normal, superscripted, or subscripted; to allow flexible text.

Each character can be modified by an attribute word [Fig 4(a)] that is stored along with the character in the row buffers. Attribute words are fetched from memory, at the time the display is on, in a fashion similar to characters. The number of attributes fetched, however, can be programmed to be much smaller than the number of characters, thus reducing bus overhead. As in Fig 4(b), the string "CHANGED" is to be displayed in reverse video. By fetching a reverse attribute on the first "C" and a nonreverse attribute on the first "N" of "NORMAL," only two attributes are required to reverse the 7-character string.

The Am8052 attribute word on APO-AP10 can be used by the Am8153 to produce gray-level video from the font generator. For example, normal characters are displayed gray on white. If the highlight bit is set, however, the character will be




Fig 3 For split-screen scrolling applications, a character row could be displayed for only a single scan line. With two row buffers (a), this does not leave enough time for the reloading of the alternate row buffer, which results in a flashing screen. With three row buffers operating in a rotating fill-display mode (b), any single row buffer can be displayed for one scan line without any danger of screen flashing. It allows the same powerful, yet familiar features. However, it is the AmPAL22V10's 10 output logic macrocells that give the designer substantial new design freedom. Moreover, at each macrocell output is a tri-state output buffer controlled by a separate output-enable AND gate.

These macrocells provide the AmPAL22V10's key features. They can be configured to make any or all of the I/O pins act either in sequence or in combination and have either active-high or active-low characteristics. Furthermore, the output enables can individually control the direction of the pins so they act as outputs, inputs, or bidirectional ports.

A number of trade-offs and limitations are apparent in a design that so dramatically affects the input and output of the system. The most obvious limitation stems from under utilization of 16-bit peripherals on an 8-bit bus—the speed of all I/O operations are cut in half. As a result, bus utilization will increase if the 16-bit peripheral represents a significant factor of the bus use. A CRT controller such as the Am8052 might use 5 to 10 percent of the bus bandwidth for display information when using 16-bit I/O. Converting to 8-bit I/O would double bus use to 10 to 20 percent. Another factor that might affect the bus usage is the efficiency of the 8- to 16-bit conversion control logic. If the state machine designed to perform the 8/16-bit (or 16/32-bit) conversion is improperly designed, extra transfer overhead might be introduced. This might mean a sequential transfer of two 8-bit values would take twice as long a single 16-bit transfer.

The design constraints might limit the use of the peripheral to byte-only operations during data transfers (as in the design using the DMA Am9516 controller), and slow it down by a factor of two during command operations. For such a DMA device as the Am9516, the extra time required for command fetching is not usually a significant portion of bus time.

System designers will have to weigh the cost of the extra overhead on a case-by-case basis. The benfits may well justify these limitations—particularly when the bus is self-limiting, but the device characteristics allow for value-added designs. In addition to bus degradation for certain configurations, extra logic and design effort are involved. Most interfaces outside a system's immediate family require some kind of extra interface logic, however. By manipulating the signals and incorporating them into programmable logic devices such as the AmPAL22V10 device, therefore, most of this logic is free.

APPENDIX C

CRT Controllers Can Enhance Test Display And Simplify Editing - Juergen Stelbrink

CRT Controllers Can Enhance Text Display And Simplify Editing

s termi-

For screen editing the CPU normally has to move blocks of display data. This timeconsuming task can be speeded up by use of a CRT controller.

by **Juergen Stelbrink**, Advanced Micro Devices Inc. nals become increasingly sophisticated, the designer is faced with many new problems in the areas of data manipulation and display. The highresolution screen necessary to display a full-size $8\frac{1}{2} \times 11$ -in. page results in pixel rates exceeding 50 MHz. Additionally, the use of microprocessor technology in modern terminal designs has transferred the editing tasks from the host system to the terminal itself. Support for the latest textdisplay features available from letterquality printers can be provided by CRT controllers.

Today's printers can support such text-display features as proportional spacing with block justification and double print. To adapt the word-processing task more fully to the human operator, workstations for word processing should be able to display edited text that looks like the printout of these letter-quality printers.

For example, instead of displaying the beginning and end of an underline with a special character sequence, the workstation should underline the string just as the printer does. Additionally, it should support features like highlighting (which is equivalent to double print in the case of a printer), character blinking, and multiple cursors to emphasize parts of the text.

Vertical smooth scroll will become a standard feature of future designs. Also helpful would be windows (overlaid on the displayed page) to provide temporary information about issued commands.

LINKED-LIST DATA STRUCTURE

In standard CRT subsystems, display data is organized as contiguous memory blocks associated with video frames and stored in video-refresh memory. To execute editing tasks like character or line insertion or deletion, the CPU has to move blocks of this data—a time-consuming operation that slows down the editing process.

Text editing would be faster and more elegant if a linked-list data structure were used. In a linked-list structure, display data is organized in small strings—usually rows—held together by pointers. The advantage becomes obvious when you consider execution speed: you can insert or delete a line by modifying one pointer instead of moving half the screen down (Fig 1). And you can swap pages simply by altering a pointer.

A second advantage is that when the display data is stored in the main system memory, the CRT controller can fetch the data directly from the list on which the word processor is operating, and there's no need to set up a special list of display data.

WINDOWS

Windows are text blocks overlaid in the background. Usually they're used to display temporary information. A

Reprinted by permission of the publisher from the Winter 1983 edition of COMPUTER TECHNOLOGY REVIEW




Fig 1 In a linked-list structure, data is organized in small strings held together by pointers. A line can be inserted or deleted by modification of a single pointer.

word processor, for example, might use the windows to display command tables while the background still shows the edited text. After the user has chosen a command from the table, the window is removed to make the overlaid text visible again.

Multitasking systems might use a window for each task currently active. In order to keep the windowprocessing overhead small, the data structure of the window should be similar to the background data structure so that you can display or remove windows without modifying the background data structure.

SOFT SCROLLING AND ATTRIBUTES

Vertical soft scrolling is the gradual replacement of a character row on a scan-line by scan-line basis. The displayed effect is more eye-pleasing than hard scrolling (where entire rows are replaced) and will become a key feature in future terminal designs. The smooth scroll of the entire screen is a relatively easy task and can be accomplished with a minimum of hardware.

However, soft scrolling of an overlaid window or soft scrolling of the background while windows are displayed is a much more sophisticated task. If a window is smoothscrolled, text seems to appear and disappear within it while the background remains stable. If, on the other hand, the background is scrolled, background text will appear to pass under the window.

There are three kinds of attributes, distinguished by the number of characters they correspond to:

- Screen attributes affect the text display of the entire screen and represent screen information that might vary from page to page. Smooth-scroll rate, cursor blink rate, and cursor layout are all attributes of this kind.
- Row attributes modify text on a row basis. The height of a row and the positioning of normal, subscripted, and superscripted characters are some examples.
- Character attributes modify certain characters or strings. Examples are highlight, underline, blinking, subscript, and superscript.

Many CRT controllers treat characters and attributes in the same fashion. They fetch one attribute word per character. To minimize the bus occupancy of the CRT controller, the number of attribute fetches should be minimized. A fundamental difference between the changing rate of characters and attributes is that characters




Fig 2 In proportional spacing, letters vary in the amount of line space they occupy. An "M", for example, is wider than an "I".

Winter 1983

are typically uncorrelated along a character string and attributes are highly correlated, since features like reverse video affect a character string rather than individual characters. For this reason, a flexible correspondence between characters and attributes saves memory space and reduces the bus occupancy.

In a demand-attribute mode, an attribute is only loaded when the attribute characteristics need to be changed. A flag is positioned in the character string to make the CRT controller fetch a new attribute word, which could apply either to the next character or to all following characters. This flag could be a specific character that is not displayed on the screen, or it could be any bit of the character code. The first option would allow a 255-character set with a small bus overhead when attributes are fetched. The second option would halve the character set but eliminates overhead for attribute incorporation.

PROPORTIONAL SPACING AND CURSOR

Proportional spacing is now a standard feature of high-performance letter-quality printers. The CRT system should be able to support proportional spacing in order to display a text on the screen similar to the printed text on paper.

Proportional spacing means that narrow characters like 'T' use less space in a character row than wider characters like 'M'' (Fig 2). The screen is no longer divided into a raster of character fields. The number of characters that can be put into one line is now a function of the characters themselves. Right justification in proportional-spacing applications requires a user-definable number of blank pixels to follow each character so that the text will have a straight right-hand edge.

Two kinds of cursors are imaginable. A cursor could be programmed to appear on an X-Y coordinate. This type of cursor would be tied to the screen. When scrolling, the cursor still appears on the same location but applies to a new character. The sec-




Fig 3 A cathode-ray tube controller (CRTC) uses three line buffers for smooth scrolling of windows and provides the character code and scan-line address for the character-font generator.

ond way to specify cursors is to use the attribute word. In this case, the cursor would be fixed to a character, so any scrolling of the screen would move the cursor and character both. A system usually has only one X-Y cursor, since each X-Y cursor needs a pair of coordinates. There is no restriction in the number of attribute cursors because this information is a part of the attribute word.

The cursor layout should be very flexible. Examples of cursor styles are:

- Static or blinking underline.
- Blinking by switching between normal display and blank.
- Blinking by switching between normal display and reverse.
- Reverse character.
 The X-Y cursor and the attribute

cursor can have different styles to distinguish them. For example, the X-Y cursor could be a blinking underline and the attribute cursor could reverse the character.

SILICON IMPLEMENTATION

These features are all supported by the Am8052 and Am8152/53 CRT controller (CRTC) chip set. To make editing tasks simpler and faster, the set supports a display data structure organized as a linked list in system memory. By adding an external characterfont generator to these chips, you can build a complete subsystem that talks to the system bus on one side and generates a high-speed analog or digital




Fig 4 A parallel-to-serial video-shift register generates a high-speed pixel stream from data supplied by the character generator and the CRTC.

Winter 1983

video signal on the other. Other features, such as horizontal soft scroll and a loadable character-font generator, can be implemented by the addition of a few more medium-scale integration (MSI) devices and support software.

The first element of this design, the CRT controller (Am 8052, CRTC) (Fig 3), fetches the display data via the built-in DMA controller, interprets the linked list, and handles attributes, windows, and soft scrolling. It has three line buffers to support flicker-free smooth scrolling of windows and provides the character code and scan-line address for the character-font generator. Its maximum character-output rate is 14 MHz.

The second element in the chip set, the Video System Controller (VSC), is basically a parallel-to-serial video-shift register (Fig 4). It accepts the character font from the character generator, and the attribute words supplied by the CRTC, and generates a high-speed pixel stream. The video output provides a 4-level analog signal that can directly drive a 75 Ω load or a 2-bit digital signal. The video system controller (VSC) can handle video rates of 40 MHz (TTL outputs) or 100 MHz (ECL outputs), allowing high-resolution flicker-free displays.

The CRTC handles the linked-list management, the windows, soft scrolling, cursor, and attribute processing. The display data is stored in system memory to be easily accessible by the host CPU during its execution of display-editing tasks. The display data consists of characters and their attributes, both of which are grouped into segments. One or more segments are tied together by a list of pointers-the row-control block-to form a row. Row-control blocks are connected via a linked list, each block pointing to its successor. The CRTC interprets the linked list and transfers the character strings and attributes sequentially to the character generator.

The terminal processor loads the top-of-page register (Fig 5) to notify the CRT controller of the beginning of the linked list The main definition block at the beginning of the linked list contains screen attributes like cursor style and cursor blink rate, and a pointer to the first row-control block. The row-control block holds information relevant to one row displayed on the screen. It contains pointers to the succeeding rowcontrol block and pointers to segments containing character and attrib-




Fig 5 The top-of-page register points to the begin of the linked list. The main definition block contains screen attributes and the row-control block holds information for one row of the display.

ute strings. Positioning of subscript, superscript, and normal characters in the row and the number of scan lines per row is optionally redefinable on a row-by-row basis.

The display data structure representing the layout of windows is similar to the data structure of the background. Vertical soft scrolling of the background or of windows requires little interaction with the CPU. The CRTC only interrupts the CPU when a row is totally scrolled in or out, to make it relink the data structure. The scroll rate is programmable and can range from one scan line per eight frames (low-speed scroll) to eight scan lines per frame (highspeed scroll).

ATTRIBUTE PROCESSING

The CRTC allows flexible attribute processing. Attributes are handled in 16-bit quantities and fetched on demand, in order to reduce bus occupation for direct memory access (DMA). Seven attribute bits are predefined and four are user-definable. However, the internal attribute processing can be partially or totally deactivated to satisfy specific application requirements so that the designer can interface external attribute-processing logic. The predefined attributes are:

- Highlight. Characters are made brighter.
- Reverse. The colors of the background and the foreground are exchanged.
- Superscript. The character is shifted up a defined number of scan lines.
- Subscript. The character is shifted down a defined number of scan lines.
- Underline. The character is underlined; the position of the underline is programmable.
- Strike through (shifted underline). The affected character is struck through.
- Blink. The affected character blinks at a programmable rate and duty cycle.

The attributes mentioned above

control an attribute port of the CRTC. A special character-font generator can be used to display smaller subscript or superscript characters. Two attributes are used for internal processing only. They are:

- Ignore. The character is not loaded into the line buffer and, consequently, not displayed, You can erase a character by setting this attribute bit.
- Latched. This attribute word is latched by the CRTC and therefore applies to a character string. The VSC serializes the character

stream, processes the attributes, handles proportional spacing, and generates the system timing. In proportional-spacing applications, the character generator consists of two parts: one part stores the font of the characters; the other holds the character width-a 4-bit value. The character width is passed to the VSC to determine the divide factor for the character clock, which is connected to the CRTC to specify the character-output rate. In addition, the VSC has logic to allow you to justify text by the insertion of up to three blank pixels between characters. This technique allows smooth, virtually unnoticeable line stretching.

The CRTC can easily be interfaced to 16-bit system buses. In slave mode, the CPU initializes the CRTC by programming the registers for the timing parameters. After the CRTC is activated, it tries to gain mastery of the bus to fill the line buffers, and then starts displaying. The CRTC bus-interface




Fig 6 In a standard proportional-character application, the CRTC's 8-bit character-code (CC₀ through CC₂) and the 5-bit scan-line count (R₀ through R₄) address the character-font generator. The VSC can serialize character sices up to 17 bits wide.

C-4

architecture supports 24-bit linear address buses (68000, 8086) and 23-bit segmented address buses (Z8000). To make sure that the system still can respond to interrupts in real time, the CRTC has a burst-length register that controls the maximum length of a DMA block read and a burst-space register to have a minimum delay between two DMA cycles.

Fig 6 shows a standard proportional-character application-employing the CRTC, the VSC, and a character-font generator. The 8-bit character code, usually ASCII code, allows a set of up to 256 characters. The 5-bit scanline address can distinguish 32 scan lines. The VSC can serialize up to 17bit-wide character slices, so that the maximum achievable character box is 17×32 pixels.

Since the CRTC fetches all the data needed for the display refresh from system memory, the controller

uses a significant part of the bus bandwidth. For each frame, it fetches the control, character, and attribute blocks. The bus overhead caused by the video refresh is a function of the number of displayed characters and invoked attributes.

In systems where the CPU is involved in editing tasks, it might be intolerable for the CRTC to use a major part of the bus bandwidth. This problem can be solved by utilizing a dual bus system. The main memory where the display data is stored has two ports. One is connected to the main system bus; the other passes the data via a local bus to the CRT controller.

In this configuration, the CRT DMA transfer doesn't slow the system down. Instead, an arbitration logic controls system and CRT access to the display memory. The data path from the main bus to the local bus is Winter 1983

used to access the CRTC directly to alter register contents.

The structure of the CRTC allows you to add special features that aren't directly supported. The implementation of horizontal soft scroll is a good example of the flexibility of the controller's design (see Box). Horizontal scroll moves the entire page left or right in order to display characters that are hidden because the text row is wider than the row that can be displayed on the screen. Similar to vertical soft scroll, horizontal soft scroll moves text on a pixel basis rather than on a character basis, so the viewer notices very smooth movements

Juergen Stelbrink, applications engineer for Advanced Micro Devices, has his MS degree in computer engineering from the RWTH Aachen, West Germany.

Implementation of Horizontal Soft Scroll

The basic idea behind this implementation is to place in the front of the line a dummy character that's rendered invisible by external logic that delays the horizontal BLANK. You move the entire line by using the VSC's proportional-spacing capability to modify the width of this dummy character.

When the dummy character is programmed for full width, the delayed BLANK covers it. When you reduce the width of this character, the first visible character moves left and gets partially covered. Characters seem to enter the screen on the right side and seem to leave it on the left.

The detailed description that follows assumes a nonproportional-spacing application, a character width of 8 pixels, and a dummy character width of 10 pixels. There is no restriction on these values, but reference to a specific environment makes the description easier.

By reducing the width of the dummy character from 10 to 3 (steps 1 through 7 in Fig 1) and a modification of the character-segment pointer in the row-control block (step 8), the left-most character is moved out. Each scroll step the CPU modifies the width of the dummy character one pixel. Decreasing the width causes a left scroll; increasing the width causes a right scroll. The horizontal soft-scroll speed can be similar to the vertical soft-scroll speed (scrolling one pixel per 8 frames to 8 pixels per frame). It is supported by the CRTC interrupt on a vertical event issued once per frame.

The width of the dummy character is controlled by providing an appropriate value at the character-clock divider inputs of the VSC. This value can be supplied in several ways:

- The width can be controlled by the four userdefinable attribute bits of the attribute word corresponding to the dummy character.
- Bits of the row-attribute word can determine the width. This attribute word is put out during horizon-




Fig 1 In horizontal soft-scroll, the proportional-character capability is used to reduce the width of an invisible dummy character placed at the front of each line. As the width changes, the first visible character moves left and gets partially covered.

tal retrace and can be latched by HSYNC.

 In proportional-spacing applications, the character-font generator can be programmed to contain a set of characters with widths from 3 to 10.
 The second task the designer is confronted with is

to find a simple solution to delay BLANK. If the systemclock cycle is wider than the character-clock cycle, BLANK can be delayed by being fed through two Dflipflops clocked by the system clock (CLK1) (Fig 2).

Another approach is to use a counter to delay BLANK the appropriate number of pixels. The counter is clocked by the dot clock and enabled by the first edge of CLK1 or CLK2 after BLANK inactive. ■

C-5

8 ۰.

APPENDIX D

Source Code For The Low-Cost Smart Terminal Board

 $\sum_{i=1}^{N}$

•

- · · · · · · · · · · · · · · · · · · ·	and the second
"8051"	· ;·····
TITLE " CALEB 0.00 Interrupt Handlers"	
;++++++++++++++++++++++++++++++++++++++	ORG 00000H ; Reset entrypoint
C_Base CALEB 0.00	; The 8751 reset condition begins execution here. This entrypoint will only
	; be entered once, immediately after power is supplied to the board.
Copyright 1985 Advanced Micro Devices, Inc.	LJMP ; Go to the reset procedure
; This file contains the reset and interrupt entrypoints as well as the	·····
; interrupt handlers.	
, incertupe harmers.	ORG 00003H : External interrupt 0 entrypoint
NAME UInternumt Hendlandk	ORG 00003H ; External interrupt 0 entrypoint
NAME "Interrupt Handlers"	The external internation (action of the first of the second
	; The external interrupt 0 entrypoint is defined below. The 8751's INTO*
;	; input is connected to the Am8052's bus request (BRQ*) output. Therefore,
	; this interrupt occurs when the Am8052 desires control of the display
GLB CopyrightMsg ; EEPROM resident claim	; memory bus for performing video refresh.
;	PUSH P2 ; Save port 2 contents and keep
	MOV P2,#OFFH ; it from interfering w/Am805
EXT Reset ; in C_Init	LJMP BusReqHdl ; Go to actual handler
EXT PlcCsr,ShwWnd ; in C_Util	;
EXT ScrlRtOne,ScrlLtOne,SetForScrlUp,SetForScrlDn ; in C_Util	
EXT SetAftScrlDn,SetWndPos ; in C_Util	ORG 0000BH ; Timer 0 interrupt entrypoint
EXT WrAm8052Reg,RdAm8052Reg ; in C_Util	· ····································
	; The timer 0 interrupt entrypoint is defined below. The 8751's TO input
:++++++++++++++++++++++++++++++++++++++	; is connected to the Am8052's BLANK output. This has the affect of counting
SKIP	; visible scan lines. The counter is reloaded during vertical retrace so
	; that the interrupt occurs twenty-eight (28) scan lines before the vertical
INCLUDE C_MemMap	; blanking period begins at the bottom of the monitor screen.
CKID .	, wearking period begins at the bottom of the monitor screen.
SKIP	PUŚH PSW · Save normal flags
;++++++++++++++++++++++++++++++++++++++	
	SETB RSO ; Change register bank for
; This is the base of the Am8052/8152 Low Cost Terminal demonstration firmware.	SETB RS1 ; high priority interrupt
; The entrypoints for the reset and five interrupt sources are defined here.	AJMP EndFrmHdl ; Go to actual handler (which
; There are only eight bytes between interrupt entrypoints, so when a larger	; must be in first 2K of code
; handler than that is required the entrypoint must transfer control elsewhere.	
; This is the case for most of the interrupt handlers we have implemented.	;
	SKIP
	;·····
	•
•	
1	2

		 A second sec second second sec	
			;++++++++++++++++++++++++++++++++++++++
,	ORG 00013H	; External interrupt 1 entrypoint	SKIP
	-		;++++++++++++++++++++++++++++++++++++++
	; The external interrupt 1 ent	rypoint is defined below. The 8751's INT1*	
	; input is connected to the Am	8052's INT* output. This interrupt occurs	PROG ; Begin relocatable program here
	; for the vertical event or wh	en the soft-scroll (smooth scroll) process	
	; in the Am8052 requires atten	tion.	;
			; The following ensures that the 8751's EEPROM contains a copyright claim.
	PUSH PSW	; Save normal flags	
-	SETB RSO	; Change register bank for	CopyrightMsg:
	SETB RS1	; high priority interrupt	
	AJMP Am8052Hdl	; Go to actual handler (which	DB " Copyright 1985 Advanced Micro Devices, Inc. "
		; must be in first 2K of code)	;++++++++++++++++++++++++++++++++++++++
	·····	·····	BusReqHdl:
	ORG 0001BH	; Timer 1 interrupt entrypoint	
			; Handles the bus request interrupt from the Am8052. The bus acknowledge
	: Timer 1 is used to provide t	he clock for serial communications with the	; signal is output until the Am8052 no longer desires the bus then it is
		interrupt is disabled and this entrypoint	; returned to its inactive state. The contents of port 2 are saved and
D-2		s a precaution, we put a jump-to-self here	; restored so that the port can be configured as all inputs during Am8052
2	for use while debugging. We	also included other code, as if this were	; bus transactions (any pins configured as outputs will interfere with the
	•	t would be possible to continue.	; signals on the bus). Port 2 reconfiguration has already been done by
		•	; this time.
	PUSH PSW	; Save normal flags	e.,
	LJMP \$; Stick right here	CLR Am8052BusAckFlg ; Acknowledge the bus request
	POP PSW	; Restore normal flags	JNB Am8052BusReqFlg,\$; Stay here 'til BRQ* is released
	RETI	, Exit from interrupt	SETB Am8052BusAckFlg ; then remove bus acknowledge
	•		POP P2 ; Restore port 2 contents
	· · · · · · · · · · · · · · · · · · ·		RETI ; Exit from interrupt
*	ORG 00023H	; Serial port interrupt entrypoint	
			;++++++++++++++++++++++++++++++++++++++
,	• The serial port interrupt en	trypoint is defined below. The 8751's serial	SKIP
		communications with the host. Currently, only	;++++++++++++++++++++++++++++++++++++++
		ce CALEB does not generate output. The addition	
		ities or the inclusion of a keyboard will make	EndFrmHdl:
	; transmission necessary.		
	, crunamission necessary.		; Handles the timer O interrupt which occurs near the end of the frame (at
	PUSH PSW	; Save normal flags	; the 28th visible scan line from the bottom of the monitor screen). It
	SETB RSO	; Reg bank for low priority intr	; sets a flag (which is reset by the Am8052 interrupt handler) to signal
		; Go to actual handler (which	
	AJMP HstComHdl	; must be in first 2K of code)	; the start of this end-of-frame processing time. This handler also does
·		; must be in first 2K of code)	; all changes to display memory to support horizontal smooth scrolling.
		3	4

SETB EndFrmFlg HrzScrlFlg,EFH0 JNB HrzFrmCnt,EFH0 DJNZ PUSH ACC DPH PUSH PUSH DPI HrzFrmCnt,HrzFrmSet MOV JNB AMDDWMBit, EFH1 MOV R0,#6 EFH2 SJMP

EFH1:

MOV R0,#9

EFH2:

CLR C

JB HrzDirFlg,EFH4 MOV A,HrzScrlCnt JZ EFH6

 MOV
 A,R0

 SUBB
 A,HrzCurPxl

 MOV
 R1,A

 MOV
 A,HrzPxlShf

 SUBB
 A,R1

 JC
 EFH3

 MOV
 HrzCurPxl,A

 LCALL
 ScriltOne

 SJMP
 EFH5

EFH3:

MOV A,HrzCurPxl ADD A,HrzPxlShf SJMP EFH7

EFH4:

CLR C MOV A,HrzCurPxl SUBB A,HrzPxlShf JNC EFH7 ; Set end-of-frame flag and ; get out if not horz. scroll ; Get out if no update for hz scr ; Save ; special function ; registers ; Reset update count ; Jump if in normal mode ; Char width in compressed mode ; and continue

; Char width in normal mode

; Jump if scrolling right ; Check char scroll count and ; jump if already at end

; Clear carry for below ; Char width ; minus horz pixel offset is ; amount to scroll in this chr ; Amount shifted each time ; minus amount left this chr ; skip if this char is enough ; Else store new pixel offset ; and go to next character ; Go check for end of scroll

; Current pixel offset ; plus amount to shift gives ; new pixel offset; continue

; Right scroll

5

; Clear carry for below ; Current pixel offset in char ; minus # shifted each time ; Continue if still in char ADD A,R0 MOV HrzCurPxl,A MOV A,HrzScrlCnt JZ EFH6 LCALL ScrlRtOne

EFH5:

DJNZ HrzScrlCnt,EFH8

JB HrzDirFlg,EFH8

MOV HrzCurPxl,#0 MOV HrzFrmCnt,#1 SJMP EFH8

EFH6:

MOV HrzCurPx1,#0 . CLR HrzScrlFlg LCALL PLCSr JB MsgActFlg,EFH8 LCALL SetWndPos JNB WndVisFlg,EFH8 LCALL ShwWnd SJMP EFH8

EFH10:

MOVX A. ODPTR A,#0F8H ANL ORL A,RO ODPTR.A MOVX INC DPL MOVX A. aDPTR ANL A,#07FH ORL A,R1 MOVX @DPTR.A POP DPL POP DPH POP ACC EFHO: POP PSW RETI

; Readjust to be in character ; and store new pixel offset ; Check char scroll count ; and jump if already at end ; Else, get next character

; Check for end of scroll ; Continue if more to scroll

; Finish last char for scroll rgt

; For left, set to char boundary ; and wait one more frame time ; to actually finish

; Actual finish of horizontal scroll ; Set pixel offset to char bound ; Indicate no longer scrolling ; Place cursor (if possible) ; Get out if in message display ; Set window position if in bgd ; Get out if window not visible ; Show window if it should be ; Get out

; Set function char width and exit : Get function attr (high byte) : Mask off old width bits and put in new width ; Write new high byte of attr : Point to low byte : Get low byte of function attr : Mask off old width bit and put in new one ; Write new low byte of attr : Restore special function registers ; Final exit ; Restore flags and reg bank ; Exit from interrupt

5-3

EFH7:		; In middle of character	CLR	ACC.3		; Clear the condition
MOV	HrzCurPxl,A	; Keep new pixel offset	MOV	R3,A		; and keep it
EFH8:		; Set up for function character width	CLR	EndFrmFlg		; Reset end-of-frame flag
SETB	С	; Full	MOV	THO,#END_FRM_CNT_HI		; Reload
MOV	A,#12	; maximum width	MOV	TLO,#END_FRM_CNT_LO		; end-of-frame counter
SUBB	A,HrzCurPxl	; minus pixel offset *	JNB	CsrShwFlg,AHO		; Skip if not requesting cursor
DEC	A	; minus two (for Am8152)	CLR	CsrShwFlg		; Reset cursor request and
MOV	RO,A	; Keep new width	SETB	CsrSetFlg		; defer actual action
SWAP	A	<pre>; Most sig bit of width to bit 7</pre>	SJMP	AH1		; until next frame
ANL	A,#080H	; and all else masked off		-		2
MOV	R1,A	; then keep for low attr byte	AHO:			
MOV	A,#007H	; Mask off all but 3 low bits	JNB	CsrSetFlg,AH1	, ,	; Skip if no deferred cursor req
ANL	A,RO	; of new width	CLR	CsrSetFlg		; Reset deferred request flag
MOV	RO,A	; then keep for high attr byte	XCH	A,R2		; Get byte with enable bit and
MOV	DPTR,#BgdFncAtr0	; Point to bgd function attribute	SETB	ACC.7		; set it (shows cursor)
JNB	MsgActFlg,EFH10	; and use it unless in message	, XCH	A,R2	•	; then put that byte back
				•		
MOV	DPTR,#MsgFncAtr	; Point to msg function attribute	AH1:			
SJMP	EFH10	; and use it	JB _.	ACC.0,AH3	,	; Jump if a smooth scroll intr
		-				
•	<u>▶</u> ╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋		AH2:			
SKIP	•			WrAm8052Reg		; Update Am8052 status
;++++++	*********	******	POP	DPL		; Restore
	- -		POP	DPH		; special function
Am8052Hc	: :		POP	ACC		; registers
			POP	PSW		; Restore flags and reg bank
		oth scrolling interrupts from the Am8052.	RETI			; Exit from interrupt
		during vertical retrace and is used to	, · ·			`
		We also use this time to synchronize	AH3:			
; turnir	ng the cursor on. The smooth	scrolling interrupt also occurs during	CLR	ACC.0		; Clear smooth scroll condition
; vertic	cal retrace and is fully disc	ussed in Am8052 technical documents.	MOV	R7,A		; Keep low
		·	MOV	A,R2		; and high
PUSH	ACC	; Save	MOV	R6,A		; bytes of status
PUSH	DPH	; special function	CLR	VrtScrlNewFlg	-	; Signal extra row now available
PUSH	· DPL	; registers	JB	ACC.0,AH6		; Jump if scrolling continues
MOV	R1,#ModReg2Ind	; Read interrupt pending	JB	SudBit,AH5		; Jump if scrolling up
LCALL	RdAm8052Reg	; status from Am8052	MOV	A,VrtScrlCnt	-	; Check for late continuation of
MOV	A,R3	; Check vertical event pending	JZ	AH4		; up scroll, jump if not
JNB	ACC.3,AH1	; and jump if not	INC	VrtScrlCnt		; Allow for extra call when
			SJMP	AH7		; scrolling up and continue
i		• •	-			

D-4

		-	,
AH4:		AH11:	
LCALL SetAftScrlDn	; Clean up after scroll up	CLR CurMDBFlg	
	, otean ap arter berott ap	MOV R0,#BgcMDB0.AN.OFST+MDB_RowP	Pag
AH5:		MOV R3,#BgdMDB0.AN.OFST	
CLR VrtScrlFlg	; Indicate no longer scrolling	MOV R5,#BgdMDB0.AN.OFST+MDB_Scrl	
LCALL PicCsr	; Place cursor (if possible)		
SJMP AH16	; Go restore status for exit	AH12:	
SJPIF AITO		JB SudBit,AH14	; Jump if scrolling up
AH6:	; Continue scrolling	JNB VrtScrlFlg,AH12a	; Skip if first row in down scr
JNB WndActFlg,AH10	; Jump if in background	LCALL SetAftScrlDn	; Clean up after a scroll down
MOV R0,#WndWDB0.AN.OFST+WDB_RowPa			
MOV R1,#TOWSftLoInd	ag , bet up for which act of thing	AH12a:	
MOV R3,#WndWDB0.AN.OFST		SETB VrtScrlFlg	; Indicate scroll in progress
JB CurWDBFlg,AH7		DJNZ VrtScrlCnt,AH13	; Jump if more after this
SETB CurWDBFlg		MOV DPH,R2	; Point to row pointer
MOV R2,#WndWDB1.SR.PAGE		MOV DPL,RO	; in appropriate block
SJMP AH8		MOV A, TopRow	; and make it point to top
SUMP AND		MOVX ODPTR,A	; visible row
AH7:		MOV A,ScrlByt	; Get scroll control byte
CLR CurWDBFlg		CLR ACC.0	; and set up to stop
MOV R2,#WndWDB0.SR.PAGE		SJMP AH15	after this last row
NOV RE,##IR#DBOLORITAL			,
AH8:		AH13:	
JNB CurMDBFlg,AH9		LCALL SetForScriDn	; Set up to scroll another row
MOV R5,#BgdMDB1.AN.OFST+MDB_Scrl	•	MOV DPH,R2	; Point to row pointer
SJMP AH12		MOV DPL,RO	in appropriate block
		MOV A,R4	; and make it point to top
AH9:		MOVX ODPTR, A	visible row
MOV R5,#BgdMDB0.AN.OFST+MDB_Scrl	· .	MOV A, ScrlByt	; Get scroll control byte
SJMP AH12		SJMP AH15	; and continue scrolling
AH10:		AH14:	
MOV R1,#TOPSftLoInd	;Set up for background scrolling	SETB VrtScrlFlg	; Indicate scroll in progress
MOV R2,#BgdMDB0.SR.PAGE		LCALL SetForScrlUp	; Set up to scroll another row
JB CurMDBFlg,AH11	· · · · ·	MOV DPH,R2	; Point to row pointer
SETB CurMDBFlg	^	MOV DPL,RO	; in appropriate block
MOV R0, #BgdMDB1.AN.OFST+MDB_RowPa	ag	MOV A,R4	; and make it point to top
MOV R3,#BgdMDB1.AN.OFST		MOVX @DPTR,A	; visible row
MOV R5,#BgdMDB1.AN.OFST+MDB_Scrl		MOV A,ScrlByt	 ; Get scroll control byte
SJMP AH12		DJNZ VrtScrlCnt,AH15	; Jump if more after this
· .		CLR ACC.0	; Else set up to stop scroll
. 9		~	10

D--5

AH15:		HCH1:		; Read and store char	acter
MOV DPH, #BgdMDB0.SR.PAGE	; Point to	MOV	A, SBUF	; Get character	from host
MOV DPL,R5	; appropriate MDB and put	MOVX	ODPTR,A	; and store	it in ring buffer
MOVX ODPTR, A	; in new scroll control byte	MOV	A,HstRcvInsOff	; Insertion loc	ation now
LCALL WrAm8052Reg	; Write new block (MDB or WDB)	INC	A	; incremente	d to next location
AH16:		JNZ	HCH2	; Jump if still	in buffer range
MOV R1,#ModReg2Ind	; Ready				
MOV A,R6	; to restore status	MOV	A,#HstRcvBuf.AN.OFST	; Reset to star	t if past end
MOV R2,A		HCH2:	•	; Finish receiver int	errupt
MOV A,R7		MOV	HstRcvInsOff,A	; Keep new inse	rtion location
MOV R3,A		INC	HstRcvCnt	; New number of	chars in ring
AJMP AH2	; Go restore status	HCH3:		; Common interrupt ex	it (rcv and xmt)
		POP	DPL	; Restore data	pointer
;++++++++++++++++++++++++++++++++++++++	*****	POP	DPH	; and	
SKIP	· · · · · · · · · · · · · · · · · · ·	POP	ACC	; accumulato	r ,
;++++++++++++++++++++++++++++++++++++++	***************************************	POP	PSW	; Restore flags	and reg bank
		RETI		; Exit from int	errupt
HstComHdl:					
· · · · · ·		HCH4:		; Transmitter interru	pt handler
; Handles host communications usi	ng the 8751's on-chip asynchronous serial	CLR	τī.	; Reset transmi	t intr condition
; port feature. Currently, only	reception from the host is supported, but				
; transmission can be easily adde	d.	; NOTE:	There is currently no sof	tware support for transmiss	ion to the host.
- · · ·	•	;	This part of the handler	merely shows where actual c	ode to support
PUSH ACC	; Preserve accumulator	;	this capability would be	placed.	
PUSH DPH	; and				
PUSH DPL	; data pointer	SJMP	нснз	; Go to exit	
JNB RI, HCH4	; Jump (to xmt) if no rcv intr			-	· · · · · ·
		;+++++++	*****	+++++++++++++++++++++++++++++++++++++++	*****
CLR RI	; Reset receiver intr condition				
MOV DPH,#HstRcvBuf.SR.PAGE	; Point to ring buffer	; end of	C Base		
MOV DPL, HstRcvInsOff	insertion location	-			 K⁺ <li< td=""></li<>
CLR C	; Ensure no interference w/SUBB	, ×	÷ .		· · · · ·
MOV A, HstRcvCnt	; Current number of chars in ring				
SUBB A,#80	; compared with maximum		,		
JNC HCH3	; Jump (to exit) if ring is full				
ADD A, #NEAR_FULL_CNT	; Check for nearly full ring	-	e		
JNC HCH1	; Jump if plenty of room	-			-
····· · · · · · · · · · · · · · · · ·				·	
SETB HstRcvBsyFlg	; Signal busy if nearly full				
	, eigene wady it housy fact				
×	11			12	

D--6

.

"8051"	MOV IE,#0	; Disable all interrupts
TITLE " CALEB 0.00 Initialization"	MOV P1,#0EDH	; Ensure 7: HstXmtBsyFlg->input
:+++++++++++++++++++++++++++++++++++++		; 6: HstRcvBsyFlg->husy
,		
	×	; 5: KbdRcvRdyFlg->input
; C_Init CALEB 0.00	· ·	; 4: KeybrdEnbFlg->disable
		; 3: Am8052XfrBit->high
; Copyright 1985 Advanced Micro Devices, Inc.	· · ·	; 2: Am8052BusAck->high
;	- 1	; 1: AMDSPMBit ->low
	·	; 0: (unused) ->input
; This file contains the reset, memory test and initialization code.	MOV P3,#OFFH	; Ensure special functions and
		; marking output to host
NAME "Initialization"	MOV PSW,#0	; Ensure normal register bank
PROG	MOV SP,#067H	; Base of 24-byte stack
	MOV R1,#ModReg1Ind	; Mode Register 1
;	MOV R2,#0	; gets zeroes
GLB Reset ; Reset procedure	MOV R3,#0	; to
	LCALL WrAm8052Reg	; disable the display
;	MOV IP,#007H	; Bus request (INTO), end-of-
EXT DisCon ; in C_Switch		; frame (TO) and Am8052 (INT1)
a dana dana dana dana dana dana dana da		; are high priority; serial
EXT WrFntCel,HidCsr,ShwCsr ; in C_Util		; and unimplemented (T1) low
EXT DlyTilEndFrm,WrAm8052Reg,RdAm8052Reg ; in C_Util	MOV TMOD,#025H	; Timer 1 (mode 2) for baud rate;
EXT HalfSwap ; in C_Util	· · ·	; timer 0 (counter, mode 1)
		; for end-of-frame interrupt
EXT Fnt_7x9,Fnt_5x7 ; in C_Font	MOV TCON,#055H	; Both timers on;
		; edge triggered interrupts
EXT DblBaudOpt,BaudRatCnt , in C_Config	MOV SCON,#050H	; Serial mode 1 (8-bit, variable
		; baud rate); receiver enabled
;++++++++++++++++++++++++++++++++++++++	MOV DPTR,#DblBaudOpt	; Load double baud option for
SKIP	CLR A	; PCON contents
INCLUDE C_MemMap	MOVC A, @A+DPTR	; 00H for normal speed
	MOV PCON,A	; 80H for doubled
SKIP	MOV DPTR,#BaudRatCnt	; Load baud rate count
;++++++++++++++++++++++++++++++++++++++	CLR A	
	MOVC A, @A+DPTR	
Reset: ; Reset procedure	MOV TH1,A	۰.
	MOV TL1,A	
; This is the beginning of the reset procedure. We get here either from a	MOV THO,#END_FRM_CNT_HI	; End-of-frame interrupt occurs
; power-on condition (i.e. chip reset) or a Reset To Initial State (RIS)	MOV TLO,#END_FRM_CNT_LO	; 28 scan lines from bottom
; control from the host.		
1		· 2

; All of display memory will now be tested. An alternating bit test is ; performed followed by an address test. Here we begin to write the first ; pattern set for the alternating bit test.

1

P

ò

CJNE A, MemTstTmp, RstErr : pattern set for the alternating bit test. pattern and quit on an error CPL A MOV P2,#DspMemBas.SR.PAGE ; Start at first byte of ; Change pattern and MOVX @RO.A R0,#DspMemBas.AN.OFST display memory write it to memory MOV ; Initial test pattern also INC RO then address next byte MOV A,#OAAH DJNZ R5.MT7 saved for verification ; Loop until end of group MOV MemTstTmp,A ; Number of pages to test R7,#DSP MEM SIZ.SR.PAGE MOV MOV MemTstTmp,A ; Save next verification pattern DJNZ R6.MT6 ; Loop until end of page MT1: ; For each page MOV R6,#4 ; Number of groups per page P2 INC ; Address next page DJNZ R7.MT5 MT2: : For each group in a page ; Loop until end of memory CPL A MOV R5, #PAG SIZ/4 ; Number of bytes per group MOV MemTstTmp,A CJNE A, #OAAH, MT4 MT3: ; For each byte in a group ; Verify again, if first time MOVX aRO, A ; Write test pattern to memory ; The display memory has passed the alternating bit test; now the initial INC RO then address next byte ; address test patterns will be written. Each byte's offset address (within ; Loop until end of group DJNZ R5,MT3 ; it's page) is exclusive-or'ed with it's page address. This ensures a ; different pattern for each byte in a page and for each byte at the same CPL A ; Change pattern for next group DJNZ R6,MT2 : Loop until end of page : offset in different pages. MOV R2,#DspMemBas.SR.PAGE ; Start at first page (RO is O) INC P2 ; Address next page R7, #DSP MEM SIZ.SR.PAGE ; Loop until end of memory MOV : Number of pages to test DJNZ R7.MT1 MT8: ; Next, the patterns are verified. As each byte is checked the complemented ; For each page P2, R2 ; pattern is written back. This section is performed twice so that each bit MOV ; Address page : is tested with both a one and a zero. MT9: ; For each byte in a page ; Verification (done twice) MOV A.RO ; Make pattern from offset and MT4: XRL A,R2 page address ; Start at first page (RO is O) MOV P2,#DspMemBas.SR.PAGE MOVX @RO.A ; Write test pattern to memory R7, #DSP MEM SIZ.SR.PAGE : Number of pages to test MOV DJNZ RO.MT9 ; Loop until page is finished MT5: ; For each page MOV R6,#4 : Number of groups per page INC R2 ; Prepare for next page DJNZ R7,MT8 ; Loop until end of memory MT6: ; For each group in a page R5, #PAG SIZ/4 ; Number of bytes per group MOV **´**3 4

MT7:

MOVX A, aR0

; For each byte in a group

; Read memory, check expected

; Next, the address patterns are verified. As each byte is checked a zero AT1: : is written back. This aids the verification process as well as providing ; NOTE: There is currently no test of the Am8052. A simple accessibility ; a basis (all zero memory) for subsequent display memory initialization. test, which writes and verifies patterns in the read/write registers R2,#DspMemBas.SR.PAGE : Start at first page (RO is O) of the Am8052 could be added here. THIS TEST SHOULD LEAVE THE MOV R7.#DSP MEM SIZ.SR.PAGE : Number of pages to test Am8052 DISABLED AT ALL TIMES. MOV MT10: : The Am8052 is now known to be accessible. We assume it works and begin ; For each page MOV P2.R2 : Address page : it's initialization. The display is already disabled; all other registers ; will be written except Mode Register 2. This latter is deferred until after MT11: : For each byte in a page ; the display is enabled. ; Make pattern from offset and MOV A,RO A, R2 page address then R1,#AtrEnbInd XRL MOV :Attribute Port Enable MOV MemTstTmp,A save for verification check MOV R2,#067H ; Read memory, check expected R3.#OFFH MOVX A, aRO MOV CJNE A, MemTstTmp, RstErr pattern and quit on an error LCALL WrAm8052Reg R1.#AtrRdfInd MOV ;Attribute Redefinition CLR R2,#000H A ; Write zero MOV MOVX @R0,A R3.#000H to memory MOV DJNZ RO, MT11 ; Loop until page is finished LCALL WrAm8052Reg MOV R1.#TOPSftHiInd ;Top of Page Soft Pointer LCALL WrAm8052Reg INC R2 : Prepare for next page DJNZ R7,MT10 : Loop until end of memory MOV R1,#TOPSftLoInd LCALL WrAm8052Reg ; Display memory is now tested and initialized to all zeroes. We proceed with R1,#TOWSftHiInd MOV ;Top of Window Soft Pointer ; testing the Am8052. LCALL WrAm8052Reg R1,#TOWSftLoInd MOV SJMP AT1 LCALL WrAm8052Reg MOV R1,#AtrFlgInd ;Attribute Flag LCALL WrAm8052Reg MOV R1.#TOPHrdHiInd :Top of Page & Wind Hard Pointers RstErr: LCALL WrAm8052Reg high word = 0R1.#TOWHrdHilnd MOV ; If some initialization error occurs then the following procedure is LCALL WrAm8052Reg : executed. MOV R1.#TOPHrdLoInd ;Top of Page & Wind Hard ready MOV R2.#ClrFntMDB.SR.PAGE for font load SJMP \$: Currently we just stick here MOV R3,#ClrFntMDB.AN.OFST 5

; We next initialize a portion of display memory in a special way which LCALL WrAm8052Reg ; is used only for initially blanking the character generator RAM. This R1,#TOWHrdLoInd MOV ; clear font display requires only a single main definition block, sixteen MOV R2,#ClrFntWDB.SR.PAGE ; row control blocks (each with its own single character), and two attribute R3.#ClrFntWDB.AN.OFST MOV LCALL WrAm8052Reg ; words and a row redefinition block which all RCBs use in common. There is ; also a termination window definition block. :DMA Burst and Space MOV R1.#DMABstInd MOV R2,#010H ; First, the main definition block is written. Since memory is known to MOV R3.#040H ; contain all zeroes, only those parts of the MDB with non-zero values will LCALL WrAm8052Reg ;Vertical Sync Width ; be written. MOV R1,#VrtWthInd and Vertical Scan Delay R2.#002H MOV MOV P2.#ClrFntMDB.SR.PAGE MOV 'R3.#04FH ; Address page of the MDB at MOV R0,#ClrFntMDB.AN.OFST+MDB RowPag offset of top row pointer LCALL WrAm8052Reg ;Vertical Active Lines A,#ClrFntRCBBas.SR.PAGE R1,#VrtActLneInd MOV ; Point to page MOV MOVX @RO,A of top row R2,#001H MOV INC RO and R3,#067H MOV A,#ClrFntRCBBas.AN.OFST MOV its offset LCALL WrAm8052Reg :Vertical Total Lines MOVX @RO.A MOV R1,#VrtTotLneInd - INC RÛ MOV R2,#001H A,#-1 MOV : Impossible cursor position R3,#06CH MOV MOVX @RO,A LCALL WrAm8052Reg entered for x INC RO :Horizontal Synch Width and MOV R1.#HsyncVIntInd and Vertical Event Row MOVX @RO,A for y MOV R2,#001H INC RO MOV R3,#020H MOV A,#001H Set the FAT bit to fetch LCALL WrAm8052Reg :Horizontal Drive MOVX aRO, A an attribute for fill chars MOV R1.#HDrvInd ; Set MDB's TSLC field to MOV RO,#ClrFntMDB.AN.OFST+MDB Tslc MOV R2,#000H A.#15.SL.2 MOV 15 (which means 16 scan R3,#020H MOV MOVX @RO,A lines per character row) ; LCALL WrAm8052Reg R1,#HScnDlyInd :Horizontal Scan Delay MOV ; Next, each of the sixteen row control blocks is initialized. Again, only MOV R2,#000H ; non-zero bytes are written. R3.#022H MOV LCALL WrAm8052Reg R2,#ClrFntRCBBas.SR.PAGE :Horizontal Total Count MOV ; Address page of first RCB MOV R1.#HTotCntInd MOV R3,#ClrFntChrBas.AN.OFST MOV R2,#000H ; Address offset of character MOV R4,#ClrFntAtr.SR.PAGE ; Address page and MOV R3,#ODBH MOV R5,#ClrFntAtr.AN.OFST LCALL WrAm8052Reg offset of attributes MOV R6.#ClrFntRRB.SR.PAGE ;Horizontal Total Display ; Address page and R1,#HTotDspInd MOV R2;#000H MOV R7,#ClrFntRRB.AN.OFST offset of row redef block MOV R1.#16 MOV : Number of RCBs to be made R3.#0D9H MOV LCALL WrAm8052Reg 7 8

						<u>`</u>
1:		5. 1	MOV	P2,R4	;	Address page and
MOV	P2,R2	; Address RCB at	MOV	R0,#ClrFntAtr.AN.OFST	;	offset of first attribute
MOV	R0,#ClrFntRCBBas.AN.OFST+RCB_RdfLnk	; link bit offset (1st byte)	MOV	A,#047H	;	Set cursor bit and width to
MOV	A,#080H	; Set redef block link bit	MOVX	aro, A	;	load data for 7x9 chars
MOVX	aro, A	; to indicate RRB ptr present	INC	RO	;	initially, also
MOV	A,RO	; Offset of RCB to be written	MOV	A,#010H	;	' set required superscript
MOV	R0,#ClrFntRCBBas.AN.OFST+RCB_RowOff	; as offset of next RCB	MOVX	aro, A	;	attribute
MOVX	aro, A	; (all RCBs at same offset)	INC	RO	. ;	
MOV	RO,#ClrFntRCBBas.AN.OFST+RCB_1st+SEG	NumVis	MOV	A,#087H	;	Second word is latched,
MOV	A,#1	; One character specified per row	MOVX	aro, A	;	nothing special attribute
MOVX	aro, A	; (rest are filled with null)				,
MOV	RO,#ClrFntRCBBas.AN.OFST+RCB_1st+SEG	ChrPag	; And	I now, the row redefinition blo	ck is init	ialized to load zeroes into each
MOV	A,R2	; Put in page address	; sli	ce of each character. This is	done by I	eaving the row attribute fields
MOVX	aro, A	; of char (same as its RCB)	; all	zeroes and forcing all slices	of a char	acter to be loaded with each row
INC	RO	; and then				
MOV	A,R3	; its offset	MOV	P2,R6	;	Address page and
MOVX	aro, A	;	MOV	R0,#CirFntRRB.AN.OFST	;	offset of RRB
MOV	RO,#ClrFntRCBBas.AN.OFST+RCB_1st+SEG	AtrPag	MOV	A,#15.SL.2	;	Set 16 scan lines per row into
MOV	A,R4	; Put in page address	MOVX	aro, A	;	RRB's TSLC field (1st byte)
MOVX	aro, A	; of attributes	MOV	R0,#ClrFntRRB.AN.OFST+RRB_Spo	sLo_Spce;	Set superscript start/end lines
INC	RO	; and then	MOV	A;#15	;	to 0 and 15 so that it spans
MOV	A.R5	; their beginning offset	MOVX	aro, A	;	the entire character row
MOVX	•		MOV	RO,#ClrFntRRB.AN.OFST+RRB_Cur	sLo_Cure;	Set cursor start and end lines
MOV	RO.#ClrFntRCBBas.AN.OFST+RCB_ClrRdfPa	ig l	MOV	A,#15	;	to 0 and 15 so that it spans
MOV	A,R6	; Put in page address	MOVX	aro, A	;	the entire character row
MOVX	•	; of row redef block				· · ·
INC	RO	; and then	; Fir	ally, a window definition bloc	k is defir	ed with its positioned near the
MOV	A,R7	; its offset	; bot	tom of the display. It will b	e fetched	by the Am8052 and show the first
MOVX	• · · ·	;	; of	the blanked character rows.		· · · · · · · · · · · · · · · · · · ·
INC	R2	; Prepare for next page				· .
MOV	R0,#ClrFntRCBBas.AN.OFST+RCB_RowPag	; Put next page address	MOV	P2,#ClrFntWDB.SR.PAGE		Address WDB at
MOV	A,R2	; into page address	MOV	RO,#ClrFntWDB.AN.OFST+WDB_Row	Pag ;	offset to top row pointer
MOVX	aro, a	for next RCB	MOV	A,#ClrFntRCBBas.SR.PAGE	;	Point to first RCB (just in
	R1,CF1	; Loop until all RCBs are written	MOVX	aro, A	;	case)
DEC	A	, Make the last RCB	INC	RO	;	· · · · · · · · · · · · · · · · · · ·
MOVX	aro, A	; point to itself	MOV	A,#ClrFntRCBBas.AN.OFST	· ;	
	a second s		MOVX			

; Then, we initialize the attribute words. The first one is set to force ; a load of character generator RAM. The second is a latched but otherwise ; innocuous attribute which is fetched for the fill characters.

9

D-11

10

.

RO.#CLrFntWDB.AN.OFST+WDB NxtPag ; Address pointer to next WDB and CF4: ; For each character (row) in the frame MOV ; Store code of char to be loaded make it point to itself MOVX @RO,A A.#CIrFntWDB.SR.PAGE MOV MOVX @R0,A INC P2 : Next page (next character) and INC A : next cell to be loaded RO INC A.#ClrFntWDB.AN.OFST DJNZ R7.CF4 ; Loop until frame is set up MOV MOVX ORO,A CF3 ; Loop until back to null char RÛ JNZ INC : Set second from bottom row MOV A,#20 for start LCALL DlyTilEndFrm ; Ensure that we are finished MOVX @RO,A RÛ and MOV DPTR,#ClrFntAtr : Check first attribute for INC width of load character bottom partial row MOVX A, ODPTR A.#21 MOV for end CJNE A,#047H,CF5 : Skip if just loaded 5x7 chars MOVX @R0.A ; We next set things in motion. Interrupts are enabled and the display A,#044H ; Else, set up to load MOV ; is enabled. We need the Am8052 operating in order to load the character 5x7 set and MOVX ODPTR.A go do it SJMP CF2 : generator RAM. ; Now that the character generator RAM is cleared we need to disable the : Enable interrupts (not serial) IE,#087H MOV : Am8052 in preparation for initializing memory for actual operation. R1,#ModReg1Ind MOV ; Enable the Am8052 display R2,#0C8H MOV ; operations CF5: ; Finished clearing character generator MOV R3,#001H : Disable all interrupts MOV IE.#0 LCALL WrAm8052Reg MOV R1.#ModReg1Ind : Using Mode 1 Register R1,#ModReg2Ind MOV blank display (VB=1) : Enable Am8052 vertical MOV R2,#OCCH MOV R2,#096H but leave Am8052 enabled .interrupt MOV R3,#001H MOV R3.#0D2H LCALL WrAm8052Reg LCALL WrAm8052Reg LCALL DlyTilEndFrm ; Be sure that all is working ; The following code initializes all of memory, both internal and external, ; Now we will zero the entire character generator. This section is done ; for normal operation. : twice: first for the 7x9 characters and then for the 5x7 characters. ; Sixteen character cells are cleared in each frame. MemInt: R1,#126 : Clear all but RO and R1 MOV : For each set of chars (7x9 & 5x7) A.#00H CF2: MOV : Start with null (char code 0) MOV R0,#02H CLR A : Loop point for clearing variables IntVar: ; For each frame (group of 16 chars) ORO, A MOV CF3: ; Address page and INC RO MOV P2.#ClrFntChrBas.SR.PAGE offset of first character DJNZ R1, IntVar MOV RO.#ClrFntChrBas.AN.OFST : Number of characters to load R7,#16 MOV ; Wait for an auspicious omen LCALL DlyTilEndFrm 11 12

Y 12

; Initial attribute is 00 EndRow, #BadRCB29, SR, PAGE ; Page value of last row in list MOV CurAtr,#00H MOV ; Page value of extra ActCol,#00H ; Initialize to leftmost col ExtRow.#BadRCB30.SR.PAGE MOV MOV ; First window row is 7th in list ActRow,#07H R3,#BodVarBuf.SR.PAGE MOV MOV ; Page value to active row R4,#BgdVarBuf.AN.OFST MOV CurRow, #WndRCB7.SR.PAGE MOV ; Always 0 in window LCALL HalfSwap VisCol.#00H MOV :Set parameters used in program VisRow.#07H MOV DspWid,#80 MOV ; Page value to beginning of list Many are offsets into pages BgnRow, #WndRCB0.SR.PAGE DspHgt,#24 MOV MOV TopRow, #WndRCB7.SR.PAGE : Page value to Am8052 bon of lst MOV ColAdd.#1 MOV : Page value to last visible row BtmRow, #WndRCB13.SR.PAGE MOV RowAdd.#0 MOV : Page value to rows below dsp RemRow, #WndRCB13.SR.PAGE MOV RcbOff.#BgdRCB0.AN.OFST MOV ; Page value of last row in list ChrOff,#BgdChrBuf0.AN.OFST MOV EndRow, #WndRCB13, SR, PAGE MOV ExtRow, #WndRCB14.SR.PAGE ; Page value of extra AtrOff,#BgdAtrBuf0.AN.OFST MOV MOV k3.#WndVarBuf.SR.PAGE MOV ŴndCol,#28 MOV R4,#WndVarBuf.AN.OFST SETB CsrZonFlg MOV LCALL HalfSwap CsrSiz,#00FH MOV HstRcvInsOff,#HstRcvBuf.AN.OFST ; Initial attribute is 00 CurAtr,#00H MOV MOV ; Initialize to leftmost col HstRcvExtOff,#HstRcvBuf.AN.OFST ActCol,#00H MOV MOV : First msg row is first in list MOV ActRow,#00H ; Page value to active row ; Initialize characters and attributes for the background and the message row. CurRow, #MsgRCB.SR.PAGE MOV ; Start left aligned MOV VisCol.#00H P2;#BgdRCB0.SR.PAGE :Background Row 0 page VisRow.#00H MOV MOV ;count of rows (includes msg) BanRow, #MsgRCB.SR.PAGE ; Page value to beginning of list MOV R2,#32 MOV ;blank all characters TODROW, #MSgRCB.SR.PAGE : Page value to Am8052 bgn of lst MOV A.#' ' MOV : Page value to last visible row FilRow: ;row loop point MOV BtmRow, #MsgRCB.SR.PAGE ;offset of first character RemRow, #MsgRCB.SR.PAGE ; Page value to rows below dsp MOV R0,#BgdChrBuf0.AN.OFST MOV ; Page value of last row in list ;128 characters per row EndRow, #MsgRCB.SR.PAGE MOV R1,#128 MOV :character loop point : Page value of extra FilChr: MOV ExtRow, #MsgRCB.SR.PAGE MOVX @R0.A R3,#MsgVarBuf.SR.PAGE MOV :next character MOV R4,#MsgVarBuf.AN.OFST INC RÛ LCALL HalfSwap DJNZ R1.FilChr CurAtr,#00H ; Initial attribute is 00 :end of row MOV ; Initialize to leftmost col :next row ActCol,#00H INC P2 MOV : First bgrd row is 6th in list DJNZ R2, FilRow ActRow,#06H MOV :P2 now points to attributes ; Page value to active row MOV CurRow, #BgdRCB6.SR.PAGE ;32 rows again : Start left aligned R2.#32 MOV VisCol,#00H MOV R6.#000H MOV VisRow,#06H MOV ; Page value to bgn of list R7,#007H MOV MOV BgnRow, #BgdRCBO.SR.PAGE TopRow, #BgdRCB6.SR.PAGE ; Page value to Am8052 bgn lst FilAtrRow: ;row loop point MOV ;offset of attributes BtmRow, #BgdRCB29.SR.PAGE ; Page value to last visible row R0,#BgdAtrBuf0.AN.OFST MOV MOV ; Page value to rows below dsp MOV R1,#128 ;128 per row RemRow, #BadRCB29, SR.PAGE MOV

D-13

13

					· . ·
FilAtr:	•	attribute loop point	MOVX	aro, A	
MOV		;set two bytes	MOV	R0,#BgdRCB0.AN.OFST+RCB_1st+SEG_AtrOff	: and attributes
	aro, A		MOV	A,#BgdFncAtr0.AN.OFST	
INC	RO		MOVX	aro, A	r.
MOV	A,R6		MOV	R0,#BgdRCB0.AN.OFST+RCB 2nd+SEG ChrPag	;R2 has page for this row
MOVX	aro, A	· · · · · · · · · · · · ·	MOV	A,R2	
INC	RO	;next attribute	MOVX	aro, A	
	R1,FilAtr		MOV	R0,#BgdRCB0.AN.OFST+RCB_3rd+SEG_ChrPag	· . · · · ·
	-	end of row	MOVX	aro, A	
INC	P2	;next row	MOV	RO,#BgdRCBO.AN.OFST+RCB_4th+SEG_ChrPag	•
DJNZ	R2,FilAtrRow		MOVX	aro, A	
			MOV	R0,#BgdRCB0.AN.OFST+RCB_2nd+SEG_ChrOff	;set offset for char start
; Initia	lize the background row control b	locks.	MOV	A,#BgdChrBuf0.AN.OFST	
•	· · · · ·	· · · · · · · · · · · · · · · · · · ·	MOVX	aro, A	
~ MOV	R2,#BgdRCB0.SR.PAGE	;page for row 0 control block	MOV	R0,#BgdRCB0.AN.OFST+RCB_2nd+SEG_AtrPag	; and attrib start
MOV	R1,#31 🚔	;only initializing background	MOV	A,R2	
IntBgd:	;	packground RCB init loop point	ORL	A,#20H	;set the attribute pages
MOV	P2,R2	;set page of RCB	MOVX	aro,A	
MOV	R0,#BgdRCB0.AN.OFST+RCB_RdfLnk	;set flag to show row follows	MOV	R0,#BgdRCB0.AN.OFST+RCB_3rd+SEG_AtrPag	
MOV	A,#080H		MOVX	aro, A	
MOVX	aro, A		MOV	R0,#BgdRCB0.AN.OFST+RCB_4th+SEG_AtrPag	
MOV	R0,#BgdRCB0.AN.OFST+RCB_1st+SEG_0	Cont ;1st is not last seg	MOVX	aro, A	
MOVX	aro,A		MOV	RO,#BgdRCBO.AN.OFST+RCB_3rd+SEG_NumVis	;40 visible in 3rd seg
MOV	R0,#BgdRCB0.AN.OFST+RCB_2nd+SEG_0	Cont ;2nd is not last seg	MOV	A,#40	
MOVX	aro, A	. ,	MOVX	aro, A	,
MOV	R0,#BgdRCB0.AN.OFST+RCB_3rd+SEG_0	Cont ;3rd is not last seg	MOV	R0,#BgdRCB0.AN.OFST+RCB_3rd+SEG_ChrOff	
MOVX	aro, A		MOV	A,#BgdChrBuf0.AN.OFST+28	starting 28 past first cha;
MOV	A,#BgdFncChr0.SR.PAGE	;page for function character	MOVX	aro, A	
MOV	R0,#BgdRCB0.AN.OFST+RCB_1st+SEG_0	ChrPag ;all func chars in 1 page	MOV	R0,#BgdRCB0.AN.OFST+RCB_3rd+SEG_AtrOff	
MOVX	aro, A		MOV	A,#BgdAtrBuf0.AN.OFST+2*28	attrib start 28*2 after 1s;
MOV	R0,#BgdRCB0.AN.OFST+RCB_1st+SEG_/	AtrPag ;same for attributes	MOVX	aro, A	
MOVX	aro, A	<u>,</u>	MOV	RO,#BgdRCBO.AN.OFST+RCB_4th+SEG_NumVis	;60 visible in 3rd seg
MOV	A,#1	• • • • • • • • • • • • • • • • • • •	MOV	A,#60	
MOV	RO,#BgdRCBO.AN.OFST+RCB_1st+SEG_1	lumVis ;1 function character (vis)	MOVX	aro, A	
MOVX	aro, A		MOV	R0,#BgdRCB0.AN.OFST+RCB_4th+SEG_ChrOff	
MOV	A,#28	;28 characters in 2nd segment	MOV	A,#BgdChrBuf0.AN.OFST+28+40	;starting 28+40 after 1st
MOV.	R0,#BgdRCB0.AN.OFST+RCB_2nd+SEG_I	lumVis	MOVX	aro, A	~ · · ·
MOVX	· •		MOV	RO, #BgdRCBO.AN.OFST+RCB_4th+SEG_AtrOff	
MOV	R0,#BgdRCB0.AN.OFST+RCB_1st+SEG_0	ChrOff ;function char pos	MOV	A,#BgdAtrBuf0.AN.OFST+2*(28+40)	;attrib at 2*(28+40)
MOV	A,#BgdFncChr0.AN.OFST	8	MOVX	aro, A	14

D-14

R0,#BgdRCB0.AN.OFST+RCB BgdRdfPag ;all point to same MOVX aRO.A MOV A.#NrmRRB.SR.PAGE : row redef block INC RÛ MOV A,#MsgFncAtr.AN.OFST MOVX @RO.A MOV R0,#BgdRCB0.AN.OFST+RCB BgdRdfOff MOVX @RO,A MOV RO,#MsgRCB.AN.OFST+RCB_2nd+SEG_NumVis ;128 visible in next segment MOV A,#NrmRRB.AN.OFST MOV MOV A,#080H MOVX @RO,A MOV A,R2 ;next page MOVX @RO,A ;characters in RCB page INC MOV R0,#MsgRCB.AN.OFST+RCB_2nd+SEG_ChrPag A R0,#BgdRCB0.AN.OFST+RCB RowPag ; is page in "next" link MOV A,R2 MOV MOVX aRO.A MOVX aRO, A ;and next for loop INC RO MOV R2,A ; at msg buffer offset ;continue for 31 rows A.#MsgChrBuf.AN.OFST DJNZ R1, IntBgd MOV MOVX @RO,A ;attrib page calculated : Initialize message Row Control Block MOV R0,#MsgRCB.AN.OFST+RCB_2nd+SEG_AtrPag ; from RCB page MOV A,R2 R2,#MsgRCB.SR.PAGE :P2 = R2 = msg pageORL A,#020H MOV P2, R2 MOVX @RO,A MOV RÛ R0,#MsgRCB.AN.OFST+RCB_RdfLnk INC MOV A,#MsgAtrBuf.AN.OFST :attrib offset MOV A,#080H MOV aro, A MOVX @RO,A MOVX ;then set row redef ptr ;"next" is last wnd RCB MOV R0,#MsgRCB.AN.OFST+RCB_RowPag INC RO : to std location A.#WndRCB14.SR.PAGE INC RÛ MOV MOVX aRO A INC RÛ RÛ MOV A.#NrmRRB.SR.PAGE INC A,#WndRCB14.AN.OFST MOVX aro, A MOV MOVX @RO,A INC RÛ RO,#MsgRCB.AN.OFST+RCB 1st+SEG NumVis :1 visible in function MOV A,#NrmRRB.AN.OFST MOV MOVX @RO,A MOV A,#1 MOVX @RO,A R0,#MsgRCB.AN.OFST+RCB_1st+SEG Cont MOV ;1st seg is not last ; We now initialize the Window memory. A,#080H MOV :P2 points to first wnd row MOVX @RO,A MOV P2,#WndChrBuf0.SR.PAGE ;R2 has count of window rows R2,#15 RO,#MsgRCB.AN.OFST+RCB_1st+SEG_ChrPag ;char is in function page MOV MOV MOV _____A,#' ' ;A has blank character A.#MsgFncChr.SR.PAGE MOV ;window row loop point FilWndRow: MOVX @RO,A ;set character offset R0,#WndChrBuf0.AN.OFST INC . RÛ MOV ;R1 = character count MOV A,#MsgFncChr.AN.OFST :char is function char MOV R1,#40 ;window character loop point MOVX @R0,A FilWndChr: RO,#MsgRCB.AN.OFST+RCB 1st+SEG AtrPag ;attrib is func attrib MOVX @R0,A ;blank the character MOV :next character A,#MsgFncAtr.SR.PAGE INC RÛ MOV DJNZ R1,FilWndChr 18

Å G

			·	÷	· · · ·	· · · · ·
INC	P2	;ne	Xt row	MOVX	aro, A	- -
DJNZ	R2,FilWndRow	•		 MOV	R0,#WndRCB0.AN.OFST+RCB_WndRdfPag	;use the std row redef
		:done wit	h window characters	MOV	A,#NrmRRB.SR.PAGE	
MOV	P2,#WndAtrBuf0.SR.PAGE	•	= first wnd attrib page	MOVX	aro, A	the second second
MOV	R2,#15		= count of rows	MOV	R0,#WndRCB0.AN.OFST+RCB_WndRdfOff	and the second
MOV	À,#07	•	= initial attrib	MOV	A,#NrmRRB.AN.OFST	
FilWndAt	•	•	ow loop point	MOVX	aro, A	
MOV	R0,#WndAtrBuf0.AN.OFST	•	= ptr to attrib	MOV	R0,#WndRCB0.AN.OFST+RCB_RowOff	;next row at std offset
MOV	R1,#40		= attrib count	MOV	A,#WindRCBO.AN.OFST	
FilWndAt	•	•	ttribute loop point	MOVX	aro, A	
MOVX			t attrib	MOV	A,R2	; on next page
INC	RO	•	xt attrib	INC	A	
INC	RO			MOV	R0,#WndRCB0.AN.OFST+RCB_RowPag	·
DJNZ	R1,FilWndAtr			MOVX	aro, A	
				MOV	R2,A	;next row
INC	P2	:ne	XT FOW	DJNZ	-	
	R2,FilWndAtrRow	,			• •	
DUNE		done wit	h window attributes	Initi	ialize Termination Row Control block	in last window row
MOV	R2,#WndRCB0.SR.PAGE	•	= window row 0 page			
MOV	R1,#15	•	= window row count	MOV	A, #WndRCB14.SR.PAGE	;page of last window row
IntWnd:		,		MOV	TrmRow, A	; is page of termination row
MOV	P2,R2		;point to wnd page	MOV	P2,#BgdRCB29.SR.PAGE	make row 29 last in brgd
MOV	R0,#WndRCB0.AN.OFST+RCB RdfLn	, k	;indicate row follows	MOV	R0,#BgdRCB29.AN.OFST+RCB_RowPag	
MOV	A,#080H			MOVX	• • •	
MOVX	aro, A		· ·	INC	RO	
MOV	R0,#WndRCB0.AN.OFST+RCB_Seg+S	EG NumVis	;one seg with 40 visible	MOV	A,#WndRCB14.AN.OFST	also set termination offset
MOV	A,#40			MOV		
MOVX	aro, A			MOVX	aro, A	
MOV	R0,#WndRCB0.AN.OFST+RCB_Seg+S	EG ChrPag	;chars on same page			
MOV	A,R2			MOV	R2,TrmRow	;R2 = P2 = termination row
MOVX	aro, A			MOV	P2,R2	· .
MOV	R0,#WndRCB0.AN.OFST+RCB_Seg+S	EG ChrOff	; at buffer offset	MOV	R0,#WndRCB14.AN.OFST+RCB_RowPag	;term row points to itself
MOV	A,#WndChrBuf0.AN.OFST	-	•	MOV	A,R2	
MOVX	aro, A	-		MOVX	aro, A	x
MOV	R0,#WndRCB0.AN.OFST+RCB_Seg+S	EG AtrPag	attrib page calculated;	MOV	A,TrmOff	
MOV	A,R2	_ •	; from char page	INC	RO	, · · · · · · · · · · · · · · · · · · ·
ORL	A,#010H-			MOVX	aro, A	
MOVX	aro, A			INC	RO	
MOV	R0,#WndRCB0.AN.OFST+RCB_Seg+S	EG AtrOff	attribute offset const	CLR	A	term row has no hidden chars
MOV	A,#WndAtrBuf0.AN.OFST	· - ·	-	*		
	•					
÷		19			20	

MOVX aRO, A ; Initialize Message Function Character and Attribute INC RO ;function character is blank MOV A,#1 and one visible char MOV DPTR,#MsgFncChr MOVX @RO,A MOV A;#'' MOVX @DPTR,A R0,#WndRCB14.AN.OFST+RCB Seg+SEG AtrPag MOV DPTR MOV A,#TrmAtr.SR.PAGE ;term attrib page INC MOVX @R0,A DPTR INC ;function attribute A,#002H INC RO MOV MOV A,#TrmAtr.AN.OFST ;term attrib offset MOVX @DPTR,A MOVX @RO.A DPTR INC MOV A,#080H ; Initialize Function Character and Attribute MOVX @DPTR,A ; Initialize Background Main Definition Blocks DPTR,#BgdFncChr0 ; function characters are blank MOV MOV A,#'' P2,#BgdMDB0.SR.PAGE ;P2 = 1st bgrd main def MOVX @DPTR,A MOV RO, #BgdMDBO.AN.OFST+MDB RowPag ;RO = MDB 1st row page ptr INC DPTR MOV ;R2 is count of main defs MOVX @DPTR,A MOV R1,#2 ;main def loop point INC DPTR InitMDB: MOV A,#002H ;1st function attrib MOV A, TopRow ;1st row is Top Row aro, A MOVX @DPTR.A MOVX RÛ INC DPTR INC A,#090H INC RÛ MOV ;cursor in 1st visible col MOVX ODPTR, A A.#001H MOV aRO,A INC DPTR MOVX A,#004H ;2nd function attrib INC RO MOV A,#000H ;cursor on first row MOVX @DPTR,A MOV aro, A INC DPTR MOVX INC RO CLR A A.#001H ;set FAT bit MOVX @DPTR,A MOV aro, A MOVX ; Initialize Termination Attribute INC RÛ ;fill char is blank A,#'' MOV MOV DPTR,#TrmAtr :termination attrib MOVX aro.A ;scanline count for top visible A,#087H A,RO MOV MOV MOVX @DPTR,A A,#5 ADD DPTR RO,A INC MOV CLR A,#034H A MOV aro, A MOVX ODPTR,A MOVX R0,#BgdMDB1.AN.OFST+MDB_RowPag ;next main def 1st row page MOV DJNZ R1, InitMDB 22 21

				-	
; Init	ialize Window Definition	blocks	; Initialize	the Message Window Definitio	n Block
MOV	P2,#WndWDB0.SR.PAGE	;P2 = window def page	MOV P2,	#MsgWDB.SR.PAGE	;P2 is page of msg wnd block
MOV	R2,#2	;R2 = window def count	MOV RO,	#MsgWDB.AN.OFST+WDB_RowPag	;Set row page (offset is O)
InitWnd	DefBlk:	;window def loop point	MOV A,#	MsgRCB.SR.PAGE	
MOV	R0,#WndWDB0.AN.OFST	;scroll window flag	MOVX ar0	,A	
MOV	A,#080H		INC RO		
MOVX	aro, A	•	INC RO		
INC	RO		INC RO		
INC	RO		INC RO		*
MON	A,#WndRCB7.SR.PAGE	;page of first row	MOV A,#	TrmWDB.SR.PAGE	;next window is term wind
MOVX	aro, A	· · · ·	MOVX ar0	,A	
INC	RO	•	INC RO		· • •
MOV	A,#WndRCB7.AN.OFST	;offset of first row	MOV A,#	TrmWDB.AN.OFST	;also set term offset
MOVX	aR0,A		MOVX ar0	,A	
INC	RO	- ·	INC RO		
INC	RO		MOV A,#	24	;msg begins at row 24
INC	RO		MOVX ar0	, A	•
MOV	A,#TrmWDB.SR.PAGE	;page of term wind def	INC RO	``	
MOVX	aro, A	6	MOV A,#	24	;msg ends at row 24
INC	RO		MOVX aro	,A	
MOV	A,#TrmWDB.AN.OFST	;offset of term wind def	INC RO		
MOVX	aro, A		· CLR A	-	;msg starts in col O
INC	RO		MOVX @R0	,A	
MOV	A,#6	;window begins in row 6	INC RO		
MOVX	aro, A		MOV A,#	128	;msg ends in column 80
INC	RO	•	MOVX ar0	Α	
MOV	A,#12	;window ends in row 12			
MOVX	aro, A	,	; Initialize	Termination Window Definition	Block
INC	RO				
MOV	A,#29	;window begins in column 29	MOV P2,	#TrmWDB.SR.PAGE	;P2 = page of term wind block
MOVX	aro, A		MOV RO,	#TrmWDB.AN.OFST+WDB_RowPag	;Its row is the term row
INC	RO		MOV A,T	rmRow •	
MOV	A,#68	;window ends in column 68	MOVX aRO	, A	1
MOVX	aro, A		INC RO		
MOV	R0,#WndWDB1.AN.OEST	;ready for next def block	MOV A,TI	rmOff	
MOV	P2,#WndWDB1.SR.PAGE		MOVX @R0,	, A (1)	_
DJNZ	R2,InitWndDefBlk		,MOV RO,#	#TrmWDB.AN.OFST+WDB_BgnRow	
· · · ·	· · ·	-	MOV A,#2	24	; Start and end on bottom row
			MOVX aro	, А	
				-	
		2 3		24	· · ·

INC R0 aro, A MOVX A,#24 MOV INC RO MOVX aro, A A,R2 MOV INC RO R3,A MOV MOV A,#0 A,#07H ANL MOVX @RO,A SWAP A INC RÛ RL A MOV A,#131 ORL A,R3 MOVX @RO,A aro, A MOVX INC RO A,#001H ; Initialize the Row Redefinition blocks (one normal, 15 for font loading) MOV ;double height and underline MOVX aro, A MOV P2,#NrmRRB.SR.PAGE ;start with the normal one INC RO A,#086H MOV RO,#NrmRRB.AN.OFST MOV MOV R2,#00FH ;cursor start, end MOVX aro, A R1,#16 P2 MOV ;16 redef blocks total INC InitRdfBlk: INC R2 MOV A,#034H CJNE R1,#16, IRB1 ;scan line, char start and end MOVX @RO; A INC RO MOV P2,#FntRRB0.SR.PAGE ;switch to font redefs A,#04DH MOV MOV R2,#0 ;no cursor MOVX @RO,A IRB1: RÛ R0,#FntRRB0.AN.OFST :offset of font redef INC MOV DJNZ R1, InitRdfBlk MOV A,#000H ;row attr, super start and end ;continue with font redefs MOVX aro, A RO ; Initialize 8052 Registers INC MOV A,#OODH R1.#TOPHrdLoInd MOVX aro.A MOV ;Top of Page Hard points to RÛ R2,#BgdMDB0.SR.PAGE main definition INC MOV A,#000H R3,#BgdMDB0.AN.OFST MOV ;row attr, sub start and end MOV MOVX aro, A LCALL WrAm8052Reg R1,#TOWHrdLoInd INC RO MOV ;Top of Window Hard points to MOV A,#08DH MOV R2,#TrmWDB.SR.PAGE : termination window MOVX aro, A R3,#TrmWDB.AN.OFST MOV INC RO LCALL WrAm8052Reg MOV A,R2 ;cursor start, end (5 bits ea.) MOV R1,#ModReg1Ind ;Mode register 1 R2,#0C8H ANL A,#OF8H MOV R3,#001H RR A MOV LCALL WrAm8052Reg RR RR MOV R1,#ModReg2Ind ;Mode register 2

D-19

25

								Ŀ
								١.
MOV	R2,#016H		PUSH	DPL		•		
MOV	R3,#0D2H		MOV	A,DisStt		; Indicate font type bei	ng loaded	ľ
	WrAm8052Reg		LCALL	WrFntCel	*	; and write to one ce		
	· · · · · · · · · · · · · · · · · · ·		POP	DPL		•		
. Now re	ady to enable interrupts and load font	. 4	POP	DPH		•	2 	
			SJMP	IFO				
MOV.	IE,#097H ;e	enable interrupts				•		
MOV		point to 5x7 font	IF2:		; Fin	ished loading a font		
MOV	DisStt,#1	and set up to load it	MOV	A,DisStt		; Check font that was ju	st loaded	
IFO:			JΖ	C_Int1		; Jump if just finished		
CLR	A	initialize font ram				• • • • • • • • • • • • • • • • • • • •		
	A, @A+DPTR	······································	MOV	DPTR,#Fnt 7x9		; Point to 7x9 font and		
MOV		each character font in turn is	MOV	DisStt,#0		; set up to load it		
MOV	aro, a ;	loaded into the char gen	SJMP			; Go load font		
CLR	A			`				
INC	DPTR		C_Int1:		r.			
INC	RO		LCALL	ShwCsr		;make cursor visible		
	A, @A+DPTR		CLR	HstRcvBsyFlg	1	;ready for host data		
MOV	aro, A		LJMP	DisCon		;wait for host data		
CLR	A							
INC	DPTR		;++++++	+++++++++++++++++++++++++++++++++++++++	*****	*****************	++++++++	
INC	RO -		×				·	
MOVC	A, @A+DPTR	· .	; end of	C_Init				
JZ	IF2	·						ŀ
		·						
INC	DPTR	· · · · · · · · · · · · · · · · · · ·						
MOV	R2,A	×						
IF1:								
CLR	A			÷				1
MOVC	A, @A+DPTR							
INC	DPTR		-					
MOV	aro, A							
INC	RO	· · ·		•				
DJNZ	R2, IF1		•					
-	· · · · ~					, .		
MOV	A,R0							
CLR	C			*				Ĺ
SUBB	A,#PrmBuf			1				İ.
MOV	PrmCnt,A				· . ·			Ĺ
PUSH	DPH							ĺ.
		56 C				•		
	27				28	` .,		

"8051"	DirChrSttHdl:
TITLE " CALEB 0.00 Dispatch Control"	
;++++++++++++++++++++++++++++++++++++++	; Handles all direct character graphics and controls. It uses two, 128-entry
	; tables, indexed by the received character, to dispatch control quickly.
; C Switch CALEB 0.00	; ·
	; NOTE: THIS PART OF THE PROCEDURE MUST BE LOCATED DIRECTLY BEFORE "DisCon".
; Copyright 1985 Advanced Micro Devices, Inc.	
. 5	MOV A,R2 ; Use the character as an index
	MOV PrmBuf,A ; Save for use in repeat case
; This file contains the central input stream decoder and control dispatcher.	JBC ACC.7,DCSH1 ; High bit selects table (and is
; It is a simple state machine which parses single characters (graphics and	; cleared in the process)
; controls), escape sequences and control sequences. These types of controls	MOV DPTR,#LoDirChrTbl ; Select low table (00-7F) and
; are defined in ANSI X3.4-1977, ANSI X3.41-1974 and ANSI X3.64-1979 documents.	SJMP DCSH2 ; go use it
; The parameters included in control sequences are also decoded and stored as	
; a sequence of 8-bit unsigned binary values.	DCSH1:
, a sequence of o bit ansigned bindity variaes.	MOV DPTR,#HiDirChrTbl ; Select high table (80-FF)
NAME "Dispatch Control"	DCSH2:
PROG	LCALL Dowrk ; General address table handler
	; NOTE: Instead of jumping back to "DisCon", this part of the procedure is
	; located directly before it; therefore, we can simply fall through.
GLB DisCon ; Dispatch control procedure	
GLB UnImpCtl ; Unimplemented control (common)	•
GLB Escape : Escape	
GLB CtlSegIntro ; Control Sequence Introducer	DisCon: ; Dispatch control procedure
GLB PutMapO ; Checks for font remaping of lower 32	
GLB PutMap1 ; Checks for font remaping of 3FH & OBFH	; Waits for a character to be available in the host reception buffer then
GLB PutChr ; Write cell address and attribute	; extracts it and processes it according to the current state.
	MOV DPH,#HstRcvBuf.SR.PAGE ; Address (page and
	MOV DPL,HstRcvExtOff ; offset) of next character
EXT LoDirChrTbl,HiDirChrTbl,DirEscSeqTbl,X3 64DirSeqTbl ; in C Tables	DC1: ; Idle while waiting for a character
EXT ScrollLeft, ScrollRight ; in C Work	MOV A,HstRcvCnt ; Check number of chars in buffe
EXT PlcCsr ; in C Util	JZ DC1 ; Loop if none
	MOVX A, ADPTR ; Get character from buffer
***************************************	MOV R2,A ; and keep it safe
SKIP	DEC HstRcvCnt : Reduce buffer contents count
INCLUDE C MemMap	MOV A, #NEAR EMPTY_CNT ; Check for
THOLODE C_HONNAP	SUBB A,HstRcvCnt ; nearly empty buffer
SKIP	JC DC2 ; Jump if still plenty to do
	CLR WistRcvBsyFlg ; Ready to accept more
;++++++++++++++++++++++++++++++++++++++	CER HOLOUDOFILY , REALY LU ACCEPT INDIE
.1	2
	-

	·	· · · ·
DC2:	MOV A,R2	; Get character and check
MOV A, HstRcvExtOff ; Pointer to next character	SUBB A,#	; for a CO control charact
INC A ; advanced	JNC BESH2	; Jump if not a control char
JNZ DC3 ; Jump if still in buffer	BESH1:	; Invalid escape sequence
MOV A,#HstRcvBuf.AN.OFST ; Reset to start if went past end	CLR A	; Clear
DC3:	MOV CtlPtrHi,A	; control routine address
	MOV CtlPtrLo,A	
		; (makes it unrepeatable)
,	SJMP BESH4	; Finish escape sequence
JZ DirChrSttHdl ; and jump directly if direct	BESH2:	; Check for intermediate character
CLR C ; Clear carry for other parts	SUBB A,#('0'-'')	; Reduce by intermediate ran
MOV DPTR,#SttJmpTbl ; Use jump table to continue with	JNC BESH3	; Jump if not an intermediat
JMP @A+DPTR ; correct part of procedure	MOV DisStt,#EXT_ESC_STT	; Set state for extended esc
	LJMP DisCon	; sequences and continue
;	BESH3:	; Check for final character
SttJmpTbl:	MOV R7,A	; Save index temporarily
	SUBB A,#(DEL-'0')	; Check for invalid characte
; This jump table and the state constants defined in "C_MemMap" must	JNC BESH1	; Jump if invalid sequence
; correspond. The state constants represent offsets into this table	MOV A,R7	; Restore control routine in
; rather than indices (i.e. they increase by three's, not by one's).	MOV DPTR,#DirEscSeqTbl	; Use direct escape sequence
· · · · · · · · · · · · · · · · · · ·	LCALL Dowrk	; table and do control ro
, NOTE: The first entry in the table is for direct character state,	BESH4:	; Completed escape sequence
; as it must be to ensure proper offsets for the other jumps,	MOV DisStt,#DIR CHR STT	; Set state for single, direct
; but direct state is always handled specially rather than	LJMP DisCon	; characters and continue
; through this table.	LUNF DISCON	, characters and continue
LJMP DirChrSttHdl : Direct character state	ExtEscSttHdl:	
• • • • • • • • • • • • • • • • • • • •	Extesesting:	
LJMP BgnEscSttHdl ; Beginning escape state	··· · · · ·	· · · · · · · · · · · · · · · · · · ·
LJMP ExtEscSttHdl ; Extended escape state	-	extended escape sequence. Currently, no
LJMP BgnCSISttHdl ; Beginning control sequence state		so this part only passes over intermediate
LJMP PrmCSISttHdl ; Parameter string (in ctl seq) state	-	or an invalid character is encountered.
LJMP ExtCSISttHdl ; Extended control sequence state	; that time the state is set back	to handle direct characters and controls
LJMP UnImpCSISttHdl ; Unimplemented control sequence state	;	
	; NOTE: Further implementations	could be accomplished with the addition of
	; other tables of control	routine addresses. When a final character
BgnEscSttHdl:	; is found, the correspond	ing control routine would be executed usin
	; the appropriate table.	Which table is appropriate would depend or
; Processes the character immediately following an ESC. It may be a final	; the sequence of intermed	iate characters, which could be interprete
; character, in which case the corresponding control routine is executed		l states, or using another state variable.
; using the direct escape sequence table. If an intermediate character is		
; encountered then the state changes to handle extended escape sequences.	MOV A,R2	; Get character and check
; An invalid character ends the escape sequence and causes both characters	SUBB A,#'	; for a C0 control charact
; (this one and the ESC) to be disregarded; the state is set back to handle	JC EESH1 -	; Jump if it is a control cha
; direct characters and controls.	UG EESNI	, Jump II IL IS a CONTROL CHA
3*		4

			<u>. </u>	
SUBB A,#('0'-' ')	; Reduce by intermediate range	BCSH3:	·	; Unimplemented intermediate charact
JC EESH2	; Jump if it is an intermediate	MOV	DisStt,#UNIMP_CSI_STT	; Set state for unimplemented
EESH1:	; Completed escape sequence	LJMP	DisCon	; CSI sequences and continu
CLR A	; Clear	BCSH4:		; Check for parameter character
MOV CtlPtrHi,A	; control routine address	SUBB	A,#('a'-'0')	; Reduce by parameter range
MOV CtlPtrLo,A	; (makes it unrepeatable)	JNC	BCSH11	; Jump if not a parameter
MOV DisStt,#DIR CHR STT	; Set state for direct chars	ADD	A,#('?'-'9')	; Check for special param char
EESH2:		JC	BCSH6	; Jump if not a digit paramete
LJMP DisCon	; Continue	MOV	PrmPvt,#0	; Indicate not private params
	•	ADD	A,#10	; Readjust decoded param digit
·····		MOV	PrmAcc.A	; and start accumulator
BgnCSISttHdl:		SETB	PrmBgnFlg	; Indicate start of param stri
· · · · ·	· · · · · ·	BCSH5:		; Peform parameter decoding
: Processes the character immediatel	y following a Control Sequence Introducer,	MOV	DisStt,#PRM_CSI_STT	; Change state to decode CSI
-	character or an "ESC [" escape sequence.	LJMP	DisCon	; parameters and continue
• • • •	nich case the corresponding control routine	BCSH6:		; Special parameters
	sequence table, with the parameter state	CJNE	R2,#';',BCSH9	; Jump if not good separator
	. If an intermediate is encountered then	CLR	PrmBadFlg	; Indicate no errors if good
	ended control sequences, if it is a space,	BCSH7:		; Initial default parameter
	s for any other intermediate. This case	MOV	PrmPvt,#0	; Indicate not private params
· . ·	Any parameter character is decoded and	MOV	PrmCnt,#1	; One parameter so far and
	of the parameter string after initializing	MOV	PrmBuf,#0	; it is zero (default)
	d character ends the sequence and discards	BCSH8:		; Set up for parameter accumulation
; the CSI as well.		MOV	PrmAcc,#0	; Clear accumulator
		CLR	PrmBgnFlg	; Indicate start of parameter
MOV A,R2	; Get character and check	CLR	PrmMaxFlg	; string and not too many
SUBB A,#' '	; for a CO control character	SJMP	BCSH5	; Continue with new state
JNC BCSH2	; Jump if not a control character	BCSH9:	, , , , , , , , , , , , , , , , , , ,	; Special parameters (not semi-colo
	, samp it not a controt character		R2,#':',BCSH10	; Jump if not unused separato
BCSH1:	; Invalid sequence	SETB	PrmBadFlg	; Indicate an error if found
CLR A	; Clear	SJMP	BCSH7	; Treat as initial default
MOV CtlPtrHi,A	; control routine address	BCSH10:	500	; Special private parameters
MOV CtlPtrLo.A	; (makes it unrepeatable)	CLR	PrmBadFlg	; Indicate no error and
LJMP BCSH13	; Finish sequence	MOV	PrmPvt,R2	; save special parameter
BCSH2:	; Check for intermediate character	MOV	PrmCnt,#0	; Indicate empty param buffer
SUBB A.#('0'-' ')	; Reduce by intermediate range	SJMP	BCSH8	; Get ready to accumulate par
JNC BCSH4	; Jump if not an intermediate	BCSH11:	20010	; Check for final character
CJNE R2,#' ',BCSH3		MOV	P7 A	; Save index temporarily
CLR PrmBadFlg	; Jump if unimplemented		R7,A	; Save index temporarity ; Check for invalid character
•	; Indicate no error		A,#(DEL-'@')	
MOV PrmPvt,#0	; not a private parameter,	JNC	BCSH1	; Jump if invalid sequence
MOV PrmCnt,#0	; null parameter string, and	LJNE	R2,#'b',BCSH12,	; Jump if not REP sequence
CLR PrmMaxFlg	; not too many			,
MOV DisStt,#EXT_CSI_STT	; Change state for extended CSI	1		
LJMP DisCon	5 ; sequences and continue			6

MOV PrmRep,#1	; Set default parameter and do	PCSH3:		; Unimplemented intermediate characters
LCALL Repeat	; special repeat (if possible)	MOV	DisStt,#UNIMP_CSI_STT	; Set state for unimplemented
SJMP BCSH13	; Finish sequence	SJMP	PCSH5	; CSI sequences and continue
BCSH12:	; Normal final character			
CLR PrmBadFlg	; Indicate no error	PCSH4:		; Check for parameter character
MOV PrmPvt,#0	; not a private parameter,	SUBB	A,#(יטי-יטי)	; Reduce by parameter range
MOV PrmCnt,#0	; null parameter string, and	JNC	PCSH9	; Jump if not a parameter
CLR PrmMaxFlg	; not too many	ADD	A,#('?'-'9')	; Check for special param char
MOV A,R7	; Restore control routine index	JNC	PCSH7	; Jump if a digit parameter
MOV DPTR,#X3_64DirSeqTbl	; Use CSI direct sequence table	CJNE	R2,#';',PCSH6	; Jump if not a valid separator
LCALL Dowrk	; and do the control routine	PCSH5:	-	; Parameter separator
BCSH13:	; Completed CSI sequence	LCAL	L SavPrm	; Save latest parameter
MOV DisStt,#DIR_CHR_STT	; Set state for single, direct	LJMP	DisCon	; and continue
LJMP DisCon	; characters and continue	PCSH6:		; Invalid special parameter character
		SETB	PrmBadFlg	; Signal bad parameters
·····	·····	SJMP	PCSH5	; Treat as a separator & continue
PrmCSISttHdl:	· · · · · · · · · · · · · · · · · · ·	PCSH7:		; Parameter digit
	•	ADD	A,#10	; Readjust decoded param digit
: Decodes the parameters in a cont	rol sequence until a non-parameter character	MOV	R7,A	; and save it temporarily
	l character then the corresponding control	мол	B,#10	; Multiply (by 10)
	.64 direct sequence table. An intermediate	MOV	A,PrmAcc	; current parameter value
	control sequences, if it is a space, and to	MUL	AB	; to account for another digit
	for any other intermediate. An invalid	JB	OV, PCSH8	; Jump if param greater than 255
	discards the entire control sequence.	ADD	A,R7	; Accumulate latest digit
	· · ·	JC	PCSH8	; Jump if param greater than 255
MOV A.R2	; Get character and check	MOV	PrmAcc,A	; Save accumulated param value
SUBB A,#' '	; for a CO control character	LJMP	DisCon	; and continue
JNC PCSH2	; Jump if not a control character	PCSH8:		; Parameter too large
t i t i		MOV	PrmAcc,#255	; Save largest possible value
PCSH1:	; Invalid control sequence	LJMP	DisCon	; and continue
CLR A	; Clear	PCSH9:		: Check for final character
MOV CtlPtrHi,A	control routine address	MOV	R7,A	; Save index temporarily
MOV CtlPtrLo,A	; (makes it unrepeatable)	SUBB	A,#(DEL-'@')	: Check for invalid character
SJMP PCSH12	; Finish sequence	JNC	PCSH1	; Jump if invalid sequence
PCSH2:	: Check for intermediate character	CJNE	,	; Jump if not REP sequence
SUBB A,#('0'-' ')	; Reduce by intermediate range	MOV	PrmRep,PrmAcc	
JNC PCSH4	; Jump if not an intermediate	1.	Repeat	; Do special repeat (if possible)
CJNE R2,#' ',PCSH3	; Jump if unimplemented	SJMP	•	; Finish sequence
MOV DisStt,#EXT_CSI_STT	; Set state for extended CSI seqs	PCSH10:	· •	; Normal final character
JNB PrmBgnFlg,PCSH5	; Jump if not first parameter		. SavPrm	; Save latest parameter
MOV PrmCnt,#0	; initialize param cnt	MOV	A,R7	; Restore control routine index
SJMP PCSH5	; Go handle parameter	MOV	DPTR,#X3 64DirSeqTbl	: Use CSI direct sequence table
	• •		. Dowrk	: and do the control routine
· · · · · ·	7	LOAL	DOWLE	8

D-24

PCSH12:

MOV DisStt,#DIR CHR STT LJMP DisCon

; Completed CSI sequence ; Set state for single, direct characters and continue

ExtCSISttHdl:

: Processes the character immediately following the first space intermediate : in a control sequence: no other intermediates are implemented. It does a : special check for the two acceptable final characters which are implemented ; and executes their control routines directly if found. Any other valid final ; character or an invalid character ends the sequence with the entire sequence ; being discarded. If an intermediate character is encountered then the state ; is changed to handle unimplemented control sequences.

NOTE: Further implementations could be accomplished with the addition of other tables of control routine addresses. When a final character is found, the corresponding control routine would be executed using the appropriate table. Which table is appropriate would depend on the sequence of intermediate characters, which could be interpreted by changing to additional states, or using another state variable.

CJNE	R2,#'@',ECSH1	; Jump if not SL final character
LCALL	ScrollLeft	; Do scroll left control then
SJMP	ECSH4	; continue with direct state
ECSH1:		
CJNE	R2,#'A',ECSH2	; Jump if not SR final character
LCALL	ScrollRight	; Do scroll right control then
SJMP	ECSH4	; continue with direct state
ECSH2:		; Unimplemented or invalid character
MOV	A,R2	; Get character and check
SUBB	A,#''	; for a CO control character
JC	ECSH3	; Jump if it is a control char
SUBB	A,#('0'-' ')	; Reduce by intermediate range
JNC	ECSH3	; Jump if not an intermediate
MOV	DisStt,#UNIMP_CSI_STT	; Change state for unimplemented
LJMP	DisCon	; CSI sequences and continue
ECSH3:		; Invalid CSI sequence
CLR	Α	; Clear
MOV	CtlPtrHi,A	; control routine address
MOV	CtlPtrLo,A	; (makes it unrepeatable)

ECSH4:

MOV DisStt,#DIR CHR STT LJMP DisCon

; Completed extended CSI sequence : Set state for single, direct characters and continue

UnImpCSISttHdl:

;

;

; ;

4

: Processes unimplemented CSI sequences with intermediate characters by passing : over intermediates until either a final character or an invalid character is ; encountered. It then changes the state back to handle direct characters.

; NOTE: Further implementations could be accomplished with the addition of other tables of control routine addresses. When a final character is found, the corresponding control routine would be executed using the appropriate table. Which table is appropriate would depend on the sequence of intermediate characters, which could be interpreted by changing to additional states, or using another state variable.

MOV A,R2	; Get character and check
SUBB A,#''	; for a CO control character
JC UCSH1	; Jump if it is a control char
SUBB A,#('0'-' ')	; Reduce by intermediate range
JC UCSH2	; Jump if it is an intermediate

UCSH1: CLR A MOV CtlPtrHi,A

MOV CtlPtrLo.A MOV DisStt,#DIR CHR STT UCSH2:

; Completed CSI sequence : Clear control routine address (makes it unrepeatable)

; Set state for direct characters

LJMP DisCon

: Continue

SavPrm:

; Saves the current contents of the parameter accumulator in the parameter : buffer and increments the parameter count, provided the parameter buffer : is not full. If this is a first parameter then the parameter accumulator : is saved as the special repeat parameter: otherwise, the special repeat : parameter is checked and, if present (i.e. this is the second parameter). ; it is saved before the parameter accumulator and then cleared. Finally, ; the parameter buffer is checked to see if it has become full.

Y Ň

;

.

			, in the second s	
; Bad:	A,RO		DoIndRtn:	• .
JB	PrmMaxFlg,SP3	; Jump if param buffer is full	; Provides an entrypoint for indirect su	broutine calls.
JNB	PrmBgnFlg,SP1		;	· .
MOV	PrmCnt,#0		; In: DPTR	address of indirect subroutine
SP1:			; (and whatever the indirect subr	outine needs)
CLR	PrmBgnFlg	. x	; Out: (whatever the indirect subrouting	ne returns)
MOV	A, PrmCnt	; Check count and	; Bad: A (and whatever the indirect	subroutine affects)
CJNE	A,#PRM CNT MAX,SP3	; jump if maximum not reached		
SETB	PrmMaxFlg	; Indicate full if max is reached	; NOTE: This may not be used to call a	subroutine which requires either
SJMP	SP4	; and discard parameter	; the accumulator (A) or the data	•
SP3:		Reset for more parameters		· · · · · · · · · · · · · · · · · · ·
MOV	A,#PrmBuf	; Point into parameter buffer	CLR A	; Clear indirect offset and
ADD	A,PrmCnt	; at location where next	JMP @A+DPTR	: transfer control
MOV	RO,A	; parameter is to be stored		· · · · · · · · · · · · · · · · · · ·
MOV	aRO,PrmAcc	; Store latest parameter		******
INC	PrmCnt	; Account for latest parameter	UnImpCtl:	
SP4:		; Get ready for next parameter		
MOV	PrmAcc,#0	; Clear parameter accumulator	; Catch all for unimplemented controls.	
RET		; and exit	·	
	·	• • • • • • • • • • • • • • • • • • • •	CLR A	; Clear
******	******	**********	MOV CtlPtrHi,A	: control routine address
DoWrk:			MOV CtlPtrLo,A	; (makes it unrepeatable)
			RET	; and exit
: Transf	ers control to the subrout	ine indicated by the index into the given		
		lso saved for possible repetition.	;++++++++++++++++++++++++++++++++++++++	
			Escape:	· · · · · · · · · · · · · · · · · · ·
; In:	A	control routine index		
:	DPTR	base of control routine address table	; Control routine for ESC control charact	terchanges state to handle escape
•	· · · ·	· · · · · · · · · · · · · · · · · · ·	; sequences.	······································
MOV	RO,CtlPtrHi	; Save previous control routine		· · ·
MOV	R1,CtlPtrLo	so ESC and CSI can restore	MOV CtlPtrHi,R0	; Restore previous
RL	Α	; Turn index into offset into tbl	MOV CtlPtrLo,R1	; control routine pointer
MOV	R7, A	; and save it temporarily	MOV DisStt,#BGN ESC STT	; Set state for escape sequences
	A, @A+DPTR	; Get high byte of address and	RET	; and exit
MOV	CtlPtrHi,A	: save it		y and exite
MOV	A,R7	; Restore offset and	;++++++++++++++++++++++++++++++++++++	******
INC	A	; adjust for next location	CtlSeqIntro:	
	A, @A+DPTR	; Get low byte of address and		
MOVE	CtlPtrLo,A	save it	; Control routine for CSI control charact	er or escape sequencechanges state
MOV	DPH,CtlPtrHi	; Set indirect pointer's high and	; to handle control sequences.	source ordering orale
MOV	DPL,A	; low bytes		
	This routine falls through			
		11	1	2

•

					· · · · · ·
MOV	CtlPtrHi,R0	; Restore previous	MOV	A,R2	; Get cell address and
MOV	CtlPtrLo,R1	; control routine pointer	MOVX	aro, A	; write it to display memory
MOV	_DisStt,#BGN_CSI_STT	; Set state for CSI sequences	MOV	A,AtrOff	; Offset to base of attributes
DEC	SP	; Remove return address	ADD	A,ActCol	; Add active column
DEC	SP	; from stack and	ADD	A,ActCol	; twice and
LJMP	DisCon	; continue	INC	A	; adjust for attribute byte to
	and the second second	-	MOV	RO,A	; get offset for loc to write
;++++++	••••••	**********	JNB	WndActFlg,PC1	; Jump if window disp not active
PutMap1:	• · · · ·		SETB	P2.4	; Adjust page for window display
;	· · · ·		SJMP	PC2	; and go on
JNB	FntMapFlg,PutChr		PC1:		
MOV	A,PrmBuf		SETB	P2.5	; Adjust page for bgd/msg display
ADD	A,#040H		PC2:		; Write current attribute
' SJMP	PC0		MOV	A,CurAtr	; Get current attribute and
		×	MOVX	aro, A	; write it
;++++++	••••••	*************	MOV	P2,#MsgActCnt.SR.PAGE	; Page containing active counts
PutMap0:	•		JNB	MsgActFlg,PC3	; Jump if message disp not active
;	and the second		MOV	A,#MsgActCnt.AN.OFST	; Offset of message active count
JNB -	FntMapFlg,PutChr		SJMP	PC5	; and go use it
MOV	A,PrmBuf		PC3:		
CLR	C	-	JNB.	WndActFlg,PC4	; Jump if window disp not active
SUBB	A,#040H		MOV	A,CurRow	; Page of current row converted
SJMP	PC0 -	· · · · · · · · · · · · · · · · · · ·	ANL	A,#00FH	; to physical number and
		κ.	ADD	A,#WndActCntBuf.AN.OFST	; added to base of window
;++++++	**********	*********	SJMP	PC5	; active count buffer
PutChr:			PC4:		
,			MOV	A,CurRow	; Page of current row converted
; Writes	s a character generator cell add	dress and the current attribute to the	ANL	A,#01FH	; to physical number and added
; approp	oriate locations in display memo	ory indicated by the active position.	ADD	A,#BgdActCntBuf.AN.OFST	; to base of bgd act cnt buf
; It adv	vances the active position prov	ided it is not at the rightmost column.	PC5:		; Update active count
; The cu	ursor position is also updated u	using the cursor zone information.	MOV	RO,A	; Offset of this row's active cnt
;	N N		. MOVX	A, aro	; Get current active count,
; In:	PrmBuf	cell address (i.e. character code)	INC	ActCol	; new active count and
			SUBB	A,ActCol	; compare them
MOV	A,PrmBuf	; Get the unmapped character code	MOV	A,ActCol	; Get new active column for later
		,	JNC	PC6	; Jump if old active cnt is OK
PCO:		; Common character placement entrypoint	MOVX	aro, A	; Write new active cnt if greater
MOV	R2,A	; Save cell address	PC6:		; Check for end of row (rightmost col)
MOV	P2,CurRow	; Page of active row and	JNB	WndActFlg,PC7	; Jump if window disp not active
MOV	A,ChrOff	; offset to base of characters	CJNE	A,#40,PC8	; Jump if not at right of window
ÁDD	A,ActCol	; Add active column to determine	DEC	ActCol	; Restore active column if at end
MOV	RO,A	; offset for location to write	RET		; and exit
	•	•			1.1

PC7: CJNE A,#128,PC8 DEC ActCol RET PC8: DJNZ CsrZonCnt,PC9 C LCALL PlcCsr RET PC9: CsrZonFlg.PC10 JNB P2,#BgdMDB0.SR.PAGE MOV R0,#BgdMDB0.AN.OFST+MDB Cux MOV MOVX A, aRO INC A MOVX ar0,A MOV R0,#BgdMDB1.AN.OFST+MDB Cux MOVX @RO,A PC10:

; Jump if not at right of bgd/msg ; Restore active column if at end ; and exit ; Advance cursor location ; Jump if still in same zone ; Place cursor in new zone ; and exit ; Speedy update of cursor location ; Jump if cursor is invisible ; Page of MDBs and ; offset to cursor location ; Current location (both MDBs) ; advanced rightward and ; put back then ; other MDB

gets same location

; Exit

U 1 N 7 ∞ Repeat:

RET

; Repeats the previous control routine if it is repeatable. The parameter ; decoding part of the state machine is careful to preserve the previous ; parameter buffer and provides a special repeat parameter for this control ; routine, which is checked for and executed directly. This is necessary to ; prevent this control's sequence from interfering with the previous control's ; parameters. If the special repeat parameter is zero then the previous ; information has been lost and this sequence is ignored.

JNB	PrmBgnFlg,Rp2	
MOV	A,CtlPtrHi	; Check previous
ORL	A,CtlPtrLo	; control routine address
JZ	Rp3	; Jump if not repeatable
MOV	A,PrmRep	
JNZ	Rp1	-
MOV	PrmRep,#1	•
Rp1:		; For each repetition
MOV	DPH,CtlPtrHi	; Get previous control routine
MOV	DPL,CtlPtrLo	; address into indirect ptr
LCALL	DoIndRtn	; Execute the control routine
DJNZ	PrmRep,Rp1	; Loop specified number of times

Rp2: CLR A MOV CtlPtrHi,A MOV CtlPtrLo,A Rp3:

control routine address (may only be REP'd once)

; Exit

: Clear

:

; End of C_Switch

RET

	· · ·						
"8051"		· · · · · ·	DW DW	UnImpCtl	; 00H		Null
TITLE "	CALEB 0.00 Control Tables"	•	DW	UnImpCtl	; 01H		Start of Heading
;++++++++++++++++++++++++++++++++++++++	********	******	DW	UnImpCtl	; 02H		Start of Text
;			DW	UnImpCtl	; 03H		End of Text
; C_Tables	CALEB 0.00		DW	UnImpCtl	; 04H		End of Transmission
;			, DW	UnImpCtl	; O5H		Enquiry
; Copy	right 1985 Advanced Micro Devices, Inc.		DW	UnImpCtl	; 06H		Acknowledge
;			DW	UnImpCtl	; 07H		Bell
;			DW	Backspace	; 08H		Backspace
	ontains the address tables used by the state ma	chine to dispatch	DW	UnImpCtl	; 09H		Horizontal Tabulation
; control to	the various control routines.		DW	NewLine	-	-	Line Feed (New Line)
· .	· · · · ·		DW	UnImpCtl	; OBH	VT (Vertical Tabulation
NAME "Con	trol Tables"		DW	UnimpCtl	; OCH	FF	Form Feed
PROG			DW	CarriageReturn	; ODH	CR	Carriage Return
			DW	UnImpCtl	; OEH	SO	Shift Out
;++++++++++++++++++++++++++++++++++++++	*********	******	DW	UnImpCtl	; OFH	SI	Shift In
GLB LODi	rChrTbl ; First 128 entries	for direct state	DW	UnImpCtl	; 10H	DLE	Data Link Escape
GLB HiDi	rChrTbl ; Second 128 entries	for direct state	DW	UnImpCtl	; 11H	DC1	Device Control 1
GLB DirE	scSeqTbl ; Non-intermediate e	scape sequences	DW	UnImpCtl	; 12H	DC2	Device Control 2
GLB X3_64	4DirSeqTbl ; Non-intermediate c	ontrol sequences	DW	UnImpCtl	; 13H	DC3	Device Control 3
	· · ·	4	DW	UnImpCtl	; 14H	DC4	Device Control 4
;			DW	UnImpCtl	; 15H	NAK	Negative Acknowledge
EXT Unim	pCtl,Escape,CtlSeqIntro,PutMap0,PutMap1,PutChr	; in C_Switch	DW	UnImpCtl	; 16H	SYN	Synchronous Idle
EXT Back	space,CarriageReturn,NewLine	; in C_Work	D₩	UnImpCtl	; 17H	ETB	End of Transmission Block
EXT Rese	tInitState	; in C_Work	. DW	UnImpCtl	; 18H	CAN	Cancel
EXT Curs	orBackward,CursorDown,CursorForward	; in C_Work	DW 1	UnImpCtl	; 19H	EM	End of Medium
EXT Curs	orPosition,CursorUp,DeleteLine,EraseInDisplay	; in C_Work	DW	UnImpCtl	; 1AH	SUB	Substitute
EXT Eras	eInLine,InsertLine,ResetMode,ScrollDown	; in C_Work	· DW	Escape	; 1BH	ESC	Escape
EXT SelG	rfRendition,SetMode,ScrollUp	; in C_Work	DW	UnImpCtl	; 1CH	FS	File Separator
EXT Char	BlinkRate,LoadFontCell,SelActiveDisp	; in C_Work	DW	UnImpCtl	; 1DH	GS	Group Separator
ÉXT SelC	ursorAppear,SmoothScrlRate,SelWindowVis	; in C_Work	DW	UnImpCtl	; 1EH	RS	Record Separator
EXT SelM	essageVis	; in C_Work	DW	UnImpCtl	; 1FH	US	Unit Separtor
,			DW	PutChr	; 20H		Space
;++++++++++++++++++++++++++++++++++++++	+++++++++++++++++++++++++++++++++++++++	*****	DW	PutChr	; 21H	I.	Start of GO Characters
SKIP			DW	PutChr	; 22H		
;++++++++++++++++++++++++++++++++++++++	+++++++++++++++++++++++++++++++++++++++	*****	DW	PutChr	; 23H	#	
	·		DW	PutChr	; 24H	\$	
LoDirChrTbl:	; First 128 entries	for direct state	D₩	PutChr	; 25H	%	
	•		DW	· PutChr	; 26H	&	
			- DW	PutChr	; 27H	1	· · · ·
•			DW	PutChr	; 28H	(
			DW	, PutChr	; 29H).	
					•		/
	1						2
			1				

		· · · · · · · · · · · · · · · · · · ·	
DW	PutChr ; 2AH *	. DW	PutMapO ; 55H U
DW	PutChr ; 2BH +	DW	PutMap0 ; 56H V
		DW	PutMapO ; 57H W
⇒ DW.		- DW	PutMapO ; 58H X
DW	·	DW	PutMapO ; 59H Y
DW	PutChr ; 2EH .	DW	
DW	PutChr ; 2FH /		
^ D₩	PutChr ; 30H 0	DW	PutMapO ; 5BH [
DW	PutChr ; 31H 1	.DW	PutMap0 ; 5CH \
DW.	PutChr ; 32H 2	· DW	PutMapO ; 5DH]
DW	PutChr ; 33H 3	. DW	PutMapO ; 5EH ^
DW	PutChr ; 34H 4	DW	PutMapO ; 5FH _
DW	PutChr ; 35H 5	DW	PutChr ; 60H '
DW	PutChr ; 36H 6	DW	PutChr ; 61H a
DW	PutChr ; 37H 7	DW.	PutChr ; 62H b
D₩	PutChr ; 38H 8	DW	PutChr ; 63H c
DW	PutChr ; 39H 9	DW	PutChr ; 64H d
DW	PutChr ; 3AH :	DW	PutChr ; 65H e
DW	PutChr ; 3BH ;	DW	PutChr ; 66H f
.DW	PutChr ; 3CH <	DW.	PutChr ; 67H g
DW	PutChr ; 3DH =	DW	PutChr ; 68H h
DW	PutChr ; 3EH >	DW	PutChr ; 69H i
DW	PutMap1 ; 3FH ?	DW	PutChr ; 6AH j
DW	PutMapO ; 40H a	, DW	PutChr ; 6BH k
DW	PutMapO ; 41H A	DW	PutChr ; 6CH l
DW	PutMapO ; 42H B	DW	PutChr ; 6DH m
DW	PutMapO ; 43H C	DW	PutChr ; 6EH n
DW	PutMapO ; 44H D	DW	Putchr ; 6FH o
DW	PutMap0 ; 45H E	DW	PutChr ; 70H p
	•	DW	PutChr ; 71H q
DW		DW	PutChr ; 72H r
DW	PutMapO ; 47H G	DW	PutChr ; 73H s
DW	PutMap0 ; 48H H	DW	•
DW 1	PutMapO ; 49H I	1	• • • • • • •
DW	PutMapO ; 4AH J	,DW	PutChr ; 75H u
DW	PutMapO ; 4BH K	DW	PutChr ; 76H v
DW	PutMapO ; 4CH L	DW	PutChr ; 77H w
DW	PutMapO ; 4DH M	DW	PutChr ; 78H x
DW	PutMapO ; 4EH N	DW	PutChr ; 79H y
DW	PutMapO ; 4FH O	· DW	PutChr ; 7AH z
DW	PutMapO ; 50H P	, D₩	PutChr ; 7BH {
DW	PutMapO ; 51H Q	DW	PutChr ; 7CH
- DW	PutMapO ; 52H R	DW	PutChr ; 7DH }
DW	PutMapO ; 53H S	DW	PutChr ; 7EH ~ End of GO Characters
DW	PutMapO ; 54H T	DW	UnImpCtl ; 7FH DEL Delete
	3		

. .

..... D₩ PutChr ; A6H SKIP D₩ PutChr ; A7H ····· PutChr D₩ ; A8H ; Second 128 entries for direct state HiDirChrTbl: DW PutChr ; A9H DW PutChr ; AAH UnImpCtl ; 80H fut. std. D₩ PutChr ; ABH DW fut. std. UnImpCtl ; 81H D₩ PutChr ; ACH DW fut. std. UnImpCtl ; 82H DW PutChr ; ADH DW fut. std. D₩ UnImpCtl : 83H DW PutChr ; AEH Index UnImpCtl ; 84H IND DW PutChr ; AFH DW UnImpCtl ; 85H NEL Next Line D₩ PutChr ; BOH D₩ Start of Select Area PutChr ; B1H UnImpCtl ; 86H SSA DW D₩ End of Selected Area D₩ ; B2H DW UnImpCtl : 87H ESA PutChr Horizontal Tabulation Set PutChr ; B3H DW UnImpCtl ; 88H HTS DW Horizontal Tab with Justify PutChr UnImpCtl ; 89H HTJ DW ; B4H DW Vertical Tabulation Set DW PutChr DW UnImpCtl : 8AH VTS : B5H Partial Line Down DW PutChr UnImpCtl : 8BH PLD : B6H DW DW UnImpCtl : 8CH PLU Partial Line Up DW PutChr ; B7H Reverse Index DW PutChr ; B8H DW UnImpCtl : 8DH RI ; BEH SS2 Single Shift Two DW PutChr ; B9H DW UnImpCtl Single Shift Three ; 8FH SS3 DW PutChr ; BAH DW UnImpCtl Device Control String D₩ PutChr UnImpCtl ; 90H DCS ; BBH D₩ Private Use One DW PutChr ; BCH D₩ UnImpCtl ; 91H PU1 ; 92H PU2 Private Use Two PutChr ; BDH UnImpCtl DW DW PutChr DW UnImpCtl ; 93H STS Set Transmit State D₩ ; BEH UnImpCtl ; 94H CCH Cancel Character DW PutMap1 : BFH D₩ DW UnImpCtl ; 95H MW Message Waiting DW PutMap0 : COH Start of Protected Area DW PutMap0 UnImpCtl ; 96H SPA ; C1H DW End of Protected Area DW PutMap0 ; C2H DW UnImpCtl : 97H EPA ; 98H fut. std. DW PutMap0 ; C3H DW UnImpCtl fut. std. ; 998 DW PutMap0 ; C4H DW UnImpCtl DW PutMap0 ; C5H DW UnImpCtl ; 9AH fut. std. Control Sequence Introducer DW PutMap0 ; C6H ; 9BH CSI DW CtlSeqIntro String Terminator ; 9CH ST D₩ PutMap0 ; C7H D₩ UnImpCtl ; 9DH OSC Operating System Command DW PutMap0 ; C8H DW UnImpCtl ; 9EH PM Privacy Message DW PutMap0 ; C9H D₩ UnImpCtl ; 9FH APC Application Program Command DW PutMap0 ; CAH DW UnImpCtl D₩ PutMap0 ; CBH DW PutChr : A0H DW PutChr ; A1H Start of G1 Characters DW PutMap0 ; CCH ; CDH ; A2H DW PutMap0 DW PutChr PutChr ; A3H DW PutMap0 ; CEH DW DW PutMap0 D₩ ; A4H ; CFH PutChr D₩ PutChr ; A5H 5 6

DW PuthpD ; D0H DW PuthpD ; D1H DW PuthpD ; D1H DW PuthpD ; D1H DW PuthpD ; D2H DW PuthpD ; D3H DW PuthpD ; D3H <td< th=""><th></th><th></th><th></th><th></th><th></th></td<>					
DUPutthsp0p 1HDUPutthsp1f BHDUPutthsp0p 2HDUPutthsp0p 5HDUPutthsp0p 3HDUPutthsp1f FHDUPutthsp0p 3HDUPutthsp1f FHDUPutthsp1p 3HDHDUUntapCt1f FHDUPutthsp1p 3HPutthsp1f FHf FHDUPutthsp1p 5HDUDHf FHDUPutthsp1f FHDUf FHf FHDUPutthsp1f FHDUf FHf FHDUPutt	. DU	PutMap0	- D0H	· · · ·	DW PutChr : FAH
DUPutkip0: 288DUPutkip1: F68DUPutkip0: 588DUPutkip1: FF8DUPutkip0: D58DUPutkip1: FF8DUPutkip0: D58DUPutkip1: FF8DUPutkip0: D58DUPutkip1: FF8DUPutkip0: D58DUPutkip1: FF8DUPutkip0: D58DUPutkip1: FF8DUPutkip0: D58DUIninpCt1: S10DUPutkip0: D58DUUninpCt1: S10DUPutkip0: D58DUUninpCt1: S11DUPutkip0: D58DUUninpCt1: S31Priv. useDUPutkip0: D58DUUninpCt1: S31Priv. useDUPutkip0: D58DUUninpCt1: S34Priv. useDUPutkip0: D58DUUninpCt1: S34Priv. useDUPutkip0: D58DUUninpCt1: S34Priv. useDUPutkip0: S58DUUninpCt1: S38Priv. useDUPutchip1: S58DUUninpCt1: S38Priv. useDUPutchip1: S68DUUninpCt1: S38Priv. useDUPutchip1: S68DUUninpCt1: S38Priv. useDUPutchip1: S68DUUninpCt1: S69Priv. useDUPu		•			
DVPutkapD2.5HDVPutkapD2.6HDVPutkapD2.05HDVPutkapD2.6HDVPutkapD2.06HDVPutkapD2.6HDVPutkapD2.0HDVPutkapD2.6HDVPutkapD2.0HDVPutkapD2.6HDVPutkapD2.0HDVPutkapD2.6HDVPutkapD2.0HDVPutkapD2.6HDVPutkapD2.0HDVPutkapD2.6HDVPutkapD2.0CHDVPutkapD2.0CHDVPutkapD2.0CHDVPutkapD2.0CHDVPutkapD2.0CHDVPutkapD2.0CHDVPutkapD2.0CHDVPutkapD2.0CHDVPutkapD2.0CHDVPutkapD2.0CHDVPutkapD2.0CHDVPutkapD2.0CHDVPutkapD2.0CHDVPutkapD2.0CHDVPutkapD2.0CHDVPutkapD2.0CHDVPutkapD2.0CHDVPutkapD2.0CHDVPutkapD2.0CH2.0CHDVPutkapDDVPutkapD2.0CH2.0CHDVDVPutkapD2.0CHDVPutkapDDVPutkapD2.0CH2.0CHDVDVPutkapD2.0CH2.0CHDVPutkapD2.0CH2.0CHDVPutkapD2.0CH2.0CH			-		
DWPutNapDp 64DWPutNapDp 64DWPutNapDp 564DWUniapCt1; FFHDWPutNapD; 564DWSKIPDWPutNapD; 504DWPutNapDDWPutNapD; 504DWPutNapDDWPutChn; 524DWPutNapDDW <th></th> <th></th> <th></th> <th></th> <th></th>					
DW Puthap0 2 DS1			-	· · · ·	
Du PutHpD : D6H DW Puthr : S6H DW Puthr : S6H DW Puthr : S6H DW		•	-		
DWPuthapDpTHDWPuthapDpDHDWPuthapDpTV. useDWPuthapDpTV. use				· · · · ·	
DWPuthap02 088DWPuthap02 098DWPuthap02 098DWPuthap02 088DWPuthap02 0		•	•		
DWPuthapD1 091DWPuthapD1 081DWPuthapDDWPuthapDDWPuthapDDWPuthapDDWPuthapDDWPuthapDDWPuthapDDWPuthapDDWPuthapDDWPuthapDDWPuthapDDWPuthapDDWPuthapDDWPuthapDDWPuthapDPuthapD1 081DWPuthapDPuthapD1 081DWPuthapDPuthapD2 081D					
DWPutthapD; DAHDWUnimpCtl; 30Hpriv. useDWPutthapD; DBHDWUnimpCtl; 31Hpriv. useDWPuthhapD; DDHDWUnimpCtl; 33Hpriv. useDWPuthhapD; DEHDWUnimpCtl; 33Hpriv. useDWPuthhapD; DEHDWUnimpCtl; 35Hpriv. useDWPuthhapD; DEHDWUnimpCtl; 35Hpriv. useDWPutchn; EDHDWUnimpCtl; 35Hpriv. useDWPutchn; EDHDWUnimpCtl; 35Hpriv. useDWPutchn; ESHDWUnimpCtl; 37Hpriv. useDWPutchn; ESHDWUnimpCtl; 30Hpriv. useDWPutchn; ESHDWUnimp					
DWPuttlepD; DBHDWUnimpCt1; 31Hpriv. useDWPuttlepD; DCHDWUnimpCt1; 33Hpriv. useDWPuttlepD; DCHDWUnimpCt1; 33Hpriv. useDWPuttlepD; DFHDWUnimpCt1; 33Hpriv. useDWPuttlepD; DFHDWUnimpCt1; 35Hpriv. useDWPuttlepD; DFHDWUnimpCt1; 35Hpriv. useDWPuttlepD; EDHDWUnimpCt1; 35Hpriv. useDWPuttlepD; EDHDWUnimpCt1; 35Hpriv. useDWPuttlepD; EAHDWUnimpCt1; 30Hpriv. useDWPuttlepD; EAHDWUnimpCt1; 50H; 20HDWPuttlepD; EAHDWUnimpCt1; 30Hpriv. useDWPuttlepD; EAHDWUnimpCt1; 30Hpriv. useDWPuttlepD; EAHDWUnimpCt1; 40Hfdt. std.DWPuttlepD; EAH <th></th> <th></th> <th>•</th> <th></th> <th>1 .</th>			•		1 .
DWPutNapD? DCHDWUnimpCtl? 32Hpriv.useDWPutNapD? DDHDWUnimpCtl? 33Hpriv.useDWPutNapD? DFHDWUnimpCtl? 33Hpriv.useDWPutNapD? DFHDWUnimpCtl? 35Hpriv.useDWPutChr? E1HDWUnimpCtl? 37Hpriv.useDWPutChr? E3HDWUnimpCtl? 38Hpriv.useDWPutChr? E3HDWUnimpCtl? 38Hpriv.useDWPutChr? E3HDWUnimpCtl? 38Hpriv.useDWPutChr? E5HDWUnimpCtl? 38Hpriv.useDWPutChr? E6HDWUnimpCtl? 36Hpriv.useDWPutChr? E6HDWUnimpCtl? 36Hpriv.useDWPutChr? E6HDWUnimpCtl? 36Hpriv.useDWPutChr? E6HDWUnimpCtl? 37Hpriv.useDWPutChr? E6HDWUnimpCtl? 37Hpriv.useDWPutChr? E6HDWUnimpCtl? 37Hpriv.useDWPutChr? E6HDWUnimpCtl? 37Hpriv.useDWPutChr? E6HDWUnimpCtl? 37Hpriv.useDWPutChr? E6HDWUnimpCtl? 37Hpriv.useDWPutChr? E6HDWUnimpCtl? 48H			-	· · · · · · · · · · · · · · · · · · ·	
DuPutNapD; DDHDUUnimpCti; 33Hpriv. useDUPutNapD; DFHDVUnimpCti; 35Hpriv. useDUPutChr; DOHDVUnimpCti; 35Hpriv. useDUPutChr; EHDVUnimpCti; 35Hpriv. useDUPutChr; EHDVUnimpCti; 37Hpriv. useDUPutChr; EHDVUnimpCti; 37Hpriv. useDUPutChr; EAHDVUnimpCti; 38Hpriv. useDUPutChr; EAHDVUnimpCti; 40Hfut. std.DUPutChr; EAHDVUnimpCti; 42Hfut. std.DUPutChr; EAHDVUnimpCti; 43Hfut. std.DUPutChr; EAHDVUnimpCti; 43Hfut. std.DUPutChr; EAHDVUnimpCti; 43Hfut. std.DUPutChr; EAHDVUnimpCti;			•		
Dur Putthap0; DEHDWUnimpCtl; 34Hpriv. useDWPutthap0; FFHDWUnimpCtl; 35Hpriv. useDWPutChr; E0HDWUnimpCtl; 35Hpriv. useDWPutChr; E1HDWUnimpCtl; 37Hpriv. useDWPutChr; E3HDWUnimpCtl; 37Hpriv. useDWPutChr; E3HDWUnimpCtl; 37Hpriv. useDWPutChr; E6HDWUnimpCtl; 37Hpriv. useDWPutChr; E6HDWUnimpCtl; 38Hpriv. useDWPutChr; E6HDWUnimpCtl; 30Hpriv. useDWPutChr; E7HDWUnimpCtl; 40Hfut. std.DWPutChr; E8HDWUnimpCtl; 47HEADWPutChr; E8HDWUnimpCtl; 44Hfut. std.DWPutChr; E8HDWUnimpCtl; 45HFut. std.DWPutChr; E7HDWUnimpCtl; 45HFut. std.DWPutChr; E8HDWUnimpCtl; 45H		· · · ·	•		
DuPutNapD; DFHDWUnimpCtl; 55Hpriv. useDWPutChr; EHDWUnimpCtl; 36Hpriv. useDWPutChr; EHDWUnimpCtl; 37Hpriv. useDWPutChr; ESHDWUnimpCtl; 38Hpriv. useDWPutChr; ESHDWUnimpCtl; 44Hfut. std.DWPutChr; FSHDWUnimpCtl; 44Hfut. std.DWPutChr; FSHDWUnimpCtl;					
DWPutChr; E0HDWUnimpCtl; 35Hpriv. useDWPutChr; E1HDWUnimpCtl; 37Hpriv. useDWPutChr; E2HDWUnimpCtl; 38Hpriv. useDWPutChr; E3HDWUnimpCtl; 38Hpriv. useDWPutChr; E5HDWUnimpCtl; 38Hpriv. useDWPutChr; E5HDWUnimpCtl; 38Hpriv. useDWPutChr; E5HDWUnimpCtl; 38Hpriv. useDWPutChr; E5HDWUnimpCtl; 30Hpriv. useDWPutChr; E8HDWUnimpCtl; 30Hpriv. useDWPutChr; E8HDWUnimpCtl; 30Hpriv. useDWPutChr; E8HDWUnimpCtl; 34Hpriv. useDWPutChr; E8HDWUnimpCtl; 43Hfut. std.DWPutChr; E8HDWUnimpCtl; 44HHDDWPutChr; E8HDWUnimpCtl; 44H </th <th></th> <th></th> <th></th> <th></th> <th></th>					
DWPutchrE1HDWUnimpCtl; 37Hpriv. useDWPutchr; E2HDWUnimpCtl; 38Hpriv. useDWPutchr; E3HDWUnimpCtl; 38Hpriv. useDWPutchr; E5HDWUnimpCtl; 38Hpriv. useDWPutchr; E5HDWUnimpCtl; 38Hpriv. useDWPutchr; E5HDWUnimpCtl; 30Hpriv. useDWPutchr; E8HDWUnimpCtl; 30Hpriv. useDWPutchr; E8HDWUnimpCtl; 30Hpriv. useDWPutchr; E8HDWUnimpCtl; 30Hpriv. useDWPutchr; E8HDWUnimpCtl; 37Hpriv. useDWPutchr; E8HDWUnimpCtl; 30Hpriv. useDWPutchr; E8HDWUnimpCtl; 37Hpriv. useDWPutchr; E8HDWUnimpCtl; 37Hpriv. useDWPutchr; E8HDWUnimpCtl; 40Hfut. std.DWPutchr; E8HDWUnimpCtl; 41Hfut. std.DWPutchr; E8HDWUnimpCtl; 42Hfut. std.DWPutchr; E8HDWUnimpCtl; 42Hfut. std.DWPutchr; E8HDWUnimpCtl; 42Hfut. std.DWPutchr; E7HDWUnimpCtl;		•	• ·	× · · ·	
DWPutchr; E2HDWUnimpCtl; 38Hpriv. useDWPutchr; E3HDWUnimpCtl; 37Hpriv. useDWPutchr; E5HDWUnimpCtl; 38Hpriv. useDWPutchr; E6HDWUnimpCtl; 38Hpriv. useDWPutchr; E6HDWUnimpCtl; 30Hpriv. useDWPutchr; E7HDWUnimpCtl; 30Hpriv. useDWPutchr; E8HDWUnimpCtl; 36Hpriv. useDWPutchr; E8HDWUnimpCtl; 37Hpriv. useDWPutchr; E8HDWUnimpCtl; 40Hfut. std.DWPutchr; E8HDWUnimpCtl; 41Hfut. std.DWPutchr; E8HDWUnimpCtl; 42Hfut. std.DWPutchr; EFHDWUnimpCtl; 45Hfut. std.DWPutchr; F8HDWUnimpCtl; 44Hfut. std.DWPutchr; F8HDWUnimpCtl		- · .	-		
DWPutChr; E3HDWUnImpCtl; 39Hpriv. useDWPutChr; E4HDWUnimpCtl; SAHpriv. useDWPutChr; E5HDWUnimpCtl; SAHpriv. useDWPutChr; E6HDWUnimpCtl; 3GHpriv. useDWPutChr; E7HDWUnimpCtl; 3GHpriv. useDWPutChr; E8HDWUnimpCtl; 3GHpriv. useDWPutChr; E8HDWUnimpCtl; 3GHpriv. useDWPutChr; E8HDWUnimpCtl; 4GHfut. std.DWPutChr; EBHDWUnimpCtl; 4Hfut. std.DWPutChr; EBHDWUnimpCtl; 42Hfut. std.DWPutChr; EFHDWUnimpCtl; 42Hfut. std.DWPutChr; EFHDWUnimpCtl; 43Hfut. std.DWPutChr; FFHDWUnimpCtl; 44HHNDDWPutChr; FFHDWUnimpCtl; 47HESADWPutChr; FFHDWUnimpCtl; 47HHorizontal Tabulation SetDWPutChr; FFHDWUnimpCtl; 48HHTSHorizontal Tabulation SetDWPutChr; FFHDWUnimpCtl; 48HHTSHorizontal Tabulation SetDWPutChr; FFHDWUnimpCtl; 48HHTSHorizontal Tabulation Se		· · · ·	-		
DWPutChr; E4HDWUnimpCtl; 3AHpriv. useDWPutChr; E5HDWUnimpCtl; 3BHpriv. useDWPutChr; E6HDWUnimpCtl; 3CHpriv. useDWPutChr; E8HDWUnimpCtl; 3CHpriv. useDWPutChr; E8HDWUnimpCtl; 3CHpriv. useDWPutChr; E8HDWUnimpCtl; 3FHpriv. useDWPutChr; E8HDWUnimpCtl; 4Hfut. std.DWPutChr; E8HDWUnimpCtl; 4Hfut. std.DWPutChr; E8HDWUnimpCtl; 4Hfut. std.DWPutChr; E8HDWUnimpCtl; 43Hfut. std.DWPutChr; E8HDWUnimpCtl; 43Hfut. std.DWPutChr; E6HDWUnimpCtl; 43Hfut. std.DWPutChr; E6HDWUnimpCtl; 43Hfut. std.DWPutChr; E7HDWUnimpCtl; 43Hfut. std.DWPutChr; E7HDWUnimpCtl; 43Hfut. std.DWPutChr; E7HDWUnimpCtl; 43Hfut. std.DWPutChr; F7HDWUnimpCtl; 44HHNDDWPutChr; F7HDWUnimpCtl; 44HHNDDWPutChr; F7HDWUnimpCtl; 44HH			• /		
DWPutChr; E5HDWUnimpCtl; 36Hpriv. useDWPutChr; E7HDWUnimpCtl; 30Hpriv. useDWPutChr; E7HDWUnimpCtl; 30Hpriv. useDWPutChr; E8HDWUnimpCtl; 30Hpriv. useDWPutChr; E8HDWUnimpCtl; 3FHpriv. useDWPutChr; E8HDWUnimpCtl; 47Hfut. std.DWPutChr; E8HDWUnimpCtl; 47Hfut. std.DWPutChr; E6HDWUnimpCtl; 43Hfut. std.DWPutChr; F6HDWUnimpCtl; 43Hfut. std.DWPutChr; F6HDWUnimpCtl; 43Hfut. std.DWPutChr; F7HDWUnimpCtl; 44HINDDWPutChr; F8HDWUnimpCtl; 44HINDDWPutChr; F3HDWUnimpCtl; 44HINDDWPutChr; F3HDWUnimpCtl; 44HINDDWPutChr; F3HDWUnimpCtl; 44HIND </th <th></th> <th></th> <th>-</th> <th></th> <th></th>			-		
DWPutChr; E6HDWUnImpCtl; 3CHpriv. useDWPutChr; E7HDWUnimpCtl; 3DHpriv. useDWPutChr; E8HDWUnimpCtl; 3EHpriv. useDWPutChr; E8HDWUnimpCtl; 3FHpriv. useDWPutChr; EAHDWUnimpCtl; 3FHpriv. useDWPutChr; EAHDWUnimpCtl; 40Hfut. std.DWPutChr; ECHDWUnimpCtl; 41Hfut. std.DWPutChr; ECHDWUnimpCtl; 42Hfut. std.DWPutChr; EEHDWUnimpCtl; 43Hfut. std.DWPutChr; EFHDWUnimpCtl; 44HINDDWPutChr; FHDWUnimpCtl; 44HINDDWPutChr;	,	· · · ·			
DWPutchr; E7HDWUnimpCtl; 30Hpriv. useDWPutchr; E8HDWUnimpCtl; 3EHpriv. useDWPutchr; E8HDWUnimpCtl; 3FHpriv. useDWPutchr; E8HDWUnimpCtl; 4Hfut. std.DWPutchr; EBHDWUnimpCtl; 4Hfut. std.DWPutchr; EBHDWUnimpCtl; 43Hfut. std.DWPutchr; EBHDWUnimpCtl; 43Hfut. std.DWPutchr; EBHDWUnimpCtl; 43Hfut. std.DWPutchr; EFHDWUnimpCtl; 43Hfut. std.DWPutchr; F0HDWUnimpCtl; 45HNELNext LineDWPutchr; F1HDWUnimpCtl; 45HSAStart of Select AreaDWPutchr; F1HDWUnimpCtl; 46HHTJHorizontal Tabulation SetDWPutchr; F3HDWUnimpCtl; 46HHTJHorizontal Tabulation SetDWPutchr; F5HDWUnimpCtl; 46HHTSHorizontal Tabulation SetDWPutchr; F5HDWUnimpCtl; 46HHTSHorizontal Tabulation SetDWPutchr; F5HDWUnimpCtl; 46HHTSHorizontal Tabulation SetDWPutchr; F5HDWUnimpCtl; 46HHTSHorizontal Tabulatio	DW		•	4	
DWPutchr; ESHDWUnImpCtl; 3EHpriv. useDWPutChr; ESHDWUnImpCtl; 3FHpriv. useDWPutChr; EAHDWUnImpCtl; 40Hfut. std.DWPutChr; EBHDWUnImpCtl; 41Hfut. std.DWPutChr; ECHDWUnImpCtl; 42Hfut. std.DWPutChr; EEHDWUnImpCtl; 43Hfut. std.DWPutChr; EEHDWUnImpCtl; 43Hfut. std.DWPutChr; EFHDWUnImpCtl; 44HINDDWPutChr; EFHDWUnImpCtl; 44HNotDWPutChr; FFHDWUnImpCtl; 44HNotDWPutChr; F1HDWUnImpCtl; 44HNotDWPutChr; F2HDWUnImpCtl; 44HNorizontal Tabulation SetDWPutChr; F3HDWUnImpCtl; 44HNorizontal Tabulation SetDWPutChr; F5HDWUnImpCtl; 44HYDWPutChr; F5HDWUnImpCtl; 46HSADWPutChr; F6HDWUnImpCtl; 46HSADWPutChr; F5HDWUnImpCtl; 46HSADWPutChr; F6HDWUnImpCtl; 46HSADWPutChr; F6HDWUnImpCtl; 46HSA <t< th=""><th>DW</th><th></th><th></th><th></th><th></th></t<>	DW				
DWPutchr; E9HDWUnImpCtl; 3FHpriv. useDWPutchr; EAHDWUnImpCtl; 40Hfut. std.DWPutchr; EBHDWUnImpCtl; 41Hfut. std.DWPutchr; ECHDWUnImpCtl; 42Hfut. std.DWPutchr; EEHDWUnImpCtl; 43Hfut. std.DWPutchr; EEHDWUnImpCtl; 44HINDDWPutchr; EFHDWUnImpCtl; 45HNELDWPutchr; FOHDWUnImpCtl; 45HNELDWPutchr; FOHDWUnImpCtl; 45HNELDWPutchr; FOHDWUnImpCtl; 45HNELDWPutchr; F1HDWUnImpCtl; 45HNELDWPutchr; F1HDWUnImpCtl; 45HNELDWPutchr; F3HDWUnImpCtl; 47HESADWPutchr; F3HDWUnImpCtl; 47HSADWPutchr; F3HDWUnImpCtl; 48HHTSDWPutchr; F3HDWUnImpCtl; 48HPUDWPutchr; F3HDWUnImpCtl; 48HPUDWPutchr; F3HDWUnImpCtl; 46HSS3Single Shift TwoDWPutchr; F3HDWUnImpCtl; 46HSS3Single Shift Three <t< th=""><th></th><th>· · ·</th><th></th><th></th><th></th></t<>		· · ·			
DWPutChr; EAHDWUnImpCtl; 40Hfut. std.DWPutChr; EBHDWUnImpCtl; 41Hfut. std.DWPutChr; ECHDWUnImpCtl; 42Hfut. std.DWPutChr; EDHDWUnImpCtl; 43Hfut. std.DWPutChr; EEHDWUnImpCtl; 44HINDDWPutChr; EFHDWUnImpCtl; 44HINDDWPutChr; FFHDWUnImpCtl; 45HNELDWPutChr; F1HDWUnImpCtl; 46HSSADWPutChr; F7HDWUnImpCtl; 47HESADWPutChr; F3HDWUnImpCtl; 48HHTSDWPutChr; F3HDWUnImpCtl; 48HHTJDWPutChr; F3HDWUnImpCtl; 48HHTJDWPutChr; F3HDWUnImpCtl; 48HHTJDWPutChr; F3HDWUnImpCtl; 48HHTJDWPutChr; F3HDWUnImpCtl; 48HPUDDWPutChr; F6HDWUnImpCtl; 48HPUDDWPutChr; F6HDWUnImpCtl; 48HPUDDWPutChr; F6HDWUnImpCtl; 48HPUDDWPutChr; F6HDWUnImpCtl; 48HPUDDWPutChr; F6HDW <t< th=""><th></th><th></th><th></th><th></th><th></th></t<>					
DWPutchr; EBHDWUnImpCtl; 41Hfut. std.DWPutChr; ECHDWUnImpCtl; 42Hfut. std.DWPutChr; EDHDWUnImpCtl; 43Hfut. std.DWPutChr; EEHDWUnImpCtl; 43Hfut. std.DWPutChr; EFHDWUnImpCtl; 44HINDDWPutChr; EFHDWUnImpCtl; 45HNELDWPutChr; FOHDWUnImpCtl; 45HNELDWPutChr; F1HDWUnImpCtl; 47HESADWPutChr; F1HDWUnImpCtl; 48HHTSDWPutChr; F3HDWUnImpCtl; 48HHTJDWPutChr; F3HDWUnImpCtl; 48HHTJDWPutChr; F3HDWUnImpCtl; 48HVTSDWPutChr; F5HDWUnImpCtl; 48HPUDDWPutChr; F6HDWUnImpCtl; 48HPUDDWPutChr; F6HDWUnImpCtl; 48HPUDDWPutChr; F7HDWUnImpCtl; 48HPUDDWPutChr; F7HDWUnImpCtl; 46HSS3Single Shift TwoDWPutChr; F8HDWUnImpCtl; 4FHSS3Single Shift ThreeDWPutChr; F9HDWUnImpCtl; 4FHSS3Single			-		
DWPutchr; ECHDWUnImpCtl; 42Hfut. std.DWPutchr; EDHDWUnImpCtl; 43Hfut. std.DWPutchr; EEHDWUnImpCtl; 43Hfut. std.DWPutchr; EFHDWUnImpCtl; 45HNELDWPutchr; F0HDWUnImpCtl; 45HNELDWPutchr; F1HDWUnImpCtl; 46HSSADWPutchr; F1HDWUnImpCtl; 47HESADWPutchr; F2HDWUnImpCtl; 48HHTSDWPutchr; F3HDWUnImpCtl; 48HHTJDWPutchr; F3HDWUnImpCtl; 48HPut Itabulation SetDWPutchr; F5HDWUnImpCtl; 48HPut Itabulation SetDWPutchr; F5HDWUnImpCtl; 48HPut Itabulation SetDWPutchr; F6HDWUnImpCtl; 48HPut Itabulation SetDWPut	DW		•		· · · · · · · · · · · · · · · · · · ·
DWPutchr; EDHDWUnImpCtl; 43Hfut. std.DWPutchr; EEHDWUnImpCtl; 44HINDIndexDWPutchr; EFHDWUnImpCtl; 45HNELNext LineDWPutchr; FOHDWUnImpCtl; 45HNELNext LineDWPutchr; F1HDWUnImpCtl; 46HSSAStart of Select AreaDWPutchr; F1HDWUnImpCtl; 47HESAEnd of Selected AreaDWPutchr; F2HDWUnImpCtl; 48HHTSHorizontal Tabulation SetDWPutChr; F3HDWUnImpCtl; 49HHTJHorizontal Tabulation SetDWPutChr; F6HDWUnImpCtl; 48HPut Ine DownDWPutChr; F6HDWUnImpCtl; 48HPDPartial Line DownDWPutChr; F7HDWUnImpCtl; 40HRIReverse IndexDWPutChr; F7HDWUnImpCtl; 40HRIReverse IndexDWPutChr; F8HDWUnImpCtl; 4FHSS3Single Shift ThreeDWPutChr; F9HDWUnImpCtl; 4FHSS3Single Shift Three					•
DWPutChr; EEHDWUnImpCtl; 44HINDIndexDWPutChr; EFHDWUnImpCtl; 45HNELNext LineDWPutChr; F0HDWUnImpCtl; 46HSSAStart of Select AreaDWPutChr; F1HDWUnImpCtl; 47HESAEnd of Selected AreaDWPutChr; F2HDWUnImpCtl; 48HHTSHorizontal Tabulation SetDWPutChr; F3HDWUnImpCtl; 49HHTJHorizontal Tabulation SetDWPutChr; F4HDWUnImpCtl; 48HPUTVertical Tabulation SetDWPutChr; F5HDWUnImpCtl; 48HPLDPartial Line DownDWPutChr; F6HDWUnImpCtl; 40HRIReverse IndexDWPutChr; F7HDWUnImpCtl; 40HRIReverse IndexDWPutChr; F8HDWUnImpCtl; 4FHSS3Single Shift ThreeDWPutChr; F9HDWUnImpCtl; 4FHSS3Single Shift Three	DW	PutChr	-		· ·
DWPutChr; EFHDWUnImpCtl; 45HNELNext LineDWPutChr; F0HDWUnImpCtl; 46HSSAStart of Select AreaDWPutChr; F1HDWUnImpCtl; 47HESAEnd of Selected AreaDWPutChr; F2HDWUnImpCtl; 48HHTSHorizontal Tabulation SetDWPutChr; F3HDWUnImpCtl; 49HHTJHorizontal Tabulation SetDWPutChr; F4HDWUnImpCtl; 48HPUTVertical Tabulation SetDWPutChr; F5HDWUnImpCtl; 48HPLDPartial Line DownDWPutChr; F6HDWUnImpCtl; 40HRIReverse IndexDWPutChr; F7HDWUnImpCtl; 40HRIReverse IndexDWPutChr; F8HDWUnImpCtl; 4EHSS2Single Shift TwoDWPutChr; F9HDWUnImpCtl; 4FHSS3Single Shift Three	DW		•	•	
DWPutchr; F0HDWUnimpCtl; 46HSSAStart of Select AreaDWPutChr; F1HDWUnimpCtl; 47HESAEnd of Selected AreaDWPutChr; F2HDWUnimpCtl; 48HHTSHorizontal Tabulation SetDWPutChr; F3HDWUnimpCtl; 49HHTJHorizontal Tabulation SetDWPutChr; F4HDWUnimpCtl; 49HHTJHorizontal Tabulation SetDWPutChr; F5HDWUnimpCtl; 48HPLDPartial Line DownDWPutChr; F6HDWUnimpCtl; 4CHPLUPartial Line UpDWPutChr; F7HDWUnimpCtl; 4DHRIReverse IndexDWPutChr; F8HDWUnimpCtl; 4EHSS2Single Shift TwoDWPutChr; F9HDWUnimpCtl; 4FHSS3Single Shift Three	DW	PutChr	; EEH		· · ·
DWPutChr; F1HDWUnImpCtl; 47HESAEnd of Selected AreaDWPutChr; F2HDWUnImpCtl; 48HHTSHorizontal Tabulation SetDWPutChr; F3HDWUnImpCtl; 49HHTJHorizontal Tabulation SetDWPutChr; F4HDWUnImpCtl; 48HHTSVertical Tabulation SetDWPutChr; F5HDWUnImpCtl; 48HPLDPartial Line DownDWPutChr; F6HDWUnImpCtl; 4CHPLUPartial Line UpDWPutChr; F7HDWUnImpCtl; 4DHRIReverse IndexDWPutChr; F8HDWUnImpCtl; 4EHSS2Single Shift TwoDWPutChr; F9HDWUnImpCtl; 4FHSS3Single Shift Three	DŴ	PutChr			
DWPutChr; F2HDWUnimpCtl; 48HHTSHorizontal Tabulation SetDWPutChr; F3HDWUnimpCtl; 49HHTJHorizontal Tabulation SetDWPutChr; F4HDWUnimpCtl; 49HHTJHorizontal Tabulation SetDWPutChr; F5HDWUnimpCtl; 48HHTSVertical Tabulation SetDWPutChr; F5HDWUnimpCtl; 48HPLDPartial Line DownDWPutChr; F6HDWUnimpCtl; 4CHPLUPartial Line UpDWPutChr; F7HDWUnimpCtl; 4DHRIReverse IndexDWPutChr; F8HDWUnimpCtl; 4EHSS2Single Shift TwoDWPutChr; F9HDWUnimpCtl; 4FHSS3Single Shift Three	` D₩ .	PutChr	· •		
DWPutChr; F3HDWUnimpCtl; 49HHTJHorizontal Tab with JustifyDWPutChr; F4HDWUnimpCtl; 4AHVTSVertical Tabulation SetDWPutChr; F5HDWUnimpCtl; 4BHPLDPartial Line DownDWPutChr; F6HDWUnimpCtl; 4CHPLUPartial Line UpDWPutChr; F7HDWUnimpCtl; 4DHRIReverse IndexDWPutChr; F8HDWUnimpCtl; 4EHSS2Single Shift TwoDWPutChr; F9HDWUnimpCtl; 4FHSS3Single Shift Three	DW	PutChr			
DWPutchr; F4HDWUnImpCtl; 4AHVTSVertical Tabulation SetDWPutchr; F5HDWUnImpCtl; 4BHPLDPartial Line DownDWPutchr; F6HDWUnImpCtl; 4CHPLUPartial Line UpDWPutchr; F7HDWUnImpCtl; 4DHRIReverse IndexDWPutchr; F8HDWUnImpCtl; 4EHSS2Single Shift TwoDWPutchr; F9HDWUnImpCtl; 4FHSS3Single Shift Three	٠DW	PutChr			
DWPutChr; F5HDWUnImpCtl; 4BHPLDPartial Line DownDWPutChr; F6HDWUnImpCtl; 4CHPLUPartial Line UpDWPutChr; F7HDWUnImpCtl; 4DHRIReverse IndexDWPutChr; F8HDWUnImpCtl; 4EHSS2Single Shift TwoDWPutChr; F9HDWUnImpCtl; 4FHSS3Single Shift Three	DW	PutChr	; F3H		
DWPutChr; F6HDWUnImpCtl; 4CHPLUPartial Line UpDWPutChr; F7HDWUnImpCtl; 4DHRIReverse IndexDWPutChr; F8HDWUnImpCtl; 4EHSS2Single Shift TwoDWPutChr; F9HDWUnImpCtl; 4FHSS3Single Shift Three	DW	PutChr	; F4H		
DWPutChr; F7HDWUnImpCtl; 4DHRIReverse IndexDWPutChr; F8HDWUnImpCtl; 4EHSS2Single Shift TwoDWPutChr; F9HDWUnImpCtl; 4FHSS3Single Shift Three	DW	PutChr	•		
DW PutChr ; F8H DW PutChr ; 4EH DW PutChr ; F9H DW UnImpCtl ; 4FH SS3 Single Shift Three	DW	PutChr			
DW PutChr ; F9H DW UnImpCtl ; 4FH SS3 Single Shift Three	DW	PutChr		2	
	DW	PutChr			
7 8	. D₩	PutChr	; F9H	-	DW UnImpCtl ; 4FH SS3 Single Shift Three
7 1 8					
				7	8

.

DW	UnImpCtl	; 50H DCS		DW UnImpCtl	; 7BH	fut. std.
DW	UnImpCtl	;51H PU1	Private Use One	DW UnImpCtl	; 7CH	fut. std.
DW	UnImpCtl	; 52H, PU2		DW UnImpCtl	; 7DH	fut. std.
DW	UnImpCtl	; 53H STS		DW UnImpCtl	; 7EH	fut. std.
D₩	UnImpCtl .	; 54H CCH	Cancel Character			
DW	UnImpCtl	;55H MW	Message Waiting	;++++++++++++++++++++++++++++++++++++++	*****	*******
DW	UnImpCtl	; 56H SPA	Start of Protected Area	SKIP		
DW	UnImpCtl	; 57H EPA	End of Protected Area	;++++++++++++++++++++++++++++++++++++++	******	***************************************
DW	UnImpCtl	; 58H	fut. std.			•
DW	UnImpCtl	; 59H	fut. std.	X3_64DirSeqTbl:		; Non-intermediate control sequences
- DW	UnImpCtl	; 5AH	fut. std.	*		-
DW	CtlSeqIntro	; 5BH CSI	Control Sequence Introducer	DW UnImpCtl	; 40H ICH	Insert Character
DW	UnImpCtl	; 5CH ST	String Terminator	DW CursorUp	; 41H CUU	Cursor Up
DW	UnImpCtl	; 5DH OSC	Operating System Command	DW CursorDown	; 42H CUD	Cursor Down
DW	UnImpCtl	; 5EH PM	Privacy Message	DW CursorForward	; 43H CUF	Cursor Forward
₽₩	UnImpCtl	; 5FH APC	Application Program Command	DW CursorBackward	; 44H CUB	Cursor Backward
DW	UnImpCtl	; 60H DMI	Disable Manual Input	DW UnImpCtl	; 45H CNL	Cursor Next Line
DW	UnImpCtl	; 61H INT	Interrupt	DW UnImpCtl	; 46H CPL	Cursor Preceding Line
DW	UnImpCtl	; 62H EMI	Enable Manual Input	DW UnImpCtl	; 47H CHA	Cursor Horizontal Absolute
₽₩	ResetInitState	; 63H RIS	Reset to Initial State	DW CursorPosition	; 48H CUP	Cursor Position
DW	UnImpCtl	; 64H	fut. std.	DW UnImpCtl	; 49H CHT	Cursor Horizontal Tabulation
DW	UnImpCtl	; 65H	fut. std.	DW EraseInDisplay	; 4AH ED	Erase in Display
DW	UnImpCtl	; 66H	fut. std.	DW EraseInLine	; 4BH EL	Erase in Line
DM	UnImpCtl	; 67H	fut. std.	DW InsertLine	; 4CH IL	Insert Line
DW	UnImpCtl	; 68H	fut. std.	DW DeleteLine	; 4DH DL	Delete Line
DW	UnImpCtl	; 69H	fut. std.	DW UnImpCtl	; 4EH EF	Erase in Field
DW	UnImpCtl	; 6AH	fut. std.	DW UnImpCtl	; 4FH ÉA	Erase in Area
DW	UnImpCtl	; 6BH	fut. std.	DW UnImpCtl	; 50H DCH	Delete Character
DW	UnImpCtl	; 6CH	fut. std.	DW UnImpCtl	; 51H SEM	Select Editing Extend Mode
DW	UnImpCtl	; 6DH	fut. std.	DW UnImpCtl	; 52H CPR	Cursor Position Report
DW	UnImpCtl	; 6EH	fut. std.	DW ScrollUp	; 53H SU	Scroll Up
DW	UnImpCtl	; 6FH	fut. std.	DW ScrollDown	; 54H SD	Scroll Down
DW	UnImpCtl	; 70H	fut. std.	DW UnImpCtl	; 55H NP	Next Page
DW	UnImpCtl	; 71H	fut. std.	DW UnImpCtl	; 56H PP	Preceding Page
DW	UnImpCtl	; 72H	fut. std.	DW UnImpCtl	; 57Ĥ CTC	Cursor Tabulation Control
DW	UnImpCtl	; 73H	fut. std.	DW UnImpCtl	; 58H ECH	Erase Character
DW	UnImpCtl	; 74H	fut. std.	DW UnImpCtl	; 59H CVT	Cursor Vertical Tabulation
DW	UnImpCtl	; 75H	fut. std.	DW UnImpCtl	; 5AH CBT	Cursor Backward Tabulation
DW	UnImpCtl	; 76H	fut. std.	DW UnImpCtl	; 5BH	fut. std.
DW	UnImpCtl	; 77H	fut. std.	DW UnImpCtl	; 5CH	fut. std.
Ď₩	UnImpCtl	; 78H	fut. std.	DW UnImpCtl	; 5DH	fut. std.
DŴ	UnImpCtl	79H	fut. std.	DW UnImpCtl	; 5EH	fut. std.
DW	UnImpCtl	; 7AH	fut. std.	DW UnImpCtl	; 5FH	fut. std.
24	0		9			10
						······

DW	UnImpCtl	;	60H	HPA	Horizontal Position Absolute
DW	UnImpCtl	;	61H	HPR	Horizontal Position Relative
DW	UnImpCtl	;	62H	REP	Repeat
DW	UnImpCtl	;	63H	DA	Device Attributes
DW	UnImpCtl	;	64H	VPA	Vertical Position Absolute
DW	UnImpCtl	;	65H	VPR	Vertical Position Relative
DW	UnImpCtl	;	66H	HVP	Horizontal and Vertical Position
DW	UnImpCtl	;	67H	TBC	Tabulation Clear
DW (SetMode	;	68H	SM	Set Mode
DW ·	UnImpCtl ·	;	69H	MC	Media Copy
DW	UnImpCtl	;	6AH		fut. std.
DW	UnImpCtl	;	6BH		fut. std.
DW	ResetMode	;	6CH	RM	Reset Mode
DW	SelGrfRendition	;	6DH	SGR	Select Graphic Rendition
DW	UnImpCtl	;	6EH	DSR	Device Status Report
DW	UnImpCtl	;	6FH	DAQ	Define Area Qualification
DW	SelActiveDisp	;	70H	AmSAD	Select Active Display
DW	SelMessageVis	;	71H ·	AmSMV	Select Message Visibility
DW	SelWindowVis	;	72H	AmSWV	Select Window Visibility
DW.	UnImpCtl	;	73H		priv. use
DW	SmoothScrlRate	;	74H	Amssr	Smooth Scroll Rate
DW	CharBlinkRate	;	75H	AmCBR	Character Blink Rate
DW	SelCursorAppear	;	76H	AmSCA	Select Cursor Appearance
DW	UnImpCtl	i	77H	. •	priv. use
DW 🕓	UnImpCtl	;	78H		priv. use
DW	UnImpCtl	;	79H 🗋		priv. use
D₩	UnImpCtl	;	7AH		priv. use
DW	UnImpCtl	;	7BH		priv. use
DW	UnImpCtl	;	7сн		priv. use
DW	UnImpCtl	;	7DH	\sim	priv. use
DW	LoadFontCell	;	7EH	AmLFC	Load Font Cell

; end of C_Tables

11

++++++

	· .	-					
"8051"	and the second se	· · · ·	GLB	SelActiveDisp	; Select Active Display		
TITL	E " CALEB 0.00 Contro	Routines"	GLB	SelCursorAppear	; Select Cursor Appearance		
;++++++	• • • • • • • • • • • • • • • • • • • •	******	GLB ·	SmoothScrlRate	; Smooth Scroll Rate		
			GLB	SelWindowVis	; Select Window Visibility		
; C_Worl	¢	CALEB 0.00	GLB	SelMessageVis	; Select Message Visibility		
;				4			
;	Copyright 1985 Advanced Mic	o Devices, Inc.	;		•••••		
;			EXT	Reset	; in C_Init		
;			EXT	EraActEnd,EraBgnAct,Chg	gBlnkSpd,SwpVar,ChgCsrSiz,ChgCsrTyp		
; This	file contains all of the cont	ol routines supported by CALEB. Both	EXT	EXT HidCsr,NewCsr,PlcCsr,WrAm8052Reg,BldTrmRcb			
; ANSI s	standard and AMD private conti	ols are included.	EXT	EXT FrcEraRow, EraRow, DelRow_MovDn, InsRow_MovDn, DelRow_MovUp			
			EXT	EXT InsRow_MovUp, ScrlUpNewRow, ScrlUpDsp, ScrlDnDsp, ScrlRtDsp, ScrlLtDsp			
NAME	"Control Routines"		EXT	DlyTilEndFrm,HidWnd,Sh	Wind		
PROG	.*		EXT	ShwCsr,SetCelWid,WrFntC	Cel,SetWndPos		
;++++++	******	******	;++++++	******	• • • • • • • • • • • • • • • • • • • •		
; ANSI S	Standard Control Routines		SKIP		. •		
			INCL	UDE C_MemMap			
GLB	Backspace	; Backspace		<u></u>			
GLB	CarriageReturn	; Carriage Return	SKIP				
GLB	NewLine	; New Line	;++++++++++++++++++++++++++++++++++++++				
GLB	• • • • • • • • • • • • • • • • • • • •		Backspa	ce:	· · · ·		
GLB	CursorBackward	; Cursor Backward	;	• • • • • • • • • • • • • • • • • • • •			
GLB	CursorDown	; Cursor Down			t one position on the screen. Backspace does		
GLB	CursorForward	; Cursor Forward	; not s	upport auto wrap therefor	e the active position can be moved left only		
GLB	CursorPosition	; Cursor Position	; until	it reaches the first men	mory location of the active row.		
GLB	CursorUp	; Cursor Up	;		•		
GLB	DeleteLine	; Delete Line	; inp	none			
GLB	EraseInDisplay	; Erase in Display	; out	ActCol	updated		
GLB	EraseInLine	; Erase in Line	; bad	Α			
GLB	InsertLine	; Insert Line	;	•••••••			
GLB	ResetMode	; Reset Mode					
GLB	ScrollDown	; Scroll Down	MOV	A,ActCol	; Get the current active col		
GLB	SelGrfRendition	; Select Graphic Rendition	JZ	BS1	; decrement its value and		
GLB	ScrollLeft	; Scroll Left	DEC	ActCol	; test for 0, if 0 do nothing		
GLB	SetMode	; Set Mode	BS1:		; else decrement ActCol		
GLB	ScrollRight	; Scroll Right		L PlcCsr			
GLB	ScrollUp	; Scroll Up	RET				
; AMD Pr	rivate Control Routines	: · · ·					
GLB	CharBlinkRate	; Character Blink Rate	1 .				
GLB	LoadFontCell	; Load Font Cell	· .		<i>,</i>		
ų D		, Loud Folic Berr			2		

Carriage	Return:		ADD	A,RcbOff			•
	*		MOV	RO,A			
; Force	es a movement of the active po	sition to the first location on the	MOVX	A, aRO			; Acc now has next row page ptr
•	ent row.		NL3:				
			MOV	CurRow, A		•	; Update CurRow and cursor pos
; Inp	ActCol		LCALL	. PlcCsr			
; Out	ActCol	loaded to 0	NL4:				
; bad	none		RET		· *		; and leave
•			;++++++	+++++++++++++++++++++++++++++++++++++++	******	*****	**********
MOV	ActCol.#00H	.*	ResetIni	itState:			· .
LCALL	PlcCsr	-	;				
RET			; Blanks	the Am805	2 (Mode Regis	ter 1VB=1) w	ithout disabling it and waits
							to the power-up procedure.
******	+++++++++++++++++++++++++++++++++++++++	******	; inp	none			••••
NewLine:			; out	none			
:			; bad	A,R0,R1,R	2,R3,		
; Moves	the active position to move	down one row. If the current row is the	;				•
-	•	scroll of the screen is done.	+				
;	· · ·	· · ·	LCAĽL	. DlyTilEnd	Frm		; Wait until near end of frame
; Inp	CurRow		MOV	R1,#ModRe	g1Ind		; In Mode Register 1
;	BtmRow		MOV	R2,#OCCH			; set normal bits plus VB
; Out	ActRow	incremented to next row page	MOV	R3,#001H			; and leave Am8052 enabled
;	BtmRow	changed if a scroll has occurred	LCALL	WrAm8052R	eg		
; bad	A,R0,P2		MOV	RO,#4			; Wait for approximately
;			CLR	A	1		; two milliseconds
			RIS1:				
JB	MsgActFlg,NL4	; Newline has no action in msg	DJNZ	ACC,RIS1			· · · · · ·
MOV	ActCol,#0	; In all cases ActCol goes to O	DJNZ	RO,RIS1			
MOV	A, CurRow	; If we are not at the end of the	LJMP	Reset			; Go do power-up procedure
CJNE	A, EndRow, NL1	; linked list just move to					
		; next row	;++++++	****	********	*****	**********
MOV	CurRow,ExtRow	; else make the extra row our	CursorBa	ckward:		-	
LCALL	ScrlUpNewRow	; current row and scroll	;				•••••••••••
RET		-	; Moves	the active	e position ba	ckward on the s	screen the indicated number
NL1:		· · -	; of po	sitions. I	f no count is	suppplied the	n one position is moved. Also
INC	ActRow	; Inc ActRow and test which row	; if th	e amount m	oved is beyon	d 0 then movem	ent stops at 0.
CJNE	A,BtmRow,NL2	; next row pointer to use	;				
MOV	A,RemRow	; if bottom of screen use RemRow	; Input	s: PrmCn	t		
SJMP	NL3		;	PrmBut	f		
NL2:			÷;	ActCo	L		
MOV	P2,CurRow	; else use next row in list	; Outpu	ts: ActCo	L	alter	ed by the appropriate amount
MOV	A,#RCB_RowPag	3	; bad	A			
	· · · · · · · · · · · · · · · · · · ·	3				4	

10	PrmBadFlg,CBW2	; If a bad parameter buffer is present	, bad	A,R2,R3	
JB	Prindaurig, Cow2	; get with an error return		A, KE, KO	
MOV	A, PrmCnt	; Test if no parameters	JB	PrmBadFlg,CD6	; If a bad parameter buffer is indicate
JNZ	CBW 00	; if none then the default is move			; error return
	·	; one…coloumn left	MOV	A,PrmCnt	; Test for zero parameters indicating
CBW 99:			JNZ	CD1	; a default value of 1
MOV	A,#1		CD0:		·
MOV	PrmBuf,A		MOV	PrmBuf,#1	
SJMP	CBW_01		SJMP	CD2	
CBW_00:			CD1:	-	
DEC	A	; Then test for only one parameter	DEC	Α	; If more then 1 parameter this is an
JNŻ	CBW2	; any more parameters is considered	JNZ	CD6	; error return
		; an error return	MOV	A,PrmBuf	
MOV	A,PrmBuf	•	JZ	CDO	,
JZ	CBW_99		CD2:		
CBW_01:			JNB	WndActFlg,CD3	
CLR	C	; We must subtract the requested	MOV	A,#13	; If window is active limit of
XCH	A,ActCol	; amount from ActCol and then test	SJMP	CD4	; movement is 14
SUBB	A,ActCol	; that we have not moved the	CD3:		
JNC	CBW1	; cursor below 0	MOV	A,#29	; If background is active limit
MOV	A,#00H	; If so make ActCol O	ani.		; of movement is 30
CBW1:			CD4:	C	
MOV	ActCol,A	; Otherwise restore adjusted ActCol	CLR SUBB	L A,ActRow	
SJMP	CBW3		MOV	R2,A	· · · ·
CBW2:	A #001	: On an error return remove all traces	SUBB	A,PrmBuf	
MOV	A,#OOH	; of this control	JC	CD5	
MOV	CtlPtrHi,A		MOV	R2,PrmBuf	
MOV CBW3:	CtlPtrLo,A	· · · · · · · · · · · · · · · · · · ·	CD5:	KE ji i mout	
	PlcCsr	; Set new cursor position and zone	MOV	A,ActRow	
RET			ADD	A,R2	
			MOV	R2, A	
•+++++++	*****	+++++++++++++++++++++++++++++++++++++++	MOV	R3,ActCol	; Set input values for NewCsr
CursorDo			LCALL	NewCsr	; Setup new cursor variables
			SJMP	CD7	; (CurRow,ActRow,ActCol)
: Moves	the active position down o	n the screen the indicated number			; and place cursor
		d then one row is moved. Also	CD6:		
		e bottom row then movement stops.	MOV	A,#00H	; On error remove all traces
;	• •		MOV	CtlPtrHi,A	; of control
; Input	s: PrmCnt		MOV	CtlPtrLo,A	
;	PrmBuf		CD7:		,
;	ActRow		RET		
. Outpu	Its: ActRow	altered by the appropriate amount	1		6

1

	· ·		
CursorFo	rward:		SJMP CFW7 ; and we're done
;			CFW6:
•		forward on the screen the indicated number	MOV A,#00H ; If an error is discovered
; of po	sitions. If no count	is suppplied then one position is moved. Also	MOV CtlPtrHi,A ; remove all traces of this
; if th	e amount moved is bey	ond the last column then movement stops.	MOV CtlPtrLo,A ; control
;			CFW7:
; Input	s: PrmCnt		LCALL PlcCsr ; Relocate our cursor before we
;	PrmBuf		RET ; leave
;	ActCol		
; Outpu	ts: ActCol	altered by the appropriate amount	;++++++++++++++++++++++++++++++++++++++
; bad	A,R3		CursorPosition:
;			;
			; Moves the active position to the position on the screen as specified
JB	PrmBadFlg,CFW6	; Indicates a bad parameter buffer	; If no valus are supplied then the active position is moved to the home
		; error return	; position. Also if either of the parameters are lacking hte the value
MOV	A,PrmCnt		; of 0 is defaulted to.
JNZ	CFW1		; · · · · · · · · · · · · · · · · · · ·
CFW0:	0		; Inputs: PrmCnt
MOV	PrmBuf,#1	; No parameters indicate a	; PrmBuf
SJMP	CFW2	; movement of 1	; ActCol
CFW1:	1		; ActRow
DEC	A	; If more than 1 parameter	; Outputs: ActCol altered by the appropriate amount
JNZ	CFW6	; error return	; ActRow
MOV	A,PrmBuf		; bad A,R2,R3,R4
JZ	CFWO		<i>i</i>
CFW2:	1.		
JNB	WndActFlg,CFW3	; If window is currently active	JB PrmBadFlg,CP9 ; Indicates a bad param buffer
MOV	a,#39	; limit is 40 character pos.	; error return
SJMP	CFW4		CLR A ; Establish default values
CFW3:			MOV R2,A
MOV	A,#127	; Else if either Bgd. or Msg	MOV R3,A
CFW4:		; is active limit is 128	MOV A, PrmCnt ; Determine default case
CLR	C		JZ CP8 ; default if jump taken •
SUBB	A,ActCol	; The maximum amount we may move	; Set buffer pointer for next prm
MOV	R3,A	; is Limit-ActCol = MAx	DEC A ; Test if first param is default
SUBB	A,PrmBuf	; To determine whether to use Max	JZ CP4 ; jump if true
JC	CFW5	; or requested is Max-Req, if	CP1:
	e	; Max > Req then move Req	MOV A, PrmCnt ; Last test for only 2 parameters
MOV	R3,PrmBuf		CJNE A,#02H,CP9 ; error if jump taken
CFW5:			MOV A, PrmBuf+1
MOV	A,R3	; else move Max	JZ, CP91
ADD	A,ActCol	; Add our relative movement to	DEC A
MOV	ActCol,A	7 our current position	8

CP91:			MOV CtlPtrLo,A	; control
MOV	R3,A	~	CP10:	
JB	WndActFlg,CP2	; Limit for window is 40 cols.	RET	·
MOV	A,#127	; Limit for bgd and msg is	· · · · ·	
SJMP	CP3	; 128 columns	<u>-</u> ++++++++++++++++++++++++++++++++++++	******
CP2:		,	CursorUp:	
MOV	A,#39	· · · ·	:	
CP3:		×	•	n the screen the indicated number
CLR	C		; of rows. If no count is supppl	
MOV	R4.A	; Decide if maximum value or		the top row then movement stops.
SUBB	A,R3		; If the amount moved is beyond	the top row then movement stops.
JNC	CP4	; requested value is used		
		; for the new cursor column	; Inputs: PrmCnt	
MOV	A,R4		; PrmBuf	
MOV	R3,A		; ActRow	
-CP4:			; Outputs: ActRow	altered by the appropriate amount
MOV	A,PrmBuf	; Calculate new row position	; bad A,R2,R3	
JZ	CP92		;	•••••••••••••••••••••••••••••••••••••••
DEC,	A			
CP92:	· · · · ·		JB PrmBadFlg,CU4	; Indicates bad param buffer
MOV	R2,A			; error return
JB	WndActFlg,CP5	; Limit for Window is 15 rows	MOV A, PrmCnt	
JB	MsgActFlg,CP6	; Limit for Message is 1 row	JNZ CU1	; If not zero test if more then 1 para
MOV	A,#29	; Limit for Background is 30 rows	CUO:	
SJMP	CP7	-	MOV PrmBuf,#1	; Default (no Parameters)
CP5:			SJMP CU2	; Move cursor up 1 row
MOV	A,#13		CU1:	,
SJMP	CP7		DEC A	
CP6:			JNZ CU4	; If not zero too many parameters error
MOV	A,#0		MOV A, PrmBuf	, IT not zero too many parameters error
CP7:			JZ CUO	
CLR 3		-	CU2:	
MOV	R4,A	· Decide if maximum value		. Include that manual it is a second
	-	; Decide if maximum value or	MOV A,ActRow [©] CLR C	; Insure that requested cursor
JNC	CP8	; requested value is used		
		; for the new cursor row	SUBB A, PrmBuf	; movement doesn't move cusor
MOV	A,R4		JNC CU3	; below 0
MOV	R2,A		CLR A	; Absolute minimum cursor vert.
CP8:			CU3:	; position
	NewCsr	; Establish new cursor variables	MOV R2,A	; Set new cursor vert. position
	CP10	; and we're finished	MOV R3,ActCol	; Maintain current horz. position
CP9:		4.5	LCALL NewCsr	; Establish new cursor variables
CLR	Α	; If an error has been detected	SJMP CU5	
MOV	CtlPtrHi,A	; remove all traces of this	4	
		· · · · ·		
	9	· · · · ·		10

		•	
CU4:		DL4:	
CLR	A ; If an error occurs remove	MOV	A,#30
MOV	CtlPtrHi,A ; all traces of this control	DL5:	
MOV	CtlPtrLo,A	CLR	C C
CU5:		SUBB	
RET		MOV	•
KET		SUBB	•
	***************************************	JC	DL6
, DeleteLi	· · · · ·	MOV	•
		DL6:	
	s the number of rows specified by the single allowed parameter. The	-	LL DelRow MovUp
	al Editing Mode (VEM) determines whether blank rows are shifted into	1	Z R2,DL6
	ottom or the top of the display. If more rows are specified than can	RET	•
; the bo	eted then the maximum amount is deleted. After ensuring parameter	DL7:	
	ty this routine waits for vertical smooth scrolling to finish before	CLR	
	ning its work. This control is not allowed when the message display	MOV	•
; is act		INC	
; 15 , 40 ,		MOV	
; ; inp	none	SUBB	
; mp ; out	Display dependent variables may change	JC	DL8
; bad	A,R2	MOV	
, Dau	n,nç	DL8:	a second
,			LL DelRow MovDn
JB	MsgActFlg,DL9	1	Z R2,DL8
JB	PrmBadFlg,DL9	RET	-
MOV	A, PrmCnt	DL9:	
JNZ	DL2	CLR	A
DL1:		MOV	
MOV	PrmBuf,#1	MOV	-
SJMP	DL3	RET	•
DL2:			
DEC	A	:++++++	************
JNZ	DL9	EraseIn	nDisplay:
MOV	A,PrmBuf	1	
JZ	DL1	; Deper	ending on the parameter sent this control erases from the top of the
DL3:		; disp	play to the active postion, the active postion to the bottom of the
JB	VrtScrlFlg,\$; disp	pplay, or the entire display.
JB	VEMBit,DL7	;	
JNB	WndActFlg,DL4	; inp	PrmCnt the count of parameters
MOV	A,#14		PrmBuf buffer containing parameters
SJMP	DL5	;	
		; out	none
		; bad	A,R0,R1,R5,P2
	11		12

				. /	
JB	PrmBadFlg,EID17	1.00	; Indicates a bad param buffer	EID7:	; linked list
			; error return	CJNE A,CurRow,EID8	; If not at top get erase first
JB	PrmMaxFlg,EID17		; Indicates too many parameters	• •	; first row
`)			; error return	LCALL EraBgnAct	; Finally erase current row to
MOV	R1,#PrmBuf		; parameter buffer	SJMP EID16a	; active pos. and get next prm
MOV	A,PrmCnt		; Prepare for progression thru	EID8:	
JNZ	EIDO		·	MOV R5,A	; Preserve erased page ptr
MOV	ar1,A			LCALL FrcEraRow	; erase this row
INC	A			MOV A,R5	
EIDO:				CJNE A, BtmRow, EID9	; Test for bottom of display
MOV	R2,A		•	MOV A, RemRow	; if true, next row is RemRow
EID1:				SJMP EID7	
CJNE	aR1,#00H,EID6		; If O (default) then erase from	EID9:	
			; active pos to last position	MOV P2,A	; Otherwise get next row in list
			; in display	MOV A,RcbOff	
. LCALL	EraActEnd	-	; First erasethe remainder of	ADD A,#RCB RowPag	·
MOV	A, CurRow		; this row and get pointer	MOV RO,A	
EID2:				MOVX A, aro	•
CJNE	A, EndRow, EID3		; If ptr is last row quit	SJMP EID7	; Proceed to erase it
LJMP	EID16a			EID11:	• • • • • •
EID3:	÷*.	•		CJNE @R1,#02H,EID16	; If 2 then erase from top to
	A,BtmRow,EID4		; If ptr is last row in visible		: bottom
		х.	; dsp start erasing rows below	MOV A,BgnRow	; Start at the beginning
MOV	A,RemRow			EID12:	
SJMP	EID5			MOV R5,A	
EID4:				LCALL FrcEraRow	; Erase this row then proceed
MOV	P2,A		; Otherwise get next row ptr to	MOV A,R5	; to the next appropriate
MOV	A,RcbOff		: erase	CJNE A, EndRow, EID13	; Continue til last row is done
ADD	A, #RCB_RowPag			SJMP EID16a	; then proceed with next param
MOV	RO,A			EID13:	· · · · · · · · · · · · · · · · · · ·
	A, aRO			CJNE Â, BtmRow, EID14	; When we reach the bottom of the
EID5:	, , , .				; dsp start with RemRow and
MOV	R5,A	۰,	; Save row pointer	MOV A, RemRow	; continue
	FrcEraRow		; Erase row	SJMP EID12	,
MOV	A,R5		; Restore pointer	EID14:	
~	EID2	•	; Prepare for next row	MOV P2,A	; Otherwise just continue with
EID6:			, topare for next for	MOV A,RcbOff	: the next row
	@R1,#01H,EID11		; If 1 then erase from beginning	ADD A,#RCB RowPag	, the next row
CONE	WK1/#UTILEIUTI		; of display thru active pos	MOV RO,A	
MOV			; Start at the beginning of the		
· MON	A,BgnRow		, start at the beginning of the	MOVX A, ORO	
		<i>,</i>		SJMP EID12	

13

D-41

14

.

EID16a: ICALL FraActEnd : If 0 (default) then erase from MOV A, ExtRow SJMP FIL4 active pos to end of row LCALL FrcEraRow FID16: done with this parameter EIL2: INC R1 ; Point to next parameter CJNE @R1.#01H.EIL3 : If 1 then erase from beginning DJNZ R2,EID1 ; If more parameters proceed : of row until the active pos LCALL PlcCsr ; else return LCALL EraBgnAct RET SJMP EIL4 EID17: EIL3: CLR A CJNE @R1,#02H,EIL4 ; If 2 then erase the whole line MOV CtlPtrHi,A MOV A, CurRow CtlPtrLo,A MOV LCALL FrcEraRow EID18: EIL4: RFT INC R1 : Update our pointer into PrmBuf DJNZ R2,EIL1 and get all the parameters SJMP EIL6 EraseInLine: E11.5: CLR A : If an error was detected remove : Despending on the parameter sent this control erases from the beginning MOV CtlPtrHi.A all traces of this control : of the row to the active position, the active position to the end of MOV CtlPtrLo,A the row, or the entire row. EIL6: RET inp PrmCnt the count of parameters Prmbuf buffer containing control params none InsertLine: out A.R1.R2 bad : Inserts the number of rows specified by the single allowed parameter. The ; Vertical Editing Mode (VEM) determines whether blank rows are shifted into PrmBadFlg.EIL5 ; Indicates a bad param buffer ; the bottom or the top of the display. If more rows are specified than can JB error return ; be inserted then the maximum amount is inserted. After ensuring parameter JB PrmMaxFlg,EIL5 ; Indicates too many parameters ; validity this routine waits for vertical smooth scrolling to finish before error return ; beginning its work. This control is not allowed when the message display ; R1.#PrmBuf ; Point to first parameter value MOV : is active. A, PrmCnt MOV EILO JNZ : inp PrmCnt parameter count aR1.A and function to 0 ' MOV PrmBuf buffer containing parameter(s) INC Α : If default, set count to 1 ; out none EILO: ; bad A,R2 MOV R2.A ; Test for each of the allowed params EIL1: CJNE @R1,#00H,EIL2 ; Each in turn 15 16

Å

42

		• * *		
JB	MsgActFlg,IL9	; Insert line is not functional	IL8:	
		; in message window	LCALL InsRow_MovUp	; Insert count rows
JB	PrmBadFlg,IL9	; Bad parameter buffer	DJNZ R2,IL8	
MOV	A,PrmCnt	; Test for default parameter	RET	
JNZ	IL2	; jump if not default .	119:	
IL1:			CLR A	; If an error was indicated
MOV	PrmBuf,#1	; Else setup variables for	MOV CtlPtrHi,A	; remove all traces of this
SJMP	IL3	; default	MOV CtlPtrLo,A	; controll
IL2:			RET	·
DEC	A	; Test for only one parameter		
JNZ	IL9	; if not zero too many prms	**********	
MOV	A, PrmBuf	; 0 is handled as a prm of 1	ResetMode:	
JZ	IL1	, · · · · · · · · · · · · · · · · · · ·	·····	
IL3:		<i>,</i>	•	selective parameters to their initial
JB	VrtScrlFlg,\$; If a scroll is in progress	; states.	······
		; Wait til finished to cont.		
JB	VEMBit,IL7	; Decide which way to move rows	; Parameters	Meaning
JNB	WndActFlg,IL4	; Bgd is active if taken	,	
MOV	A,#14	; Limit of insert in window	: 7	VEM (insert/delete above active row) .
SJMP	IL5	: is fourteen	; ?3	AMDDWM (compressed)
IL4:		, is four teen	: ?4	AMDSCM (smooth scrolling)
MOV	A,#30	; Limit for background is thirty	: ?5	AMDSPM (reversed screen)
IL5:	A,#30	; child for background is thirty	, · · · · ·	And Strift (Tever Seu Scheen)
CLR	C	; Maximum amount able to move	inn Drafint	count of parameters sent
	A,ActRow	; Max-Limit-Current	; inp PrmCnt ; PrmBuf	buffer containing parameters
	R2,A	; Preserve maximum		burrer concarring parameters
MOV	ĸ∠,A A,PrmBuf	; Preserve maximum	; out none	
SUBB	IL6	. If taken mays mayimum	; bad A,R0,R1,R2,R3,R6,DPTR	
JC		; If taken move maximum	· ; · · · · · · · · · · · · · · · · · ·	
MOV	R2,PrmBuf	; else move requested		. Indicator a had name buffer
IL6:	To a Davis Max Da		JB PrmBadFlg,RSTMD7	; Indicates a bad param buffer
	InsRow_MovDn	; Insert rows		; error return
	R2,1L6	; Count times	JB PrmMaxFlg,RSTMD7	; Indicates too many parameters
RET				; error return
IL7:			MOV A,PrmCnt	
CLR	C		JZ RSTMD8	
MOV	A,ActRow	; With VEM bit set we just check	MOV R6,A	
INC	A	; how far it is to the top	MOV R0,#PrmBuf	
MOV	R2,A	; and use the smaller value	RSTMD1:	
SUBB	A,PrmBuf		MOV A,PrmPvt	
JC	IL8		JZ RSTMD5	
MOV	R2,PrmBuf			
			•	

	1	-					5
RSTMD2:			LCAL	L SetCelWid	1	4	
CJNE	aro,#03H,RSTMD3	; AMDDWM (normal mode)	моу	VisCol,#0	× .		
JNB	AMDDWMBit,RSTMD6			L SetWndPos			
	RMdSup		JB	MsgActFlg,RMd0	*		
SJMP	RSTMD6	۰. ۱	JB	WndActFlg,RMd0		•	- į
RSTMD3:		· · ·	MOV	A,BgnRow	·		
1	ar0,#04,rstmD4	; AMDSCM (jump scrolling)	SJMP	RMd1			. 1
CLR	AMDSCMBit	/ ····································	RMd0:				
SJMP	RSTMD6		MOV	DPTR,#BgdVarBuf+(BgnRow-CurAtr)			
RSTMD4:		-		A, adptr			
CJNE	aro,#05H,RSTMD6	; AMDSPM (normal screen)	RMd1:	Nyaot In j			
CLR	AMDSPMBit	y moore (normal corecity	MOV	DPH,A			
SJMP	RSTMD6		MOV	DPL,#BgdRCBO.AN.OFST+RCB_RowPag			
RSTMD5:	Kethbe		MOV	R1,#6			
1	aro,#07H,RSTMD6	; VEM (insert/delete below active	RMd2:	K17#0			
- CONL	· @K0;#0111;K011100	; row)		A, adptr			
CLR	VEMBit	, 100	MOV	DPH,A		•	
RSTMD6:	TENDIC	· · ·	-	R1,RMd2			
INC	RO		MOV	DPTR,#BgdVarBuf+(TopRow-CurAtr)			
DJNZ	R6,RSTMD1	· .	CLR	EX0			
SJMP	RSTMD		MOVX				
RSTMD7:	KSTRDO		MOVA	DPTR,#BgdMDB0+MDB_RowPag	•		
1 · · ·	•	; If an error is indicated	MOV	_			
CLR MOV	A CtlPtrHi,A	; remove all traces of	MOVA	•			
MOV	CtlPtrLo,A	·	MOV	DPTR,#BgdMDB1+MDB_RowPag @DPTR,A		· · · · ·	
RSTMD8:	CLIPTIED,A	; this control	JB	MsgActFlg,RMd3			
RET		· -	JB	WndActFlg,RMd4		×	
	· .		MOV	TopRow, A			1
		<u> </u>	MOV	VisRow,#6			1.1
, RMdSup:			MOV	DspHgt,#24			+
Kildsup.	х	· · ·	RMd3:	bopinger#L4			
JB	VrtScrlFlg,\$		MOV	DspWid,#80			· ·
JB	HrzScrlFlg,\$		RMd4:	bohn at noo			
MOV	HrzFrmSet,RO		MOV	DPTR,#BgdVarBuf+(VisCol-CurAtr)			
MOV	HrzPxLShf,R6		CLR	A			
1	DlyTilEndFrm		MOVX				1.
MOV	R1,#ModReg1Ind		INC	DPL		а. — — — — — — — — — — — — — — — — — — —	
MOV	R2,#0CCH		MOV	A,#6			
MOV	R3,#001H	•	MOVX	adptr.A			
	WrAm8052Reg		MOV	DPTR,#MsgVarBuf+(VisCol-CurAtr)		ŕ	
CLR	AMDDWMBit		CLR	A		•	1
MOV	A,#007H	۰. 		n			
		н			•		
1	19		· · · .	2 ()	· .	
1	1.5		1	20	-		1

MOVX	adptr, A	MOV DPTR,#MsgWDB+WDB_BgnRow
MOV	A,#034H	MOVX DOPTR,A
MOV	DPTR,#BgdMDBO+MDB_Tsic	INC DPL
MOVX	adptr,A	MOVX @DPTR,A
MOV	DPTR,#BgdMDB1+MDB_Tslc	SETB EXO
MOVX	adptr, A	JNB MsgActFlg,RMd11
MOV	DPTR,#NrmRRB+RRB_Tslc_NcsHi	MOV RowAdd, #24
MOVX	adptr,A	RMd11:
INC	DPL	MOV A,CsrSiz
MOV	A,#04DH	CJNE A, #09AH, RMd5
MÓVX	adptr,A	MOV CsrSiz,#OBCH
INC	DPL	SJMP RMd8
CLR	A	RMd5:
MOVX	adprr,A	CJNE A, #OAAH, RMd6
INC	DPL	MOV CsrSiz,#OCCH
MOV	A,#OODH	SJMP RMd8
MOVX	adptr,A	RMd6:
INC	DPL	CJNE A,#058H,RMd7
CLR	A	MOV CsrSiz,#O6AH
MOVX	adptr,A	SJMP RMd8
INC	DPL -	RMd7:
MOV	A,#08DH	MOV CsrSiz,#00DH
MÓVX	adptr,A	RMd8:
INC	DPL	LCALL ChgCsrSiz
INC	DPL	MOV R1,#ModReg1Ind
INC	DPL	MOV R2,#0C8H
MOV	A,#001H	MOV R3,#001H
MOVX	adptr,A	LCALL WrAm8052Reg
INC	DPL	LCALL PLCCsr
MOV	А,#086Н	MOV R0,HrzFrmSet
MOVX	adptr,A	MOV R6,HrzPxlShf
JNB	MsgVisFlg,RMd9	RET
MOV	A,#26	
SJMP	RMd10	;++++++++++++++++++++++++++++++++++++++
RMd9:		ScrollDown:
MOV	A,#24	· · · · · · · · · · · · · · · · · · ·
RMd10:		; Scrolls number of rows specified by the single allowed parameter.
MOV	DPTR,#TrmWDB+WDB_BgnRow	; If more rows are specified than can be scrolled then the maximum amount is
MOVX	adptr,A	; scrolled.
INC	DPL	1
MOVX	adptr,A	; inp PrmCnt parameter count
MOV	A,#24	; PrmBuf buffer containing parameter(s)

21

. 22

			· · · · · · · · · · · · · · · · · · ·		
; out	none			SelGrfRendition:	
;				;	
; bad	A,R2				tests this control changes the following
;		• • • • • • • • • • • • • •	•••••••	; character attributes depending or	the selective parameter(s) sent.
			. Indiantes a had seen buffer	;	
JB	PrmBadFlg,SD5		; Indicates a bad param buffer	; Parameters	meaning
ci p	Ć -		; error return		
CLR			Manager used as a second se	; 0	Steady, initial attributes
JB	MsgActFlg,SD6	1990 - A.	; Message window cannot scroll	; 1	Bold, hi intensity .
			; vertically	; 4	Underlined
MOV	A,PrmCnt			; 5	Blinking
JNZ	SD1			; 7	Negative image
MOV	PrmBuf,#1		; If count = 0 default to 1 row	; 9	Crossed out
SJMP	SD2			; 10	Primary Font
SD1:	r			; 11	Secondary Font
DEC	A		; If more then one parameter	; 22	Normal intensity
JNZ	SD5		; error return	; 24	Not underlined
SD2:				; 25	Steady (not blinking)
MOV	Á,PrmBuf	-	; Amount to scroll is the smaller of	of ; 27	Positive image
SUBB	A,VisRow		; requested rows Vs. VisRow	; 29	Not crossed out
JC	SD3			; ?91	Superscript alignment
MOV	A,VisRow	_	N	; ?92	Subscript alignment
JZ	SD6			; ?93	Normal alignment
SJMP	SD4			; any other parameter is ignored	
SD3:			·	:	
MOV	A,PrmBuf			; inp PrmCnt	number of parameters to work on
SD4:				: PrmBuf	buffer containing the parameter(s)
	ScrlDnDsp		; Scroll in progress	; out none	
	SD6		; and we're finished	; bad A,R1,R3	
SD5:	300				
			; On an error remove all traces		*
CLR	A				the start of the start was a start of the st
MOV	CtlPtrHi,A		; of this control	JNB PrmBadFlg,SGR01	; Indicates a bad param buffer
MOV	CtlPtrLo,A				; error return
SD6:			·	LJMP SGR16	
RET				SGR01:	A
				JNB PrmMaxFlg,SGR02	; Indicates too many parameters
					; error return
-				LJMP SGR16	-
				SGR02:	
-	1		·	MOV A, PrmCnt	•
· .				JNZ SGRXX	
4.		Υ		LJMP SGR16	· · ·
· · ·		`			
		23			24
5 - 5 - 5			·		

ν

					•
SGRXX:			SGR9:		
MOV	R3,A		CJNE	aR1,#09,SGR_09	; Crossed out
- MOV	R1,#PrmBuf		SETB	SundBit	
SGR1:			SJMP	SGR15	
MOV	A,PrmPvt	; Test if AMD private control	SGR_09:		
JZ	SGR4		CJNE	ar1,#10,SGR_010	; Primary font
CJNE	@R1,#91,SGR2	; Superscript alignment	CLR	FntMapFlg	
SETB	SpsBit		SJMP	SGR15	
CLR	SbsBit		SGR_010:		
SJMP	SGR15		CJNE	@R1,#11,SGR10	; Secondary font
SGR2:		•	SETB	FntMapFlg	
CJNE	aR1,#92,SGR3	; Subscript alignment	SJMP	SGR15	
SETB	SbsBit		SGR10:		·
CLR	SpsBit		CJNE	@R1,#22,SGR11	; Normal intensity
SJMP	SGR15	-	CLR	LitBit	•
SGR3:			. SJMP	SGR15	
CJŃE	aR1,#93,SGR4	; Normal alignment	SGR11:		
CLR	SpsBit	• • • • • • • • • • • • • • • • • • •	CJNE	@R1,#24,SGR12	; Not underlined
CLR	SbsBit		CLR	UndBit	
SJMP	SGR15	· · · · · · · · · · · · · · · · · · ·	SJMP	SGR15	
SGR4:			SGR12:		
CJNE	aR1,#00,SGR5	; Steady initial attribute	CJNE	ar1,#25,SGR13	; Steady (not blinking)
MOV	CurAtr,#00		CLR	BlnkBit	
SJMP	SGR15		SJMP	SGR15	
SGR5	-		SGR13:		
CJNE	aR1,#01,SGR6	; Bold	CJNE	@R1,#27,SGR14	; positive image
SETB	LitBit		CLR	RevBit	
SJMP	SGR15		SJMP	SGR15	· · · ·
SGR6:	х. · ·	·	SGR14:		
CJNE	@R1,#04,SGR7	; Underlined	,CJNE	@R1,#29,SGR15	; Not crossed out
SETB	UndBit		CLR	SundBit	
SJMP	SGR15		SGR15:		
SGR7:	1 m.		INC	R1	
CJNE	@R1,#05,SGR8	; Blinking	DJNZ	R3,SGR1	
SETB	BlnkBit		RET		
SJMP	SGR15		SGR16:		
SGR8:		پ س	CLR	A	; If an error was indicated
CJNE	ar1,#07,SGR9	; Negative image	MOV	CtlPtrHi,A	; remove all traces of
SETB	RevBit		MOV	CtlPtrLo,A	; this routine
SJMP	SGR15		RET		
1			1		

ScrollLe			SL5:		
;			MOV	A,R7	
		number of columns specified by the single	-	L ScrlLtDsp	· .
numer	ic parameter. An attempt to	scroll the rightmost column of the display	RET		
; leftw	ard beyond the rightmost co	lumn on the monitor leaves it at the right-	SL7:		
most	column.		CLR	A	; If error remove all traces of
;	1		MOV	CtlPtrHi,A	; control routine
; inp	PrmCnt	count of parameters	¹⁸ Mov	CtlPtrLo,A	
;	PrmBuf	buffer containing the parameters	SL8:	· · ·	
; out	none		RET		, ¹
bad /	A,R1,R2				
•	······		******	*****	********
,			, SeťMode	•	
JB	PrmBadFlg,SL7	; Indicates a bad param buffer		-	
		: error return	· Set		selective parameters to their alternate
JB	WndActFlg,SL8	; If Window Horz. scrolling is not	; stat	· · ·	
30	without (9,000	; allowed	, 3.40		
MOV	A: DamCat	, attowed	/ Pana	meters	Meaning
MOV	A,PrmCnt		-		_ nounting
JNZ	SL1	. 16	•		VEM (insert/delete above active row)
MOV	PrmBuf,#1	; If no parameters default to 1 column	; 7		VEM (Insert/delete above active row) AMDDWM (compressed)
SJMP	SL2		; ?3		•
SL1:			; ?4		AMDSCM (smooth scrolling)
DEC	A	; If more then one parameter error rtn	; ?5		AMDSPM (reversed screen)
JNZ	SL7		;		,
SL2:	and the second sec		; inp	PrmCnt	count of parameters sent
JNB	AMDDWMBit,SL3	; If compressed mode maximum number	;	PrmBuf	buffer containing parameters
		; of columns to be scrolled is 48	;		•
MOV	R2,#8	; Else columns = 8	; out	none	
SJMP	SL4		;		
SL3:		~	; bad	A,R0,R1,R2,R3,R6,DPTR	•
MOV	R2,#48		;		
SL4:			-		
CLR	c	. '	JB	PrmBadFlg,STMD7	; Indicates a bad param buffer
MOV	A,VisCol	; Number of columns available for			error return
XCH	A,R2	; scrolling = Maximum - VisCol	JB	PrmMaxFlg,STMD7	; Indicates too many parameters
SUBB	A,R2				; error return
JZ	SL8	·	MOV	A,PrmCnt	; If zero no action just return
	R7;A	; smaller of Available Vs. requested	JZ	STMD8	
MOV		, smarter of Avaitable vs. requested		•	; Establish loop count from PrmCnt
MOV	A,PrmBuf		MOV	R6,A	; Establish pointer for param
CLR	C		MOV	RO,#PrmBuf	
SUBB	A, R7		STMD1:		; comparisons
INC	SL5	· · · ·	MOV	A,PrmPvt	; Test if private selective
JNC MOV	R7,PrmBuf	· · · · · · · · · · · · · · · · · · ·	JZ	STMD5	; parameter

	<u> </u>		•			<u> </u>	
			`	· ·			
STMD2:			LCAL	L SetCelWid			,
CJNE	ar0,#03H,STMD3	; AMDDWM Compressed mode	MOV	VisCol,#O			
JB	AMDDWMBit,STMD6		LCALI	L SetWndPos		`	
LCALL	SMdSup		JB	. MsgActFlg,SMd1			•
SJMP	STMD6		JB	WndActFlg,SMd1			
STMD3:			MOV	R4,BgnRow			
CJNE	aR0,#04H,STMD4	; AMDSCM Smooth scrolling	MOV	R1,BtmRow			
SETB	AMDSCMBit		MOV	R2,RemRow			
SJMP	STMD6		MOV	R3,EndRow			
STMD4:			SJMP	SMd2	<i></i>		
CJNE	aro,#05H,STMD6	; AMDSPM reversed screen	SMd1:				
SETB	AMDSPMBit		MOV	DPTR,#BgdVarBuf+(BgnRow-CurAtr)			
SJMP	STMD6	•	CLR	EXO	1		
STMD5:			MOVX	•			
CJNE	aro,#07H,STMD6	; VEM mode	MOV	R4,A			
SETB	VEMBit		INC	DPL	<i></i>		
STMD6:			INC	DPL			
INC	RO		MOVX	•			
DJNZ	R6,STMD1		INC	DPL			
SJMP	STMD8		MOV	R1,A			
STMD7:			MOVX	•			
CLR		; If an error is indicated	INC	DPL		· .	
MOV	CtlPtrHi,A	; remove all traces of	MOV	R2,A			
MOV	CtlPtrLo,A	; this control	MOVX	-			
STMD8:			MOV	R3,A	· .		
RET			SMd2:	224 24			
	X		MOV	DPH,R1			
;			MOV	DPL,#BgdRCB0.AN.OFST+RCB_RowPag			
SMdSup:	*) , , , , , , , , , , , , , , , , , ,		MOV	A,R2			
smusup:			MOVX				
, ID	VetCon El a C		INC				
JB JB	VrtScrlFlg,\$ HrzScrlFlg,\$,	MOV	A,#BgdRCBO.AN.OFST			
MOV	HrzFrmSet,RO		MOVX		-		
MOV	HrzPxlShf,R6		MOV	DPH,R3			
	DlyTilEndFrm		MOV	A,TrmOff ƏDPTR,A			
MOV	R1,#ModReg1Ind		DEC	DPL			
MOV	R2,#0CCH		MOV	A,TrmRow			÷
MOV	R3,#001H		MOV				
-	WrAm8052Reg		MOVA	DPTR,#BgdVarBuf+(TopRow-CurAtr)			
SETB	AMDDWMBit		. MOV	A,R4			
MOV	A,#004H		1	adptr,A			
,			PIOVA	wer in an			
		*	1		•		

30

.

D-49

Ō

					· ·			
MOV	DPTR,#BgdMDB0+MDB RowPag		CLR	A			· · ·	1
MOVX	aDPTR, A	1		adptr,A				
MOV	DPTR,#8gdMDB1+MDB_RowPag	1	INC	DPL				
MOVX	aDPTR,A			A,#00AH	· ·			
JB	MsgActFlg,SMd3		1000	adptr,A				
JB	WndActFlg,SMd4		INC	DPL				
MOV	TopRow, A			A				
MOV	VisRow,#O	1	IÓVX	aDPTR,A		`		
MOV	BtmRow, R3		INC	DPL				
MOV	RenRow, R3			A,#08AH				
MOV	DspHgt,#30			adptr,A			1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -	
SMd3:	popular, and		NC	DPL	·,	1.		
MOV	DspWid,#120		NC	DPL				
SMd4:			NC	DPL				
MOV	DPTR,#BgdVarBuf+(VisCol-CurAtr)		IOV	A,#001H			·	
CLR	A	1		adptr,A				
MOVX	adptr, A		NC	DPL				
INC	DPL	1		A,#045H				
MOVX	adptr, A			aDPTR,A				
INC	DPL		INB	MsgVisFlg,SMd9				·
INC	DPL	1		A,#32				
MOV	A,R4	1		SMd10				
MOVX	adptr,A	SMd9			, ,			
INC	DPL			A,#30				
MOV	A,R3	SMd1						
MOVX	adptr, A	м	IOV	DPTR,#TrmWDB+WDB_BgnRow	· . `			1
INC	DPL	1		aDPTR,A		× .		
MOVX	adptr,A	1	NC	DPL				
MOV	DPTR,#MsgVarBuf+(VisCol-CurAtr)	м	IOVX	adptr,A				
CLR	A	М	IOV	A,#30				
MOVX	adptr,A	м	iov	DPTR,#MsgWDB+WDB_BgnRow				
MOV	A,#028H	м	IOVX	adptr,A				
MOV	DPTR,#BgdMDBO+MDB_Tslc	1	NC	DPL				
MOVX	adetr, A	м	IOVX	aDPTR,A				
MOV	DPTR,#BgdMDB1+MDB_Tslc	s	ETB	EX0				
MOVX	adptr,A	J	NB	MsgActFlg,SMd11				
MOV	DPTR,#NrmRRB+RRB_Tslc_NcsHi	M M	ov	RowAdd,#30		•		
MOVX	adptr,A	SMd1	1:					
INC	DPL	м	ov	A,CsrSiz				-1
MOV	A,#04AH	c	JNE	A,#OBCH,SMd5			•	
MOVX	adptr, A	м	ov	CsrSiz,#09AH				
INC	DPL	S	JMP	SMd8	•	• •		
					-			
		1			2.0			1

	Ň	•		
SMd5:	-		MOV PrmBuf,#1	;one row
	A, #OCCH, SMd6		SJMP SR2	
MOV	CsrSiz,#OAAH		SR1:	,
SJMP	SMd8		DEC A	;If more then one parameter this
SMd6:			JNZ SR5	; is an error return
	A, #06AH, SMd7		SR2:	Y
MOV	CsrSiz,#058H	,	MOV A,PrmBuf	;Amount scrolled is equal to the
SJMP	SMd8		SUBB A,VisCol	; small of requested columns
SMd7:			JC SR3	,; Vs.Vis.Col
MOV	CsrSiz,#OOAH	1	MOV A,VisCol	
SMd8:	、 、	·	JZ SR6	
LCALI	L ChgCsrSiz		MOV R7,A	
MOV	R1,#ModReg1Ind		SJMP SR4	
MOV	R2,#0C8H		SR3:	
MOV	R3,#001H		MOV R7,PrmBuf	
LCALI	L WrAm8052Reg		SR4:	
LCALI	L PlcCsr		MOV A,R7	•
MOV	RO,HrzFrmSet		LCALL ScrlRtDsp	;Scroll in Progress
MOV	R6,HrzPxlShf		RET	,
RET	····		SR5:	
			CLR A	;If error remove all traces of
******	*****		MOV CtlPtrHi,A	; of control
ScrollR			MOV CtlPtrLo,A	, or control
			SR6:	
		d the number of columns specified by the single	RET	
		ot to scroll the leftmost column of the display		
-	•	st column on the monitor leaves it at the left-		
	column.	st column on the monitor leaves it at the tert	ScrollUp:	
, 11030				
	DemCat		j	
; inp	PrmCnt	count of parameters		ne number of columns specified by the single
;	PrmBuf	buffer containing the parameters		t to scroll the bottom row of the display
; out	none			on the monitor leaves it at the bottom of the
; bad	A		; display.	
;		•••••••	;	
			; inp PrmCnt	count of parameters
JB	PrmBadFlg,SR5	; Indicates a bad param buffer	; PrmBuf	buffer containing the parameters
		; error return	; out none	
CLR	C		; bad A,R1,R2	
ULK	WndActFlg,SR6	;Window cannot scroll horz.	;	
JB				
JB	A DemCot	Zono Denomotione default to		
JB MOV	A,PrmCnt	;Zero Parameters default to	JB PrmBadFlg,SU6	; Indicates a bad param buffer
JB	A,PrmCnt SR1	;Zero Parameters default to	JB PrmBadFlg,SU6	; error return
JB MOV	•	;Zero Parameters default to	JB PrmBadFlg,SU6	· ·

٠.

							· .	· · · · · ·
JB	MsgActFlg,S	U7				CharBlir	hkRate:	
MOV	A, PrmCnt				;If message active vert scroll	÷ •		
JNZ	SU1				; not allowed	;		
MOV	PrmBuf,#1				;If no parameter, default the	; Selec	ts the rate and duty cycl	e for characters dispalyed with the blink
SJMP	SU01		_		; one row	; attri	bute	
SU1:			-			;		
DEC	A				;If more than one parameter this	; Paran	neters	Meaning
JNZ	SU6				; is an error return	;		
SU01:						; 0		Initial blink, fastest,25/75 cycle
JB	WndActFlg,S	iU2 -			;If window is active maximum	; 11		Blink 50/50 cycle
					; scroll value is 7	; 12		Blink 25/75 cycle
MOV	R2,#6				; or background max is 6	; 20		Fastest blink rate
JB	AMDDWMBit,S	U7			;If in compressed mode scroll is	; 21	1	Fast blink rate
SJMP	SU3				; not allowed	; 22		Slow blink rate
SU2:		~				; 23		Slowest blink rate
MOV	R2,#7					;		
SU3:					-	; inp	PrmCnt	count of parameters
CLR	C .					;	PrmBuf	buffer containing the parameters
MOV	A,VisRow				The current allowed is maximum;	; out	none	· · · · · · · · · · · · · · · · · · ·
XĆH	A,R2				; _VisCut	; bad	A,R1,R2	·
-SUBB	A,R2				· · · · ·	;	******	
JZ	SU7							
MOV	R1,A				; save max to move for later	JB	PrmBadFlg,CBR9	; Indicates a bad param buffer
MOV	A,PrmBuf							; error return
CLR	ເຼ				Request amount to scroll	JB	PrmMaxFlg,CBR9	; Indicates too many parameters
SUBB	A,R1				;Move either requested amount or			; error return
JC	SU4			,	; maximum allowed	MOV	R1,#PrmBuf	
MOV	A,R1				•	MOV	A,PrmCnt	
SJMP	SU5					JNZ	CBRO	
SU4:					- -	MOV	ar1,A	
MOV	A, PrmBuf				;If requested is less then	INC	Á	
	•				; allowed do that many	CBR0:		
SU5:					• .	MOV	R2,A	
LÇALL	ScrlUpDsp				; Scroll in progress	CBR1:	· · · · · · · · · · · · · · · · · · ·	
SJMP	SU7				; we're done	CJNE	aR1,#00,CBR2	; initial type
SU6:	* * <u>.</u>					SETB	ChdBit	
CLR	A				;If an error clear history ptr	CLR	ChbBit1	
MOV	CtlPtrHi,A					CLR	ChbBit0	
MOV	CtlPtrLo,A					SJMP	CBR8	
SU7:						CBR2:		
RET	5				;Done	CJNE	- @R1,#11,CBR3	; Blink 50/50
				, ·	- •	SETB	ChdBit	
					· · · · ·	SJMP	CBR8	
. ``				35				36
						L		

• •

CBR3:					. doursus	nd Unononified a			
	Sp1 #12 CPD/	•	. Plink 25/75		; downW8	nu. Unspecified St	ices are loaded wit	n zeroes. Afte	r checking to
CLR	@R1,#12,CBR4 ChdBit	са. Ст	; Blink 25/75	.	; parame	boginning its	outine waits until	all smooth scro	ling is finis
SJMP	CBR8						. The Display Widt		aetermines wh
	CBK8						compressed) is to be	loaded.	
CBR4:	004 400 0005		-		;	•••••	••••••	•••••	,
	@R1,#20,CBR5		; Fastest rate						
CLR	ChbBit1				JB	PrmBadFlg,LFC5		; Indicates a b	•
CLR	ChbBitO							; error retu	rn
SJMP	CBR8				MOV	A,PrmCnt			
CBR5:					JNZ	LFC1	·		
	@R1,#21,CBR6	~	; Fast rate		MOV	PrmBuf,#O			
CLR	ChbBit1				SJMP	LFC2			
SETB	ChbBit0				LFC1:				
SJMP	CBR8		/		DEC	A		2	
CBR6:					JNZ	LFC3			
CJNE	@R1,#22,CBR7		; Slow rate		LFC2:				
SETB	ChbBit1				MOV	PrmBuf+1,#0			
CLR	ChbBit0				MOV	PrmCnt,#2			
SJMP	CBR8				SJMP	LFC4			•
CBR7:			· · · ·		LFC3:		·		
CJNE	@R1,#23,CBR8		; Slowest rate		CLR	C			
SETB	ChbBit1				SUBB	A,#17			
SETB	ChbBit0				JNC	LFC5			
CBR8:					LFC4:				
INC	R1				CJNE	A,#' ',LFC6			
DJNZ	R2,CBR1		•		LFC5:			1	
	ChgBlnkSpd				CLR	Α			
	CBR10			-	MOV	CtlPtrHi,A	and the second second	`	
CBR9:					MOV	CtlPtrLo,A			
CLR	Α.		; If an error is det	ected remove	RET	· •		1. A	
MOV	CtlPtrHi,A		; all traces of t		LFC6:				
MOV	CtlPtrLo,A				MOV	A,PrmBuf+1			
CBR10:					ADD	A,PrmCnt			
RET	199				CLR	C			
					SUBB	A,#18			1
******	****	******			JNC	LFC5			
LoadFont						HidCsr		*	
		<i>'</i>		× 1	JB	VrtScrlFlg,\$			
•			RAM at the location, and	1	JB	HrzScrlFlg,\$			
					CLR	A			
-		•	The first parameter is the			•	-		
	-		ting slice (counting down	1	JNB	AMDDWMBit,LFC7			
; zero)	and the remaining	ng parameters are t	the patterns for each sli	ce working	INC	A			
•	,								
	~	· 37					38		

× ×			
LFC7:		SAD3b:	
LCALL WrFntCel		MOV R5,#BgdVarBuf.SR.PAGE	; Make the background display
LCALL ShwCsr		MOV R6,#BgdVarBuf.AN.OFST	; active
RET	, ,	JB MsgActFlg,SAD5	
· ,		JB WndActFlg,SAD4	; If Background is already activ
;++++++++++++++++++++++++++++++++++++++	*****		; do nothing further
SelActiveDisp:		LJMP SAD18	
;		SAD4:	
; Selects the currently active di	splay, background, window, or message.	MOV R3,#WndVarBuf.SR.PAGE	; If the wnd window was active
; attribute		MOV R4,#WndVarBuf.AN.OFST	; move its dsp. vars. out
;		LCALL BldTrmRcb	
; Parameters	Meaning	SJMP SAD6	
	· ·····	SAD5:	
; 0-	makes the background display active	MOV R3,#MsgVarBuf.SR.PAGE	; If the msg window was active
; 1	makes the message display active	MOV R4,#MsgVarBuf.AN.OFST	; move its dsp. vars. out
2	makes the window display active	SAD6:	
·	-	LCALL SwpVar	
inp PrmCnt	count of parameters	CLR WndActFlg	; Indicate current active state
PrmBuf	buffer containing the parameters.	CLR MsgActFlg	; with internal flags
out none		JB AMDDWMBit,SAD7	
bad A,R1,R2,R4,R5	<i>'</i>	MOV DspWid,#80	; Update non-moving display vars
		MOV DspHgt,#24	
		SJMP SAD8	
JNB PrmBadFlg,SAD1	; Indicates a bad param buffer	SAD7:	
LJMP SAD19	🖗 error return	MOV DspWid,#120	
SAD1:		MOV DspHgt,#30	
JNB PrmMaxFlg,SAD2	; Indicates too many parameters	SAD8:	·
LJMP SAD19	; error return	MOV ColAdd,#01	
SAD2:		MOV RowAdd,#00	
JB VrtScrlFlg,\$		MOV RcbOff,#BgdRCBO.AN.OFST	
JB HrzScrlFlg,\$		MOV ChrOff,#BgdChrBuf0.AN.OFST	
MOV R1,#PrmBuf		MOV AtrOff,#BgdAtrBuf0.AN.OFST	
MOV A, PrmCnt	·	MOV P2,ExtRow	; Set page address to extra row
JNZ SAD2a		MOV A,RcbOff	; Build offset into RCB at
MOV @R1,A		ADD A,#RCB_RowPag	; next row pointer
INC A		MOV RO,A	; Use RO as index pointer
SAD2a:		MOV A,ExtRow	; Next row pointer = ExtRow
MOV R2,A		MOVX aR0,A	; Store it in RCB
SAD3:		INC RO	; Get index to offset
CJNE @R1,#00H,SAD3a	1. 1.	MOV A,RcbOff	; Move current rcb offset
SJMP SAD36		MOVX aro, A	; Store it
SAD3a:			· · · · · · · · · · · · · · · · · · ·
LJMP SAD9			
	39	· · · · 40) · · · ·

INC	RO	; Set hidden count	۰ CLR	A	
CLR	A		MOVX		; Extra RCB is now rebuilt
MOVX		; Store hidden count		SAD18	, EXTRA KCB IS NOW TEDUTT
INC	RO	; Index to visible count	Con		
INC	A	; Set visible count to 1	SAD9:		
MOVX		; Store it	CJNE	@R1,#02,SAD13	
INC	RO	, store re	MOV	R5,#WndVarBuf.SR.PAGE	; Make the wnd window active
MOV	A,#080H	; Continue bit set	MOV	R6,#WndVarBuf.AN.OFST	; Make the who window active
MOVX	•	, continue pre occ	JB	MsgActFlg, SAD11	
INC	RO		JNB	WndActFlg,SAD10	; If wnd window is already activ
CLR	A		0110	whencer ty, and to	•
MOVX		; Store always zero byte	LJMP	SAD18	; do nothing further
INC	RO	; Index to chr ptr page	SAD10:		
MOV			MOV		to the backward of the
MOVX	A,#BgdFncChr0.SR.PAGE	; Set to current function char : Store it in RCB	MOV	R3,#BgdVarBuf.SR.PAGE	; If the background was active
	aro, a			R4,#BgdVarBuf.AN.OFST	; move its dsp. vars. out
INC		; Index to chr ptr offset	SJMP	SAD12	
MOV	A,#BgdFncChr0.AN.OFST	; Offset of function character	SAD11:		
MOVX	aro, A	; Stored	MOV	R3,#MsgVarBuf.SR.PAGE	; If the msg window was active
INC	RO	;	MOV	R4,#MsgVarBuf.AN.OFST	; move its dsp. vars. out
CLR	A		SAD12:		
MOVX	•	; Store empty word in RCB		BldTrmRcb	
INC	RO		MOV	DspWid,#40	; Update non-moving display vars
MOVX	aro, A		MOV	DspHgt,#7	
INC	RO	; Index to atr page	MOV	A, WindCol	
MOV	A,#BgdFncAtr0.SR.PAGE	; Build Attribute page		A,VisCol	
MOVX	aro, A	; Store page to atr	INC	A	
INC	RO	; Index to atr offset	MOV	ColAdd,A	
MOV	A,#BgdFncAtr0.AN.OFST		MOV	RowAdd,#6	
MOVX		; Store it	MOV	RcbOff,#WndRCB0.AN.OFST	
INC	RO	· · · · · · · · · · · · · · · · · · ·	MQV	ChrOff,#WndChrBuf0.AN.OFST	
MOV	A,VisCol	; Length of hidden 2nd seg=VisCol	MOV	AtrOff,#WndAtrBuf0.AN.OFST	
MOVX	aro, A	; Store it		SwpVar	
INC	RO	; Index to visible 2nd segment	CLR	MsgActFlg	; Indicate current active state
SETB		· · · · · · · · · · · · · · · · · · ·		WndActFlg	; by internal flags
	A, WndCol	; Visible count = WndCol-VisCol	MOV	P2,ExtRow	; Set page address to extra row
CPL	A	; We get negative so complement	MOV	A,RcbOff	; Build offset into RCB at
	aro, A	; Store it	ADD	A,#RCB_RowPag	; next row pointer
INC	RO	; Index to continue bit	MOV	RO,A	; Use RO as index pointer
MOV	A,#80H	; Set continue bit 0 rest of byte		A,ExtRow	; Next row pointer = ExtRow
MOVX		; Store it	MOVX.		; Store it in RCB
INC	RO	; and 1 empty byte	INC	RÓ	; Get index to offset

.

٠

42

MOVX	aro, A	; Store it	SAD13:	
INC	RO	; Set hidden count	CJNE @R1,#01H,SAD18	2
CLR	A		MOV R5,#MsgVarBuf.SR.PAGE	; Make the Msg window active
MOVX	aro, A	; Store hidden count	MOV R6,#MsgVarBuf.AN.OFST	
INC	RO	; Index to visible count	JB WndActFlg,SAD14	
MOV	A,#40	; Visible count is wnd width	JB MsgActFlg,SAD18	; If Msg window already active
MOVX	aro, A	; Store it		; do nothing further
INC	RO	· · · · · · · · · · ·	MOV R3,#BgdVarBuf.SR.PAGE	; If background was active
CLR	A: ~	; No continue bit	MOV R4,#BgdVarBuf.AN.OFST	; move its dsp. vars. out
MOVX	aro,A		SJMP SAD15	
INC	RO		SAD14:	
CLR	Α	e 1	MOV R3,#WndVarBuf.SR.PAGE	; If Wnd window was active
MOVX	aro, A	; Store always zero byte	MOV R4,#WndVarBuf.AN.OFST	; move its dsp. vars. out
INC	RO	; Index to chr ptr page	LCALL BldTrmRcb	
MOV	A,ExtRow	; Set to char buffer	SAD15:	; will be updated
MOVX	aRO,A	; Store it in RCB	JB AMDDWMBit, SAD16	-
INC	RO	; Index to chr ptr offset	MOV DspWid,#80	; Update non-moving display vars
MOV	A,#WndChrBuf0.AN.OFST	; Offset of character buffer	SJMP SAD17	· · · · · · · · · · · · · · · · · · ·
MOVX	aro,A	; Stored	SAD16:	
INC	RO	;	MOV DspWid,#120	
CLR	A		SAD17:	· · ·
MOVX	aro,A	; Store empty word in RCB	MOV DspHgt,#01	· · · · · · · · · · · · · · · · · · ·
INC	RO		MOV ColAdd,#01	
MOVX	aro,A		JNB AMDDWMBit,SAD17a	
INC	RO	; Index to atr page	MOV RowAdd,#30	
MOV	A,ExtRow	; Build Attribute page	SJMP SAD17b	
SETB	ACC.4		SAD17a:	
MOVX	aro, A	; Store page to atr	MOV RowAdd,#24	
INC	RO	; Index to atr offset	SAD17b:	
MOV	A,#WndAtrBuf0.AN.OFST		MOV RcbOff, #BgdRCB0.AN.OFST	
MOVX	aro,A	; Store it	MOV ChrOff,#BgdChrBuf0.AN.OFST	
INC	RO	;	MOV AtrOff,#BgdAtrBuf0.AN.OFST	
CLR	A	•	LCALL, SwpVar	
MOVX	aro,A	; Store empty word in RCB	CLR WndActFlg	; Indicate current active state
. INC	RO		SETB MsgActFlg	; with internal flags
MOVX	aro,A	1	SAD18:	
INC	RO	; Index to atr page	INC R1	; Test if we are at the end
MOV	A,#NrmRRB.SR.PAGE	; Page of normal RRB	DEC R2	; of our parameters
MOVX	aro,A	; Store it	MOV A,R2	•
INC	RO	and the second	JZ SAD20	; If true get out
MOV	A,#NrmRRB.AN.OFST	; Offset of normal RRB	LJMP SAD3	; Else proceed with the next
MOVX		; Extra RCB is now rebuilt		2 ⁴
SJMP	SAD18			
	~ 4 3			44

j.

SAD10-			·
SAD19:	; If an error was detected	SCA2: MOV R0.#PrmBuf	
CLR A	•		
MOV CtlPtrHi,A	; remove all traces of this	MOV A,PrmCnt JNZ SCA2a	
MOV CtlPtrLo,A	; control		
SAD20:			•
LCALL PlcCsr	; Relocate our cursor		
RET	•	SCA2a:	
		MOV R6,A	
•	*******	SCA3:	
SelCursorAppear:		CJNE ORO,#00,SCA4	; Initial cursor
;		CLR CxybeBit	
; Selects the type and appearanc	e of the cursor.	LCALL ChgBlnkSpd	
f	•	MOV R5,#06H	
		MOV CsrSiz,#OODH	· · · · · · · · · · · · · · · · · · ·
Parameters	Meaning	JNB AMDDWMBit, SCA9	
	•••••	MOV CsrSiz,#00AH	
0	Steady reversed full block, initial	SJMP SCA9	
1	Reversed full block	SCA4:	
2	Reversed block half of character cell	CJNE @R0,#01,SCA5	; Reversed full block
3	Solid block half character cell	MOV R5,#006H	
4	Underscore	MOV CsrSiz,#00DH	
5	Thick underscore	JNB AMDDWMBit,SCA9	
10	Steady, non-blinking	MOV CsrSiz,#00AH	-
11	Blink 50/50 cycle	SJMP SCA9	
12	Blink 25/74 cycle	SCA5:	· · · · · · · · · · · · · · · · · · ·
; 20	Fastest blink	CJNE @R0,#02,SCA6	; Reversed half block
21	Fast blink	MOV R5,#06H	
22	Slow blink	MOV CsrSiz,#06AH	· · · ·
23	Slowest blink	JNB AMDDWMBit,SCA9	
		MOV CsrSiz,#058H	
inp PrmCnt	count of parameters	SJMP SCA9	
; PrmBuf	buffer containing the parameters	SCA6:	
out none		CJNE @R0,#03,SCA7	; Solid half block
bad A,R0,R2,R4,R5,R6		MOV R5,#04H	
	• • • • • • • • • • • • • • • • • • • •	MOV CsrSiz,#06AH	
:		JNB AMDDWMBit,SCA9	K.
JNB PrmBadFlg,SCA1	; Indicates a bad param buffer	MOV CsrSiz,#058H	· ·
LJMP SCA20	; error return	SJMP SCA9	
and the second		SCA7:	
SCA1:	•	CJNE @R0,#04,SCA8	; Underscore
JNB PrmMaxFlg,SCA2	; Indicates too many parameters	MOV R5,#04H	
LJMP SCA20	; error return	MOV CsrSiz,#OCCH	
		JNB AMDDWMBit, SCA9	•

MOV	CsrSiz,#OAAH				CLR	CubBit0			
SJMP			•		SETB			• •	
SJMP	SLAY					CxybeBit			
CC49.		•			SJMP	SCA17			
SCA8: CJNE	000 #05 00410	÷	; Thick underscore		SCA16: CJNE	000 #07 00419			
	aR0,#05,SCA10		; mitck underscore			@R0,#23,SCA18		; Slowest rate	
MOV	R5,#04H				SETB	CubBit1 CubBit0			
MOV	CsrSiz,#OBCH								
JNB	AMDDWMBit,SCA9	*			SCA17:	CxybeBit			
MOV	CsrSiz,#09AH		· · · · ·					. , , , , , , , , , , , , , , , , , , ,	
SCA9:	0h - 0 0 -					ChgBlnkSpd		· ·	
	ChgCsrSiz		1 × ×		SCA18:				
	ChgCsrTyp				INC	R0 ,			
	SCA18				DEC	R6		-	
SCA10:		,		·	MOV	A,R6	-		
	@R0,#10,SCA11		; Steady non-blinking		JZ	SCA21			
CLR	CxybeBit		· · · ·		LJMP	SCA3		•	
	SCA17	. ·			SCA20:				
SCA11:					CLR	A		,	
	@R0,#11,SCA12	÷ •	; Blink 50/50 cycle		MOV	CtlPtrHi,A			
	CxybeBit				MOV	CtlPtrLo,A		,	
SETB	CudBit		· · · · · · · · · · · · · · · · · · ·		SCA21:			-	
	SCA17				RET				
SCA12:							•		
	@R0,#12,SCA13		; Blink 25/75 cycle				*****	*****	**********
SETB	CxybeBit		· · · · ·		SmoothSc	rlRate:			
CLR	CudBit				;	• • • • • • • • • • • • • • • • • • • •	••••••	••••••	
	SCA17				; Selec	ts the rate at whi	ch smooth scrolli	ing occurs.	
SCA13:				ľ	;				
	@R0,#20,SCA14	÷	; Fastest rate		;				
CLR	CubBit1				; Param	eters		aning	
CLR	CubBit0				;			· · · · ·	
SETB	CxybeBit				; 0		1 s	scan line / pixel / fram	ie.
SJMP	SCA17				; 1	-		scan line / pixel / fram	
SCA14:					; 2			scan line / pixel / fram	
	@R0,#21,SCA15	•	; Fast rate	. 0	; 3			scan line / pixel / fram	
CLR	CubBit1		•		; 4		4 s	scan line / pixel / fram	ie .
	CubBit0				; 5			scan line / pixel / fram	
SETB	CxybeBit				; 6		6 s	scan line / pixel / fram	ie .
SJMP	SCA17				; 7		7 s	scan line / pixel / fram	ie,
SCA15:			~ ,		; 8		. 8 s	can line / pixel / fram	ie
CJNE	@R0,#22,SCA16		; Slow rate	-	; 12		` 1 s	scan line / pixel / 2 fr	ames
SETB	CubBit1	· · · · ·	~		; 13		1 s	scan line / pixel / 3 fr	ames
		s							a.
•		47					48	`	

; 14		1 scan line / pixel / 4 frames	MOV R3,A	; Store for future use
; 15		1 scan line / pixel / 5 frames	ANL A,#.NT.SCRL_RAT_MASK	; Mask off unused bits
; 16		1 scan line / pixel / 6 frames	JNZ SSR5	, Mask off andsed bits
: 17		1 scan line / pixel / 7 frames	MOV A,ScrlByt	; bring in scroll byte
: 18		1 scan line / pixel / 8 frames	ANL A,#.NT.SCRL_RAT_MASK	; Mask balance of byte to write
		i sour the price y o mailes	• • •	
, . inn	PrmCnt	count of parameters	ORL A,R3	; generate combine Scrlbyt parts
; inp	PrmBuf.		MOV ScrlByt,A	; return new value
i.		buffer containing the parameters	SSR5:	
; out	none	· .	INC R1	
; bad	A,R1,R2,R3		DJNZ R2,SSR1	; Continue until last parameter
;	•••••	•••••••••••••••••••••••••••••••••••••••	SJMP SSR7	
			SSR6:	
JB	PrmBadFlg,SSR6	; Indicates a bad param buffer	CLR A.	; If an error was indicated
		; error return	MOV CtlPtrHi,A	; 🕔 remove all traces of
JB	PrmMaxFlg,SSR6	; Indicates too many parameters	MOV CtlPtrLo,A	; control
		; error return	SSR7:	
MOV	R1,#PrmBuf		RET	
MOV	A,PrmCnt			
JNZ	SSRO		;++++++++++++++++++++++++++++++++++++++	*************
MOV	ar1,A	· · · ·	SelWindowVis:	
INC	A		;	
SSR0:			; Selects window visibliity.	
MOV	R2,A		;	
SSR1:		• · · · ·	;	
MOV	A, ar1		; Parameters	Meaning
JZ	SSR4			
MOV	R3,A	; work on current parameter	; 0	make window invisible
CLR	C		: 1	make window visible
SUBB	A,#09	; test if in first group of		
JNC	SSR3	; parameters	; inp PrmCnt	count of parameters
MOV	A,R3	; If true adjust for calculation	; PrmBuf	buffer containing the parameters
DEC	A	•	; out none	barrer contarring the parameter
SJMP	SSR4		; bad R1,R4	e.
SSR3:	UDIN4		, 000 KT/K4	
MOV	A,R3	; Test if between groups 9-11	,	
CLR	C.	, test it between groups 7.11	JB PrmBadFlg,SWV8	. Indianton a had name buffer
· · · · · ·	A,#12		VB Prindarty, SWVO	; Indicates a bad param buffer
JC	ssr5	; If true exit		; error return
	4		JB PrmMaxFlg,SWV8	; Indicates too many parameters
MOV	A,R3	; else adjust for calculation	·	; error return
	A,#3		JB VrtScrlFlg,\$	
SSR4:			JB HrzScrlFlg,\$	
SWAP	A	; work on hi nibble first	MOV R0,#PrmBuf	
RR	A	; isolate hi byte		
		49		50

ŧ

		•
MOV A,PrmCnt	JB PrmBadFlg,SMV11	; Indicates a bad param buffer
JNZ SWVO	JB PrmMaxFlg,SMV11	; Indicates too many parameters
MOV @RO,A	· · · · ·	; error return
INC A	JB VrtScrlFlg,\$	
SWV0:	JB HrzScrlFlg,\$	6 · · · · · ·
MOV R4,A	MOV R1,#PrmBuf	· · · · · · · · · · · · · · · · · · ·
SWV1:	MOV A,PrmCnt	
CJNE @R0,#00,SWV3 ; Make window invisible if not taken	JNZ SMV1	1
JNB WndVisFlg,SWV7	MOV aR1,A	· · · · · · · · · · · · · · · · · · ·
LCALL HidWnd	INC A	
CLR WndVisFlg	SMV1:	
SJMP SWV7	MOV R4,A	· · · · · · · · · · · · · · · · · · ·
SWV3:	SMV2:	
CJNE @RO,#01,SWV7 ; Make window visible	CLR EXO	•
JB WindVisFlg,SWV7	CJNE @R1,#00,SMV5	; Make message window invisible
LCALL Shwwnd		; if not taken
SETB WndVisFlg	JNB MsgVisFlg,SMV10	
SWV7:	MOV DPTR,#TrmWDB+WDB_BgnRow	
INC RO	JB AMDDWMBit, SMV3	; Adjust Termination start and
DJNZ R4,SWV1	MOV A,#24	; end row count
LCALL PICCSr	SJMP SMV4	
RET	SMV3:	
SWV8:	MOV A,#30	; if compressed mode
CLR A ; if an error was indicated	SMV4:	
MOV CtlPtrHi,A ; remove all traces of	MOVX ODPTR,A	en de la companya de La companya de la comp
MOV CtlPtrLo,A ; this control	INC DPTR	N
RET	MOVX, aDPTR,A	*
	CLR MsgVisFlg	
;++++++++++++++++++++++++++++++++++++++	MOV R2,#TrmWDB.SR.PAGE	; Termination Def. Blk. Ptr
SelMessageVis:	JB WndVisFlg,SMV9	; Window is visible if taken
	MOV R3,#TrmWDB.AN.OFST	, which is visible it taken
; Selects message window visibliity.	SJMP SMV8	
, Secerta message window vibilitierty.	SMV5:	·
	CJNE @R1,#01,SMV10	; Make message window visible
; Parameters Meaning	JB MsgVisFlg,SMV10	; Make message window visible ; If msg window is already
	ab msgvisrig, smviu	; IT msg window is already ; showing just return
: 0 make message window invisible	MOV DPTR,#TrmWDB+WDB_BgnRow	, snowing just return
: 1 make message window visible	JB AMDDWMBit,SMV6	
	JB AMDDWMB17,SMVO MOV A,#26	; In both normal and compressed
; ; inp PrmCnt count of parameters	SJMP SMV7	
; inp PrmCnt count of parameters : PrmBuf buffer containing the parameters	SJMP SMV7 SMV6:	; mode rows are just after
•		. Man now in diamlaw
; out none	MOV A,#32	; Msg row in display
; bad A,R1,R2,R3,R4		and the second second
51	· · · · · · · · · · · · · · · · · · ·	52

			· ·						_	
SMV7:							4	· · ·		
	adptr,A							•		
INC	DPTR					1				
	ODPTR,A	*								· 1
	MsgVisFlg			·						
MOV	R2,#MsgWDB.SR.PAGE							· · · ·		
JB	WndVisFlg,SMV9				-					
MOV	R3,#MsgWDB.AN.OFST						-			
MV8:	KJ, #FISYWDD.AN.UFST									
MOV	R1,#TOWHrdLoInd		; Write new	TOWHrdLo Ptr						
	WrAm8052Reg									
	SMV10									
MV9:		+D								
MOV	DPTR,#WndWDB0+WDB_N	(LPag						_		
	A,R2							· · ·		
	ODPTR, À		2		·			· .		
	DPH .	*							-	
	ODPTR,A			•		•				
MV10:	510									
SETB			`							
INC	R1									
	R4,SMV2							-		
	. PlcCsr				. *					
RET				•						•
MV11:										
CLR	A	-		r was indicated						
MOV	CtlPtrHi,A			all traces of this						
MOV	CtlPtrLo,A		; control	<i>,</i>						
RET										
	· .			· `						•
	*****	****	*****	******	+					
end of	f C_Work									
	,									
		x				· •				~
					1	· · · ·	*			,
			· · · ·							
	·· ·									
				~						
		•.				,	. · · ·			
				÷ .				· .		
	•									
		53.								

"8051"	; In: none	
TITLE " CALEB 0.00 System Utilities"	; Out: none	
;**************************************		
; C_Util CALEB 0.00	JB EndFrmFlg,\$; Ensure we're in middle of frame
;	JNB EndFrmFlg,\$; Wait for end-of-frame interrupt
; Copyright 1985 Advanced Micro Devices, Inc.	RET	; Exit
;		
;	;++++++++++++++++++++++++++++++++++++++	*******
; This file contains the various system utilities used by the control routines.	FndCsrZon:	
	;	
NAME "System Utilities"	; Determines the type of zone (v	isible or invisible) containing the active
PROG		the number of columns to the first column
	; of the next zone to the right.	This value is used to speed advancing the
;++++++++++++++++++++++++++++++++++++++	; cursor following a simple char	
GLB DlyTilEndFrm,PlcCsr,EraActEnd,EraBgnAct,ChgBlnkSpd,SwpVar,ChgCsrSiz	;	•
GLB SetCelWid,ChgCsrTyp	; In: ActCol activ	e position's column within display
GLB DelRow MovDn,DelRow MovUp,HidCsr,ShwCsr		e position's row within display
GLB InsRow_MovDn, InsRow_MovUp	; Out: CsrZonFlg set i	f cursor is visible, cleared if invisible
GLB WrAm8052Reg,RdAm8052Reg,WrFntCel	; CsrZonCnt dista	nce to next zone rightward
GLB EraRow, ScrlUpDsp, ScrlDnDsp, ScrlUpNewRow, ScrlRtDsp, ScrlLtDsp	; Bad: A,RO,PSW	
GLB SetForScrlDn,SetForScrlUp,ScrlLtOne,ScrlRtOne,FrcEraRow	;	•••••••••••••••••••••••••••••••••••••••
GLB SetAftScrlDn	-	
GLB SetWndPos, NewCsr, HalfSwap, BldTrmRcb, HidWnd, ShwWnd	JB MsgActFlg,FCZ3	;skip if in message
·····	CLR C	1
;++++++++++++++++++++++++++++++++++++	MOV A, ActRow	;A = # rows down from top
SKIP	SUBB A, VisRow	; of screen
INCLUDE C MemMap	JC FCZ5	skip if "above" top of screen
SKIP	JB WndActFlg,FCZ2	skip if in window
;++++++++++++++++++++++++++++++++++++++	JNB WndVisFlg,FCZ2	skip if window not visible
		;in background, window visible
DlyTilEndFrm: ; Delay until end-of-frame time starts	MOV RO,A	;RO = # screen row
	SUBB A, #WND_TOP MRG	A = # rows down in window
; Ensures two character row times of nearly unimpeded processing time. This	JC FCZ3	;skip if above top of window
; routine works with the timer 0 interrupt to wait until near the end of the	SUBB A,#WND VIS HGT	;A = # rows down below window
; frame (28 scan lines from the bottom). During this end-of-frame time the	JNC FCZ1	skip if below window
; Am8052 is displaying information it has already fetched and needs the bus		; in background, in window row range
; only twice, each time to fetch only the termination row control block with	CLR C	, seeing, canay in annuon ion funge
; its single character and single latched attribute. Changes accomplished	MOV RO,ActCol	;R0 = current column
; during this time will not be visible until the next frame starts (at blank	MOV A,RO	;A = # columns right of visible
; time at the bottom of the screen). Thus, there will be no distracting	SUBB A,VisCol	; left side
; interference with the Am8052.	JC FCZ8	; done if left of screen
	1	
1		<u> </u>

XCH	A,RO	hold visible col in RO	FCZ11:		
SUBB	A, WndCol	;A = # cols into window	SETB	CsrZonFlg	;cursor is visible
JC	FCZ9	;done if left of window	FCZ12:		
SUBB	A,#WND_VIS_WID	;A = # cols right of window	CPL	A	; A is zone remaining count
JC	FCZ8	;done if beneath window	INC	A	
MOV	A,RO	;A = visible column	MOA	CsrZonCnt,A	
SJMP	FCZ4	;skip to check vs screen right	RET		
FCZ1:		;reset A for linkage	1		
MOV	A,RO	;A = screen row	;+++++++	+++++++++++++++++++++++++++++++++++++++	*****
FCZ2:		;check if beneath screen	NewCsr:		
SUBB	A,DspHgt	;A = # rows beneath screen	;	•••••••••••••••••••••••••••••••••••••••	
JNC	FCZ6	;skip if beneath screen	; Assign	s the new active positi	on from the given location and updates the
		;row is visible background or message	; curren	t row page address.	
FCZ3:		;check if left of screen	;	· .	
CLR	C		; In:	R2	new active row position
MOV	A,ActCol	;A = visible column	;	R3	new active column position
SUBB	A,VisCol		; Out:	ActCol	active column position
JC	FCZ8	;done if left of screen	;	ActRow	active row position
FCZ4:		;check if right of screen	;	CurRow	active row page address
SUBB	A,DspWid	;A = # cols right of screen	; Bad:	A, P2, R0, R1, PSW	· · · ·
JC	FCZ9	;done if visible on screen	;		
FCZ5:		;not in visible screen row	; NOTE:	This routine must be l	ocated immediately before "PlcCsr".
CLR	c	; buffer widths bound zones	;		
FCZ6:				· · · ·	· •
MOV	A,ActCol	;A = current column	CLR	C	; Ready for comparison below
JNB	WndActFlg,FCZ7	;skip if window is not active	MOV	A,R2	; Check new active row
	×	;window is active	JNZ	NC1	; Jump if not at first row
SUBB	A,#WND_BUF_WID	;zone extends to window end	. MOV	A,BgnRow	; Get page address of first row
SJMP	FCZ8		SJMP	NC7	; and go assign new position
FCZ7:		;window is not active	NC1:		; Determine direction of movement
SUBB	A,#BGD_BUF_WID	;zone extends to buffer end	SUBB	A,ActRow	; Compare new row to old
FCZ8:			JZ	NC8	; Jump if they are the same
CLR	CsrZonFlg	;cursor is not visible	JNC	NC2	; Jump if new is below old
SJMP	FCZ12		MOV	P2,BgnRow	; Start at first row if new is
FCZ9:			MOV	A,R2	; above old and count down to
JNB	MsgActFlg,FCZ10	;if msg is active check if	SJMP	NC3	; new row
JNB	MsgVisFlg,FCZ8	; visible, adjust CsrZonFlg	NC2:		
		; accordingly	MOV	P2,CurRow	; Count difference from old row
FCZ10:			NC3:		; Set up for search
JNB	WndActFlg,FCZ11	; do the same for the window	MOV	R1,A	; Save number of rows to skip
JNB	WndVisFlg,FCZ8		MOV	A,RcbOff	; Get offset into active RCBs
			ADD	A,#RCB_RowPag	; of next RCB's page address
			MOV	RO,A	; ready for search

.

						
NC4:		; For each row skipped	MOV	DPH,#BgdMDBO.SR.PAGE		;set page for main blocks
	A,BtmRow,NC5	; Jump if row is not bottom vis	MOV	R0,#BgdMDB0.AN.OFST+MDB_Cu	ıх	;R0 -> cursor x, block 0
MOV	A, RemRow	; Set for remaining rows	MOV	R1,#BgdMDB1.AN.OFST+MDB_CU	ıх	;R1 -> cursor x, block 1
SJMP	NC6	; and continue search	CLR	C		
NC5:			MOV	A,ActCol		;A = # columns right of visible
MOVX	A, aro	; Get next row page address	SUBB	A,VisCol		; left margin
NC6:			ADD	A,ColAdd	•	;A = screen column
MOV	P2,A	; Point to row	MOV	DPL,RO		
DJNZ	R1,NC4	; Loop if more to skip	- MOVX	adptr,A		;set the x position of cursor
NC7:		; Assign new position	MOV	DPL,R1		
MOV	CurRow,A	; New current row page address	MOVX	, ODPTR, A		
MOV	ActRow, R2	; New active row position	INC	RO		;advance ptrs to cursor y
NC8:		; New row same as old	INC	R1		
MOV	ActCol,R3	; New active column position	MOV	A,ActRow		;A = # rows down from top
		· · · · · · · · · · · · · · · · · · ·	SUBB	A,VisRow		; of screen
		rough to "PlcCsr" below.	ADD	A, RowAdd		
;			MOV	DPL,RO		
PlcCsr:	-		MOVX	adptr,A	,	;set the y position of cursor
,		••••••	MOV	DPL,R1		
; Sets t	he cursor in the main	definition block. The cursor is shown (enabled)	MOVX	ODPTR,A		
		ng on the type of zone (visible or invisible)		· · ·		
; contai	ning the active positi	on. However, nothing is done if a smooth scroll	; NOTE:	This routine falls through	to "ShwCs	r" below.
; operat	ion is in progress.		1			
. :		, · · ·	;			
; In:	ActCol act	ive position's column within display	ShwCsr:			• •
;	ActRow act	ive position's row within display	;		•••••	•••••
; Out:	BgdMDBO mai	n definition blocks modified	; Sets u	up for, but defers, enabling	the Am805	2 X-Y cursor.
1 · · ·	BgdMDB1		;			
; .	(see also FndCsrZon)		; In:	(none)		
; Bad:	A,DPTR,R0,R1,R2,R3,PS	W .	; Out:	(none)		
;	-		; Bad:	(none)		· · · · · ·
; NOTE:		ediately follow "NewCsr" and immediately	;			
;	precede "ShwCsr", wit	h "HidCsr" immediately after that.	; NOTE:	This routine must immediat	ely follow	"PlcCsr".
· · · · · · ,		• • • • • • • • • • • • • • • • • • • •	;	· · · · · · · · · · · · · · · · · · ·	••••	•••••••••••••••••••••••••••••••••••••••
1.11		· · · · · · · · · · · · · · · · · · ·				
JB:	VrtScrlFlg,PC1	;exit if vert smooth scroll	JB	VrtScrlFlg,SC1	· ·	; Exit if vertical or
JNB	HrzScrlFlg,PC2	;skip if not horz smooth scroll	JB	HrzScrlFlg,SC1		; horz smooth scroll going on
PC1:		· · · · · · · · · · · · · · · · · · ·		CsrShwFlg		; Defer until vertical retrace
RET			SC1: -			. -
PC2:			RET	, ,		;Exit
LCALI	FndCsrZon	;need to recalculate zone	1 1	••••••	•••••	· · · · · · · · · · · · · · · · · · ·
JNB	CsrZonFlg,HidCsr	;jump if cursor not visible				
-	×	5 *		•	6	
	*				U	

5

HidCsr:	•	; Remove cursor for hidden positions	SUBB	A,ActCol		
			MOV	R6,A		
•			. MOV	R7,A		
,		sor so that the active position is not marked.	MOV	A,ChrOff		
	es the Alloudz A-T curs	sol so that the active position is not marked.	ADD	A,ActCol		
;			MOV	RO,A	·	
; In:				A.#' '		,
; Out:	(none)		MOV	A,#•••		~
; Bad:	A,DPTR,R1,R2,R3		EAE3:			
;			MOVX	•		
; NOTE:	This routine must imm	nediately follow "ShwCsr".	INC	RO		
;			. DJNZ	•		
			MOV	P2,R5		
CLR .	CsrShwFlg	; Ensure no cursor	MOV	A,AtrOff		
CLR	CsrSetFlg [#]		ADD	A,ActCol		· · ·
MOV	R1,#ModReg2Ind	; Need Mode Register 2	ADD	A,ActCol		
LCALL	RdAm8052Reg	; read from Am8052	INC	A	<u></u>	
MOV	A,R2	; Get high byte and	MOV	RO,A		-
CLR		; reset CUE bit to disable th	e MOV	A,CurAtr		
MOV	R2, A	: X-Y cursor then put it back	EAE4:	-		
	WrAm8052Reg	; and write it to Am8052	MOVX	aro, A		
LCALL						
	WIANDUJZREG	•				
RET	WFAIIDUJZREG	; Exit	INC	RO		
RET		; Exit	INC INC	RO RO		
RET ;+++++++++	*****	•	INC INC + DJNZ	RO RO R7, EAE4		
RET ;+++++++ EraActEn		; Exit	INC INC + DJNZ MOV	RO RO R7,EAE4 P2,#BgdActCntBuf.SR.PAGE	• • •	
RET ;++++++++ EraActEn ;	d:	; Exit	INC INC DJNZ MOV	RO RO R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5	· · ·	
RET ;+++++++ EraActEn ; ; Erases	d: from, and including,	; Exit the active position through the end of the	INC INC DJNZ MOV . MOV JNB	RO RO R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5 MsgActflg,EAE5		
RET ;+++++++ EraActEn ; ; Erases ; active	d: from, and including, row. The erased pos	; Exit	INC INC DJNZ MOV JNB MOV	R0 R0 R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5 MsgActFlg,EAE5 R0,#MsgActCnt.AN.OFST		
RET ;+++++++ EraActEn ; Erases	d: from, and including, row. The erased pos	; Exit the active position through the end of the	INC INC DJNZ MOV JNB MOV SJMP	R0 R0 R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5 MsgActFlg,EAE5 R0,#MsgActCnt.AN.OFST		
RET ;+++++++ EraActEn ; ; Erases ; active	d: from, and including, row. The erased pos	; Exit the active position through the end of the	INC INC DJNZ MOV JNB MOV SJMP EAE5:	R0 R0 R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5 MsgActFlg,EAE5 R0,#MsgActCnt.AN.OFST EAE8		
RET ;+++++++ EraActEn ; Erases ; active ; attrib ;	d: from, and including, row. The erased pos ute.	; Exit the active position through the end of the	INC INC DJNZ MOV JNB MOV SJMP EAE5: JNB	R0 R0 R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5 MsgActFlg,EAE5 R0,#MsgActCnt.AN.OFST EAE8 WndActFlg,EAE6		
RET ;+++++++ EraActEn ; ; Erases ; active	d: from, and including, row. The erased pos ute. A,CurRow	; Exit the active position through the end of the	INC INC DJNZ MOV JNB MOV SJMP EAE5: JNB MOV	R0 R0 R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5 MsgActFlg,EAE5 R0,#MsgActCnt.AN.OFST EAE8 WndActFlg,EAE6 R0,#WndActCntBuf.AN.OFST		
RET ;+++++++ EraActEn ; Erases ; active ; attrib ;	d: from, and including, row. The erased pos ute.	; Exit the active position through the end of the itions will contain spaces with the current	INC INC DJNZ MOV JNB MOV SJMP EAE5: JNB MOV ANL	R0 R0 R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5 MsgActFlg,EAE5 R0,#MsgActCnt.AN.OFST EAE8 WndActFlg,EAE6 R0,#WndActCntBuf.AN.OFST A,#00FH		
RET ;++++++ EraActEn ; Erases ; Erases ; active ; attrib ; MOV	d: from, and including, row. The erased pos ute. A,CurRow	; Exit the active position through the end of the itions will contain spaces with the current ; Test if in window or Backgrour	HINC INC DJNZ MOV JNB MOV SJMP EAE5: JNB MOV ANL d	R0 R0 R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5 MsgActFlg,EAE5 R0,#MsgActCnt.AN.OFST EAE8 WndActFlg,EAE6 R0,#WndActCntBuf.AN.OFST A,#00FH		
RET ;+++++++ EraActEn ; Erases ; active ; attrib ; MOV MOV	d: from, and including, row. The erased pos ute. A,CurRow P2,A	; Exit the active position through the end of the itions will contain spaces with the current	HINC INC DJNZ MOV JNB MOV SJMP EAE5: JNB MOV ANL d	R0 R0 R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5 MsgActFlg,EAE5 R0,#MsgActCnt.AN.OFST EAE8 WndActFlg,EAE6 R0,#WndActCntBuf.AN.OFST A,#00FH		
RET ;+++++++ EraActEn ; Erases ; active ; attrib ; MOV MOV JNB	d: from, and including, row. The erased pos ute. A,CurRow P2,A WndActFlg,EAE1	; Exit the active position through the end of the itions will contain spaces with the current ; Test if in window or Backgrour	HINC INC DJNZ MOV JNB MOV SJMP EAE5: JNB MOV ANL d	R0 R0 R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5 MsgActFlg,EAE5 R0,#MsgActCnt.AN.OFST EAE8 WndActFlg,EAE6 R0,#WndActCntBuf.AN.OFST A,#00FH		
RET ;+++++++ EraActEn ; Erases ; active ; attrib ; MOV MOV JNB SETB	d: from, and including, row. The erased posi ute. A,CurRow P2,A WndActFlg,EAE1 ACC.4	; Exit the active position through the end of the itions will contain spaces with the current ; Test if in window or Backgrour	INC INC INC MOV JNB MOV SJMP EAE5: JNB MOV ANL d SJMP F EAE6:	R0 R0 R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5 MsgActFlg,EAE5 R0,#MsgActCnt.AN.OFST EAE8 WndActFlg,EAE6 R0,#WndActCntBuf.AN.OFST A,#00FH EAE7		
RET ;+++++++ EraActEn ; Erases ; active ; attrib ; MOV MOV JNB SETB MOV	d: from, and including, row. The erased posi ute. A,CurRow P2,A WndActFlg,EAE1 ACC.4 R5,A	; Exit the active position through the end of the itions will contain spaces with the current ; Test if in window or Backgrour ; Build window attribute page pi	HINC INC DJNZ MOV JNB MOV SJMP EAE5: JNB MOV ANL d SJMP F EAE6: MOV	R0 R0 R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5 MsgActFlg,EAE5 R0,#MsgActCnt.AN.OFST EAE8 WndActFlg,EAE6 R0,#WndActCntBuf.AN.OFST A,#OOFH EAE7 R0,#BgdActCntBuf.AN.OFST		
RET ;++++++ EraActEn ; Erases ; active ; attrib ; MOV MOV JNB SETB MOV MOV	d: from, and including, row. The erased posi ute. A,CurRow P2,A WndActFlg,EAE1 ACC.4 R5,A A,#40	; Exit the active position through the end of the itions will contain spaces with the current ; Test if in window or Backgrour ; Build window attribute page pi	INC INC DJNZ MOV JNB MOV SJMP EAE5: JNB MOV ANL C SJMP EAE6: MOV ANL	R0 R0 R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5 MsgActFlg,EAE5 R0,#MsgActCnt.AN.OFST EAE8 WndActFlg,EAE6 R0,#WndActCntBuf.AN.OFST A,#OOFH EAE7 R0,#BgdActCntBuf.AN.OFST		
RET ;++++++ EraActEn ; Erases ; active ; attrib ; MOV MOV JNB SETB MOV MOV SJMP	d: from, and including, row. The erased posi ute. A,CurRow P2,A WndActFlg,EAE1 ACC.4 R5,A A,#40 EAE2	; Exit the active position through the end of the itions will contain spaces with the current ; Test if in window or Backgrour ; Build window attribute page pi	INC INC DJNZ MOV JNB MOV SJMP EAE5: JNB MOV ANL C SJMP EAE5: MOV ANL EAE6: MOV ANL EAE7:	R0 R0 R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5 MsgActFlg,EAE5 R0,#MsgActCnt.AN.OFST EAE8 WndActFlg,EAE6 R0,#WndActCntBuf.AN.OFST A,#00FH EAE7 R0,#BgdActCntBuf.AN.OFST A,#01FH		
RET ;++++++ EraActEn ; Erases ; active ; attrib ; MOV MOV JNB SETB MOV MOV SJMP EAE1: SETB	d: from, and including, row. The erased posi ute. A,CurRow P2,A WndActFlg,EAE1 ACC.4 R5,A A,#40 EAE2 ACC.5	; Exit the active position through the end of the itions will contain spaces with the current : Test if in window or Backgrour ; Build window attribute page pf ; max count for window row	INC INC DJNZ MOV JNB MOV SJMP EAE5: JNB MOV ANL C SJMP F EAE6: MOV ANL EAE7: ADD	R0 R0 R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5 MsgActFlg,EAE5 R0,#MsgActCnt.AN.OFST EAE8 WndActFlg,EAE6 R0,#WndActCntBuf.AN.OFST A,#00FH EAE7 R0,#BgdActCntBuf.AN.OFST A,#01FH A,R0		
RET ;++++++ EraActEn ; Erases ; active ; attrib ; MOV MOV JNB SETB MOV SJMP EAE1: SETB MOV	d: from, and including, row. The erased posi ute. A,CurRow P2,A WndActFlg,EAE1 ACC.4 R5,A A,#40 EAE2 ACC.5 R5,A	; Exit the active position through the end of the itions will contain spaces with the current ; Test if in window or Backgrour ; Build window attribute page pt ; max count for window row ; Build Bgd attribute page ptr	HINC INC DJNZ MOV JNB MOV SJMP EAE5: JNB MOV ANL d SJMP F EAE5: MOV ANL EAE7: ADD MOV EAE8:	R0 R0 R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5 MsgActFlg,EAE5 R0,#MsgActCnt.AN.OFST EAE8 WndActFlg,EAE6 R0,#WndActCntBuf.AN.OFST A,#00FH EAE7 R0,#BgdActCntBuf.AN.OFST A,#01FH A,R0		
RET ;++++++ EraActEn ; Erases ; active ; attrib ; MOV MOV JNB SETB MOV MOV SJMP EAE1: SETB MOV MOV	d: from, and including, row. The erased posi ute. A,CurRow P2,A WndActFlg,EAE1 ACC.4 R5,A A,#40 EAE2 ACC.5	; Exit the active position through the end of the itions will contain spaces with the current : Test if in window or Backgrour ; Build window attribute page pf ; max count for window row	HINC INC DJNZ MOV JNB MOV SJMP EAE5: JNB MOV ANL d SJMP F EAE5: MOV ANL EAE7: ADD MOV EAE8:	R0 R0 R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5 MsgActFlg,EAE5 R0,#MsgActCnt.AN.OFST EAE8 WndActFlg,EAE6 R0,#WndActCntBuf.AN.OFST A,#00FH EAE7 R0,#BgdActCntBuf.AN.OFST A,#01FH A,R0 R0,A A,aR0		
RET ;++++++ EraActEn ; Erases ; active ; attrib ; MOV MOV JNB SETB MOV MOV SJMP EAE1: SETB MOV MOV EAE2:	d: from, and including, row. The erased posi ute. A,CurRow P2,A WndActFlg,EAE1 ACC.4 R5,A A,#40 EAE2 ACC.5 R5,A	; Exit the active position through the end of the itions will contain spaces with the current ; Test if in window or Backgrour ; Build window attribute page pt ; max count for window row ; Build Bgd attribute page ptr	 INC INC MOV MOV JNB MOV SJMP EAE5: JNB MOV ANL EAE7: ADD MOV EAE8: MOVX CLR 	R0 R0 R7,EAE4 P2,#BgdActCntBuf.SR.PAGE A,R5 MsgActFlg,EAE5 R0,#MsgActCnt.AN.OFST EAE8 WndActFlg,EAE6 R0,#WndActCntBuf.AN.OFST A,#00FH EAE7 R0,#BgdActCntBuf.AN.OFST A,#01FH A,R0 R0,A A,aR0		

JC EAE9	MOV P2,#BgdActCntBuf.SR.PAGE
MOV A,ActCol	MOV A,R5
MOVX @R0,A	JNB MsgActFlg,EBE5
EAE9:	MOV R0,#MsgActCnt.AN.OFST
RET	SJMP EBE8
	EBE5:
;++++++++++++++++++++++++++++++++++++++	
EraBgnAct:	MOV R0,#WndActCntBuf.AN.OFST
	ANL A,#00FH
; Erase from, and including, the first position in the active row through th	
; active position. The erased positions will contain spaces with the curren	
	MOV R0,#BgdActCntBuf.AN.OFST
; attribute.	ANL A,#01FH
;	EBE7:
MOV A, CurRow	ADD A, RO
MOV P2,A	MOV RO,A
JNB WndActFlg,EBA1	EBE8:
SETB ACC.4	MOVX A, aro
SJMP EBA2	SETB C
EBA1:	SUBB A,ActCol
SETB ACC.5	JNC EBE9
EBA2:	CLR A
MOV R5,A	MOVX aro, a
MOV A,ActCol	EBE9:
INC A	RET
MOV R6,A	
MOV R7,A	· · · · · · · · · · · · · · · · · · ·
MOV RO,ChrOff	FrcEraRow:
MOV A,#''	· · · · · · · · · · · · · · · · · · ·
EBA3:	; Forces an entire erasure of a row for Erase In Display or Erase In Line.
MOVX ORO,A	
INC RO	; NOTE: This routine must immediately precede "EraRow".
DJNZ R6,EBA3	;
MOV P2.R5	MOV R6,A
MOV RO,AtrOff	MOV DPH, #BgdActCntBuf.SR.PAGE
INC RO	JNB MsgActFlg, FER1
	MOV DPL,#MsgActCnt.AN.OFST
MOV A,CurAtr EBE4:	MOV R7,#128
	SJMP FER4
MOVX aR0,A	FER1:
INC RO	JNB WndActFlg,FER2
INC RO	MOV DPL,#WndActCntBuf.AN.OFST
DJNZ R7,EBE4	
9	10

MOV	R7,#40		ER2:		;must be background
SJMP	FER3	1	SETB	ACC.5	;A = attribute page
FER2:	•		MOV	DPTR,#BgdActCntBuf	ptr to active character counts
MOV	DPL,#BgdActCntBuf.AN.OFST	<i>'</i>	ER3:		
MOV	R7,#128		XCH	A,R4	;put attrib page in R2
FER3:	*		CLR	ACC.7	;get row number in A
ANL	A,#01FH		ADD.	A,DPL	; index DPTR to correct count
ADD	A, DPL		MOV	DPL,A	; for this row
MOV	DPL,A		ER4:		-
FER4:			MOVX	A, @DPTR	;fetch the active character cn
MOV	A,R7		JZ	ER7	skip if none
MOVX	aDPTR,A		MOV	R6,A	R6 = R7 = Active count
MOV	A,R6		MOV	R7,A	;(one for char and one for att
			CLR	Α	Active count set to 0
NOTE:	This routine falls through	to "EraRow" below.	MOVX	ODPTR, A	
			MOV	R0,ChrOff	;RO = offset of first char
			MOV	A,#" "	;A = blank character
EraRow:		· · · · ·	ER5:	•	;blank characters loop
			MOVX	aro, A	;blank one character
Erases	s the given row to a blank co	ondition (i.e. all spaces with the current	INC	RO	;next character
; attrib			DJNZ	R6,ER5	·
ŕ					done with character blanking
In:	A	page address of row	MOV	P2,R4	attribute page selected
; Out:		active count update	MOV	R0,AtrOff	attribute offset in RO
; Bad:	A, DPTR, P2, R0, R4, R6, R7		INC	RO	;select lower attribute byte
;			MOV	A,CurAtr	current attributes
			ER6:		
MOV	P2,A	;put page address in ptr	MOVX	aro, A	;set lower attribute byte
JNB	MsgActFlg,ER1	;skip if not msg row	INC	RO	;next attribute
		;message row	INC	RO	
SETB	ACC.5	;R2 = attribute page	DJNZ	R7,ER6	
MOV	R4,A				;done with attribute clear
MOV	DPTR,#MsgActCnt	;ptr to active char count	ER7:		
SJMP	ER4	;do the erase	RET	-	
ER1:		check for window			*
MOV	Ř4,A	;put character page in R2	;++++++	·+++++++++++++++++++++++++++++++++++++	*********
JNB^	WndActFlg,ER2	skip if not in window;	HidWnd:	•	
		;window row	;		
SETB	ACC.4	;A = attribute page	; Hides	the window if window is v	visible, if the message window is visible
MOV	DPTR,#WndActCntBuf	ptr to active character counts	; it mai	ntains its visibliity.	
SJMP	ER3	· .	;		•
			; Bad:	R1,R2,R3	
			;	•••••	
		11 .			12

.

JB MsgVisFlg,HW1		MOV R3,#WndWDB0.AN.OFST	•	
MOV R2,#TrmWDB.SR.PAGE		SJMP SW4	-	
MOV R3,#TrmWDB.AN.OFST	SW	W3:		
SJMP HW2		MOV R2,#WndWDB1.SR.PAGE		
HW1:		MOV R3,#WndWDB1.AN.OFST		
MOV R2,#MsgWDB.SR.PAGE	SI.	W4:		
MOV R3.#MsgwDB.AN.OFST		MOV R1,#TOWHrdLoInd		
HW2:		LCALL WrAm8052Reg		1. A. 1.
	cu	W5:		
MOV R1,#TOWHrdLoInd	5	RET		
LCALL WrAm8052Reg		KE I		
•RET AND AND	· · · · · · · · · · · · · · · · · · ·		·	
			*****	*****
;++++++++++++++++++++++++++++++++++++++		ldTrmRcb:		
ShwWnd:				
;			ontrol block when activating a di	fferent
; Makes the window visible, if the message w	indow is visible it is maintained. ;	display.	- -	
. ;	• ;			1999 - 1990 - 1900 - 1990 - 19
; Bad: A,DPTR,R1,R2,R3	;	Bad: P2,A,R0		
· ;	····· ;·			
JB MsgVisFlg,SW1	£1	JNB MsgActFlg,BTR1		×
MOV R2,#TrmWDB.SR.PAGE		MOV DPTR,#BgdVarBuf+(ExtRow	-CurAtr)	
MOV R3, #TrmWDB.AN.OFST	` _	MOVX A, aDPTR		
SJMP SW2		MOV TrmRow, A		
sw1:		SJMP BTR2		
MOV R2,#MsgWDB.SR.PAGE	ВТ	TR1:	the second second second	
MOV R3,#MsgWDB.AN.OFST	· ·	MOV TrmRow,ExtRow		
sw2:	BT	TR2:		
MOV DPTR,#WndWDB0+WDB_NxtPag		MOV TrmOff,RcbOff		
MOV A,R2		MOV P2,TrmRow	; When the backgrou	nd is to be
•		MOV R0,RcbOff	; active it must	
CLR EXO		MOV A, #80H		
MOVX ODPTR,A		MOVX ORO,A	; properly initia	alized Term
INC DPTR		INC RO	; property miting; this will be the	
MOV A,R3		· ·	•	ne window asb
MOVX ODPTR, A		INC RO	; ExtRow.	Do moint to
INC DPH		MOV A, TrmRow	; Termination RCI	· · ·
MOVX ODPTR,A	•	MOVX QRO,A	; themselves, wit	
DEC DPL			; count of one, a	
MOV A,R2		INC RO	; count of zero,	and a visible
MOVX ODPTR, A		MOV A, TrmOff	; count of one.	
SETB EXO		MOVX aro, A 🔬	· · · · · · ·	
JB CurWDBFlg,SW3 ~		INC RO	•	
MOV R2,#WndWDB0.SR.PAGE		CLR A		
13			14	•

.

MOVX	aro, A
INC	RO
INC	Α
MOVX	aro, A
INC	RO
CLR	Α
MOVX	aro,A
INC	RO
INC	RO
MOVX	aro, A
INC	RO
MOVX	aro, A
INC	RO
INC	RO
INC	RO
MOV	A,#TrmAtr.SR.PAGE
MOVX	aro, A
INC	RO
MOV	A,#TrmAtr.AN.OFST
MOVX	aro,A
INC	RO
CLR	Α
MOVX	aro, A
INC	RO
MOVX	aro, A
INC	RO
MOV	A,#NrmRRB.SR.PAGE
MOVX	aro,A
] NC	RO
MOV	A,#NrmRRB.AN.OFST
MOVX	aro, A
MOV	DPTR,#TrmWDB+WDB_RowPag
MOV	A,TrmRow
CLR	EX0
MOVX	adptr,A
INC	DPTR
MOV	A,TrmOff
MOVX	adptr, A
SETB	EXO
MOV	DPTR,#MsgRCB+RCB_RowOff
CLR	EX0
MOVX	ODPTR,A
DEC	DPL
	15

MOV	A,TrmRow	
MOVX	adptr,A	÷
SETB	EXO	
JB	WndActFlg,BTR3	
JB	MsgActFlg,BTR3	
MOV	A,BtmRow	
SJMP	BTR4	
BTR3:		
MOV	DPTR,#BgdVarBuf+(BtmRow-CurAtr)	
MOVX	A, adptr	
BTR4:		•
MOV	DPH,A	
MOV	DPL,#BgdRCBO.AN.OFST+RCB_RowPag	
MOV	A,TrmRow	
CLR	EXO	
MOVX	adptr,A	
INC	DPTR	
MOV	A,TrmOff	
MOVX	adptr,A	
SETB	EXO	
JB	MsgActFlg,BTR5	
JNB	WndActFlg,BTR5	
MOV	A,BtmRow	
SJMP	BTR6	
BTR5:		
MOV	DPTR,#WndVarBuf+(BtmRow-CurAtr)	
MOVX	A, adptr	
BTR6:	х Р	
MOV	DPH,A	
MOV	DPL,#WndRCB0.AN.OFST+RCB_RowPag	
MOV	A,TrmRow	
CLR	EXO	
MOVX	adptr,A	
INC	DPTR	
MOV	A,TrmOff	
MOVX	adptr,A	
SETB	EXO	
RET		
÷	× · · · ·	
	16	

:++++++++++++++++++++++++++++++++++++++	******	*****************	MOV	R1,#CurAtr	;set internal address
HalfSwap:		<u>, '</u>	MOV	R7,#(DspWid-CurAtr)	count of variables
; Copies display dependent variables to external memory			sv1:		;move out loop
:			MOV	A, OR1	; move one byte
, : In: R3		Out going pointer page	MOVX		
R4		Out going pointer offset	INC	RO	;next byte
; Out: ext	ernal memory at R3:R4		INC	R1	
•	A,R0,R1,R2		DJNZ	R7, SV1	· · · · ·
				•	;done with move out
MOV P2,	R3	;set page register	MOV	P2,R5	set input page
MOV A,R		;set external offset	MOV	A,R6	set input offset
MOV RO,			MOV	RO,A	•
	#CurAtr	;set internal pointer	MOV	R1,#CurAtr	;set internal address
•	#(DspWid-CurAtr)	;count of dependent var	MOV	R7,#(DspWid-CurAtr)	;count of variables
HS1:	· · ·		sv2:	•	;move in loop
MOV A,a	R1	; move one byte	MOVX	A, aro	;move one byte
MOVX ORO			MOV	QR1.A	
INC RO		;next byte	INC	RO	next byte
INC R1			INC	R1	• •
DJNZ R2,	HS1		DJNZ	R7, SV2	
RET				· · · · · · · · ·	;done
			POP	ACC	;restore R1
*********	+++++++++++++++++++++++++++++++++++++++	***************************************	MOV	R1,A	•
SwpVar:		· · · · · · · · · · · · · · · · · · ·	RET		
	t of display dependent va	riables to external storage			
•		t variables from a another	;++++++		*******
: external l			SetCelWi	id:	· · ·
		, ,	;		
; In: R3		Out going pointer hi	; Sets t	the upper attribute byte for	all positions thus changing the character
R4		Out going pointer lo	; widths	s uniformly.	
; R5		In coming pointer hi			
; R6		In coming pointer lo	; In:	A	upper attribute byte
; Out: int	ernal display dependent v	ariables	; Out:	all attributes	(upper byte only)
	ernal memory at R3:R4		;	R1	set to this byte
•	R0,R7	۲	; Bad:	P2,R0,R2,R3	
;	····		•		•
, ; NOTE: R1	is preserved		MOV	R1,A	;set R1 to attribute byte
,		·	MOV	P2,#BgdAtrBuf0.SR.PAGE	bacground start page
MOV A,R	1	;save R1	MOV	R2,#32	;31 backgrd + msg rows
PUSH ACC			SCW1:	•	;bgrd and msg row loop point
MOV P2,		;set ouput page	MOV	R0,#BgdAtrBuf0.AN.OFST	attribute offset
		;set output offset	MOV	. R3,#128	;character count
MOV A R	4				
MOV A,R MOV RO,		,			

		.*				
SCW4:		;bgrd and msg char loop point	ChgCsrSiz:			
MOVX	aro, A	;set attribute byte	;			
INC	RO	;next attribute	; Translates the internal cursor size representation (in the form of 2			
INC	RO		; nibbles) to the row redefinition block representation of two five-bit			
DJNZ	R3,SCW4		; fields	stored in a 16-bit word;	· · · ·	
		;done with row	;		·	
INC	P2		🦂 ; In:	CsrSiz	variable defining new size	
DJNZ	R2,SCW1	;next row	; Out:	normal row redefinition blo	ock cursor bytes	
· · · ·		;done with bgrd and msg	; Bad:	A,P2,R0,R1,R2		
MOV	P2,#WndAtrBuf0.SR.PAGE	;window start page	;			
MOV	R2,#15	;window row count				
SCW2:		;window row loop point	MOV	DPTR,#NrmRRB+RRB_CursHi	;set rwo redef location	
MOV	R0,#WndAtrBuf0.AN.OFST	;attribute offset	MOV	A,CsrSiz	;R2 = cursor end	
MOV	R3,#40	;character count	ANL	A,#OFH		
SCW3:	· · · · · ·	;window character loop point	MOV	R2,A		
MOVX	aro, A	;set attribute byte	MOV	A,CsrSiz	;R1 = CsrSiz rotated left 1	
INC	RO	;next attribute	, RL	A		
INC	RO		MOV	R1,A		
DJNZ	R3, SCW3	· · · ·	ANL	A,#001H	;most sig cursor start bit	
		;done with row	MOVX	OPTR,A	;written in high byte	
INC	P2		INC	DPL	;next byte	
DJNZ	R2, SCW2	;néxt row	MOV	A,R1	;upper three bits of start in A	
		;done with window	ANL	A,#OEOH		
RET			ORL	A,R2	;cursor end joined in	
			MOVX	aDPTR,A	;write lower byte	
;+++++++	*********	****************	RET		·	
ChgBlnkS	od:					
;	· · · · · · · · · · · · · · · · · · ·		;++++++	*****	******	
; Change	s the blink rates for the c	ursor and blinking character attribute.	ChgCsrTy	p:		
;			;			
; In:	BlnkByt	new blink control byte	; Change	s the cursor type bits in mo	de register 2	
; Out:	(none)					
; Bad:	P2,R0,R1,A		; In:	R5	cursor type bits (bits 1 and 2)	
;			; Out:	Mode Register 2	bits 9 and 10 modified	
			; Bad:	A,R1,R2,R3		
MOV	A,BlnkByt	replace blink control				
MOV	DPTR,#BgdMDBO+MDB_Blnk	•	•			
MOVX	adptr,A		MOV	R1,#ModReg2Ind	;mode register 2 index	
MOV	DPTR,#BgdMDB1+MDB Blnk	ν		RdAm8052Reg		
MOVX	DPTR.A		MOV	-	;high byte of mode register 2	
RET	• • •		ANL	A,#0F9H	;keep all but bits 1 and 2	
			ORL	A,R5	;get these from R5	
:++++++++	******	+ * * * * * * * * * * * * * * * * * * *	MOV.	R2,A	;write it back	
•	· ·	19			20	
		7.7	> +			

	× .			, .	
LCALL	WrAm8052Reg		CJNE	A,CurRow,DRMU4	; Jump if not current row
RET			,		
			MOV	ExtRow,A	; Old currarow is new extra row
;++++++++	•+++++++++++++++++++++++++++++++++++++	***************************************	CJNE	A,BtmRow,DRMU3	; Jump if not at btm visible row
DelRów_M	lovUp:		MOV	A, RemRow	; Special case at bottom, old
		· · · · · · · · · · · · · · · · · · ·	MOV	BtmRow, A	; remaining row to new bottom
MOV	A,ExtRow		MOV	CurRow,A	; and new current rows
LCALL	. FrcEraRow	; Erase extra row	CLR	EX0	
. MOV	A,RcbOff		MOVX	adptr,A	; Make row before bottom point
ADD	A,#RCB_RowPag		MOV	DPH,A	; to new bottom (i.e. old
MOV	DPL,A	•	MOVX	A, adptr	; remaining row) and following
MOV	A,ExtRow		MOV	RemRow, A	; row becomes new rem row
MOV	DPH,A	; Make extra row point to itself	MOV	A;TrmRow	; Make new bottom row point
CLR	EX0		MOVX	aDPTR,A	; to termination row
MOVX	aDPTR,A		INC	DPL	
INC	DPL		MOV	- A,TrmOff	
MOV	A,RcbOff	•	MOVX	adptr,A	
MOVX	aDPTR,A		SETB	EXO	
MOV	DPH, EndRow	; Make end row point to extra row	RET		; Exit
MOVX	ODPTR,A	; thereby adding extra row to			
DEC	DPL	; end of display	DRMU3:		; Current row found, not at bottom
MOV	A,ExtRow		MOV	R6,DPH	· · · · · · · · · · · · · · · · · · ·
MOVX	aDPTR,A		MOV	DPH,A	; Following row is
SETB	-EX0		MOVX	A, adptr	; new current row
MOV	EndRow, A	; Extra row becomes new end row	MOV	DPH,R6	
MOV	A,DPH	; Compare old end row to bottom	MOVX	aDPTR,A	; Change linked list to delete
CJNE	A,BtmRow,DRMU1	; visible row, jump if differ	MOV	CurRow,A	; Assign new current row
MOV	A, EndRow	; New end row	MOV	A,ExtRow	; Set up to
MOV	RemRow, A	; is also new remaining rows	SJMP	DRMU6	; scan rest of list
DRMU1:		; Bottom row not at end of display	DRMU4:		; Current row not found yet
MOV	A, BgnRow	; Start at first row of display	CJŇE	A, BtmRow, DRMU2	; Jump if not at bottom visible
CJNE	A, CurRow, DRMU2	; Jump if not currently at begin	MOV	A,RemRow	; Compare old remaining row
MOV	ExtRow, A	; New extra row is old begin row	CJNE	A, CurRow, DRMU2	; to current, jump if differ
MOV	DPH,A	; Point to it	MOV	ExtRow,A	; Old curr row is new extra row
MOVX	A, ODPTR	; and get row following it	MOV	DPH,A	; Point to it
MOV	BgnRow, A	; as new first row of display	MOVX	A, ODPTR	; and following row
MOV	CurRow, A	; and new current row	MOV	RemRow, A	; is new remaining row
MOV	A, ExtRow	; Compare old begin row to top	RET		; Exit after special case
CJNE	A, TopRow, DRMU5	; visible row, jump if differ 🤄	DRMU5:		; Adjust rest of linked list
SJMP	DRMU7	; Else handle non-critical cases	MOVX	A, adptr	; Get following row
DRMU2:	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	; Current row not at top of display	DRMU6:	1	
MOV	DPH,A	; Point to row	MOV	DPH,A	; Point to following row
MOVX	A, ODPTR	; and find row following it	CJNE	A, TopRow, DRMU10	; Jump if not top visible row
		21			22

DRMU7:		· · ·		*****	
MOV	R7,DPL	; Adjust new top visible row	•		
MOVX	A, ODPTR	; and make appropriate block	DelRow_MovDn:		
MOV	TopRow, A	; (MDB or WDB) point to it	. Deletes the current active re-	w from the display and moves rows shows it	
JNB	WndActFlg,DRMU8	; (MDB OF WDB) point to it	; Deletes the current active row from the display and moves rows above it ; downward. An erased row is inserted at the top of the display.		
MOV	DPTR,#WndWDB0+WDB RowPag		, downward. An erased row is in	iserted at the top of the display.	
MOVX	aDPTR,A		i	. row variables	
MOVA	DPTR,#WndWDB1+WDB RowPag		; In: CurRow, BgnRow, TopRow		
MOVX	aDPTR,A	•	; BtmRow, RemRow, EndRow : ExtRow	,	
SJMP	DRMU9		•	updated row variables	
DRMU8:	DKHO7		; Out:	updated fow variables	
MOV	DPTR,#BgdMDB0+MDB RowPag			/	
MOVX			; Bad: A,DPTR,R6,R7,PSW	*	
MOVA	ODPTR,A			· France many in	
	DPTR,#BgdMDB1+MDB_RowPag		MOV A,ExtRow	; Extra row is	
MOVX DRMU9:	adptr,A		LCALL FrcEraRow	; erased and	
			MOV DPH,ExtRow	; then its	
MOV	DPH,A	; Set up to	MOV A,RcbOff	; RCB next	
MOV	DPL,R7	; scan through and	ADD A,#RCB_RowPag	; row field	
SJMP	DRMU5	; adjust rest of linked list	MOV DPL,A	; is set so the	
DRMU10:		; Scanning, not at top	MOV A,BgnRow	; old beginning row	
CJNE	A,BtmRow,DRMU11	; Jump if not bottom visible row	MOVX @DPTR,A	; follows it	
MOV	A, RemRow	; Old remaining row is	INC DPL		
MOV	BtmRow, A	; new bottom visible row	MOV A,RcbOff	,	
CLR	EXO		MOVX aDPTR,A		
MOVX	adptr,A	; Make old bottom row point to	DEC DPL		
INC	DPL	; old remaining row	MOV A,DPH	; Old extra row	
MOV	A,RcbOff	· · ·	MOV BgnRow, A	; becomes new beginning row	
MOVX	adptr,A		DRMD1:	; For each row above top visible row	
MOV	DPH,RemRow	; Make new bottom row point to	MOV DPH,A	; Point to the row	
MOV	A,TrmOff	; termination row	MOVX A, aDPTR	; Get page of next row	
MOVX	ODPTR,A	· · · · · ·	CJNE A, TOPROW, DRMD4	; Jump if next is not top row	
DEC	DPL	· · · · · · · · · · · · · · · · · · ·	MOV TopRow, DPH	; New top row is preceding row	
MOVX	A, ƏDPTR	; Row following old remaining row	MOV R6,A	; Save next row page address and	
MOŅ	RemRow, A	; is new remaining row	MOV R7,DPL	; display's offset to next row	
MOV	A,TrmRow		MOV A,DPH	; This row is new top row	
	adptr,A		JNB WndActFlg,DRMD2	; Jump if not in window	
SETB	EX0		MOV DPTR,#WndWDB0+WDB_RowPa	ag ; Point into first window block	
RET		; Exit	MOVX DDPTR,A-	; and set new top row	
			MOV DPTR,#WndWDB1+WDB_RowPa	g; Point into second window block	
DRMU11:		; Scanning, not at top or bottom	MOVX ODPTR,A	; and set new top row	
CJNE	A,EndRow,DRMU5	; Jump if not at end row	SJMP DRMD3	; Continue	
· · ·		,			
RET		; Exit when we get to the end	;		
		23		24	

	······································		1	,	· · · · · · · · · · · · · · · · · · ·
DRMD2:			MOV	DPH,BtmRow	; Make new
MOV	DPTR,#BgdMDBO+MDB RowPag	; Point into first bgd block	MOV	A,TrmOff	; bottom row
MOVX		; and set new top row	MOVX	ODPTR,A	; point to
MOV	DPTR,#BgdMDB1+MDB RowPag	: Point into second bgd block	DEC	DPL	; display's
MOVX	· · · · · · · · · · · · · · · · · · ·	; and set new top row	MOV	A,TrmRow	; termination
DRMD3:			моух	ODPTR,A	row
MOV	DPH,A	: Point to this row's next	SETB	EX0	· · ·
MOV	DPL,R7	; row pointer again	MOV	A,RemRow	; Resume with new remaining row
MOV	A, R6	; Restore page of next row	SJMP	DRMD9	; and go check for row to del
SJMP	•	; Go check for row to delete	DRMD8:		; Still between top and btm vis rows
DRMD4:		; Still above top visible row	CJNE	A,CurRow,DRMD5	; Loop if not row to delete
CJNÉ	A, CurRow, DRMD1	; Loop if not row to delete	SJMP	DRMD11	; Go delete row
SJMP	• •	; Go delete row	DRMD9:		; Below bottom visible row
DRMD5:		; For each row between top and btm vis	MOV	DPH,A	; Point to the row
MOV	DPH,A	; Point to the row	MOVX	A, ODPTR	; Get page of next row
MOVX	, .	; Get page of next row	CJNE	A, EndRow, DRMD10	; Jump if next is not end row
CJNE	•	; Jump if next is not bottom row	MOV	CurRow, DPH	; New current row is preceding
* MOV	BtmRow, DPH	: New bottom row is preceding row	MOV	EndRow, DPH	; New end row is preceding row
CJNE	•	; Jump if next is not row to del	MOV	ExtRow, A	; New extra row is one to delete
MOV	CurRow, DPH	: New current row is preceding	MOV	A, DPH	, Make end row
MOV	ExtRow, A	: New extra row is one to delete	MOVX	ODPTR, A	; point to itself
CJNE		: Jump if next is not end row	RET	•	; Exit
MOV	EndRow, DPH	; New end row is preceding row			•
MOV	RemRow, DPH	: New remaining row is set same	DRMD10:		; Still not to end row
DRMD6:		; Delete old bottom row	CJNE	A, CurRow, DRMD9	; Loop if not row to delete
MOV	A,TrmRow	; Make new	DRMD11:		; Delete row (no special updates)
CLR	EXO	y note not	MOV	CurRow, DPH	; New current row is preceding
MOVX		: bottom row	MOV	ExtRow, A	: New extra row is one to delete
INC	DPL	; point to	MOV	DPH A	; Get
MOV	A,TrmOff	; display's	MOVX	A, QOPTR	; page of following row
MOVX	•	; termination row	MOV	DPH, CurRow	; New current row points to row
SETB	•	, contractor for	MOVX	adptr,A	; after old current (deleted)
RET	ENO	; Exit	RET	·····	; Exit
		, LATE			
DRMD7:		; New btm row (haven't found del row)		*****	*****
MOV	DPH,A	; Make	InsRow M		
MOV	A, RemRow	; old bottom		, internet	х.
CLR	EXO	, otd bottom	MOV	A,ExtRow	
MOVX		; row point	1	FrcEraRow	· · · · · · · · · · · · · · · · · · ·
INC	DPL	; to old	MOV	DPH, CurRow	
MOV	A.RcbOff	; to old : remaining	MOV	A,RcbOff	
MOV	•	; row	ADD	A,#RCB RowPag	7
MOVA	RemRow, DPH	; Yow : New rem row follows new btm row	MOV	DPL,A	
1 MOA	is called with the transmission of transmission of the transmission of transmissio	2.5	1		26

MOVX	A, adptr	MOV DPH,A		
MOV	R6,A	CJNE A, TopRow, IRMU9		,
INC	DPL	MOV R6,À		1
MOVX	A, ƏDPTR	MOV R7, DPL		
MOV	DPH,ExtRow	CJNE A,CurRow,IRMU5	•	
MOVX	adptr,A	MOV A,R5		
DEC	DPL	SJMP IRMU6	Ň	r.
MOV	A,R6	RMU5:		
MOVX	adptr,A	MOVX A, ODPTR		
MOV	R5,ExtRow	RMU6:		
MOV	A, BgnRow	MOV TopRow, A		-
MOV	ExtRow,A	JNB WndActFlg,IRMU7		
CJNE	A,CurRow,IRMU3	MOV DPTR,#WndWDB0+WDB_RowPa	9	
MOV	CurRow,R5	MOVX ODPTR,A		
MOV	BgnRow,R5	MOV DPTR,#WndWDB1+WDB_RowPa	g	
CJNE	A, TopRow, IRMU2	MOVX ODPTR,A		
MOV	TopRow,R5	SJMP IRMU8		
MOV	A,R5	RMU7:	· • .	
JNB	WndActFlg,IRMU1	MOV DPTR,#BgdMDB0+MDB_RowPa	g	
MOV	DPTR,#WndWDB0+WDB_RowPag	MOVX ODPTR,A	<i></i>	
MOVX	adptr,A	MOV DPTR,#BgdMDB1+MDB_RowPa	g	
MOV	DPTR,#WndWDB1+WDB_RowPag	MOVX @DPTR,A		
MOVX	adptr,A	RMU8:		
RET		MOV DPH,R6		
		MOV DPL,R7		
IRMU1:		MOV A,R6	•	-
MOV	DPTR,#BgdMDBO+MDB_RowPag	SJMP IRMU13	·	~
MOVX	adptr, A	RMU9:	· ·	
MOV	DPTR,#BgdMDB1+MDB_RowPag	CJNE A, CurRow, IRMU4		
MOVX	adptr,A	SJMP IRMU17		
IRMU2:		RMU10:	/	
RET		MOVX A, aDPTR		
IRMU3:		MOV DPH,A		
MOV	DPH,A ·	CJNE A, BtmRow, IRMU13		
MOVX	A, adptr	CJNE A, CurRow, IRMU11		
MOV	BgnRow, A	MOV BtmRow, R5		
MOV	A, DPH	CJNE A, EndRow, IRMU17		
CJNE	A, TOPROW, IRMU4	MOV RemRow, R5		
MÒV	R6,A	SJMP IRMU15a		
MOV	R7, DPL	RMU11:		x
SJMP	IRMU5	MOV A, RemRow		
IRMU4:		MOV BtmRow, A		
MOVX	A, adptr	CLR EXO	28	
	27		20.	

	and a second		
l .			
MOVX	adptr,A		MOV A,RcbOff
INC	DPL	•	MOVX ODPTR,A
MOV	A,RcbOff		SETB EXO
MOVX	DPTR, A	-	RET
MOV	DPH, RemRow	-	
MOV	A,TrmOff		· · · · · · · · · · · · · · · · · · ·
1	adptr, A	1	InsRow_MovDn:
1		,	
DEC	DPL	, i i i i i i i i i i i i i i i i i i i	NOV A ExtDay
-	A, ODPTR		MOV A,ExtRow
- MOV	R6,A	· ·	LCALL FrcEraRow
MOV	-		MOV R5,ExtRow
MOVX	adptr,A		MOV DPH,R5
SETB	EXO	·	MOV A,RcbOff
MOV	A, RemRow		MOV R7,A
CJNE	A, CurRow, IRMU12		ADD A, #RCB_RowPag
MOV	RemRow, R5		MOV DPL,A
MOV	CurRow, R5		MOV A, CurRow
RET			MOVX ODPTR,A
			INC DPL
IRMU12:			MOV A, R7
	DomDout D4	,	MOVX DPTR, A
MOV	RemRow, Ró		DEC DPL
MOV	DPH,R6		
MOV	A, R6		
SJMP	IRMU15	*	CJNE A, CurRow, IRMD1
IRMU13:			MOV BgnRow, R5
	A, CurRow, IRMU10		SJMP IRMD4
SJMP	IRMU17		IRMD1:
IRMU14:			MOV DPH,A
MOVX	A, adptr		MOVX A, ODPTR
MOV	DPH,A		CJNE A, CurRow, IRMD3
IRMU15:		-	MOV R6,A
CJNE	A, EndRow, IRMU16		MOV A,R5
IRMU15a			MOVX @DPTR,A
MOV	EndRow, R5		SJMP IRMD4
SJMP	-	ч. -	IRMD3:
IRMU16:		•	CJNE A, BtmRow, IRMD1
	4 O D		MOV A, RetirRow
1	A, CurRow, IRMU14		
IRMU17:		<i>i</i> .	
MOV	A,R5		MOV RemRow, R5
MOV	CurRow, A		IRMD4:
CLR	EXO	. 1	MOV Currow, R5
MOVX	adptr,A	ì	MOV A,R5
INC.	DPTR		
	29		30

IRMD5:		IRMD11:		
MOV	DPH,A	MOV	DPH,A	
	A, QDPTR	MOV	A,RemRow	· *
CJNE	A, TOPROW, IRMD8	CLR	EXO	
MOV	TopRow, DPH	MOVX		
MOV	R6,A	INC	DPL	·
MOV	R7,DPL	MOV	A,RcbOff	
MOV	A, DPH		DOPTR,A	
JNB	WndActFlg,IRMD6	MOV	RemRow, DPH	· · · · · · · · · · · · · · · · · · ·
MOV	DPTR,#WndWDB0+WDB RowPag	MOV	DPH, BtmRow	
	aDPTR,A	MOV	A,TrmOff	
MOVA	DPTR,#WndWDB1+WDB RowPag		adptr,A	· · · · · · · · · · · · · · · · · · ·
MOVX		DEC	DPL	
SJMP	IRMD7	MOV	A,TrmRow	
IRMD6:			adptr,A	· · · · · · · · · · · · · · · · · · ·
MOV	DPTR,#BgdMDB0+MDB_RowPag	SETB	•	
MOVX	-	MOV	DPH,RemRow	
MOV			A, aDPTR	
MOVX	DPTR,#BgdMDB1+MDB_RowPag aDPTR,A	IRMD12:	A, worth	
RMD7:	WUFIK,A		A, EndRow, IRMD5	
MOV	DPH, A	IRMD13:	A, LINKOW, IKHOS	* -
MOV	DPL,R7	MOV	EndRow, DPH	
MOV	A,R6	MOV	ExtRow;A	
SJMP	IRMD5	MOV	A,DPH	
IRMD8:	1CU 2		adptr,A	,
		RET	WEIR,A	
IRMD9:	A, BtmRow, IRMD12	KL I		
MOV	RtmDout DDU			*******
CJNE	BtmRow, DPH A, EndRow, IRMD11	ScrlUpDs		
IRMD10:	A, ENGKOW, IKMUTT	scrupps	• h •	
MOV	RomPoul DDH	· Scroll	the display upward the given	number of roug
MOV	RemRow, DPH	, 301001		Transet of Tows.
MOV	EndRow, DPH	; In:	A	number of rows to scroll
	ExtRow,A	; Out:	VrtScrlFlg	vertical scroll flag
MOV	A, TrmRow EXO	; 000	SwbBit	
CLR MOVX			SudBit	Window/bgrd scroll flag
		;	VrtScrlCnt	up/down scroll flag
INC	DPL .			smooth scroll row count
MOV	A, TrmOff	i . Dadi	main and window def blocks	top row page and smooth scroll ctrl
MOVX		; Bad:	DPTR, P2, A, R0, R4, R7	
	EXO	;		•••••••••••••••••••••••••••••••••••••••
SETB				
SETB RET				
		JNB	MsgActFlg,SUD1	;message area does not scroll

1

					· · · · · · · · · · · · · · · · · · ·
SUD1:			ADD	A,VrtScrlCnt	;get new total vert scrl count
MOV	R7,A	;save scroll count	MOV	VrtScrlCnt,A	
JB	AMDSCMBit,SUD4	skip if smooth scrool;	JB	VrtScrlFlg,SUD11	skip if scroll in progress;
-		;jump scroll	JNB	CurMDBFlg,SUD9	;skip to select current MDB
JB	VrtScrlFlg,\$;wait for scroll in progress	MOV	R0,#BgdMDB1.AN.OFST+MDB_Scrl	;MDB1 if flag was set
LCALL	HidCsr	;cursor hidden while scrolling	SJMP	SUD10	
SUD2:		;call SetForScrlUp R7 times	SUD9:		
LCALL	SetForScrlUp		MOV	R0,#BgdMDB0.AN.OFST+MDB_Scrl	;MDBO if flag was clear
DJNZ	R7,SUD2		SUD10:		· · · ·
LCALL	PlcCsr	;put the cursor back	MOV	P2,#BgdMDB0.SR.PAGE	;background MDB page in P2
MOV	A,R4	;A = top visible row	MOV	A,ScrlByt	;set the scroll byte in MDB
JNB	WndActFlg,SUD3	;skip if not window	SETB	ACC.0	
		;scrolling in window	MOVX	aro,A	· · · · ·
MOV	DPTR,#WndWDB0+WDB_RowPag	;set DPTR to point to one WDB	JNB	VrtScrlFlg,\$;wait here for scroll to start
MOVX	adptr,A	;row page is top visible	SUD11:		;exit
INC	DPH	;now the other WDB	RET		
MOVX	adptr,A				
RET			;++++++	*******	******
SUD3:	•	;scrolling in background	SetForSo	crlUp:	
MOV	DPTR,#BgdMDB0+MDB_RowPag	set DPTR to main def first row	;		
MOVX	ODPTR,A	;set this to top visible page	; Sets	the vertical scroll row variab	oles for a scroll up. This routine may
MOV	DPL,#BgdMDB1.AN.OFST+MDB_Row	Pag ; repeat for second main def	; be ca	alled from an interrupt handler	•
MOVX	adptr,A		;		
RET	-	·	; In:	(none)	
SUD4:		;smooth scrolling	; Out:	R4	top visible row
JNB	WndActFlg,SUD5	skip if not in window;	;	VisRow	incremented
JB	SwbBit,SUD6	skip if scrolling in window now;	;	row control blocks	threading changed
JB	VrtScrlFlg,\$;wait for scroll in progress	;	TopRow	advanced via thread
SETB	SwbBit	;set flag for scroll in wnd	; ·	BtmRow	changed to old RemRow
SJMP	SUD7	;initiate scroll	;	RemRow	advanced via thread
SUD5:	1997	;smooth scrolling in background	; Bad:	DPTR,A	
JNB	SwbBit,SUD6	;skip if scrolling in bgrd	;	•••••	••••••
JB -	VrtScrlFlg,\$;wait for scroll in progress			
CLR	SwbBit	;clear flag for scroll in bgrd	INC	VisRow	;move the top visible down
SJMP	SUD7	;initiate scroll	MOV	A,RcbOff	;DPL = offset of the field in the
SUD6:		;scroll in progress	ADD	A,#RCB_RowOff	; row control block which
JB	SudBit, SUD8	skip if scrolling up in prog;	MOV	DPL,A	; points to offset of next RCB
JB	VrtScrlFlg,\$;wait for scroll down in prog	MOV	DPH,BtmRow	;DPH = bottom row page
SUD7:	17 - 1 - -	;initiate scroll	MOV	A,RcbOff	;A = offset of row control block
	SùdBit	;indicate scrolling up	CLR	EXO	no 8052 access for a moment
SUD8:	• .	;add to scroll count	MOVX	ODPTR,A	;set offset of next RCB
LCALL	HidCsr	;cursor hidden while scrolling	DEC	DPL	;now point to page of next RCB
MOV	A,R7	;restore requested scroll count	MOV	A,RemRow	;set page to rows remaining
		3 3		· ·	34

.

D-78

MOVX	ODPTR,A		; beneath bottom	MOV	RemRow A		and thus a remaining row
MOV	BtmRow, A	•	;first of old rem is new bot	SJMP	SUNR3		-
MOV	DPH,A		set DPTR to new bottom	SUNR2:		;last	RCB is not bottom
	A, EndRow, SFSU1			MOV	P2,EndRow	•	P2 is current end row
SJMP	SFSU2			MOV	A,RcbOff		A = row control block offset
SFSU1:				INC	RO		
	A, ODPTR		fetch page of following row	CLR	EX0		no 8052 access for a moment
SFSU2:				MOVX	aro, A		set offset in old end row
MOV	RemRow, A		this is new remaining row start;	DEC	RO		set page in old end row
MOV	A,TrmRow		set bottom RCB ptr to	MOV	A,ExtRow		to point to extra row
MOVX	ODPTR,A		termination RCB	MOVX	aro, A	•	
INC	DPL			SETB	EXO		8052 access OK now
MOV	A,TrmOff			MOV	EndRow, A		extra row is new end row
	•	· .		SUNR3:			
SETB	EXO		can allow 8052 access now	DEC	VisRow		
DEC	DPL		set DPTR to top row RCB	JB	AMDSCMBit, SUNR5		skip if smooth scroll
MOV	DPH, TopRow		,	JB	VrtScrlFlg,\$		wait for scroll in progress
	A, adptr		old next row is new top row	LCALL	HidCsr		cursor hidden while scrolling
MOV	TopRow, A			LCALL	SetForScrlUp		can now set for scroll up
MOV	R4,A		;return new top row	LCALL	PlcCsr		and replace cursor
				MOV	A',R4		A = top row page
RET		ν.		MOV JNB	•		• • •
RET					A,R4 WndActFlg,SUNR4		skip if in background
RET		••••••	·····		•	;jump	• • •
RET +++++++ crlUpNe	wRow:	• •		JNB	WndActFlg,SUNR4	;jump	skip if in background scrolling in window
RET +++++++ ScrlUpNe	wRow:	· .		JNB	WndActFlg,SUNR4 DPTR,#WndWDB0+WDB_RowPag	;jump	skip if in background scrolling in window set top row in one window
RET ;+++++++ ScrlUpNe ; Scrol	wRow: ls the entire display	y up one row, ins	serting a blank row at the bottom	JNB MOV MOVX	WndActFlg,SUNR4 DPTR,#WndWDB0+WDB_RowPag @DPTR,A	;jump	skip if in background scrolling in window set top row in one window definition block 0
RET ScrlUpNe Scrol	wRow: ls the entire display eleting the row at th	y up one row, ins he top. Either a		JNB MOV MOVX INC	WindActFlg,SUNR4 DPTR,#WindWDB0+WDB_RowPag @DPTR,A DPH	;jump	skip if in background scrolling in window set top row in one window definition block 0
RET ScrlUpNe Scrol	wRow: ls the entire display	y up one row, ins he top. Either a	serting a blank row at the bottom	JNB MOV MOVX INC MOVX	WndActFlg,SUNR4 DPTR,#WndWDB0+WDB_RowPag @DPTR,A DPH @DPTR,A	;jump	skip if in background scrolling in window set top row in one window definition block 0 now other WDB
RET +++++++ ScrlUpNe Scrol and d	wRow: ls the entire display eleting the row at th	y up one row, ins he top. Either a	serting a blank row at the bottom	JNB MOV MOVX INC MOVX SJMP	WndActFlg,SUNR4 DPTR,#WndWDBO+WDB_RowPag @DPTR,A DPH @DPTR,A SUNR12	;jump	skip if in background scrolling in window set top row in one window definition block 0 now other WDB make new extra row
RET crlUpNe Scrol and d is do	wRow: ls the entire display eleting the row at th ne; depending on the	y up one row, ins he top. Either a	serting a blank row at the bottom a jump scroll or a smooth scroll	JNB MOV INC MOVX SJMP SUNR4:	WndActFlg,SUNR4 DPTR,#WndWDB0+WDB_RowPag @DPTR,A DPH @DPTR,A SUNR12 DPTR,#BgdMDB0+MDB_RowPag	;jump	skip if in background scrolling in window ; set top row in one window ; definition block 0 ;now other WDB ;make new extra row scrolling in background
RET 	wRow: ls the entire display eleting the row at th	y up one row, ins he top. Either a	serting a blank row at the bottom	JNB MOV MOVX INC MOVX SJMP SUNR4: MOV	WndActFlg,SUNR4 DPTR,#WndWDB0+WDB_RowPag @DPTR,A DPH @DPTR,A SUNR12 DPTR,#BgdMDB0+MDB_RowPag	;jump ;jump	skip if in background scrolling in window set top row in one window ; definition block 0 ;now other WDB ;make new extra row scrolling in background ;set top row in main
RET ScrlUpNe Scrol and d is do	wRow: ls the entire display eleting the row at th ne; depending on the	y up one row, ins he top. Either a	serting a blank row at the bottom a jump scroll or a smooth scroll	JNB MOV MOVX INC MOVX SJMP SUNR4: MOV MOVX	WndActFlg,SUNR4 DPTR,#WndMDB0+WDB_RowPag aDPTR,A DPH aDPTR,A SUNR12 DPTR,#BgdMDB0+MDB_RowPag aDPTR,A	;jump ;jump	skip if in background scrolling in window set top row in one window ; definition block 0 ;now other WDB ;make new extra row scrolling in background ;set top row in main ; definition block 0
RET 	wRow: ls the entire display eleting the row at th ne; depending on the	y up one row, ins he top. Either a	serting a blank row at the bottom a jump scroll or a smooth scroll	JNB MOV MOVX INC MOVX SJMP SUNR4: MOV MOVX MOV	WndActFlg,SUNR4 DPTR,#WndMDB0+WDB_RowPag aDPTR,A DPH aDPTR,A SUNR12 DPTR,#BgdMDB0+MDB_RowPag aDPTR,A DPL,#BgdMDB1.AN.OFST+MDB_RowPag	;jump ;jump	skip if in background scrolling in window set top row in one window ; definition block 0 ;now other WDB ;make new extra row scrolling in background ;set top row in main ; definition block 0 ;repeat for main definition
RET ScrlUpNe Scrol and d is do JNB RET SUNR1;	wRow: ls the entire display eleting the row at th ne; depending on the MsgActFlg,SUNR1	y up one row, ins he top. Either a	serting a blank row at the bottom a jump scroll or a smooth scroll ;no scrolling in message row	JNB MOV MOVX INC MOVX SJMP SUNR4: MOV MOVX MOV	WndActFlg,SUNR4 DPTR,#WndMDB0+WDB_RowPag aDPTR,A DPH aDPTR,A SUNR12 DPTR,#BgdMDB0+MDB_RowPag aDPTR,A DPL,#BgdMDB1.AN.OFST+MDB_RowPag aDPTR,A	;jump ;jump	skip if in background scrolling in window set top row in one window ; definition block 0 ;now other WDB ;make new extra row scrolling in background ;set top row in main ; definition block 0 ;repeat for main definition ; block 1
RET ScrlupNe Scrol and d is do JNB RET SUNR1; MOV	wRow: ls the entire display eleting the row at th ne; depending on the MsgActFlg,SUNR1 A,ExtRow	y up one row, ins he top. Either a	serting a blank row at the bottom a jump scroll or a smooth scroll	JNB MOV MOVX INC MOVX SJMP SUNR4: MOV MOVX MOV SJMP	WndActFlg,SUNR4 DPTR,#WndMDB0+WDB_RowPag aDPTR,A DPH aDPTR,A SUNR12 DPTR,#BgdMDB0+MDB_RowPag aDPTR,A DPL,#BgdMDB1.AN.OFST+MDB_RowPag aDPTR,A	;jump ;jump	skip if in background scrolling in window set top row in one window ; definition block 0 ;now other WDB ;make new extra row scrolling in background ;set top row in main ; definition block 0 ;repeat for main definition ; block 1 ;make new extra row
RET scrlupNe Scrol and d is do JNB RET SUNR1; MOV LCALL	wRow: ls the entire display eleting the row at th ne; depending on the MsgActFlg,SUNR1 A,ExtRow EraRow	y up one row, ins he top. Either a	serting a blank row at the bottom a jump scroll or a smooth scroll ;no scrolling in message row ;erase the extra row	JNB MOV MOVX INC MOVX SJMP SUNR4: MOV MOVX MOV SJMP SUNR5:	WndActFlg,SUNR4 DPTR,#WndMDB0+MDB_RowPag aDPTR,A DPH aDPTR,A SUNR12 DPTR,#BgdMDB0+MDB_RowPag aDPTR,A DPL,#BgdMDB1.AN.OFST+MDB_RowPag aDPTR,A SUNR12	;jump ;jump	skip if in background scrolling in window set top row in one window ; definition block 0 ;now other WDB ;make new extra row scrolling in background ;set top row in main ; definition block 0 ;repeat for main definition ; block 1 ;make new extra row
RET Scrol and d is do JNB RET SUNR1; MOV LCALL MOV	wRow: ls the entire display eleting the row at th ne; depending on the MsgActFlg,SUNR1 A,ExtRow EraRow A,RcbOff	y up one row, ins he top. Either a	serting a blank row at the bottom a jump scroll or a smooth scroll ;no scrolling in message row	JNB MOV MOVX INC MOVX SJMP SUNR4: MOV MOVX MOV SJMP SUNR5:	WndActFlg,SUNR4 DPTR,#WndWDB0+WDB_RowPag aDPTR,A DPH aDPTR,A SUNR12 DPTR,#BgdMDB0+MDB_RowPag aDPTR,A DPL,#BgdMDB1.AN.OFST+MDB_RowPag aDPTR,A SUNR12 WndActFlg,SUNR6	;jump ;jump g	skip if in background scrolling in window set top row in one window ; definition block 0 ;now other WDB ;make new extra row scrolling in background ; definition block 0 ;repeat for main definition ; block 1 ;make new extra row ;skip if scrolling in backgroun n scrolling in window
RET Scrol and d is do JNB RET SUNR1; MOV LCALL MOV ADD	wRow: ls the entire display eleting the row at th ne; depending on the MsgActFlg,SUNR1 A,ExtRow EraRow A,RcbOff A,#RCB_RowPag	y up one row, ins he top. Either a	serting a blank row at the bottom a jump scroll or a smooth scroll ;no scrolling in message row ;erase the extra row	JNB MOV MOVX INC MOVX SJMP SUNR4: MOV MOVX SJMP SUNR5: JNB JB	WndActFlg,SUNR4 DPTR,#WndWDB0+WDB_RowPag aDPTR,A DPH aDPTR,A SUNR12 DPTR,#BgdMDB0+MDB_RowPag aDPTR,A DPL,#BgdMDB1.AN.OFST+MDB_RowPag aDPTR,A SUNR12 WndActFlg,SUNR6 SwbBit,SUNR7	;jump ;jump g	skip if in background scrolling in window ; definition block 0 ; now other WDB ; make new extra row scrolling in background ; definition block 0 ; repeat for main definition ; block 1 ; make new extra row ; skip if scrolling in backgroun n scrolling in window ; skip if window scroll in prog
RET ScrlUpNe Scrol	wRow: ls the entire display eleting the row at th ne; depending on the MsgActFlg,SUNR1 A,ExtRow EraRow A,RcbOff A,#RCB_RowPag RO,A	y up one row, ins he top. Either a	serting a blank row at the bottom a jump scroll or a smooth scroll ;no scrolling in message row ;erase the extra row ;RO = offset of next RCB offset	JNB MOV MOVX INC MOVX SJMP SUNR4: MOV MOVX MOV SJMP SUNR5: JNB	WndActFlg,SUNR4 DPTR,#WndWDB0+WDB_RowPag aDPTR,A DPH aDPTR,A SUNR12 DPTR,#BgdMDB0+MDB_RowPag aDPTR,A DPL,#BgdMDB1.AN.OFST+MDB_RowPag aOPTR,A SUNR12 WndActFlg,SUNR6 SwbBit,SUNR7 VrtScrlFlg,\$;jump ;jump g	skip if in background scrolling in window ; definition block 0 ; now other WDB ; make new extra row scrolling in background ; definition block 0 ; repeat for main definition ; block 1 ; make new extra row ; skip if scrolling in backgroun n scrolling in window ; skip if window scroll in prog ; wait for scroll in progress
RET ScrlUpNe Scrol and d is do JNB RET SUNR1; MOV LCALL MOV ADD MOV	wRow: ls the entire display leleting the row at th ne; depending on the MsgActFlg,SUNR1 A,ExtRow EraRow A,RcbOff A,#RCB_RowPag R0,A A,EndRow	y up one row, ins he top. Either a	serting a blank row at the bottom a jump scroll or a smooth scroll ;no scrolling in message row ;erase the extra row ;RO = offset of next RCB offset ;check if last RCB is bottom	JNB MOV MOVX INC MOVX SJMP SUNR4: MOV MOVX MOVX SJMP SUNR5: JNB JB JB JB SETB	WndActFlg,SUNR4 DPTR,#WndWDB0+WDB_RowPag aDPTR,A DPH aDPTR,A SUNR12 DPTR,#BgdMDB0+MDB_RowPag aOPTR,A DPL,#BgdMDB1.AN.OFST+MDB_RowPag aDPTR,A SUNR12 WndActFlg,SUNR6 SwbBit,SUNR7 VrtScrlFlg,\$ SwbBit	;jump ;jump g	skip if in background scrolling in window ; definition block 0 ; now other WDB ; make new extra row scrolling in background ; definition block 0 ; repeat for main definition ; block 1 ; make new extra row ; skip if scrolling in backgroun n scrolling in window ; skip if window scroll in prog
RET ScrlUpNe ; ; Scrol ; and d ; is do ; JNB RET SUNR1; MOV LCALL MOV ADD MOV CJNE	wRow: ls the entire display leleting the row at th ne; depending on the MsgActFlg,SUNR1 A,ExtRow EraRow A,RcbOff A,#RCB_RowPag R0,A A,EndRow A,BtmRow,SUNR2	y up one row, ins he top. Either a	serting a blank row at the bottom a jump scroll or a smooth scroll ;no scrolling in message row ;erase the extra row ;RO = offset of next RCB offset ;check if last RCB is bottom ;skip if not	JNB MOV MOVX INC MOVX SJMP SUNR4: MOV MOVX MOVX SJMP SUNR5: JNB JB JB	WndActFlg,SUNR4 DPTR,#WndWDB0+WDB_RowPag aDPTR,A DPH aDPTR,A SUNR12 DPTR,#BgdMDB0+MDB_RowPag aOPTR,A DPL,#BgdMDB1.AN.OFST+MDB_RowPag aDPTR,A SUNR12 WndActFlg,SUNR6 SwbBit,SUNR7 VrtScrlFlg,\$ SwbBit SUNR8	;jump ;jump g	skip if in background scrolling in window set top row in one window definition block 0 make new extra row scrolling in background set top row in main definition block 0 repeat for main definition block 1 make new extra row skip if scrolling in background scrolling in window skip if window scroll in prog wait for scroll in progress set scrolling in window flag
RET ;+++++++ ScrlUpNe ; Scrol ; Scrol ; and d ; is do ; JNB RET SUNR1; MOV LCALL MOV ADD MOV	wRow: ls the entire display leleting the row at th ne; depending on the MsgActFlg,SUNR1 A,ExtRow EraRow A,RcbOff A,#RCB_RowPag R0,A A,EndRow	y up one row, ins he top. Either a	serting a blank row at the bottom a jump scroll or a smooth scroll ;no scrolling in message row ;erase the extra row ;RO = offset of next RCB offset ;check if last RCB is bottom	JNB MOV MOVX INC MOVX SJMP SUNR4: MOV MOVX MOVX SJMP SUNR5: JNB JB JB SETB SJMP	WndActFlg,SUNR4 DPTR,#WndWDB0+WDB_RowPag aDPTR,A DPH aDPTR,A SUNR12 DPTR,#BgdMDB0+MDB_RowPag aOPTR,A DPL,#BgdMDB1.AN.OFST+MDB_RowPag aDPTR,A SUNR12 WndActFlg,SUNR6 SwbBit,SUNR7 VrtScrlFlg,\$ SwbBit SUNR8	;jump ;jump ;smooti	skip if in background scrolling in window set top row in one window definition block 0 make new extra row scrolling in background definition block 0 repeat for main definition block 1 make new extra row skip if scrolling in background scrolling in window skip if window scroll in prog wait for scroll in progress

-

.

JB	VrtScrlFlg,\$;wait for scroll in prog	MOV	BgnRow, A	; beginning row	
CLR	SwbBit	;clear to indicate bgrd scroll	RET	×		
SJMP	SUNR8					
SUNR7:		;same area scroll in progress	;++++++	• • • • • • • • • • • • • • • • • • • •	*****	·
JB	SudBit, SUNR9	;skip if same type of scroll	ScriDnDs	sp:	· · · · · · · · · · · · · · · · · · ·	1.1
JB	VrtScrlFlg,\$;wait for scroll in progress	;			
SUNR8:		;initiate scroll	; Scrol	ls the display downward the giv	ren number of rows.	
SETB	SudBit	mark scroll up in progress	;	· .	• • • • • • • • • • • • • • • • • • •	
SUNR9:			; In:	A	number of rows to scroll	
LCALL	HidCsr	;cursor hidden while scrolling	; Out:	VrtScrlFlg	vertical scroll flag	
INC	VrtScrlCnt	;one more row to scroll	;	SwbBit	window/bgrd scroll flag	
JNB	CurMDBFlg,SUNR10	;skip to correct main def		SudBit	up/down scroll flag	
MOV	RO,#BgdMDB1.AN.OFST+MDB_Scrl	;R0 = main def offset	;	VrtScrlCnt	smooth scroll row count	
SJMP	SUNR11		;	main and window def blocks	top row page and smooth scroll ctrl	
SUNR10:			; Bad:	DPTR, P2, A, R0, R4, R7		
MOV	R0,#BgdMDB0.AN.OFST+MDB_Scrl	;R0 = main def offset	;			
SUNR11:	· –	· · · · · · · · · · · · · · · · · · ·	JNB	MsgActFlg,SDD1	;message area does not scroll	
MOV	P2,#BgdMDB0.SR.PAGE	;P2 = main def page	RET	•	- · · ·	ŀ
MOV	A,ScrlByt	;set scroll byte in main def	SDD1:			1
SETB	ACC.0		MOV	R7,A	;save scroll count	
MOVX	aRO,A		JB	ÁMDSCMBit, SDD4	skip if smooth scroll;	
JNB	VrtScrlFlg,\$;wait for scroll to start			;jump_scroll	
JB	VrtScrlNewFlg,\$;wait for beginning row free	JB	VrtScrlFlg,\$;wait for scroll in progress	
SETB	VrtScrlNewFlg	;mark beginning row not free		. HidCsr	;cursor hidden while scrolling	
SUNR12:			SDD2:		;call SetForScrDn R7 times	
MOV	A,RcbOff	;RO = offset of nex row page		. SetForScrlDn		- I- ,
ADD	A,#RCB_RowPag			. SetAftScrlDn		
MOV	RO,A			R7,SDD2		
MOV	A, EndRow			. PlcCsr	;put the cursor back	
CJNE	A, BtmRow, SUNR13	x		A,R4	;A = top visible row	
SJMP	SUNR14		JNB	WndActFlg,SDD3	skip if not in window;	
SUNR13:					;jump scrolling in window	
MOV	P2,A		MOV	DPTR,#WndWDB0+WDB_RowPag	;set DPTR to point to one WDB	
MOVX	aro, A		MOVX		;row page is top visible	
INC	RO		INC	DPH	;now other WDB	
MOV	A,RcbOff	· · · · · · · · · · · · · · · · · · ·	MOVX	adptr,A		1
MOVX	aro,A	1	RET	•		
DEC	RO	, ************************************	SDD3:		jump scrolling in background	
SUNR14:			MOV	DPTR,#BgdMDBO+MDB_RowPag	;set DPTR to main def first row	ľ
MOV	A,BgnRow	;old beginning row becomes	MOVX	aDPTR,A	;set this to top visible	÷
MOV	ExtRow,A	; the extra row	MOV	DPL,#BgdMDB1.AN.OFST+MDB_RowPa	g ;repeat for second main def	
MOV	P2,A	;P2 = new extra row	MOVX	adptr,A	· · ·	1
MOVX	A', aro	;following row becomes new	RET			
	3:	7	<u> </u>		38	

SDD4:		;smooth scrolling	SDD11:			
JNB	WndActFlg,SDD5	;skip if not in window	CLR CurMDBFlg			
		;smooth scrolling in window	MOV R3,#BgdMDB0.AN.OFS	T+MDB_RowPag	;MDB2 if flag was clear	
JB	SwbBit,SDD6	skip if scrolling in window now	SDD12:			
JB	VrtScrlFlg,\$;wait for scroll in progress	MOV A,R4		;new top visible row	
SETB	SwbBit	;set flag fro scroll in wnd	MOV DPH,R2	•		
SJMP	SDD7	;initiate scroll	MOV DPL,R3			
SDD5:	· · · ·	;smooth scrolling in background	MOVX @DPTR,A			
JNB	SwbBit,SDD6	skip if scrolling in bgrd now	DEC R3			
JB	VrtScrlFlg,\$;wait for scroll in progress	DEC R3			.
CLR	SwbBit	;set flag for scroll in bgrd	LCALL WrAm8052Reg	<u>,</u>		
SJMP	SDD7	;initiate scroll	MOV P2,#BgdMDB0.SR.PAG	E .	;MDB page in P2	
SDD6:		scroll in progress	MOV A,ScrlByt		;update scroll byte in both	
JNB	SudBit, SDD8	skip if scrolling down in prog	SETB ACC.0		; MDB's	
JB	VrtScrlFlg,\$	wait for scroll in progress	MOV R0,#BgdMDB0.AN.OFS	T+MDB Scrl	-	
SDD7:		;initiate scroll	MOV R1,#BgdMDB1.AN.OFS	-		
CLR	SudBit	;indicate scrolling down	CLR EXO	-	;no 8052 access while doing th	nis
SDD8:		add to scroll count	MOVX ar0,A			
LCALL	HidCsr	;cursor hidden while scrolling	MOVX aR1,A		• •	
MOV	A,R7	restore requested scroll count	SETB EXO			
ADD	A,VrtScrlCnt	get new total vert scrl count	JNB VrtScrlFlg,\$			
MOV	VrtScrlCnt,A		SDD13:	;ex	it ·	
JB	VrtScrlFlg,SDD13	skip if scroll in progress	RET		• ·	
	SetForScrlDn	prepare new top row				
JNB	WndActFlg,SDD10	;jump if not in window	;++++++++++++++++++++++++++++++++++++++	*****		++++
MOV	R1,#TOWSftLoInd	setup for write to Am8052 reg	SetForScrlDn:			
MOV	R3,#WndWDB0.AN.OFST+WDB_RowPag		;			
JB	CurWDBFlg,SDD9	select alternate WDB page	; Sets the vertical scroll	row variables fo	or a scroll down. This routine π	nay
	CurWDBFlg	ų •	; be called from an interr	upt handler.		
MOV	R2,#WndWDB1.SR.PAGE			•		
SJMP	SDD12		; In: (none)			
SDD9:			; Out: R4	top	visible row	
CLR	CurWDBFlg		; VisRow	dec	remented	
MOV	R2,#WndWDB0.SR.PAGE		; row control blocks	thr	eading changed	
SJMP	SDD12		; TopRow	mov	ed up via thread	
SDD10:	··-		; BtmRow		ed up via thread	
MOV	R1,#TOPSftLoInd	setup for write to Am8052	: RemRow		nged to old reamining row	
MOV	R2,#BgdMDB0.SR.PAGE	;backgrd MDB page in P2	; Bad: DPTR,A	```	· · · · · · · · · · · · · · · · · · ·	
JB	CurMDBFlg,SDD11	select alternate MDB top row off				
SETB	CurMDBFlg					
MOV	R3,#BgdMDB1.AN.OFST+MDB_RowPag	:MDB1 if flag was set	DEC VisRow		;move the top visible up	
SJMP	SDD12	A ANDER IT ITES NO BEL	MOV A,RcbOff		:DPL = offset of the field in	the
SUMP			ADD A, #RCB RowPag		: row control block which	
	·			40	,	
1	3 9			4U.		

I

D-81

			ىد		
MOV	DPL,A	; points to offset of next RCB	;++++++	*****	**************
MOV	A, BgnRow	;A = beginning row page	ScrlLtDs	p:	
SFSD1:			;		
MOV	DPH,A	;DPH = row page	; Scroll	s the active display (backs	ground or message) left the given number of
MOVX	A, ODPTR	;fetch the next row page	; column	IS.	
CJNE	A, TopRow, SFSD1	;cont until the top row is next	;		
MOV	R4,DPH	;make row before top	; In:	Α	number of columns to scroll
MOV	TopRow,R4	; the new top row	; Out:	HrzScrlFlg	
RET			;	HrzDirFlg	
		· · ·	;	HrzDspFlg	
;+++++;++	+++++++++++++++++++++++++++++++++++++++	******	;	HrzPxlShf	
SetAftSc	rlDn:		;	HrzFrmCnt '	
:		· · · · · · · · · · · · · · · · · · ·	;	HrzFrmSet	
; Sets t	he vertical scroll variables after a	scroll down. This routine may	· •	HrzScrlCnt	`
	led from an interrupt routine.		;	(see also ScrlLtOne)	
			; Bad:	A,R0,R1,R2,R3,R4,R5,R7	
	1.		;		
MOV	A,RcbOff				
ADD	A, #RCB_RowPag		JNB	WndActFlg,SLD1	;can't scroll horz in window
MOV	DPL,A		RET		
MOV	A, TopRow		SLD1:		•
SASD1:			MOV	R7,A	;save scroll count in R7
MOV	DPH,A		JB	AMDSCMBit,SLD3	skip if smooth scroll
MOVX	A, ODPTR	·	JB	HrzScrlFlg,\$;wait for scroll in progress
CJNE	A, BtmRow, SASD1	·	LCALL	HidCsr	;hide cursor while scrolling
MOV	BtmRow, DPH		JB	MsgActFlg,SLD2	· · ·
XCH	A,TrmRow		JNB	WndVisFlg,SLD2	
CLR	EXO		LCALL	HidWnd	
MOVX	aDPTR, A		LCALL	DlyTilEndFrm	· · · · · · · · · · · · · · · · · · ·
INC	DPL		SLD2:		;call ScrlLtOne R7 times
ХСН	A,TrmOff		LCALL	ScrlLtOne	
MOVX	DPTR,A		DJNZ	R7,SLD2	
SETB	EXO	``	JB	MsgActFlg,SLD2a	
XCH	A,TrmOff		LCALL	SetWndPos	,
ХСН	A,TrmRow		JNB	WndVisFlg,SLD2a	
MOV	DPH,A			Shwwnd	
MOV	A,RcbOff		SLD2a:	•	
MOVX	adptr,A			PlcCsr	;replace the cursor
DEC	DPL		RET	-	
MOV	A, RemRow		SLD3:		;smooth scroll
MOVX	aDPTR,A		JNB	MsgActFlg,SLD4.	;skip if not message area
MOV	RemRow, DPH	х			message area is active
RET	Keinter Pl II		JB	HrzDspFlg,SLD5	skip if scrolling message area
	41				42
	41 -				74

.

JB-	HrzScrlFlg,\$;wait for scroll in progress	SLD11:	
SETB	HrzDspFlg	;mark scrolling in message	CLR ETO	ensure no interruptions
SJMP	SLD6	;set scroll rates	JB HrzScrlFlg,SLD12	;skip if scroll in progress
SLD4:		;background is active		;now starting a scroll
JNB	HrzDspFlg,SLD5	skip if scrolling in bgrd;	MOV HrzFrmCnt,#1	;initiate on next frame
јв	HrzScrlFlg,\$;wait for scroll in progress	SETB HrzScrlFlg	;mark scroll in progress
CLR	HrzDspFlg	,mark now scrollin in bgrd	SLD12:	· · · ·
SJMP	SLD6	;set scroll rates	MOV A,R7	;add new request to old count
SLD5:			ADD A, HrzScrlCnt	
JNB	HrzDirFlg,SLD7	skip if now scrolling left;	MOV HrzScrlCnt,A	
JB	HrzScrlFlg,\$;wait for scroll in progress	SETB ETO	allow horz smooth scroll intr
SLD6:			RET	
CLR ·	HrzDirFlg	;mark scrolling left now	· .	
SLD7:			;++++++++++++++++++++++++++++++++++++++	******
LCALL	HidCsr		ScrlLtOne:	
JB	MsgActFlg,SLD7a		;	· · · · · · · · · · · · · · · · · · ·
JNB	WndVisFlg,SLD7a		; Scrolls the active display (bac	kground or message) left one character
LCALL	HidWnd	×.	; position. This routine may be	called from an interrupt handler.
SLD7a:			;	
MOV	A,ScrlByt	;A = old scroll byte	; In: (none)	
ANL	A,#SCRL_RAT_MASK	;extract scroll rate bits	; Out: VisCol	incremented
, RL	A	;move rate to upper nibble	; row control blocks	
SWAP	. A	move rate to lower nibble	; attribute of old leftmos	t visibles
JBC	ACC.3,SLD10	;skip if pixel every n frames	; Bad: DPTR,A,R0,R1,R2,R3,R4,R5	
		scrolling n pixels per frame;	;	••••••
MOV	HrzFrmSet,#1	;mark num frames to next move		
INC	A	;convert to number per frame	JNB MsgActFlg,SLO1	;skip if scrolling bgrd
JNB	AMDDWMBit,SLD9	;skip if normal width		;scroll the message
		compressed display	MOV DPTR,#MsgRCB+RCB_2nd+SEG	_NumHid ;A = 2nd seg, number hidden
CLR	C	;check for 7 or 8 per frame	MOVX A, adptr	; in message area
SUBB	A,#7		MOV R1,A	;save old number hidden in R1
JC	SLD8	;skip if 6 or fewer	RL A	;double old number hidden
MOV	A,#-1	;limit to 6 for frame	XCH A,R1	;old number back in A
SLD8:			INC A	;one more hidden column
ADD	A,#7	;convert back to pixels per frame	CLR EXO	;no 8052 access while changing
SLD9:			MOVX @DPTR,A	; to new hidden col count
MOV	HrzPxlShf,A	;set this in the variable	INC DPL	;now decrement number visible
SJMP	SLD11	; initiate the scroll	MOVX A, aDPTR	; in this segment
SLD10:		scrolling 1 pixel every n frames	- DEC A	
INC	A	;A = number of frames	MOVX @DPTR,A	
MOV	HrzFrmSet,A	;mark num frames to next move	MOV DPH,#MsgAtrBuf.SR.PAGE	;now set the ignore bit
MOV	HrzPxlShf,#1	;mark single pixel shift	MOV DPL,R1	; in the attribute of the
			MOVX A, aDPTR	; previously leftmost visible
1		4 3		44

				an a
SETB	ACC.5	: character	INC VisCol	:update horz scroll position
MOVX	adptr,A		RET	/ - partice include and a particular
SETB	EXO	now allow 8052 access	KE I	· · ·
	VisCol	;update horz scroll position	••••••	*****
INC	VISCOL	, update nor 2 scrutt position	•	
RET		II Aba baalamaama	ScrlRtDsp:	· .
SLO1:		oll the background	;	· · · · · · · · · · · · · · · · · · ·
MOV	DPH, CurRow	;use current row		ckground or message) right the given number of
MOV	DPL,#BgdRCB0.AN.OFST+RCB_2nd+SEG_Num		; columns.	
MOVX	A, adptr	get number visible in 2nd seg;		
JNZ	SL02	;skip if not zero	; In: A	number of columns to scroll
MOV	DPL,#BgdRCB0.AN.OFST+RCB_3rd+SEG_Num	Nis	; Out: HrzScrlFlg	the second se
MOVX	A, ODPTR	get number visible in 3rd seg;	; HrzDirFlg	
SL02:			; HrzDspFlg	
DEC	Α	;reduce number visible	; HrzPxlShf	
MOV	R5,A	;keep number visible in R5	; HrzFrmCnt	
DEC	DPL	point back to number hidden	: HrzFrmSet	· · · · · · · · · · · · · · · · ·
MOV	RO,DPL	;save this ptr in RO	; HrzScrlCnt	
MOVX	A, adptr	;A = old number hidden	: (see also ScrlRtOne)	
MOV	R4,A	;R4 = old number hidden	; Bad: A,R0,R1,R2,R3,R4,R5,R7	
INC	R4	;R4 = new number hidden	:	· · · · · · · · · · · · · · · · · · ·
MOV	A,VisCol	;horz scroll position	,	- -
	A	A = double above for attr offset	JNB WndActFlg,SRD1	;can't scroll horz in window
RL	· · · · · · · · · · · · · · · · · · ·	save old attrib offset in R1	RET	
MOV		;R2 is ptr to first RCB	SRD1:	
MOV	R2,#BgdRCB0.SR.PAGE			;save scroll count in R7
MOV	R3,#BgdAtrBuf0.SR.PAGE	;R3 is ptr to first attribute	MOV R7,A	•
SL03:		loop point	JB AMDSCMBit, SRD3	;skip if smooth scroll
MOV	DPH,R2	;DPTR points to number hidden	JB HrzScrlFlg,\$;wait for scroll in progress
MOV	DPL,RO	; in this row.	LCALL HidCsr	
MOV	A,R4	;A = new number hidden	JB MsgActFlg,SRD2	
CLR	EXO	;no 8052 access while changing	JNB WndVisFlg,SRD2	
MOVX	adptr,A	;set new number hidden	LCALL HidWnd	
INC	DPL	;point to number visible	LCALL DLyTilEndFrm	
MOV	A,R5	;set new number visible	SRD2:	;call ScrlRtOne R7 times
MOVX	adptr,A	10 C	LCALL ScrlRtOne	
MOV	DPH,R3	;DPTR points to attribute of	DJNZ R7,SRD2	
MOV	DPL,R1	; old leftmost visible	JB MsgActFlg,SRD2a	
MOVX	A, adptr	;change to ignore this character	LCALL SetWndPos	
SETB	ACC.5		JNB WndVisFlg,SRD2a	
MOVX	adptr,A		LCALL Shwwnd	
SETB	EXO	:OK for 8052 access now	SRD2a:	an a
INC	R3 .	:next row control block	LCALL PICCsr	replace the currsor
INC	R2	next block of attributes	RET	· · · · · · · · · · · · · · · · · · ·
	R2,#BgdRCB30.SR.PAGE+1,SLO3	;continue until al 31 are done		
CJNE	• •	perioritation and a delle		
•	45			46

?

		· ·			
SRD3:		· · · · · · · · · · · · · · · · · · ·	SRD10:		scrolling 1 pixel per n frames;
JNB	MsgActFlg,SRD4	skip if background active;	INC	Α	;A = frames per pixel
		;scrolling in message	MOV	HrzFrmSet,A	;set number of frames per scrl
JB	HrzDspFlg,SRD5	;skip if scrolling in msg	MOV	HrzPxlShf,#1	;always one pixel shifted
JB	HrzScrlFlg,\$;wait for scroll in progress	SRD11:		;start scrolling
SETB	HrzDspFlg .	;mark scrolling in msg	CLR	ETO	;ensure no interruptions
SJMP	SRD6	;set scroll rates	JB	HrzScrlFlg,SRD12	;skip if scroll in progress
SRD4:		scrolling in background			;now starting a scroll
JNB	HrzDspFlg,SRD5	skip if scrolling in background;	MOV	HrzFrmCnt,#1	;initiate on next frame
JB	HrzScrlFlg,\$;wait for scroll in progress	SETB	HrzScrlFlg	;mark scroll in progress
CLR	HrzDspFlg	;mark scrolling in bgrd	SRD12:		
SJMP	SRD6	;set scroll rates	MOV	A,R7	;add new request to old count
SRD5:		;now scrolling	ADD	A,HrzScrlCnt	
JB	HrzDirFlg,SRD7	;skip if now scrolling right	MOV	HrzScrlCnt,A	
JB	HrzScrlFlg,\$;wait for scroll in progress	SETB	ETO	allow horz smooth scroll intr;
SRD6:		; initiate scrolling	RET		-
SETB	HrzDirFlg	;mark scrolling right			•
SRD7:			;++++++	• • • • • • • • • • • • • • • • • • • •	******
LCALL	HidCsr		ScrlRtO	ne:	
JB	MsgActFlg,SRD7a		;		
JNB	WndVisFlg,SRD7a		; Scrol	ls the active display (backs	round or message) right one character
LCALL	HidWnd		; posit	ion. This routine may be ca	alled from an interrupt handler.
SRD7a:			;	*	
MOV	A,ScrlByt	;fetch scroll byte	; In:	(none)	
ANL	A,#SCRL_RAT_MASK	;get rate in lower nibble	; Out:	VisCol	decremented
RL	Α		;	row control blocks	
SWAP	A	,	;	attribute of old rightmost	: ignored
JBC	ACC.3,SRD10	;skip if 1 pixel per n frames	; Bad:	DPTR,A,R0,R1,R2,R3,R4,R5	
	· · · · · · ·	;scrolling n pixels per frame	;		
MOV	HrzFrmSet,#1	;1 frame per scroll		· .	
INC	A	;A = number of pixels per frame	DEC	VisCol	;visible column decremented
JNB	AMDDWMBit, SRD9	;skip if normal	JNB "	MsgActFlg,SR01	;skip if not in msg
		; compressed			;scrolling message
CLR	C	;check for rate of 7 or 8	MOV	DPTR,#MsgRCB+RCB_2nd+SEG_M	lumHid ;ptr to number hidden, 2nd seg
SUBB	A,#7	、	MOVX	A, DPTR	;A = old number hidden
JC	SRD8		DEC	Α	;reduce number hidden
MOV	A,#-1	;limit rate to 6	MOV	R1,A	;R1 = old number hidden
SRD8:	- 14 - E	· · ·	RL	A	;double for attr offset
ADD	A,#7	; convert back to rate	хсн	A,R1	;save attribute offset in R1
SRD9:	•		CLR	EX0	;no 8052 access while changing
MOV	HrzPxlShf,A	;set pixels per frame	MOVX	adptr,A	
SJMP	SRD11	;initiate scroll	INC	DPL	;increment number visible
		- -	· MOVX	A, @DPTR	- A
		47		-	. 48
· · ·			Jan		

· · · · · · · · · · · · · · · · · · ·	an na haran da an		T			
INC	A		SETB	EXO	;OK for 8	3052 access now
MOVX	adptr.A		INC	R3	;next att	tribute block
MOV	DPH,#MsgAtrBuf.SR.PAGE	now point to attribute	INC	R2	next RCE	3
MOV	DPL,R1	; of old rightmost hidden	CJNE	R2,#BgdRCB30.SR.PAGE+1,SRO3	;continue	e through 31st row
MOVX	A, aDPTR		RET		-	
CLR	ACC.5	:make it visible				
MOVX	ODPTR, A	•	:++++++		*****	*****
SETB	EXO	;OK for 8052 access now	SetWndPo		; Set new windo	
RET					•	· · ·
SRO1:	:scro	olling in background	: Detern	nines the current window positi	on and sets the b	ackground's row control
MOV	DPH, CurRow	;use current row (any would do)	· ·	segments accordingly.	· .	
MOV	DPL,#BgdRCB0.AN.OFST+RCB 3rd+SEG Num	•				
MOVX	A, adptr.	;check for hidden in 3rd seg	; In:	VisCol	background hori	zontal scroll position
JNZ	SR02	skip if some hidden there	: Out:	BgdRCB0-BgdRCB30	segments update	
MOV	DPL,#BgdRCB0.AN.OFST+RCB 2nd+SEG Num	• •		WndCol	• •	n relative to background
MOVX		;else use 2nd segment		ColOff	updated when wi	
SRO2:	R J WOI TR	Jette de Lina segmente	; Bad:	A,DPTR,R0,R1,R2,R3,R4,R5,R6,R	•	
MOV	RO,DPL	;save the pointer to hidden	,			
DEC	A	decrement the number hidden	MOV	DPTR,#BgdVarBuf+(VisCol-CurAt	r)	
MOV	R4, A	;save number in R4		A, adptr		
MOV	A,VisCol	;horz scroll position	JB	MsgActFlg,SWP0		
RL	A	;R1 = offset of attribute	JB	WndActFlg,SWP0		-
MOV	R1,A	; for new first visible	MOV	A,VisCol		· · · ·
INC	DPL	; point to number visible	SWP0:	A, 113001		
MOVX	A, adptr	porte conditiber visible	MOV	RO,A		
INC		;R5 = new number visible	JNB	AMDDWMBit,SWP1	• Jump if	normal mode
MOV	R5,A	, KJ - Hew Hullber, VISIBLE	MOV	A,#68	• •	sed window position
MOV	R2,#BgdRCB0.SR.PAGE	:R2 = first RCB	SJMP	SWP2	• . •	continue
MOV	R3,#BgdAtrBuf0.SR.PAGE	;R3 = first attribute vlock	SWP1:	JHI L	,	
SRO3:		bll row loop	MOV	A,#28	• Normal	window position
MOV	DPH,R2	;DPTR->number hidden in RCB	SWP2:	A,#20	/	
MOV	DPL,R0	Joint Phanoer Indeen In Reb	ADD	A,RO	• Compute	actual total offset
MOV	•	;A = new number hidden	CLR	ACC.0	• •	ned on word boundary
	A,R4 EXO	;no 8052 access while changing	MOV	WndCol,A	• •	keep it
CLR		;update number hidden	SUBB	A,RO	•	actual visible offset
MOVX	•	;point to number visible	MOV	•	• •	keep it
INC	DPL			R1,A		for invisible function
MOV	A,R5	;set that from R5	INC		, Add one	
MOVX		maint to attribute of man 1-4	MOV	DPTR,#WndWDB0+WDB_BgnCol		
MOV	DPH,R3	;point to attribute of new 1st : visible	MOVX	aDPTR,A		
MOV	DPL,R1		MOV	DPTR,#WndWDB1+WDB_BgnCol		•
MOVX	A, aDPTR	;mark it visible	MOVX	aDPTR,A	*	window not active
CLR	ACC.5	·*	JNB MOV	WndActFlg,SWP3 ColAdd,A	• •	save offset
MOVX	-		MUV	COLHOU, M		
	49	·	l	_ · ·	50	k

•,~

		· · · · · · · · · · · · · · · · · · ·			
SWP3:			MOV DPL,#E	BgdRCBO.AN.OFST+RCB_3rd	HSEG_ChrOff
MOV	R2,#40	; Set visible width of window	MOV A,R4		; Even boundary offset into
ADD	A,R2		MOVX ODPTR	,Α	; 3rd seg character pointer
DEC	A		MOV DPL,#	BgdRCBO.AN.OFST+RCB_3rd	
MOV	DPTR,#WndWDB0+WDB EndCol		MOV A,R5	1	; Corresponding offset into
MOVX	adptr,A		MOVX aDPTR	,Á	; 3rd seg attribute pointer
MOV	DPTR,#WndWDB1+WDB_EndCol	-	MOV DPL,#	BgdRCBO.AN.OFST+RCB_4t	h+SEG_NumVis
MOVX	adptr.A		MOV A,R3		; Remaining character count into
MOV	A,#BgdChrBuf0.AN.OFST	; Start of bgd chr buffer	MOVX ODPTR	٨,	; 4th seg visible count
ADD	A, WndCol	; plus total offset is		·	
MOV	R4.A	: 3rd seg chr ptr offset;	; The fourth s	egment's hidden count	is zero and never changed.
ADD	A,R2	; plus 3rd seg width is	•	· ·	
	R6,A	; 4th seg chr ptr offset	MOV DPL,#	BgdRCBO.AN.OFST+RCB_4t	h+SEG_ChrOff
MOV	KO,A A.#BgdAtrBuf0.AN.OFST	; Start of bgd atr buffer	MOV A,R6		; Next boundary offset into
	A, #BGGATTBUTU. AN. OFST	; plus twice	MOVX ADPTR	,A	; 4th seg character pointer
ADD	•	; plus twice ; total offset is		BgdRCB0.AN.OFST+RCB_4t	h+SEG_AtrOff
ADD	A, WndCol	: 2nd seg atr ptr offset;	MOV A,R7		; Corresponding offset into
MOV	R5,A	; plus twice	MOVX ADPTR		; 4th seg attribute pointer
ADD	A,R2	; 3rd seg width is	SETB EXO		; Allow Am8052 bus requests
ADD	A,R2	; Sid seg width is ; 4th seg atr ptr offset	INC DPH	•	; Next row control block
MOV	R7,A	: Clear for below	MOV A, DPH		; Check it and
CLR	C	: Width of background buffer	•	dRCB30.SR.PAGE+1,SWP4	jump if not finished
MOV	A,#128	; which of background burler : minus total offset to window	CORE A, #D9		
SUBB	A, WndCol		RET		; Exit
SUBB	A,R2	; minus width of window is	KEI		,
MOV	R3,A	; width of 4th segment			•••••
MOV	DPH,#BgdRCB0.SR.PAGE	; Start at first RCB in memory	•		
SWP4:		; For each background row control block	, RdAm8052Reg:		X
CLR	EXO	; No interference from Am8052	;		
MOV	DPL,#BgdRCB0.AN.OFST+RCB_2nd+S		; Reads from t	the specified register	In the Alboyz.
MOV	A,RO	; Horizontal scroll offset into	;		Am8052 register number
MOVX	aDPTR,A	; 2nd seg hidden count	; In: R1		high byte of value read
INC	DPL		; Out: R2		
MOV	A,R1	; Offset to window boundary into	; R3		low byte of value read
MOVX	adptr,A	; 2nd seg visible count	; Bad: A,DPT	R	· · · · · · · · · · · · · · · · · · ·
			;		•••••••••••••••••••••••••••••••••••••••
; The se	econd segment's character and at	tribute pointers never change.			
			CLR EX1		ensure no Am8052 interruptions;
MOV	DPL,#BgdRCB0.AN.OFST+RCB_3rd+S	EG_NumHid	CLR EXO		
CLR	A	; Zero into	CLR Am805	52XfrFlg	;give Am8052 address strobe
MOVX		; 3rd seg hidden count	MOV DPTR,	,#Am8052Ptr	;point to Am8052 control reg
INC	DPL		MOV A,R1		; indicate register to be read
MOV	A.R2	; Width of window into	MOVX aDPTR	R,A	
	adptr,A	; 3rd seg visible count	MOV DPTR,	,#Am8052RegLo	;point to low data byte
FICTA	51				52

D-87

•

	· .		
MOVX	A, adptr	;read low data byte	SetRowFntRdfPtr:
MOV	R3.A	•	;
DEC	DPL	;point to high data byte	; Sets the first 15 visible row redefinition block pointers to the
		<pre>r;read high data byte</pre>	; font loading redifinition blocks
MOV	R2,A		
	Am8052XfrFlg	:remove Am8052 address strobe	; inputs none
	EXO	allow Am8052 interrupts	outputs none
SETB	4	JULION ANDOSE THEET OP O	
SETB	EXT	· · · · ·	
RET	· · · · ·	· · ·	MOV P2, TOPROW
			MOV R2,#EntRRBO.AN.OFST
;+++++	+++++++++++++++++++++++++++++++++++++++	***************************************	MOV R3,#FntRRB0.SR.PAGE
WrAm8052	2Reg:		
;			
; Writes	s the given value to the specifi	ied register in the Am8052.	MOV R1,#BgdRCB0.AN.OFST+RCB_RowPag
;			MOV R4,#15
; In:	R1	Am8052 register number	SRFRP1:
	R2 ,	high byte of value to be written	MOV A,R3
;	R3	low byte of value to be written	MOVX @RO,A ; Change page pointer in RCB
; Out:	(none)		INC RO
; Bad:	A, DPTR		INC R3
			MOV A,R2
			MOVX @RO,A ; Change offset of pointer in RCB
CLR	EX1	ensure no Am8052 interruptions	DEC RO
	EXO		MOVX A, ar1
CLR		give address strobe to 8052	MOV P2,A
CLR	Am8052XfrFlg	;set pointer to 8052 control	DJNZ R4, SRFRP1
MON	DPTR,#Am8052Ptr		RET
MOV	A,R1	;select register	
MOVX	•		
MOV	DPTR,#Am8052RegHi	;set ptr to 8052 data	; SetRowNmlRdfPtr:
MOV	A,R2	;set high byte	
MOVX	ODPTR,A	, ,	j
INC	DPL	;set ptr to low data	; Sets the first 15 visible row redefinition block pointers to the
MOV	A, R3	;set low byte	; normal redifinition blocks
MOVX	adptr,A		;
	Am8052XfrFlg	;remove 8052 address strobe	; inputs none
SETB		;allow Am8052 interrupts	; outputs none
SETB			;
RET	· · ·		
RE I			MOV P2, TOPROW
	***************************	•••••	MOV R0, #BgdRCB0.AN.OFST+RCB_BgdRdfPag
******	**************************	•	MOV R1,#BgdRCB0.AN.OFST+RCB_RowPag
a de la composición de la comp	1		MOV R2,#15 ; Number of rows to update
. •			
	. 53	۲.	- 54
N			1

SRNRP1:		CLR	Α
MOV	A,#NrmRRB.SR.PAGE	MOVX	aro, A
	aRO,A ; Change page pointer in RCB	MOV	R0,#FntRRB0.AN.OFST+RRB_ApLo_SbcsHi
INC	RO	CLR	Α
MOV	A,#NrmRRB.AN.OFST	MOVX	-
MOVX	aRO,A ; Change offset of pointer in RCB	INC	P2
DEC	RO	DEC	Ró
	A, aR1		R5,WFC1
MOV	P2,A	WFC2:	· · · · · · · · · · · · · · · · · · ·
	R2, SRNRP1	MOV	A,R2
	K2, 3KNKF I	JZ	WFC4
RET	· .	WFC3:	·····
	*****	MOV	A, aR1
•		INC	R1
WrFntCel	•	MOV	R7,A
	the strate should be another contains and the method provided in the	ANL	A,#0F8H
	to a single character generator cell the pattern specified in the	RR	Α
; parame	ter buffer.	MOV	RO,#FntRRBO.AN.OFST+RRB_APHi_SpcsHi
	A font select (=0 normal, <>0 compressed)	MOVX	
; In:		MOV	A,R7
i	PrmCnt parameter count PrmBuf list of parameters	ANL	A,#07H
	Prindur Cisc of parameters	SWAP	•
;		MOV	RO, #FntRRBO.AN.OFST+RRB_APLo_SbcsHi
NOV		MOVX	• – –
MOV	R4,A	INC	P2
MOV	R6,CsrSiz	DEC	Ró
MOV	CsrSiz,#OFFH		R2, WFC3
	_ ChgCsrSiz CsrSiz,Ró	WFC4:	· · · · · · · · · · · · · · · · · · ·
MOV	P2,#FntRRB0.SR.PAGE	CLR	Α
MOV	· ·	MOV	RO,#FntRRBO.AN.OFST+RRB_ApHi_SpcsHi
MOV	R6,#15		aro, A
MOV	R1,#PrmBuf	CLR	A
MOV	R2,PrmCnt	MOV	RO,#FntRRBO.AN.OFST+RRB_ApLo_SbcsHi
MOV	A, aR1 R1		(ar0, A
INC		INC	P2
DEC	R2		R6,WFC4
MOV	R3,A	MOV	DPTR,#BgdFncChr0 ; Set character cell value in
MOV	A, aR1	MOV	A,R3 ; dummy character
INC	R1		(adptr,A
DEC	R2	MOV.	
JZ	WFC2	JZ	WFC5
MOV	R5,A	MOV	R6,#044H
WFC1:		MOV	R7,#010H
MOV	RO,#FntRRBO.AN.OFST+RRB_ApHi_SpcsHi	SJMP	
	55	3300	56

°C5:	- *	· · · · · · · · · · · · · · · · · · ·		
	R6,#042H			
MOV F	R7,#090H			
FC6:	~	ч 		
	DPTR,#BgdFncAtr0		·	
MOVX /		•		
	R5,A			
	DlyTilEndFrm	; Wait until ready		
	SetRowFntRdfPtr	; Reset RDFptrs to font RDF's		
	DPTR,#BgdFncAtr0	-		-
MOV /		· .		•
CLR I			•	
	ODPTR,A			
INC I				
MOV /		× .		
	adptr,A	•		
SETB				
	DlyTilEndFrm	; it's thing, when known to		
	R5,#004H,WFC7			
	A,#010H			
SJMP 1		``````````````````````````````````````		
C7:				
	A,#090H	. ~		
C8:	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	*		
CLR	EVO			
	adptr,A			
	DPL			
MOV			· · · ·	
	adptr,A			
SETB				
	SetRowNmlRdfPtr	; Clean up after ourselves	· · · · · · · · · · · · · · · · · · ·	
		· · · · · · · · · · · · · · · · · · ·		
	ChgCsrSiz	$\sim 10^{-1}$ eV $\sim 10^{-1}$ eV $\sim 10^{-1}$		
RET				
		***************************************		. ,
++++++	+++++++++++++++++++++++++++++++++++++++			. (
•				
end of	G_Util			
		· ·		
				•
	2	, ,		
		د.		
		,		

"8051"	DB 027H,000H,004H,018H,018H,010H,020H ;
TITLE " CALEB 0.00 Initial Font"	DB 028H,000H,009H,008H,010H,020H,020H,020H,020H,020H,010H,008H ; (
;++++++++++++++++++++++++++++++++++++++	DB 029H,000H,009H,020H,010H,008H,008H,008H,008H,008H,010H,020H ; ;
;	DB 02AH,001H,007H,010H,092H,054H,038H,054H,092H,010H ; *
; C_Font CALEB 0.00	DB 02BH,001H,007H,010H,010H,010H,0FEH,010H,010H,010H ; 4
;	DB 02CH,004H,004H,030H,030H,020H,040H ;
; Copyright 1985 Advanced Micro Devices, Inc.	DB 02DH,004H,001H,0FEH ; ·
	DB 02EH,006H,002H,030H,030H ; .
	DB 02FH,001H,007H,002H,004H,008H,010H,020H,040H,080H ; /
; This is the compact, binary representation for the default font to be loaded	
; during initialization.	DB 030H,000H,009H,07CH,082H,086H,08AH,092H,0A2H,0C2H,082H,07CH ; (
	DB 031H,000H,009H,010H,030H,050H,010H,010H,010H,010H,010H,07CH ; 1
NAME "Initial Font"	DB 032H,000H,009H,07CH,082H,082H,004H,038H,040H,080H,080H,0FEH ; 2
PROG	DB 033H, 000H, 009H, 07CH, 082H, 002H, 002H, 03CH, 002H, 002H, 082H, 07CH ; 3
;++++++++++++++++++++++++++++++++++++++	DB 034H,000H,009H,004H,00CH,014H,024H,044H,084H,0FEH,004H,004H ; 4
GLB Fnt_5x7 ; Initial compressed mode font	DB 035H,000H,009H,0FEH,080H,080H,0F8H,004H,002H,002H,084H,078H ; 5
GLB Fnt 7x9 ; Initial normal mode font	DB 036H,000H,009H,03CH,040H,080H,080H,0FCH,082H,082H,082H,07CH ; 6
-	DB 037H,000H,009H,0FEH,082H,004H,008H,010H,020H,020H,020H,020H ; 7
;++++++++++++++++++++++++++++++++++++++	DB 038H,000H,009H,07CH,082H,082H,082H,07CH,082H,082H,082H,07CH ; 8
SKIP	DB 039H,000H,009H,07CH,082H,082H,082H,07EH,002H,002H,004H,078H ; S
;++++++++++++++++++++++++++++++++++++++	DB 03AH,003H,006H,030H,030H,000H,030H,030H,030
	DB 03BH,000H,008H,030H,030H,000H,000H,030H,030
Fnt_5x7: ; Initial compressed mode font	DB 03CH,000H,009H,008H,010H,020H,040H,080H,040H,020H,010H,008H ; <
-	DB 03DH,003H,003H,07CH,000H,07CH ; =
DB 041H,000H,007H,070H,088H,088H,088H,0F8H,088H,088H,088H	DB 03EH,000H,009H,020H,010H,008H,004H,002H,004H,008H,010H,020H ; >
DB 042H,000H,007H,0F0H,088H,088H,0F0H,088H,088H,0F0H ; B	DB 03FH,000H,009H,03CH,042H,042H,042H,002H,00CH,010H,000H,010H ; 3
DB 000H,000H ; end	
;++++++++++++++++++++++++++++++++++++++	DB 040H,000H,009H,03CH,042H,09AH,0AAH,0AAH,0BCH,080H,040H,03CH ; a
SKIP	DB 041H,000H,009H,038H,044H,082H,082H,082H,082H,082H,082H,082H,
2/1///////////////////////////////////	
,	DB 043H,000H,009H,03CH,042H,080H,080H,080H,080H,080H,042H,03CH ; C
Fnt 7x9: ; Initial normal mode font	DB 044H,000H,009H,0F8H,044H,042H,042H,042H,042H,042H,044H,0F8H ; C
Fnt_7x9: ; Initial normal mode font	DB 045H,000H,009H,0FEH,080H,080H,080H,080H,080H,080H,080H,0FEH ; E
DB 021H,000H,009H,010H,010H,010H,010H,010H,000H,00	DB 046H,000H,009H,0FEH,080H,080H,080H,0F0H,080H,080H,080H,080
	DB 047H,000H,009H,03CH,042H,080H,080H,080H,09EH,082H,042H,03CH ; 0
DB 022H,000H,003H,048H,048H,048H DB 023H,000H,009H,038H,044H,040H,040H,0E0H,040H,040H,042H,0FCH ; #	DB 048H,000H,009H,082H,082H,082H,082H,082H,082H,082H,082
DB 024H,000H,009H,010H,07EH,090H,090H,07CH,012H,012H,0FCH,010H ; \$	DB 049H, 000H, 009H, 07CH, 010H, 010H, 010H, 010H, 010H, 010H, 010H, 07CH ; 1
DB 025H,000H,009H,010H,07EH,090H,07CH,012H,012H,012H,01CH,010H ; \$	DB 04AH,000H,009H,03EH,008H,008H,008H,008H,008H,008H,008H,088H,070H ; J
	DB 04BH,000H,009H,082H,084H,088H,090H,0A0H,0D0H,088H,084H,082H ; k
DB 026H,000H,009H,070H,088H,088H,050H,020H,052H,08CH,08CH,072H ; &	
1	2

л.

BB 04CH, 000H, 007H, 082H, 062H, 062H, 062H, 062H, 062H, 024H, 024H, 1 1 BB 04CH, 000H, 007H, 082H, 062H, 062H, 062H, 082H, 062H, 024H, 1 1 BB 04CH, 000H, 007H, 082H, 042H, 062H, 062H, 082H, 062H, 024H, 1 1 BB 04CH, 000H, 007H, 082H, 042H, 062H, 062H, 082H, 042H, 044H, 034H 1 BB 05H, 000H, 007H, 082H, 044H, 062H, 082H, 082H, 044H, 034H 1 BB 05H, 000H, 007H, 082H, 044H, 082H, 082H, 082H, 044H, 034H 1 BB 05H, 000H, 007H, 05H, 06H, 082H, 082H, 082H, 044H, 034H 1 BB 05H, 000H, 007H, 05H, 06H, 082H, 082H, 082H, 084H, 08						
B 04E81_00001_00091_0021_0021_0021_0021_0021_0	DB	04CH, 000H, 009H, 080H, 080H, 080H, 080H, 080H, 080H, 080H, 080H, 0FEH	; L	DB	070H, 003H, 009H, 0B8H, 0C4H, 084H, 084H, 0C4H, 0B8H, 080H, 080H, 080H	; p
BB OxER; DOOR, DOW, OUZH, OZH, OZH, OZH, OZH, OZH, OZH, OZZH, OZZH, OZZH, ZUH, OZH Y BB OFFR, ODOR, DOW, ODW, ODBH, OCCH, ODZH, ODZH, ODZH, OZAH, OZAH Y BB Corr, ODOH, ODW, ODBH, OCCH, ODZH, ODZ	DB	04DH,000H,009H,082H,0C6H,0AAH,092H,092H,082H,082H,082H,082H	; M	DB	071H,003H,009H,074H,08CH,084H,084H,08CH,074H,004H,004H,004H	
050H,000H,009H,0FCH,082H,082H,082H,082H,080H,080H,080H,080	DB		; N	DB	072H,003H,006H,0B8H,0C4H,080H,080H,080H,080H	
BB 050H,000H,009H,0FEH,082H,02H,082H,02H,07EH,02H,080H,080H,7P P BB 051H,000H,009H,015H,044H,02H,07H,02H,07H,02H,07H,02H,07H,02H,07H,12H P BB 051H,000H,009H,07EH,002H,02H,07H,02H,002H,07H,02H,002H,07H P BB 053H,000H,009H,07EH,002H,002H,07H,002H,002H,07H P BB 054H,000H,009H,07H,07H,002H,002H,07H,002H,002H,07H P BB 054H,000H,009H,07H,07H,002H,002H,002H,02H,07H P BB 054H,000H,009H,07H,07H,002H,002H,002H,02H,07H P BB 055H,000H,009H,07H,07H,002H,002H,002H,02H,07H,07H P BB 055H,000H,009H,02H,02H,02H,02H,02H,02H,02H,02H,02H,02	DB	04FH, 000H, 009H, 038H, 044H, 082H, 082H, 082H, 082H, 082H, 044H, 038H	; 0	DB	073H,003H,006H,078H,084H,060H,018H,084H,078H	; s
BB 0511,0001,0091,0381,0441,0821,0821,0821,0821,0281,0441,0384 ; q BB 0511,0001,0091,0101,010,021,0821,0821,0821,0821,0821,				DB	074H, 001H, 008H, 020H, 020H, 0F8H, 020H, 020H, 020H, 024H, 018H	; t
BB 052H, 000H, 009H, 07CH, 052H, 062H, 062H, 07CH, 002H, 002H, 002H, 07CH, 02H, 002H, 07CH, 02H, 002H, 06CH, 2 M ; M BB 053H, 000H, 009H, 07CH, 002H, 003H, 003H, 003H, 002H, 002H, 07CH, 5 K DB 077H, 003H, 006H, 033H, 006H, 033H, 006H, 034H, 034H, 7 K ; M BB 055H, 000H, 009H, 02CH, 062H, 062H, 062H, 062H, 002H, 002H, 010H, 101H, 101H, 010H, 101H, 101H, 02CH, 042H, 02CH, 7 K ; W BB 055H, 000H, 009H, 062H, 062H, 062H, 062H, 062H, 062H, 07CH ; U DB 077H, 003H, 006H, 07H, 002H, 002H, 062H, 002H, 062H, 002H, 02H, 02H, 002H, 02H, 02H, 02H,	DB	050H, 000H, 009H, 0FCH, 082H, 082H, 082H, 0FCH, 080H, 080H, 080H, 080H	; P	DB	075H,003H,006H,084H,084H,084H,084H,08CH,074H	;∙u
BB 053H, 000H, 009H, 07CH, 052H, 080H, 07CH, 002H, 002H, 062H, 07CH, 7; S BB 053H, 000H, 009H, 07EH, 010H, 010H, 010H, 010H, 010H, 010H, 010H, 17H 7 BB BB 054H, 000H, 009H, 07EH, 010H, 010H, 010H, 010H, 010H, 010H, 010H, 17H 7 T DB 079H, 003H, 004H, 024H, 024H, 024H, 024H, 074H, 072H, 7E 7 BB 055H, 000H, 009H, 02EH, 02EH, 02EH, 02EH, 02EH, 02EH, 010H, 010H 7 V DB 078H, 003H, 004H, 004H, 004H, 004H, 004H, 078H 7 BB 055H, 000H, 009H, 02EH, 02EH, 02EH, 02EH, 02EH, 01H, 01H, 01H 7 V DB 078H, 003H, 004H, 004H, 004H, 004H, 004H, 078H 7 BB 055H, 000H, 009H, 02EH, 02EH, 02EH, 01H, 01H, 01H, 01HH, 01HH 7 V DB 078H, 000H, 009H, 01H, 01H, 01H, 01HH, 01HH 7 BB 055H, 000H, 009H, 02EH, 02EH, 02EH, 02H, 02H, 02H, 02H, 02H, 02H, 02H, 02	DB	051H,000H,009H,038H,044H,082H,082H,082H,092H,08AH,044H,03AH	; Q	DB	076H, 003H, 006H, 082H, 082H, 082H, 044H, 028H, 010H	; v
DB 0544,0004,0094,0FEN,0104,0104,0104,0104,0104,0104,0104,010	DB	052H,000H,009H,0FCH,082H,082H,082H,0FCH,090H,088H,084H,082H	; R	DB	077H, 003H, 006H, 082H, 092H, 092H, 092H, 092H, 06CH	; w
DB 055H,000H,009H,082H,082H,082H,082H,082H,082H,082H,07CH ; U DB 056H,000H,009H,02H,082H,082H,082H,02H,02H,02H,01H,010H ; Z DB 056H,000H,009H,02H,082H,082H,082H,02H,02H,02H,02H,02H,02H ; W DB 077H,003H,002H,02H,02H,02H,02H,02H,02H,02H,02H,0	DB	053H, 000H, 009H, 07CH, 082H, 080H, 080H, 07CH, 002H, 002H, 082H, 07CH	; s	DB	078H, 003H, 006H, 084H, 048H, 030H, 030H, 048H, 084H	; x
DB 056H,000H,009H,082H,082H,082H,044H,024H,028H,028H,010H,010H ; V DB 078H,000H,009H,018H,020H,020H,020H,020H,020H,020H,020H,02	DB	054H,000H,009H,0FEH,010H,010H,010H,010H,010H,010H,010H,01	; T	DB	079H,003H,009H,084H,084H,084H,084H,08CH,074H,004H,084H,078H	; y -
DB 057H,000H,009H,082H,082H,082H,082H,092H,092H,092H,004H,026H,082H ; W DB 058H,000H,009H,082H,082H,082H,02H,010H,02H,044H,082H,02H ; X DB 059H,000H,009H,082H,082H,04H,02BH,010H,02H,04H,082H,02H ; X DB 059H,000H,009H,082H,082H,002H,010H,010H,010H,010H,010H ; Y DB 059H,000H,009H,07EH,002H,004H,002H,010H,010H,010H,010H ; Y DB 058H,000H,009H,07EH,002H,004H,002H,00H,040H,040H,040H,040H	DB	055H,000H,009H,082H,082H,082H,082H,082H,082H,082H,082	; U	DB	07AH,003H,006H,0FCH,008H,010H,020H,040H,0FCH	; z
DB 058H,000H,009H,082H,082H,082H,082H,010H,028H,010H,028H,082H, 2X DB 070H,000H,009H,030H,008H,008H,008H,008H,008H,008H,008	DB	056H,000H,009H,082H,082H,082H,044H,044H,028H,028H,010H,010H	; V	DB	07BH,000H,009H,018H,020H,020H,020H,040H,020H,020H,020H,018H	; {
DB 059H, 000H, 009H, 082H, 082H, 024H, 028H, 010H, 010H, 010H, 010H, 10H, 10H, 010H, 10H,	DB	057H,000H,009H,082H,082H,082H,082H,092H,092H,0AAH,0C6H,082H	; W	DB	07CH,000H,008H,010H,010H,010H,000H,000H,010H,01	;:
DB 05AH,000H,009H,0FEH,002H,004H,008H,010H,020H,040H,080H,0FEH ; Z DB 07FH,001H,007H,07EH,006H,004H,0C6H,0FEH,02EH; ; Logo ; Logo DB 05EH,000H,009H,078H,040H,040H,040H,040H,040H,040H,078H ; L DB 000H,000H,007H,00EH,00EH,00EH,00EH; ; L DB 000H,000H,00CH,00EH,00EH; ; Logo ; end DB 05EH,000H,009H,078H,00EH,00EH; 00EH; 0EEH; 2EE; 0EE; 0EE; 0EE; 0EE; 0EE; 0EE; 0EE	DB	0581,0001,0091,0821,0821,0441,0281,0101,0281,0441,0821,0821	; X	DB	07DH,000H,009H,030H,008H,008H,008H,004H,008H,008H,008H,030H	;
DB 05BH,000H,009H,078H,040H,040H,040H,040H,040H,078H ; [DB 05CH,001H,007H,080H,040H,020H,010H,008H,002H ; \ DB 05CH,001H,007H,080H,040H,020H,010H,008H,008H,008H,008H,078H ; \ DB 05CH,001H,007H,080H,040H,02H,04H ; \ DB 05FH,000H,003H,010H,02H,04H ; \ DB 05FH,008H,001H,07EH ; _ DB 06H,000H,004H,030H,010H,008H ; \ DB 06H,003H,003H,010H,07EH ; _ DB 06H,003H,003H,010H,07BH,084H,084H,07AH ; a DB 06H,003H,008H,080H,080H,080H,084H,07AH ; a DB 06H,000H,07H,084H,080H,080H,084H,084H,07AH ; a DB 06H,000H,004H,07AH,080H,080H,084H,084H,084H,084H,07AH ; a DB 06H,000H,004H,07AH,080H,080H,080H,084H,084H,084H,084H,084	DB	059H,000H,009H,082H,082H,044H,028H,010H,010H,010H,010H,010H	; Y	DB	07EH,001H,003H,060H,092H,00CH	; ~
DB 05CH,001H,007H,080H,040H,020H,010H,008H,008H,008H,008H,008H,078H ; \ DB 05DH,000H,003H,010H,028H,008H,008H,008H,008H,008H,078H ; \ DB 05EH,000H,033H,010H,028H,044H ; ^ DB 05FH,008H,001H,078H,028H,044H ; ^ DB 05FH,008H,01H,07EH ; _ DB 060H,000H,03H,010H,01H,008H ; ' DB 061H,003H,060H,078H,084H,07H,004H,07AH ; a DB 063H,003H,006H,078H,084H,07AH ; a DB 063H,003H,006H,078H,084H,080H,080H,084H,084H,084H,084H,08	DB	05AH,000H,009H,0FEH,002H,004H,008H,010H,020H,040H,080H,0FEH	; Z .	DB	07FH,001H,007H,0FEH,07EH,006H,046H,0C6H,0F6H,0E2H	; Logo
DB 05DH,000H,0078H,008H,008H,008H,008H,008H,00	ĎB	05BH,000H,009H,078H,040H,040H,040H,040H,040H,040H,040H,04	;[DB	000H,000H,000H	; end
DB 05EH,000H,003H,010H,028H,044H ; ^ DB 05FH,008H,001H,0FEH ; _ DB 060H,000H,004H,030H,030H,010H,008H ; ' DB 061H,003H,006H,078H,004H,07CH,084H,07AH ; a DB 062H,000H,009H,080H,080H,080H,080H,084H,024H,084H,024H,088H; b b DB 063H,003H,006H,078H,084H,080H,080H,084H,078H ; c DB 064H,000H,009H,04H,074H,08CH,084H,08CH,074H ; d DB 065H,003H,006H,078H,084H,074H,08CH,020H,020H,020H,020H ; f DB 065H,003H,006H,078H,084H,02CH,020H,020H,020H,020H,020H,020H,020	DB .	05ch,001h,007h,080h,040h,020h,010h,008h,004h,002h	: >			
DB 05FH,008H,001H,0FEH ; _ ; end of C_Font DB 060H,000H,004H,030H,030H,010H,008H ; ' DB 061H,003H,006H,078H,006H,07CH,086H,07AH ; a DB 062H,000H,009H,080H,080H,088H,0C4H,084H,07AH ; a DB 063H,003H,006H,078H,080H,080H,088H,0C4H,084H,07AH ; c DB 063H,003H,006H,078H,084H,080H,080H,084H,078H ; c DB 065H,003H,006H,078H,064H,07CH,080H,080H,078H ; e DB 065H,003H,006H,078H,024H,020H,020H,020H,020H,020H ; f DB 065H,003H,009H,074H,080H,080H,088H,024H,084H,084H,084H ; h DB 065H,000H,009H,080H,080H,080H,084H,064H,084H,084H ; h DB 065H,000H,009H,080H,080H,080H,084H,064H,084H,084H ; h DB 065H,000H,009H,080H,080H,080H,080H,004H,04H,04H,038H ; i DB 06H,000H,009H,080H,080H,080H,080H,004H,04H,04H,038H ; i DB 06H,000H,09H,080H,080H,080H,080H,000H,080H,08	DB	05dh,000h,009h,078h,008h,008h,008h,008h,008h,008h,008		;++++		+++++++
DB 060H,000H,004H,030H,030H,010H,008H ; ' DB 061H,003H,006H,078H,004H,07CH,084H,084H,07AH ; a DB 062H,000H,009H,080H,080H,080H,088H,0C4H,084H,0C4H,088H ; b DB 063H,003H,006H,078H,084H,080H,080H,084H,078H ; c DB 064H,000H,009H,004H,004H,074H,08CH,084H,084H,08CH,074H ; c DB 064H,000H,009H,004H,004H,074H,08CH,084H,084H,08CH,074H ; c DB 065H,003H,006H,078H,084H,07CH,08CH,080H,080H,078H ; e DB 066H,009H,009H,018H,024H,020H,020H,020H,020H,020H ; f DB 065H,003H,009H,074H,08CH,084H,070H,004H,004H,004H,084H,078H ; g DB 065H,000H,009H,080H,080H,080H,080H,084H,084H,084H ; h DB 065H,000H,009H,080H,080H,080H,04H,004H,004H,084H,078H ; j DB 065H,000H,009H,080H,080H,080H,080H,084H,084H,084H ; h DB 065H,000H,009H,080H,080H,080H,04H,004H,004H,04H,038H ; j DB 065H,000H,009H,030H,010H,010H,010H,010H,010H,038H ; k DB 065H,000H,009H,030H,010H,010H,010H,010H,010H,038H ; k DB 065H,000H,009H,030H,010H,010H,010H,010H,010H,010H,010	DB	05EH,000H,003H,010H,028H,044H	; ^			
DB 061H,003H,006H,078H,004H,07CH,084H,07AH ; a DB 062H,000H,009H,080H,080H,080H,088H,0C4H,084H,0C4H,0B8H ; b DB 063H,003H,006H,078H,084H,080H,080H,084H,078H ; c DB 064H,000H,009H,004H,004H,074H,08CH,084H,084H,08CH,074H ; d DB 064H,000H,009H,004H,004H,078H,08CH,084H,08CH,074H ; d DB 065H,003H,006H,078H,08CH,080H,080H,078H ; e DB 065H,003H,009H,074H,08CH,08CH,074H,004H,002H,020H,020H ; f DB 066H,000H,009H,080H,080H,08BH,0C4H,084H,084H,078H ; g DB 067H,003H,009H,080H,080H,08BH,0C4H,084H,084H,078H ; h DB 067H,003H,009H,080H,080H,08BH,0C4H,084H,084H,084H ; h DB 068H,000H,009H,080H,080H,08BH,0C4H,084H,084H,084H ; h DB 069H,001H,008H,010H,010H,010H,010H,010H,038H ; i DB 068H,000H,009H,080H,088H,004H,004H,004H,04H,04H,038H ; j DB 068H,000H,009H,030H,010H,010H,010H,010H,010H,010H,038H ; k DB 066H,000H,009H,030H,010H,010H,010H,010H,038H ; k DB 066H,000H,009H,080H,088H,084H,084H ; m DB 066H,003H,006H,088H,0C4H,084H,084H,084H ; m	DB	05FH,008H,001H,0FEH	;_	; end	of C_Font	
DB 061H,003H,006H,078H,004H,07CH,084H,07AH ; a DB 062H,000H,009H,080H,080H,080H,080H,084H,07AH ; b DB 063H,003H,006H,078H,080H,080H,080H,084H,078H ; c DB 064H,000H,009H,004H,004H,074H,08CH,084H,084H,08CH,074H ; d DB 064H,000H,009H,004H,004H,074H,08CH,084H,08CH,074H ; d DB 064H,000H,078H,084H,0ECH,080H,080H,078H ; e DB 065H,003H,009H,074H,08CH,020H,020H,020H,020H,020H ; f DB 066H,000H,09H,074H,08CH,084H,08CH,074H,004H,084H,078H ; g DB 067H,003H,009H,074H,08CH,088H,0C4H,084H,084H,078H ; h DB 068H,000H,009H,080H,080H,080H,088H,0C4H,084H,084H ; h DB 068H,000H,099H,080H,080H,088H,0C4H,084H,084H ; h DB 069H,001H,008H,010H,010H,010H,010H,010H,038H ; i DB 069H,001H,009H,080H,088H,004H,004H,04H,04H,084H ; h DB 068H,000H,009H,080H,080H,088H,004H,004H,04H,04H,084H ; b DB 068H,000H,009H,030H,004H,004H,004H,004H,04H,038H ; j DB 066H,000H,009H,030H,010H,010H,010H,010H,010H,038H ; k DB 066H,003H,006H,088H,024H,084H,084H ; m DB </td <td>DB</td> <td>060H 000H 004H 030H 030H 010H 008H</td> <td></td> <td></td> <td></td> <td>1</td>	DB	060H 000H 004H 030H 030H 010H 008H				1
DB 062H,000H,009H,080H,080H,080H,088H,0C4H,084H,0C4H,0B8H ; b DB 063H,003H,006H,078H,080H,080H,080H,084H,078H ; c DB 064H,000H,009H,004H,004H,074H,08CH,084H,08CH,074H ; d DB 065H,003H,006H,078H,084H,0FCH,080H,080H,078H ; e DB 065H,003H,009H,018H,02CH,020H,020H,020H,020H ; f DB 066H,000H,009H,018H,02CH,08CH,074H,004H,004H,084H,078H ; g DB 067H,003H,009H,080H,080H,080H,080H,084H,084H,084H,084			; a			,
DB 063H,003H,006H,078H,084H,080H,080H,080H,078H ; c DB 064H,000H,009H,004H,004H,004H,074H,08CH,084H,08CH,074H ; d DB 065H,003H,006H,078H,084H,0FCH,080H,080H,078H ; e DB 066H,000H,009H,018H,02CH,020H,020H,020H,020H,020H ; f DB 067H,003H,009H,074H,08CH,084H,08CH,074H,004H,004H,084H,078H ; g DB 067H,003H,009H,080H,080H,080H,080H,084H,084H,084H,084						
DB 064H,000H,009H,004H,004H,004H,074H,08CH,084H,08CH,074H ; d DB 065H,003H,006H,078H,084H,0FCH,080H,080H,078H ; e DB 066H,000H,009H,018H,02CH,020H,020H,020H,020H,020H ; f DB 067H,003H,009H,074H,08CH,084H,08CH,074H,004H,020H,020H ; f DB 067H,003H,009H,074H,08CH,084H,08CH,074H,004H,04H,084H,078H ; g DB 068H,000H,009H,080H,080H,080H,080H,084H,084H,084H,084			•			
DB 065H,003H,006H,078H,084H,0FCH,080H,078H ; e DB 066H,000H,009H,018H,02CH,02OH,02OH,02OH,02OH,02OH ; f DB 067H,003H,009H,074H,08CH,084H,02CH,004H,004H,084H,078H ; g DB 067H,003H,009H,074H,080H,080H,080H,084H,084H,084H,078H ; g DB 068H,000H,009H,080H,080H,080H,080H,084H,084H,084H,084				-		
DB 066H,000H,009H,018H,022H,020H,020H,020H,020H,020H ; f DB 067H,003H,009H,074H,08CH,084H,020H,020H,020H,020H ; f DB 067H,003H,009H,074H,08CH,084H,08CH,074H,004H,004H,084H,078H ; g DB 068H,000H,009H,080H,080H,080H,080H,084H,084H,084H,084			•			
DB 067H,003H,009H,074H,08CH,084H,08CH,074H,004H,004H,078H ; g DB 068H,000H,009H,080H,080H,080H,088H,0C4H,084H,084H,084H ; h DB 069H,001H,008H,010H,000H,030H,010H,010H,010H,038H ; i DB 064H,003H,009H,00CH,004H,004H,004H,004H,04H,038H ; j DB 064H,003H,009H,080H,080H,088H,090H,004H,004H,04H,038H ; j DB 064H,003H,009H,030H,010H,010H,010H,010H,038H ; j DB 064H,003H,009H,030H,010H,010H,010H,010H,010H,038H ; k DB 066H,000H,09H,030H,010H,010H,010H,010H,010H,038H ; l DB 06CH,000H,09H,030H,010H,010H,010H,010H,010H,038H ; m DB 06CH,003H,006H,06CH,092H,092H,092H,092H ; m DB 06EH,003H,006H,088H,084H,084H,084H ; n			• .			
DB 068H,000H,080H,080H,080H,080H,088H,064H,084H,084H; h DB 069H,001H,008H,010H,000H,030H,010H,010H,010H,038H; i DB 06AH,003H,009H,00CH,004H,004H,004H,004H,044H,038H; j DB 06BH,000H,080H,080H,080H,088H,090H,004H,004H,044H,038H; j DB 06BH,000H,009H,080H,080H,088H,090H,0A0H,004H,044H; k DB 06CH,000H,009H,030H,010H,010H,010H,010H,010H,038H; j DB 06CH,000H,09H,030H,010H,010H,010H,010H,010H,038H; j DB 06CH,002H,002H,092H,092H,092H; j DB 06CH,003H,006H,0ECH,092H,092H,092H; j DB 06EH,003H,006H,088H,084H,084H; j			-			
DB 069H,001H,008H,010H,000H,030H,010H,010H,010H,038H ; i DB 06AH,003H,009H,00CH,004H,004H,004H,004H,004H,038H ; j DB 06BH,000H,009H,080H,080H,088H,090H,0A0H,000H,088H,084H ; k DB 06CH,000H,030H,010H,010H,010H,010H,010H,010			•			
DB 06AH,003H,009H,00CH,004H,004H,004H,004H,004H,038H ; j DB 06BH,000H,080H,080H,080H,088H,090H,0A0H,00DH,088H,084H ; k DB 06CH,000H,030H,010H,010H,010H,010H,010H,010			•			
DB 068H,000H,009H,080H,080H,088H,090H,0A0H,0D0H,088H,084H ; k DB 06CH,000H,009H,030H,010H,010H,010H,010H,010H,038H ; l DB 060H,003H,006H,0ECH,092H,092H,092H,092H ; m DB 06EH,003H,006H,088H,084H,084H,084H,084H ; n						
DB 06CH,000H,009H,030H,010H,010H,010H,010H,010H,010H,038H ; L DB 06DH,003H,006H,0ECH,092H,092H,092H,092H ; m DB 06EH,003H,006H,084H,084H,084H,084H ; n						
DB 06DH,003H,006H,0ECH,092H,092H,092H,092H,092H ; m DB 06EH,003H,006H,0B8H,0C4H,084H,084H,084H ; n			-			
DB 06EH,003H,006H,0B8H,0C4H,084H,084H,084H,084H ; n			· ·			
			-			
					· ·	
			•		and the second	•

4

D-92

з

Ì		
	"8051"	
	TITLE " CALEB 0.00 Configuration"	
ł	· ;++++++++++++++++++++++++++++++++++++	
· .	; C_Config CALEB 0.00	
	; Copyright 1985 Advanced Micro Devices, Inc.	
	; This file contains the extra EEPROM copyright claim as well as the	
	; serial port configuration data. The locations defined in this module ; currently assume that the extra EEPROM is a 27128 (i.e. 16 Kbytes).	
	NAME "Configuration"	
	;	
	GLB ExtraCpyRghtMsg ; Resident claim in extra EEPROM	
·	GLB DblBaudOpt ; PCON contents	
D-93	GLB BaudRatCnt ; Timer one value	
ŭ	;**************************************	
	ORG 03FCOH	
	ExtraCpyRghtNsg: ; Resident claim in extra EEPROM	
	DB " Copyright 1985 Advanced Micro Devices, Inc. "	
	······································	
	ORG 03FFOH	
	DblBaudOpt: DB 000H • BaudRatCnt: DB 0FDH	
	;**************************************	
	; end of C_Config	
	,	

					· · · · ·
	;++++++++++++++++++++++++++++++++++++++	MDB_x0		0	; Unused in linear address mode
м.,		MDB_RowAdrHi		1	; Unused high byte of 24-bit address
	; C_MemMap CALEB 0.00	MDB_RowPag		2	; Page of top visible background row
	;	MDB_RowOff	EQU	3	; Offset of top visible background row
	; Copyright 1985 Advanced Micro Devices, Inc.	MDB_Cux	EQU	4	; Horizontal position of cursor
	· ·	MDB_Cuy	EQU	5.	; Vertical position of cursor
		MDB_Fat	EQU	6	; Fetch fill attribute flag
	; This file, which is included in the other source files, defines several	MDB_FilChr	'EQU	7	; Fill character code
-	; constants of use in this implementation. It also defines the addresses	MDB_Blnk	EQU	8	; Blink control fields
	; of all internal RAM variables, all external data structures required by	MDB_Scrl	EQU	9	; Smooth scroll control fields
	; the Am8052 and other external data control information.	MDB_VrtVec	EQU	10	; Vertical interrupt vector
		MDB_ScrlVec	EQU	11	; Smooth scroll interrupt vector
	;++++++++++++++++++++++++++++++++++++++	MDB_Tslc	EQU	12	; Scan line count for top visible row
		MDB_x13	EQU	13	; Unused
	; These are a few constants representing fundamental parameters of the system.	;			
		•			
-	DBL_BAUD_OPTION EQU 000H	; Window Defini	ition Bloc	k	
	RATE 9600 BAUD EQU OFDH		_		· .
		WDB_Scw	EQU	0	; Scroll window flag
Ų.	END FRM CNT HI EQU OFEH	WDB_RowAdrHi	EQU	1	; Unused high byte of 24-bit address
D-94	END_FRM_CNT_LO EQU OBEH	WDB_RowPag	EQU	2	; Page of top visible window row
+		WDB_RowOff	EQU	3	; Offset of top visible window row
		WDB_x4	EQU	4	; Unused in linear address mode
1		WDB_NxtAdrHi	EQU	5	; Unused high byte of 24-bit address
	; Some miscellaneous constants	WDB_NxtPag	EQU	6	; Page of next window definition block
		WDB_NxtOff	EQU	7	; Offset of next window definition blk
	DEL EQU 07FH	WDB_BgnRow	EQU	8	; Window placement first row
		WDB_EndRow	EQU	9	; Window placement last row
-	;++++++++++++++++++++++++++++++++++++++	WDB_BgnCol	EQU	10	; Window placement first column
	SKIP	• WDB_EndCol	EQU	11	; Window placement last column
	;++++++++++++++++++++++++++++++++++++++	_			· ·
		;			·
	; The following define the structures used by the Am8052. The element symbol				
1.	; is added to the address of the desired structure to obtain the address of	; Row Control B	lock		
	; the particular byte to be processed.			x	
		RCB RdfLnk	EQU	0	; Link to row redefiniton block flag
	······	RCB RowAdrHi	EQU	1	; Unused high byte of 24-bit address
		RCB RowPag	EQU	2	; Page of next row control block
	; Main Definition Block	RCB RowOff	EQU	3	; Offset of next row control block
		RCB Seg	EQU	4	; Start of segments
ĺ.					
					-
	1				2
· L					

2 - L 1

/	EQU	4	; Start of first segment (= RCB_Seg)	;RCB_x16	(alr	eady defined)	; Unused in linear address mode
RCB_2nd	EQU	14	; Start of second segment (if present)	RCB_ClrRdfAdrHi	EQU	15	; Unused high byte of 24-bit address
RCB_3rd	EQU	24	; Start of third segment (if present)	RCB_ClrRdfPag	EQU	16	; Page of redef blk for clr font RCBs
RCB_4th	EQU	34	• ; Start of fourth segment (if present)	RCB_ClrRdfOff	EQU	17	; Offset of redef blk for clr font RCE
		-) (defined below) is added to the element	;	•••••		
; symbol	defini	ng the start	of the desired segment (defined above).				
050 11-11-1	5011	o 5		; Row Redefiniti	on Blo	ck	•
SEG_NumHid	EQU	0	; Number of hidden chars in this seg		5011		
SEG_NumVis		1	; Number of visible chars in this seg	RRB_Tslc_NcsHi		•	line count/part of normal char start
SEG_Cont	EQU EQU	2 3	; Continue flag (set if a seg follows)	RRB_NcsLo_Nce	EQU		of normal char start/normal char end
SEG_ChrAdrHi		- · ·	; Unused high byte of 24-bit address	RRB_ApHi_SpcsHi	EQU		of row attrs/part of superscript start
SEG_ChrPag	EQU	4	; Page of this seg's character buffer	RRB_SpcsLo_Spce	EQU		of superscript start/superscript end
SEG_ChrOff	EQU	5	; Offset of this seg's character buffe		EQU	147	of row attrs/part of subscript start
SEG_x6	EQU	6	; Unused in linear address mode	RRB_SbcsLo_Sbce	EQU	- ^.	of subscript start/subscript end
SEG_AtrAdrHi	EQU	7	; Unused high byte of 24-bit address	RRB_CursHi	EQU	-	of cursor start
SEG_AtrPag	EQU	8	; Page of this seg's attribute buffer	RRB_CursLo_Cure		=	of cursor start/cursor end
SEG_AtrOff	EQU	9	; Offset of this seg's attribute buffer		EQU		le height flags/part of underline
				RRB_UndLo_Sund	EQU	9 ; Rest	of underline/shifted underline
			e row redefinition block pointer (at the				
			lock) depends on the type of row control	1 .	++++++	*****	********
; block.	Each o	display has a	a different size row control block (i.e.	SKIP			
; block.	Each o	display has a		SKIP			•••••••••••••••••••••••••••••••••••••••
; block. ; they ha	Each d ve dif	display has a ferent number	a different size row control block (i.e. rs of segments).	SKIP ;+++++++++++++	•••••	•••••	
; block. ; they ha RCB_x44	Each d ve dif EQU	display has a ferent number 44	a different size row control block (i.e. rs of segments). ; Unused in linear address mode	SKIP	•••••	•••••	
; block. ; they ha RCB_x44 RCB_BgdRdfAdrHi	Each o ve dif EQU EQU	display has a ferent number 44 45	a different size row control block (i.e. rs of segments). ; Unused in linear address mode ; Unused high byte of 24-bit address	SKIP ;++++++ ; Internal RAM Va	++++++ ariable	es	*******
; block. ; they ha RCB_x44 RCB_BgdRdfAdrHi RCB_BgdRdfPag	Each o ve dif EQU EQU EQU	display has a ferent number 44 45 46	a different size row control block (i.e. rs of segments). ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for bgd RCBs	SKIP ;++++++ ; Internal RAM Va ; The definition	++++++ ariable s of th	es he internal RAM v	ariables are given below. These are
; block. ; they ha RCB_x44 RCB_BgdRdfAdrHi	Each o ve dif EQU EQU	display has a ferent number 44 45	a different size row control block (i.e. rs of segments). ; Unused in linear address mode ; Unused high byte of 24-bit address	SKIP ;++++++ ; Internal RAM Va ; The definition ; used for all co	ariable s of the	es he internal RAM v values during no	ariables are given below. These are rmal operations on the active display
; block. ; they ha RCB_x44 RCB_BgdRdfAdrHi RCB_BgdRdfPag RCB_BgdRdfOff	Each o ve dif EQU EQU EQU EQU	display has a ferent number 44 45 46 47	a different size row control block (i.e. mrs of segments). ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for bgd RCBs ; Offset of redef block for bgd RCBs	SKIP ;++++++ ; Internal RAM Va ; The definition	ariable s of the	es he internal RAM v values during no	ariables are given below. These are rmal operations on the active display
; block. ; they ha RCB_x44 RCB_BgdRdfAdrHi RCB_BgdRdfPag RCB_BgdRdfOff RCB_x26	Each (ve dif EQU EQU EQU EQU EQU	display has a ferent number 44 45 46 47 24	a different size row control block (i.e. mrs of segments). ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for bgd RCBs ; Offset of redef block for bgd RCBs ; Unused in linear address mode	SKIP ;++++++ ; Internal RAM Va ; The definitions ; used for all co ; and also for al	ariable s of th ontrol ll syst	es he internal RAM v values during no tem wide controls	ariables are given below. These are rmal operations on the active display
; block. ; they ha RCB_x44 RCB_BgdRdfAdrHi RCB_BgdRdfPag RCB_BgdRdfOff RCB_x26 RCB_MsgRdfAdrHi	Each o ve dif EQU EQU EQU EQU EQU EQU	display has a ferent number 44 45 46 47 24 25	a different size row control block (i.e. mrs of segments). ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for bgd RCBs ; Offset of redef block for bgd RCBs ; Unused in linear address mode ; Unused high byte of 24-bit address	SKIP ;++++++ ; Internal RAM Va ; The definitions ; used for all co ; and also for al	ariable s of th ontrol ll syst	es he internal RAM v values during no	ariables are given below. These are rmal operations on the active display
; block. ; they ha RCB_x44 RCB_BgdRdfAdrHi RCB_BgdRdfPag RCB_gdRdfOff RCB_x26 RCB_MsgRdfAdrHi RCB_MsgRdfAdrHi	Each o ve dif EQU EQU EQU EQU EQU EQU	display has a ferent number 44 45 46 47 24 25 26	a different size row control block (i.e. rs of segments). ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for bgd RCBs ; Offset of redef block for bgd RCBs ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for message RCB	SKIP ;++++++ ; Internal RAM Va ; The definitions ; used for all co ; and also for al ;	ariable s of th ontrol ll syst	es he internal RAM v values during no tem wide controls	ariables are given below. These are rmal operations on the active display
; block. ; they ha RCB_x44 RCB_BgdRdfAdrHi RCB_BgdRdfPag RCB_BgdRdfOff RCB_x26 RCB_MsgRdfAdrHi	Each o ve dif EQU EQU EQU EQU EQU EQU	display has a ferent number 44 45 46 47 24 25	a different size row control block (i.e. mrs of segments). ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for bgd RCBs ; Offset of redef block for bgd RCBs ; Unused in linear address mode ; Unused high byte of 24-bit address	SKIP ;++++++ ; Internal RAM Va ; The definitions ; used for all co ; and also for al ;	ariable s of th ontrol ll syst	es he internal RAM v values during no tem wide controls	ariables are given below. These are rmal operations on the active display
; block. ; they ha RCB_x44 RCB_BgdRdfAdrHi RCB_BgdRdfPag RCB_gdRdfOff RCB_x26 RCB_MsgRdfAdrHi RCB_MsgRdfAdrHi	Each o ve dif EQU EQU EQU EQU EQU EQU EQU EQU	display has a ferent number 44 45 46 47 24 25 26	a different size row control block (i.e. rs of segments). ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for bgd RCBs ; Offset of redef block for bgd RCBs ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for message RCB	SKIP ;++++++ ; Internal RAM Va ; The definitions ; used for all co ; and also for al ;	ariable s of th ontrol ll syst	es he internal RAM v values during no tem wide controls	ariables are given below. These are rmal operations on the active display
; block. ; they ha RCB_x44 RCB_BgdRdfAdrHi RCB_BgdRdfPag RCB_gdRdfOff RCB_x26 RCB_MsgRdfAdrHi RCB_MsgRdfAdrHi RCB_MsgRdfOff	Each o ve dif EQU EQU EQU EQU EQU EQU EQU EQU	display has a ferent number 44 45 46 47 24 25 26 27	a different size row control block (i.e. rs of segments). ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for bgd RCBs ; Offset of redef block for bgd RCBs ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for message RCB ; Offset of redef block for message RCB	SKIP ;++++++ ; Internal RAM Va ; The definitions ; used for all cd ; and also for al ;	ariable s of th ontrol ll syst	es he internal RAM v values during no tem wide controls undamental system	ariables are given below. These are rmal operations on the active display operations are defined here.
; block. ; they ha RCB_x44 RCB_BgdRdfAdrHi RCB_BgdRdfOff RCB_x26 RCB_x26 RCB_MsgRdfAdrHi RCB_MsgRdfAdrHi RCB_MsgRdfOff RCB_x16	Each o ve dif EQU EQU EQU EQU EQU EQU EQU EQU EQU	display has a ferent number 44 45 46 47 24 25 26 27 14	a different size row control block (i.e. rs of segments). ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for bgd RCBs ; Offset of redef block for bgd RCBs ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for message RCB ; Offset of redef block for message RCE ; Unused in linear address mode	SKIP ;++++++ ; Internal RAM Va ; The definitions ; used for all cd ; and also for al ;	ariable s of th ontrol ll syst	es he internal RAM v values during no tem wide controls undamental system	ariables are given below. These are rmal operations on the active display operations are defined here.
; block. ; they ha RCB_x44 RCB_BgdRdfAdrHi RCB_BgdRdfOff RCB_x26 RCB_x26 RCB_MsgRdfAdrHi RCB_MsgRdfPag RCB_MsgRdfOff RCB_x16 RCB_wndRdfAdrHi	Each o ve dif EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	display has a ferent number 44 45 46 47 24 25 26 27 14 15	a different size row control block (i.e. rs of segments). ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for bgd RCBs ; Offset of redef block for bgd RCBs ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for message RCB ; Offset of redef block for message RCB ; Unused in linear address mode ; Unused in linear address mode ; Unused in linear address mode ; Unused in linear address mode	SKIP ;++++++++++++++++++++++++++++++++++++	ariable s of th ontrol ll syst for fu DATA	es he internal RAM v values during no tem wide controls undamental system 067H	ariables are given below. These are rmal operations on the active display operations are defined here. ; Base of stack
; block. ; they ha RCB_BgdRdfAdrHi RCB_BgdRdfPag RCB_BgdRdfOff RCB_X26 RCB_MsgRdfAdrHi RCB_MsgRdfPag RCB_MsgRdfOff RCB_X16 RCB_WndRdfAdrHi RCB_WndRdfAdrHi	Each o ve dif EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	display has a ferent number 44 45 46 47 24 25 26 27 14 15 16	a different size row control block (i.e. rs of segments). ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for bgd RCBs ; Offset of redef block for bgd RCBs ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for message RCB ; Offset of redef block for message RCB ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for window RCBs	SKIP ;++++++++++++++++++++++++++++++++++++	ariable s of th ontrol ll syst for fu DATA	es he internal RAM v values during no tem wide controls undamental system 067H	ariables are given below. These are rmal operations on the active display operations are defined here. ; Base of stack
; block. ; they ha RCB_BgdRdfAdrHi RCB_BgdRdfPag RCB_BgdRdfOff RCB_X26 RCB_MsgRdfAdrHi RCB_MsgRdfPag RCB_MsgRdfOff RCB_X16 RCB_WndRdfAdrHi RCB_WndRdfAdrHi	Each o ve dif EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	display has a ferent number 44 45 46 47 24 25 26 27 14 15 16	a different size row control block (i.e. rs of segments). ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for bgd RCBs ; Offset of redef block for bgd RCBs ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for message RCB ; Offset of redef block for message RCB ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for window RCBs	SKIP ;++++++++++++++++++++++++++++++++++++	for fu DATA BIT	es he internal RAM v values during no tem wide controls undamental system 067H 00CH	ariables are given below. These are rmal operations on the active display operations are defined here. ; Base of stack ; Set by timer 0 (end-of-frame) intr
; block. ; they ha RCB_BgdRdfAdrHi RCB_BgdRdfPag RCB_BgdRdfOff RCB_X26 RCB_MsgRdfAdrHi RCB_MsgRdfPag RCB_MsgRdfOff RCB_X16 RCB_WndRdfAdrHi RCB_WndRdfAdrHi	Each o ve dif EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	display has a ferent number 44 45 46 47 24 25 26 27 14 15 16	a different size row control block (i.e. rs of segments). ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for bgd RCBs ; Offset of redef block for bgd RCBs ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for message RCB ; Offset of redef block for message RCB ; Unused in linear address mode ; Unused high byte of 24-bit address ; Page of redef block for window RCBs	SKIP ;++++++++++++++++++++++++++++++++++++	ariable s of the ontrol ll syst for fu DATA BIT	es he internal RAM v values during no tem wide controls undamental system 067H 00CH P3.2	ariables are given below. These are rmal operations on the active display operations are defined here. ; Base of stack ; Set by timer 0 (end-of-frame) intr ; Low when Am8052 wants bus (INTO*)

emTstTmp DATA	010H	; Used only during memory tests	HstRcvCnt	DATA	O4BH	; Number	r of chars received from host
•			HstRcvInsOff	DATA	04CH		to insert next char into ring
			HstRcvExtOff	DATA	04DH		to extract next char from rin
· · · ·							· · · · · · · · · · · · · · · · · · ·
The variables that are	used for dispa	tching control to the various control	NEAR_FULL_CNT	EQU	3	; Stop	if less space remaining
routines and special p	urpose routines	(e.g. graphic character placement)	NEAR_EMPTY_CNT	EQU	12	; Start	if fewer characters available
are defined below. The	e dispatcher is	also responsible for parsing control	: 1				· · · · · · · · · · · · · · · · · · ·
sequences and decoding	parameters.		; NOTE: The act	ual hos	t reception bu	iffer is too	o large to place in internal 🖆
· · · · · · · · · · · · · · · · · · ·	-		; RAM, so	it is	defined (later	in this fi	ile) in external data mémory.
isStt DATA	D10H	; Current state of dispatcher					· · ·
•		; (the states are defined below)	HstRcvBsyFlg	BIT	P1.6	; Set il	f too busy to rcv, clear if rd
IR_CHR_STT EQU	DOOH	; Direct (single-char level)				; NOTE:	This signal is inverted by
GN_ESC_STT EQU	D03H	; Escape sequence (after ESC)			· · ·	;	the RS232 drivers so that
XT_ESC_STT EQU	006H	; Extend ESC seq (w/intermediate)				;	a positive level indicates
GN_CSI_STT EQU	D O9H	; Control Sequence (after CSI)				;	ready, negative level mean
RM_CSI_STT EQU	00CH	; Sequence (params in CSI seq)				;	don't send chars from host
XT_CSI_STT EQU (DOFH	; Extend CSI seq (w/intermediate)				2	
NIMP_CSI_STT EQU (D12H	; Unimplemented (but valid) seq	; NOTE: There i	s curre	ntly no softwa	re support	for the following variables.
			; They ha	ve only	been defined	for possibl	e extensions. The affect
rmAcc DATA	D11H	; Temporary parameter accumulator	-	-			isting operations, and any
rmPvt DATA (D12H	; Private parameter string introducer	; necessa	ry rest	rictions on th	eir use, wi	ll need to be considered.
rmRep DATA	D13H	; Special repeat (first) parameter					4 * ·
rmCnt DATA	D14H	; Number of parameters in sequence	HstXmtFlg	BIT.	017H	•	ore to lock out keyboard sour
•	DOFH .	; Set when parameter buffer overflows				; cha	racters while a software sour
rmBadFlg BIT (DOEH	; Set when a bad parameter is decoded	1. S.			; seo	uence is being transmitted
rmBgnFlg BIT (DODH	; Set when beginning parameter string					
rmBuf DATA (; Decoded parameters	HstXmtCnt	DATA -		; Number	of chars to send to host
· ·	18	; Maximum number of parameters allowed	HstXmtInsOff		026H	•	to insert next char into ring
tlPtrHi DATA (D16H	; Address of control or special	HstXmtExtOff	DATA		; Place	to extract next char from ring
tlPtrLo DATA (D17H	; routine last executed (for REP)	HstXmtBuf	DATA	064H	; Host t	ransmission ring buffer
		· · · · · · · · · · · · · · · · · · ·			22		
	*		HstXmtBsyFlg	BIT	P1.7	-	en host is too busy to receive
SKIP			• · · · · ·			; NOTE:	This signal is inverted by
······	••••••	·····	· ·	÷		;	the RS232 drivers so that
						;	a positive level indicates
		ations ring buffers. Three buffers	· .			. ;	ready, negative level means
	•	for characters from the host, a host	•			;	don't send chars to host
•		ing sent to the host, and a keyboard					· · · · · · · · · · · · · · · · · · ·
reception buffer for ch	naracters from						
		et				· · · · ·	
			·				

. . . .

6

D-96

·

KbdRcvCnt	DATA 028H	; Number of chars received from keybrd	; The remaini	ng display dependent	variables are not copied. They are set
KbdRcvInsOff	DATA 029H	; Place to insert next char into ring	•	change of active dis	· · ·
KbdRcvExtOff	DATA 02AH	; Place to extract next char from ring	•		
KbdRcvBuf	DATA 060H	: Keyboard reception ring buffer	DspWid	DATA O3BH	; Visible width of display (count)
KbdRcvRdyFlg	BIT P1.5	; Set when char ready from keyboard	DspHgt	DATA 03CH	; Visible height of display (count)
· · ·		,			
;	•••••••		ColAdd	DATA O3DH	; Aids horz. cursor placement (index
SKIP			RowAdd	DATA O3EH	; Aids vert. cursor placement (inde)
;			•		
	• • •	۰ .	RcbOff	DATA 03FH	; Offset of display's RCBs (offset)
; These are th	e display dependent	variables. The first twelve are those which	ChrOff	DATA 040H	; Offset of character buffer (offse
; must be copi	ed out to and in fro	om external data memory with each change of	AtrOff	DATA 041H	; Offset of attribute buffer (offset
; the active d	lisplay. An index va	ariable is one which represents a zero origin			
•		ething, a page variable contains a page	TrmRow	DATA 042H	; Termination RCB (page)
•		tains an offset into a page and a count	TrmOff .	DATA 043H	; Termination RCB (offset)
		(counting from one).			
			; ;		· · · · · · · · · · · · · · · · · · ·
CurAtr	DATA 02FH	; Attribute byte written to memory	SKIP	÷	
		; (composed of the following bits)	;		
LitBit	BIT 07EH	; Highlight			
RevBit	BIT 07DH	; Reverse	; The followi	ng variables are use	d to control various special features. The
SpsBit	BIT O7CH	; Superscript	; first two a	re used to switch be	tween two definition blocks in support of
SbsBit	BIT [.] 07BH	; Subscript	; the Am8052	vertical smooth scro	ll feature.
SundBit	BIT OTAH	/ ; Strike-out (shifted underline)	• •		· · · · ·
ÚndBit	BIT 079H	; Underscore	CurMDBFlg	BIT OOOH	; Set when alternate MDB is current
BlnkBit	BIT 078H	; Blink	CurWDBFlg	BIT OO1H	; Set when alternate WDB is current
1.1 1	<u>.</u> .				
ActCol	DATA 030H	; Active position horizontal (index)	; This group	supports the message	and window displays.
ActRow	DATA 031H	; Active position vertical (index)			
CurRow	DATA 032H	; Active row control block (page)	MsgActFlg	BIT 004H	; Set when message display is activ
VisCol	DATA 033H	; Horizontal scroll position (index)	MsgVisFlg	BIT 005H	; Set when message display is visib
VisRow	DATA 034H	; Vertical scroll position (index)			
BgnRow	DATA 035H	; First RCB in display (page)	WndActFlg	BIT 006H	; Set when window display is active
ТорКом	DATA 036H	; First visible RCB (page)	WndVisFlg	BIT 007H	; Set when window display is visibl
BtmRow	DATA 037H	; Last visible RCB (page)	, i i i i i i i i i i i i i i i i i i i		
RemRow	DATA 038H	; Remaining RCBs below BtmRow (page)	WndCol	DATA 044H	; Current bgd col of left window bo
EndRow	DATA 039H	; Last RCB in display (page)			
ExtRow	DATA OJAH	; Extra row (page)		· ·	
				- <i>1</i> *	· · ·

D-97

. The next arou	un sunnorts	vertical an	d horizontal smooth scrolling.	CatbeBit	BIT	074H	; Attribute cursor blink enab
,	ap capper to		•	CxybeBit	BIT	073H	; X-Y cursor blink enable
/rtScrlCnt	DATA O	45H	; Number of rows to scroll	CudBit	BIT	072H	; Cursor blink duty cycle
/rtScrlNewFlg		OBH	; Used for new-line scrolling	CubBit1	BIT	071H	; Cursor blink rate high and
ScrlByt	DATA 0		; Image of byte written to the MDBs	- CubBit0	BIT	070H	; low bits (two-bit field)
	DAIN 0	2011	; (composed of the following bits)				,
Sr3Bit	BIT O	6EH	; Four bit field holding current	: These aid in	cursor p	lacement in	the special advance cursor code used
Sr2Bit		6DH	: smooth scroll rate (normally				ute in display memory.
Sr1Bit		6CH	the rate is changed by mask		•	• • • • • • • • • • • • • • • • • • • •	······································
SrOBit	· .	6BH	; and these names are unused)	CsrZonFlg	BIT	010H	; Set when cursor is in a visible z
SwbBit		овн 6АН	; Wnd/bgd vert smooth scroll	CsrZonCnt	DATA		; Amount cursor may be advanced unt
			; Wp/down vertical smooth scroll	Conconc	PAIN	01511	; it moves into the next zone
SudBit		69H		Conthuitin	BIT	011H	
/rtScrlFlg		68H	; Set during vert smooth scroll	CsrShwFlg			; Defers showing the cursor until
SCRL_RAT_MASK		78H	; Mask for manipulating scroll rate	CsrSetFlg	BIT	012H	; second vertical retrace time.
IrzScrlCnt		46H	; Number of characters to scroll	-			
irzFrmSet .		47H	; Number of frames per scroll	, The followin	g support	the modes	which are software selectable.
irzFrmCnt		48H	; Number of frames until next scroll				
IrzPxlShf		49H	; Number of pixels each scroll	ModByt	DATA	OZCH	; Provides byte access to modes
irzCurPxl	DATA O	4AH	; Current pixel shift			· · ·	
irzDspFlg	BIT O	OAH	; Set when scrolling message display	VEMBit	BIT	067H	· · · · · · · · · · · · · · · · · · ·
		0AH 09H	; Set when scrolling message display ; Set when scrolling right	VEMBit AMDDWMBit	BIT	066H	; Vertical editing (downward/upward ; Display width (normal/compressed)
HrzDspFlg HrzDirFlg HrzScrlFlg	BIT O		•				· · · · · · · · · · · · · · · · · · ·
IrzDirFlg	BIT O	09H	; Set when scrolling right	AMDDWMBits	BIT	066H	; Display width (normal/compressed)
IrzDirFlg IrzScrlFlg	BIT O BIT O	09H 08H	; Set when scrolling right	AMDDWMBit AMDSCMBit	BIT BIT	066H 065H	; Display width (normal/compressed) ; Scroll (normal jump/smooth)
HrzDirFlg HrzScrlFlg The following	BIT O BIT O gflagisu	09H 08H sed to indic	; Set when scrolling right ; Set while doing horz smooth scroll	AMDDWMBit AMDSCMBit AMDSPMBit	BIT BIT BIT	066H 065H P1.1	; Display width (normal/compressed) ; Scroll (normal jump/smooth) ; Screen polarity (normal/reversed)
HrzDirFlg HrzScrlFlg The following	BIT O BIT O gflagisu	09H 08H sed to indic	; Set when scrolling right ; Set while doing horz smooth scroll ate the current font selection for	AMDDWMBit AMDSCMBit AMDSPMBit	BIT BIT BIT	066H 065H P1.1	; Display width (normal/compressed) ; Scroll (normal jump/smooth) ; Screen polarity (normal/reversed) ; (not part of regular mode byte)
HrzDirFlg HrzScrlFlg The following	BIT 0 BIT 0 g flag is u aracter cod	09H 08H sed to indic	; Set when scrolling right ; Set while doing horz smooth scroll ate the current font selection for	AMDDWMBIt AMDSCMBit AMDSPMBit ;++++++++++++++++ SKIP	BIT BIT BIT	066H 065H P1.1	; Display width (normal/compressed) ; Scroll (normal jump/smooth) ; Screen polarity (normal/reversed) ; (not part of regular mode byte)
HrzDirFlg HrzScrlFlg ; The following ; remapping cha FntMapFlg	BIT 0 BIT 0 g flag is u aracter cod	09H 08H sed to indic es to charac	; Set when scrolling right ; Set while doing horz smooth scroll ate the current font selection for ter font cell addresses.	AMDDUMBIt AMDSCMBit AMDSPMBit ;++++++++++++++++++++++++++++++++++++	BIT BIT BIT	066H 065H P1.1	; Display width (normal/compressed) ; Scroll (normal jump/smooth) ; Screen polarity (normal/reversed) ; (not part of regular mode byte)
HrzDirFlg HrzScrlFlg The following remapping cha	BIT 0 BIT 0 g flag is u aracter cod	09H 08H sed to indic es to charac	; Set when scrolling right ; Set while doing horz smooth scroll ate the current font selection for ter font cell addresses.	AMDDUMBIt AMDSCMBit AMDSPMBit ;++++++++++++++++++++++++++++++++++++	BIT BIT BIT g address	066H 065H P1.1	; Display width (normal/compressed) ; Scroll (normal jump/smooth) ; Screen polarity (normal/reversed) ; (not part of regular mode byte)
HrzDirFlg HrzScrlFlg ; The following ; remapping cha FntMapFlg SKIP	BIT 0 BIT 0 g flag is u aracter cod BIT 0	09H 08H sed to indic es to charac 14H	; Set when scrolling right ; Set while doing horz smooth scroll ate the current font selection for ter font cell addresses. ; Set when alternate font selected	AMDDUMBIt AMDSCMBit AMDSPMBit ;++++++++++++++++++++++++++++++++++++	BIT BIT BIT g address	066H 065H P1.1	; Display width (normal/compressed) ; Scroll (normal jump/smooth) ; Screen polarity (normal/reversed) ; (not part of regular mode byte)
HrzDirFlg HrzScrlFlg ; The following ; remapping cha FntMapFlg SKIP ; The next two	BIT 0 BIT 0 g flag is u aracter cod BIT 0 variables	09H 08H sed to indic es to charac 14H	; Set when scrolling right ; Set while doing horz smooth scroll ate the current font selection for ter font cell addresses.	AMDDUMBIt AMDSCMBit AMDSPMBit ;++++++++++++++++++++++++++++++++++++	BIT BIT BIT Gaddress read from	066H 065H P1.1 is used who the keyboar	; Display width (normal/compressed) ; Scroll (normal jump/smooth) ; Screen polarity (normal/reversed) ; (not part of regular mode byte)
HrzDirFlg HrzScrlFlg ; The following ; remapping cha FntMapFlg SKIP	BIT 0 BIT 0 g flag is u aracter cod BIT 0 variables	09H 08H sed to indic es to charac 14H	; Set when scrolling right ; Set while doing horz smooth scroll ate the current font selection for ter font cell addresses. ; Set when alternate font selected	AMDDUMBIt AMDSCMBit AMDSPMBit ;++++++++++++++++++++++++++++++++++++	BIT BIT BIT Gaddress read from	066H 065H P1.1	; Display width (normal/compressed) ; Scroll (normal jump/smooth) ; Screen polarity (normal/reversed) ; (not part of regular mode byte)
HrzDirFlg HrzScrlFlg ; The following ; remapping cha FntMapFlg SKIP ; The next two ; blink feature	BIT 0 BIT 0 g flag is u aracter cod BIT 0 variables es.	09H 08H es to indic es to charac 14H support the	; Set when scrolling right ; Set while doing horz smooth scroll ate the current font selection for ter font cell addresses. ; Set when alternate font selected alterable cursor appearance and character	AMDDUMBIt AMDSCMBit AMDSPMBit ;++++++ SKIP ;++++++++++++++++++++ ; The followin ; possible to Keybrd	BIT BIT BIT g address read from XDATA	066H 065H P1.1 is used whe the keyboar 00001H	; Display width (normal/compressed) ; Scroll (normal jump/smooth) ; Screen polarity (normal/reversed) ; (not part of regular mode byte) en accessing the keyboard. It is only rd. ; Read character from keyboard
HrzDirFlg HrzScrlFlg ; The following ; remapping cha FntMapFlg SKIP ; The next two ; blink feature CsrSiz	BIT 0 BIT 0 g flag is u aracter cod BIT 0 variables es. DATA 0	09H 08H es to indic es to charac 14H support the 2BH	; Set when scrolling right ; Set while doing horz smooth scroll ate the current font selection for ter font cell addresses. ; Set when alternate font selected alterable cursor appearance and character ; Cursor start/end lines (in nibbles)	AMDDUMBit AMDSCMBit AMDSPMBit ;++++++ SKIP ;++++++++++++++++++++++++++++++++++++	BIT BIT BIT g address read from XDATA is enabl	066H 065H P1.1 is used who the keyboar 00001H ed by holdin	; Display width (normal/compressed) ; Scroll (normal jump/smooth) ; Screen polarity (normal/reversed) ; (not part of regular mode byte) en accessing the keyboard. It is only rd. ; Read character from keyboard ng a high level on a port 1 pin. When
HrzDirFlg HrzScrlFlg ; The following ; remapping cha FntMapFlg SKIP ; The next two ; blink feature CsrSiz	BIT 0 BIT 0 g flag is u aracter cod BIT 0 variables es. DATA 0	09H 08H es to indic es to charac 14H support the	; Set when scrolling right ; Set while doing horz smooth scroll ate the current font selection for ter font cell addresses. ; Set when alternate font selected alterable cursor appearance and character ; Cursor start/end lines (in nibbles) ; Image of byte written to the MDBs	AMDDUMBit AMDSCMBit AMDSPMBit ;++++++ SKIP ; The followin ; possible to Keybrd ; The keyboard ; The keyboard ; there is a c	BIT BIT BIT g address read from XDATA is enabl haracter	066H 065H P1.1 is used who the keyboar 00001H ed by holdin available fr	; Display width (normal/compressed) ; Scroll (normal jump/smooth) ; Screen polarity (normal/reversed) ; (not part of regular mode byte) en accessing the keyboard. It is only rd. ; Read character from keyboard ng a high level on a port 1 pin. When rom the keyboard, this fact is signalled
HrzDirFlg HrzScrlFlg ; The following ; remapping cha FntMapFlg SKIP ; The next two ; blink feature CsrSiz BlnkByt	BIT 0 BIT 0 g flag is u aracter cod BIT 0 variables es. DATA 0 DATA 0	09H 08H es to indic es to charac 14H support the 2BH 2EH	; Set when scrolling right ; Set while doing horz smooth scroll ate the current font selection for ter font cell addresses. ; Set when alternate font selected alterable cursor appearance and character ; Cursor start/end lines (in nibbles) ; Image of byte written to the MDBs ; (composed of the following bits)	AMDDUMBIt AMDSCMBit AMDSPMBit ;+++++++ SKIP ;++++++++++++++++++++++++++++++++++++	BIT BIT BIT g address read from XDATA is enabl haracter vel on an	066H 065H P1.1 is used who the keyboar 00001H ed by holdin available fr	; Display width (normal/compressed) ; Scroll (normal jump/smooth) ; Screen polarity (normal/reversed) ; (not part of regular mode byte) en accessing the keyboard. It is only rd. ; Read character from keyboard ng a high level on a port 1 pin. When
HrzDirFlg HrzScrlFlg ; The following ; remapping cha FntMapFlg SKIP ; The next two ; blink feature CsrSiz BlnkByt ChdBit	BIT 0 BIT 0 g flag is u aracter cod BIT 0 variables es. DATA 0 DATA 0 BIT 0	09H 08H es to indic es to charac 14H support the 2BH 2EH 77H	; Set when scrolling right ; Set while doing horz smooth scroll ate the current font selection for ter font cell addresses. ; Set when alternate font selected alterable cursor appearance and character ; Cursor start/end lines (in nibbles) ; Image of byte written to the MDBs ; (composed of the following bits) ; Character blink duty cycle	AMDDUMBit AMDSCMBit AMDSPMBit ;++++++ SKIP ; The followin ; possible to Keybrd ; The keyboard ; The keyboard ; there is a c	BIT BIT BIT g address read from XDATA is enabl haracter vel on an	066H 065H P1.1 is used who the keyboar 00001H ed by holdin available fr	; Display width (normal/compressed) ; Scroll (normal jump/smooth) ; Screen polarity (normal/reversed) ; (not part of regular mode byte) en accessing the keyboard. It is only rd. ; Read character from keyboard ng a high level on a port 1 pin. When rom the keyboard, this fact is signalled
HrzDirFlg HrzScrlFlg ; The following ; remapping cha fntMapFlg SKIP ; The next two ; blink feature CsrSiz BlnkByt ChdBit ChdBit	BIT 0 BIT 0 g flag is u aracter cod BIT 0 variables es. DATA 0 DATA 0 DATA 0 BIT 0 BIT 0	09H 08H es to indic es to charac 14H support the 2BH 2EH 77H 76H	; Set when scrolling right ; Set while doing horz smooth scroll ate the current font selection for ter font cell addresses. ; Set when alternate font selected alterable cursor appearance and character ; Cursor start/end lines (in nibbles) ; Image of byte written to the MDBs ; (composed of the following bits) ; Character blink duty cycle ; Character blink rate high and	AMDDUMBIt AMDSCMBit AMDSPMBit ;+++++++ SKIP ;++++++++++++++++++++++++++++++++++++	BIT BIT BIT g address read from XDATA is enabl haracter vel on an ined belo	066H 065H P1.1 is used who the keyboar 00001H ed by holdin available fi other port	<pre>; Display width (normal/compressed) ; Scroll (normal jump/smooth) ; Screen polarity (normal/reversed) ; (not part of regular mode byte) ************************************</pre>
HrzDirFlg HrzScrlFlg ; The following ; remapping cha FntMapFlg SKIP ; The next two ; blink feature CsrSiz BlnkByt ChdBit	BIT 0 BIT 0 g flag is u aracter cod BIT 0 variables es. DATA 0 DATA 0 DATA 0 BIT 0 BIT 0	09H 08H es to indic es to charac 14H support the 2BH 2EH 77H	; Set when scrolling right ; Set while doing horz smooth scroll ate the current font selection for ter font cell addresses. ; Set when alternate font selected alterable cursor appearance and character ; Cursor start/end lines (in nibbles) ; Image of byte written to the MDBs ; (composed of the following bits) ; Character blink duty cycle	AMDDUMBIt AMDSCMBit AMDSPMBit ;+++++++ SKIP ;++++++++++++++++++++++++++++++++++++	BIT BIT BIT g address read from XDATA is enabl haracter vel on an	066H 065H P1.1 is used who the keyboar 00001H ed by holdin available fi other port	; Display width (normal/compressed) ; Scroll (normal jump/smooth) ; Screen polarity (normal/reversed) ; (not part of regular mode byte) en accessing the keyboard. It is only rd. ; Read character from keyboard ng a high level on a port 1 pin. When rom the keyboard, this fact is signalled
HrzDirFlg HrzScrlFlg ; The following ; remapping cha fntMapFlg SKIP ; The next two ; blink feature CsrSiz BlnkByt ChdBit ChdBit	BIT 0 BIT 0 g flag is u aracter cod BIT 0 variables es. DATA 0 DATA 0 DATA 0 BIT 0 BIT 0	09H 08H es to indic es to charac 14H support the 2BH 2EH 77H 76H	; Set when scrolling right ; Set while doing horz smooth scroll ate the current font selection for ter font cell addresses. ; Set when alternate font selected alterable cursor appearance and character ; Cursor start/end lines (in nibbles) ; Image of byte written to the MDBs ; (composed of the following bits) ; Character blink duty cycle ; Character blink rate high and	AMDDUMBIt AMDSCMBit AMDSPMBit ;+++++++ SKIP ;++++++++++++++++++++++++++++++++++++	BIT BIT BIT g address read from XDATA is enabl haracter vel on an ined belo	066H 065H P1.1 is used who the keyboar 00001H ed by holdin available fi other port	<pre>; Display width (normal/compressed) ; Scroll (normal jump/smooth) ; Screen polarity (normal/reversed) ; (not part of regular mode byte) ************************************</pre>
HrzDirFlg HrzScrlFlg ; The following ; remapping cha fntMapFlg SKIP ; The next two ; blink feature CsrSiz BlnkByt ChdBit ChdBit	BIT 0 BIT 0 g flag is u aracter cod BIT 0 variables es. DATA 0 DATA 0 DATA 0 BIT 0 BIT 0	09H 08H es to indic es to charac 14H support the 2BH 2EH 77H 76H	; Set when scrolling right ; Set while doing horz smooth scroll ate the current font selection for ter font cell addresses. ; Set when alternate font selected alterable cursor appearance and character ; Cursor start/end lines (in nibbles) ; Image of byte written to the MDBs ; (composed of the following bits) ; Character blink duty cycle ; Character blink rate high and	AMDDUMBIt AMDSCMBit AMDSPMBit ;+++++++ SKIP ;++++++++++++++++++++++++++++++++++++	BIT BIT BIT g address read from XDATA is enabl haracter vel on an ined belo	066H 065H P1.1 is used who the keyboar 00001H ed by holdin available fi other port	<pre>; Display width (normal/compressed) ; Scroll (normal jump/smooth) ; Screen polarity (normal/reversed) ; (not part of regular mode byte) ************************************</pre>
HrzDirFlg HrzScrlFlg ; The following ; remapping cha fntMapFlg SKIP ; The next two ; blink feature CsrSiz BlnkByt ChdBit ChdBit	BIT 0 BIT 0 g flag is u aracter cod BIT 0 variables es. DATA 0 DATA 0 DATA 0 BIT 0 BIT 0	09H 08H es to indic es to charac 14H support the 2BH 2EH 77H 76H	; Set when scrolling right ; Set while doing horz smooth scroll ate the current font selection for ter font cell addresses. ; Set when alternate font selected alterable cursor appearance and character ; Cursor start/end lines (in nibbles) ; Image of byte written to the MDBs ; (composed of the following bits) ; Character blink duty cycle ; Character blink rate high and	AMDDUMBIt AMDSCMBit AMDSPMBit ;+++++++ SKIP ;++++++++++++++++++++++++++++++++++++	BIT BIT BIT g address read from XDATA is enabl haracter vel on an ined belo	066H 065H P1.1 is used who the keyboar 00001H ed by holdin available fi other port	<pre>; Display width (normal/compressed) ; Scroll (normal jump/smooth) ; Screen polarity (normal/reversed) ; (not part of regular mode byte) ************************************</pre>

.

	and the second		
;++++++++++++++++++++++++++++++++++++++	*****		VrtTotLneInd EQU 013H ; Vertical Total Lines
SKIP			HsyncVIntInd EQU 014H ; Horz Sync Width/Vertical Event Row
;++++++++++++++++++++++++++++++++++++++	*****	*********	HDrvInd EQU 015H ; Horizontal Drive
			HScnDlyInd EQU 016H ; Horizontal Scan Delay
; The following	addresses are used	in accessing the Am8052 registers. The	HTotCntInd EQU 017H ; Horizontal Total Count
; order of operation	ations is critical.	First, regardless of access type, the	HTotDspInd EQU 018H ; Horizontal Total Display
; register numb	er should be writte	n to the Am8052 register pointer. Then	
; to write to a	register, the high	byte of the 16-bit register value must	;++++++++++++++++++++++++++++++++++++++
; be written fi	rst followed by the	low byte. To read from a register, the	SKIP
; low byte must	be read first follo	owed by the high byte.	;++++++++++++++++++++++++++++++++++++++
Am8052Ptr	XDATA 04003H	; Address of pointer register	; The following are the locations of the structures used during normal Am8052
Am8052RegHi	XDATA 04000H	; Address of high byte of data register	; operations. There are three displays: background, message and window. The
Am8052RegLo	XDATA 04001H	; Address of low byte of data register	; background display is implemented as the Am8052 background and the others
			; are implemented as Am8052 windows. The latter can be enabled (made visible)
; When reading o	or writing the Am805	52, its address strobe (AS*) must be held	; or disabled (made invisible). Structures to support these displays, as well
; low. This is	accomplished by cle	earing the port 1 pin which is connected	; as others to support vertical smooth scrolling, horizontal smooth scrolling
; to it before h	beginning the access	s and setting this pin when finished.	; and a loadable character font are all allocated at fixed locations and
	•		; initialized following the reset/self-test procedure and after the character
Am8052XfrFlg	BIT P1.3	; Connected to Am8052 pin AS*	; generator RAM has been initially cleared.
		-	;
; The register n	numbers which are w	ritten to the Am8052 pointer register are	; The background display contains 30 rows of 128 characters each. In normal
; defined below.	•		; mode, only 24 rows of 80 characters each are displayed. In compressed mode
			; all 30 rows, but only 120 characters, are shown. The undisplayed characters
ModReg1Ind	EQU 000H	; Mode Register 1	; are stored in display memory and can be viewed by scrolling. The background
ModReg2Ind	EQU 001H	; Mode Register 2	; display can be scrolled both vertically and horizontally. There is also an
AtrEnbInd	EQU 002H	; Attribute Port Enable	; extra row to support vertical smooth scrolling.
AtrRdfInd	EQU 003H	; Attribute Redefinition	;
TOPSftHiInd	EQU 004H	; Top of Page Soft Pointer (hi word)	; The message display has a single row of 128 characters. Like the background
TOPSftLoInd	EQU 005H	; Top of Page Soft Pointer (lo word)	; display, 80 characters are shown in normal mode (provided the message display
TOWSftHiInd	EQU 006H	; Top of Window Soft Pointer (hi word)	; is enabled) and 120 characters are visible in compressed mode. The message
TOWSftLoInd	EQU 007H	; Top of Window Soft Pointer (lo word)	; display can be scrolled horizontally to view all of its characters. Since
AtrFlgInd	EQU QO8H	; Attribute Flag	; it is not vertically scrollable it has no need for an extra row. The message
TOPHrdHiInd	EQU 009H	; Top of Page Hard Pointer (hi word)	; display is implemented as an Am8052 window placed at the lowest row on the
TOPHrdLoInd	EQU OOAH	; Top of Page Hard Pointer (lo word)	; monitor screen.
TOWHrdHiInd	EQU OOBH	; Top of Window Hard Pointer (hi word)	;
TOWHrdLoInd	EQU OOCH	; Top of Window Hard Pointer (lo word)	
DMABstInd	EQU 010H	; DMA Burst and Space	
VrtWthInd	EQU 011H	; Vert Sync Width/Vert Scan Delay Reg	
VrtActLneInd	EQU 012H	; Vertical Active Lines	
,	•		

	•	pper right corner of the monit May surrounding it.			; 81BO-> ;	· I			WWDB1 +
1					; 8280->				MWDB
SKIP		· · · · · · · · · · · · · · · · · · ·			; 83B0->	, I I		1	TWDB
Memory a	llocation is s	hown diagramatically in the fi	igures below.		; 1	İ		i .	÷+-
					; 84B0->	1			NRRB #
+ 8000->	+,-,-,-,-,-,- 	· · · · · · · · · · · · · · · · · · ·			; 85B0->]			DNRRB X
:				:	;	. İ		1	++-
. 1	•			!	; 8680->		10000		SURRB X
1	BRCB0	BCHRO	(see next figure)		; 87B0->	FRRBO :	WRCBO	WCHRO	++- SLRRB x
.	: BRCB30	: BCHR30	(see next righte)		; 0100 / 1	FRRB14	WRCB14	WCHR14	++-
· ·					; 8880->	. 1		1	DURRB X
	:				; ; 89B0->	. 			++-
9E00->			:		; ;]	1		1 	++-
+	·····			i	; 8ABO->	i i		ł	BTL
9F00->	MRCB * **	MCHR	-		; 8BB0->				BTR XX WTB
+ <-000A	•••••				: ORR0->	1			++++
			:	i	; 8CBO->	į		i ·	BGDVARS
I			-	!	;	1	,		+
· · · ·		BATRO			; 8DBO-> ;	1			MSGVARS
		BATR30		i Ì	; 8EBO->	I	-	1.	WNDVARS
:				. .	; +	+			-+
 BEOO->	· · ·				; 8FBO-> : +			HRCV	
+	,			+	; 9080->			WATRO	· · · · ·
BF00->	1 - a	MATR	2		; !	-	· .	:	
+	••••••••••••••••••••••••••••••••••••••	message function character (1		*	; 9EBO->			WATR14	
		message function character () message active count (1 byte),			;		···•		····
	3	message function attribute (2	· ·		; 9FBO->	BMDB0	BMDB1	* * BACT	WACT
	· ** -	message tab table (16 bytes)			; +	*	backgrou	und function characters (2 hvtes)
· . ·					;	**		und function attributes (
	· .	· · ·			;	#		ion blank attribute (2 b	ytes)
		. ~			;	X	- unused (13 k	oytes total)	· · · ·

		·····	WndWDB0	XDATA 080F4H	; Paramet	terizes the window display
SKIP			WndWDB1	XDATA 081F4H	. ; (and	d supports smooth scrolling
••••••		· · · · · · · · · · · · · · · · · · ·				· · ·
			MsgWDB	XDATA 082F4H	; Paramet	terizes the message display
		all display memory. They are related to				
		bur external data RAM (i.e. amount and Hisplay memory is organized as 64 pages	TrmWDB	XDATA 083F4H	; Termina	ates the list of WDBs
		est way for the Am8751 processor to				·····
		an address consisting of two components,	SKIP	~		
		page. By allocating similar structures				
		es, and guaranteeing that none of them				
		o manipulate addresses one byte at a	; These are t	he row control blocks	for the backg	ound display. There are 3
time. This is important	ince the p	processor has no 16-bit arithmetic	; of them, or	e for each displayabl	e row and an ex	tra one for use with the
operations.			; insert and	delete line controls	and bottom-of-o	display scrolling.
pMemBas XDATA 080	ЮН	; Base of external (display) memory	BgdRCBO	XDATA 08000H	: NOTE:	Each row control block
		,	BgdRCB1	XDATA 08100H	;	is at the same offset in
P MEM SIZ EQU 040	OH .	; Number of bytes of external memory	BgdRCB2	XDATA 08200H	;	different pages. They a
G SIZ EQU 001	ЮН	; Number of bytes in a page of memory	BgdRCB3	XDATA 08300H	;	named for their order in
-			BgdRCB4	XDATA 08400H	;	memory. Their apparent
GE EQU 8		; Shift right by this value extracts a	BgdRCB5	XDATA 08500H	;	order (i.e. as they are
•		; 🔪 page address from a 16-bit addr	BgdRCB6	XDATA 08600H	;	shown on the monitor) wi
ST EQU 000	FH	; Mask (and) with this value extracts	BgdRCB7	XDATA 08700H	;	depend on the linked list
		; an offset from a 16-bit address	BgdRCB8	XDATA 08800H	;	pointers they contain.
× .			BgdRCB9	XDATA 08900H	;	This order will change
·····			BgdRCB10	XDATA 08A00H	;	during normal operations
			BgdRCB11	XDATA 08B00H	;	as a result of inserting
		blocks. These control operations that	BgdRCB12	XDATA 08C00H	;	and deleting rows. The
		e next. We need two of them to switch	BgdRCB13	XDATA 08D00H	;	order will also be change
between when doing a vert	cal smooth	scroll of the background display.	BgdRCB14	XDATA 08E00H	; 1	by bottom-of-display
· · · ·		х. Х	BgdRCB15	XDATA 08F00H	;	scrolling.
dMDBO XDATA 09F	BOH	; Parameterizes the background display	BgdRCB16	XDATA 09000H	;	
dMDB1 XDATA 09F	BEH	; (and supports smooth scrolling)	BgdRCB17	XDATA 09100H	;	There is a correspondence
			BgdRCB18	XDATA 09200H	;	between a particular row
••••••		· · · · · · · · · · · · · · · · · · ·	BgdRCB19	XDATA 09300H	;	control block and the sam
			BgdRCB20	XDATA 09400H	;	numbered character and
		nition blocks in the system. These	BgdRCB21	XDATA 09500H	;	attribute buffers. This
		here are two of them to switch between	BgdRCB22	XDATA 09600H	;	correspondence is kept in
when doing a vertical smo	oth scroll The last o	of the window display. Another is used	BgdRCB23	XDATA 09700H	;	spite of any logical orde

15

16

ŧ,

. 1

г			•		,		
BgdRCB24	XDATA 09800H	;	Therefore, the characters	: These are th	e attribute buffers f	or the backgro	und display. There is one
BgdRCB25	XDATA 09900H		and attributes which are		control block and ea	-	•
BgdRCB26	XDATA 09A00H	;	refered to by a particular				2
BgdRCB27	XDATA 09B00H	;	row control block can be	BgdAtrBuf0	XDATA OAOOOH	; NOTE:	Each buffer is at the same
BgdRCB28	XDATA 09C00H	;	easily determined at any	BgdAtrBuf1	XDATA OA100H	;	offset in different pages.
BgdRCB29	XDATA 09D00H	;	time.	BgdAtrBuf2	XDATA 0A200H	;	Each is in a page which is
BgdRCB30	XDATA 09E00H	•	•	BgdAtrBuf3	XDATA 0A300H		32 pages beyond the page
BGD BUF WID	EQU 128	; Width o	f background (and message)	BgdAtrBuf4	XDATA 0A400H		containing the row control
		; disp	lay buffers	BgdAtrBuf5	XDATA 0A500H	;	block which refers to it.
: These are th	e character buffers f	or the backgro	und display. There is one	BgdAtrBuf6	XDATA 0A600H	•	
	control block and ea			BgdAtrBuf7	XDATA 0A700H		
	· · · · · · · · · · · · · · · · · · ·			BgdAtrBuf8	XDATA 0A800H		
BgdChrBuf0	XDATA 08030H	; NOTE:	Each buffer is at the same	BgdAtrBuf9	XDATA 0A900H		·
BgdChrBuf1	XDATA 08130H	;	offset in different pages.	BgdAtrBuf10	XDATA GAAOOH		
BgdChrBuf2	XDATA 08230H	;	Each is in the same page as	BgdAtrBuf11	XDATA OABOOH	-	
BgdChrBuf3	XDATA 08330H	;	the row control block which	BgdAtrBuf12	XDATA OACOOH		•
BgdChrBuf4	XDATA 08430H	;	refers to it.	BgdAtrBuf13	XDATA OADOOH		
BgdChrBuf5	XDATA 08530H	•		BgdAtrBuf14	XDATA OAEOOH		-
BgdChrBuf6	XDATA 08630H		,	BgdAtrBuf15	XDATA OAFOOH		
BgdChrBuf7	XDATA 08730H			BgdAtrBuf16	XDATA OBOOOH		
BgdChrBuf8	XDATA 08830H			BgdAtrBuf17	XDATA OB100H		ана стана br>Стана стана
BgdChrBuf9	XDATA 08930H		e	BgdAtrBuf18	XDATA OB200H		
BgdChrBuf10	XDATA 08A30H		in the second second second second second second second second second second second second second second second	BgdAtrBuf19	XDATA OB300H		·
BgdChrBuf11	XDATA 08B30H			BgdAtrBuf20	XDATA OB400H		
BgdChrBuf12	XDATA 08C30H			BgdAtrBuf21	XDATA OB500H		
BgdChrBuf13	XDATA 08D30H		· / ·	BgdAtrBuf22	XDATA OB600H		
BgdChrBuf14	XDATA 08E30H	•		BgdAtrBuf23	XDATA OB700H		
BgdChrBuf15	XDATA 08F30H			BgdAtrBuf24	XDATA OB800H		
BgdChrBuf16	XDATA 09030H			BgdAtrBuf25	XDATA OB900H		· · ·
BgdChrBuf17	XDATA 09130H			BgdAtrBuf26	XDATA OBAOOH	· .	
BgdChrBuf18	XDATA 09230H			BgdAtrBuf27	XDATA OBBOOH		
BgdChrBuf19	XDATA 09330H			BgdAtrBuf28	XDATA OBCOOH		and the second second second second second second second second second second second second second second second
BgdChrBuf20	XDATA 09430H		•	BgdAtrBuf29	XDATA OBDOOH		
BgdChrBuf21	XDATA 09530H			BgdAtrBuf30	XDATA OBEOOH		
BadChrBuf22	XDATA 09630H		,	-			
BgdChrBuf23	XDATA 09730H						
BgdChrBuf24	XDATA 09830H						
BgdChrBuf25	XDATA .09930H						
BgdChrBuf26	XDATA 09A30H			· · · ·	· · · · · ·	<i>´</i>	· .
BgdChrBuf27	XDATA 09B30H	~	· · · · ·				· · · · · · · · · · · · · · · · · · ·
BgdChrBuf28	XDATA 09C30H				•		· · · · ·
BgdChrBuf29	XDATA 09030H		5 ·				
BgdChrBuf30	XDATA 09E30H						· · · · ·
5gddin Bar50		17		κ.		18	
	· · · · · · · · · · · · · · · · · · ·						

•

D-102

•

<u>_____</u> : Width of window display buffers WND BUF WID EQU 40 ; Width of visible window display . SKIP WND VIS WID EQU 40 ------; Height of visible window display WND VIS HGT EQU .7 : Background rows above window display : This is the row control block for the message display. Only one is needed WND TOP MRG EQU : since the insert and delete line controls and vertical scrolling are not ; allowed in this display. SKIP ; These are the character buffers for the wnidow display. There is one XDATA 09F00H MsgRCB : for each row control block and each contains 40 characters. : This is the character buffer for the message display. It is at the same WndChrBuf0 XDATA 080CCH : NOTE: Each buffer is at the same offset in different pages. : offset as the background display character buffers and is in the same page WndChrBuf1 XDATA 081CCH : Each is in the same page as WndChrBuf2 XDATA 082CCH : as its row control block. WndChrBuf3 XDATA 083CCH the row control block which refers to it. WndChrBuf4 XDATA 084CCH MsgChrBuf XDATA 09F30H WndChrBuf5 XDATA 085CCH : This is the attribute buffer for the message display. It bears the same WndChrBuf6 XDATA 086CCH : relationship to its row control block as the background attribute buffers WndChrBuf7 XDATA 087CCH : bear to their row control blocks (i.e. 32 pages beyond it). WndChrBuf8 XDATA 088CCH WndChrBuf9 XDATA 089CCH XDATA OBFOOH WndChrBuf10 XDATA O8ACCH MsgAtrBuf WndChrBuf11 XDATA O8BCCH WndChrBuf12 XDATA 08CCCH XDATA OSDCCH WndChrBuf13 : These are the row control blocks for the window display. There are 15 WndChrBuf14 XDATA 08ECCH ; of them, one for each displayable row and an extra one for use with the ; These are the attribute buffers for the window display. There is one : insert and delete line controls and bottom-of-display scrolling. ; for each row control block and each contains 40 attributes. : NOTE: Each buffer is at the same : NOTE: Each row control block WndAtrBuf0 XDATA 090B0H WndRCB0 XDATA 080BAH XDATA 081BAH is at the same offset in WndAtrBuf1 XDATA 091B0H offset in different pages. WndRCB1 Each is in a page which is XDATA 082BAH different pages. They are WndAtrBuf2 XDATA 092B0H WndRCB2 16 pages beyond the page XDATA 083BAH named for their order in WndAtrBuf3 XDATA 093B0H WndRCB3 containing the row control WndRCB4 XDATA 084BAH . : . memory. Their apparent WndAtrBuf4 XDATA 094B0H block which refers to it. WndAtrBuf5 XDATA 095B0H WndRCB5 XDATA 085BAH order (i.e. as they are WndRCB6 XDATA 086BAH shown on the monitor) will WndAtrBuf6 XDATA 096B0H depend on the linked list WndAtrBuf7 XDATA 097B0H WndRCB7 XDATA 087BAH pointers they contain. WndAtrBuf8 XDATA 098B0H WndRCB8 XDATA 088BAH This order will change WndAtrBuf9 XDATA 099B0H WndRCB9 XDATA 089BAH during normal operations WndAtrBuf10 XDATA 09ABOH WodRCB10 XDATA OSABAH as a result of inserting WndAtrBuf11 XDATA 09BB0H WndRCB11 XDATA 08BBAH and deleting rows and by WndAtrBuf12 XDATA 09CB0H XDATA 08CBAH WndRCB12 WndRCB13 XDATA 08DBAH bottom-of-display scrolling. WndAtrBuf13 XDATA 09DB0H

WndAtrBuf14

- 1

D-103

WndRCB14

XDATA 08EBAH

20

XDATA 09EB0H

SKIP			;		
	•		SKIP		
			•	characters which support the featrues	of this
These are the row rede	finition blocks used du	ing normal operations. They	• • •	support horizontal smooth scrolling,	
		and attributes within the		al processing time by reducing unneces	
character row. In par	ticular, a change of cu	sor appearance requires a	; activity by the Am805	• • • • •	
change of the cursor s	tart and end lines.		; First, the background	function character which supports hor	izontal smooth
			; scrolling in the back	ground and the loadable font. There a	re two of them
IrmRRB XDATA	084F4H ; Normal	row redefinition block	; and two associated at	tributes, to allow font loading of bot	h normal and
	•		; compressed mode chara	cters.	
NOTE: Only the preced	ing definition hás curre	ent software support. The	BgdFncChr0	XDATA 09FCCH	
following defin	itions are for possible	extensions to support rows	BgdFncChr1	XDATA 09FCDH	
of double width	and/or double height ch	aracters. How these extra	BgdFncAtr0	XDATA 09FCEH	
capabilities wo	uld affect existing oper	ations, and any necessary	BgdFncAtr1	XDATA 09FD0H	
restrictions on	their use, will need to	be considered.			
· · · · · ·			; Next, the message fund	ction character character which suppor	ts horizontal
WNHRRB XDATA	085F4H ; Double	width/normal height	; smooth scrolling in t	he message display and its associated a	attribute.
SWUHRRB XDATA	086F4H ; Single	e width/upper half of dbl height	MsgFncChr	XDATA 09F1CH	
WLhRRB XDATA	087F4H ; Single	e width/lower half of dbl height	MsgFncAtr	XDATA 09F1EH	
WUHRRB XDATA	088F4H ; Double	width/upper half of dbl height			
WLhRRB XDATA	089F4H ; Double	width/lower half of dbl height	; Next, a latched attri	bute for use with the termination row	control block
			; defined. This is the	extra row control block in the window	display when
			; is not otherwise being	g used. If the window display is acti	ve then the ex
	en en a la la la constitución				
These are the row rede	finiton blocks used for	loading the character	; row control block in t	the background is used as the terminat	ion row contro
These are the row rede generator (font) RAM d			•	the background is used as the terminat to by the last visible row in the bac	
	uring normal operations.	There is one for each	; block. It is pointed	-	kground display
generator (font) RAM du	uring normal operations.	There is one for each	; block. It is pointed ; the last visible row	to by the last visible row in the bac	kground display play row and t
generator (font) RAM du	uring normal operations. ell which can be program	There is one for each	; block. It is pointed ; the last visible row i ; termination window det	to by the last visible row in the back in the window display, the message dis	kground displa play row and t ontrol block i
generator (font) RAM de slice of a character co	uring normal operations. ell which can be program D80B0H ; NOTE:	There is one for each med by a user.	; block. It is pointed ; the last visible row i ; termination window de ; set to point to itself	to by the last visible row in the bac in the window display, the message dis finition block. The termination row c	kground displa play row and t ontrol block i o zero we forc
generator (font) RAM de slice of a character ce intRRBO XDATA (uring normal operations. ell which can be program D80B0H ; NOTE: D81B0H ;	There is one for each med by a user. A user is only allowed to	; block. It is pointed ; the last visible row i ; termination window de ; set to point to itself ; the Am8052 to use the	to by the last visible row in the bac in the window display, the message dis finition block. The termination row c f. By setting the character pointer to	kground displa play row and t ontrol block i o zero we forc tion block) fo
generator (font) RAM dd slice of a character cd ntRRBO XDATA (ntRRB1 XDATA (uring normal operations. ell which can be program D80B0H ; NOTE: D81B0H ; D82B0H ;	There is one for each med by a user. A user is only allowed to change the first fifteen	; block. It is pointed ; the last visible row i ; termination window de ; set to point to itself ; the Am8052 to use the ; the entire row. Becau	to by the last visible row in the bac in the window display, the message dis finition block. The termination row co f. By setting the character pointer to fill code (defined in the main defini	kground displa play row and t ontrol block i o zero we forc tion block) fo nition block)
generator (font) RAM dd slice of a character co ntRRB0 XDATA (ntRRB1 XDATA (ntRRB2 XDATA (uring normal operations. ell which can be program D80B0H ; NOTE: D81B0H ; D82B0H ; D83B0H ;	There is one for each med by a user. A user is only allowed to change the first fifteen slices of a character cell. This is because the Am8052 requires that the last slice	; block. It is pointed ; the last visible row i ; termination window der ; set to point to itself ; the Am8052 to use the ; the entire row. Becau ; set, the termination a ; (the only latched attr	to by the last visible row in the bac in the window display, the message disp finition block. The termination row co f. By setting the character pointer to fill code (defined in the main defini- use the FAT bit (also in the main defini- attribute is fetched. Since this attr- ribute in the system), it forces all f	kground displa play row and t ontrol block i o zero we forc tion block) fo nition block) ibute is latch ill characters
generator (font) RAM dd slice of a character co intRRB0 XDATA (intRRB1 XDATA (intRRB2 XDATA (intRRB3 XDATA (intRRB4 XDATA (intRRB5 XDATA (uring normal operations. ell which can be program D80B0H ; NOTE: D81B0H ; D82B0H ; D83B0H ; D84B0H ; D84B0H ;	There is one for each med by a user. A user is only allowed to change the first fifteen slices of a character cell. This is because the Am8052 requires that the last slice be cleared for use above and	; block. It is pointed ; the last visible row i ; termination window der ; set to point to itself ; the Am8052 to use the ; the entire row. Becau ; set, the termination a ; (the only latched attr ; have the same, blank a	to by the last visible row in the bac in the window display, the message disp finition block. The termination row co f. By setting the character pointer to fill code (defined in the main defini- use the FAT bit (also in the main defini- attribute is fetched. Since this attr- ribute in the system), it forces all f attribute. By using this termination of	kground displa play row and t ontrol block i o zero we forc tion block) fo nition block) ibute is latch ill characters row we avoid D
generator (font) RAM dd slice of a character co ntRRB0 XDATA (ntRRB1 XDATA (ntRRB2 XDATA (ntRRB3 XDATA (ntRRB4 XDATA (uring normal operations. ell which can be program D80B0H ; NOTE: D81B0H ; D82B0H ; D83B0H ; D84B0H ; D84B0H ;	There is one for each med by a user. A user is only allowed to change the first fifteen slices of a character cell. This is because the Am8052 requires that the last slice	; block. It is pointed ; the last visible row i ; termination window der ; set to point to itself ; the Am8052 to use the ; the entire row. Becau ; set, the termination a ; (the only latched attr ; have the same, blank a	to by the last visible row in the bac in the window display, the message disp finition block. The termination row co f. By setting the character pointer to fill code (defined in the main defini- use the FAT bit (also in the main defini- attribute is fetched. Since this attr- ribute in the system), it forces all f	kground displa play row and t ontrol block i o zero we forc tion block) fo nition block) ibute is latch ill characters row we avoid D
generator (font) RAM dd slice of a character co intRRB0 XDATA (intRRB1 XDATA (intRRB2 XDATA (intRRB3 XDATA (intRRB4 XDATA (intRRB5 XDATA (intRRB6 XDATA (intRRB6 XDATA (uring normal operations. ell which can be program D80B0H ; NOTE: D81B0H ; D82B0H ; D83B0H ; D84B0H ; D85B0H ; D85B0H ; D86B0H ; D86B0H ;	There is one for each med by a user. A user is only allowed to change the first fifteen slices of a character cell. This is because the Am8052 requires that the last slice be cleared for use above and below the lines specified in the row redefinition	; block. It is pointed ; the last visible row i ; termination window der ; set to point to itself ; the Am8052 to use the ; the entire row. Becau ; set, the termination a ; (the only latched attr ; have the same, blank a ; activity by the Am8052	to by the last visible row in the bac in the window display, the message disp finition block. The termination row co f. By setting the character pointer to fill code (defined in the main defini- use the FAT bit (also in the main defini- attribute is fetched. Since this attr- ribute in the system), it forces all f attribute. By using this termination of	kground displa play row and t ontrol block i o zero we forc tion block) fo nition block) fo nition block) ibute is latch ill characters row we avoid D the last two
generator (font) RAM dd slice of a character co intRRB0 XDATA (intRRB1 XDATA (intRRB2 XDATA (intRRB3 XDATA (intRRB4 XDATA (intRRB5 XDATA (intRRB6 XDATA (intRRB7 XDATA (intRRB8 XDATA (uring normal operations. ell which can be program 08060H ; NOTE: 08180H ; 08280H ; 08380H ; 08480H ; 08580H ; 08680H ; 08680H ; 08680H ;	There is one for each med by a user. A user is only allowed to change the first fifteen slices of a character cell. This is because the Am8052 requires that the last slice be cleared for use above and below the lines specified in the row redefinition block. Actually, in this	; block. It is pointed ; the last visible row i ; termination window der ; set to point to itself ; the Am8052 to use the ; the entire row. Becau ; set, the termination a ; (the only latched attr ; have the same, blank a ; activity by the Am8052 ; character rows are bei	to by the last visible row in the back in the window display, the message disp finition block. The termination row co f. By setting the character pointer to fill code (defined in the main defini- use the FAT bit (also in the main defini- attribute is fetched. Since this attr- ribute in the system), it forces all f attribute. By using this termination of 2 almost entirely during the time that	kground displa play row and t ontrol block i o zero we forc tion block) fo nition block) fo nition block) ibute is latch ill characters row we avoid Di the last two m8052 pre-fetc
generator (font) RAM dd slice of a character co intRRB0 XDATA (intRRB1 XDATA (intRRB2 XDATA (intRRB3 XDATA (intRRB4 XDATA (intRRB5 XDATA (intRRB6 XDATA (intRRB7 XDATA (intRRB8 XDATA (intRRB8 XDATA (intRRB9 XDATA (uring normal operations. ell which can be program 08080H ; NOTE: 08180H ; 08280H ; 08380H ; 08480H ; 08580H ; 08680H ; 08680H ; 08680H ; 08680H ; 08680H ;	There is one for each med by a user. A user is only allowed to change the first fifteen slices of a character cell. This is because the Am8052 requires that the last slice be cleared for use above and below the lines specified in the row redefinition block. Actually, in this implementation, only the	; block. It is pointed ; the last visible row i ; termination window def ; set to point to itself ; the Am8052 to use the ; the entire row. Becau ; set, the termination a ; (the only latched attr ; have the same, blank a ; activity by the Am8052 ; character rows are bei ; up to two extra rows.) ; one-and-a-half millise	to by the last visible row in the back in the window display, the message disp finition block. The termination row co f. By setting the character pointer to fill code (defined in the main defini- use the FAT bit (also in the main defini- attribute is fetched. Since this attri- ribute in the system), it forces all fi- attribute. By using this termination of 2 almost entirely during the time that ing displayed. (DMA occurs when the Am) Therefore, the processor has a near accords just prior to the time when the	kground displa play row and t ontrol block i o zero we forc tion block) fo nition block) fo nition block) ibute is latch ill characters row we avoid DI the last two m8052 pre-fetc ly uninterruptor main definitio
generator (font) RAM dd slice of a character co intRRB0 XDATA (intRRB1 XDATA (intRRB2 XDATA (intRRB3 XDATA (intRRB4 XDATA (intRRB5 XDATA (intRRB6 XDATA (intRRB6 XDATA (intRRB7 XDATA (intRRB8 XDATA (intRRB8 XDATA (intRRB9 XDATA (intRRB9 XDATA (intRRB10 XDATA (uring normal operations. ell which can be program 08080H ; NOTE: 08180H ; 08280H ; 08380H ; 08480H ; 08580H ; 08680H ; 08680H ; 08680H ; 08680H ; 08680H ; 08680H ;	There is one for each med by a user. A user is only allowed to change the first fifteen slices of a character cell. This is because the Am8052 requires that the last slice be cleared for use above and below the lines specified in the row redefinition block. Actually, in this implementation, only the first fourteen can be	; block. It is pointed ; the last visible row i ; termination window def ; set to point to itself ; the Am8052 to use the ; the entire row. Becau ; set, the termination a ; (the only latched attr ; have the same, blank a ; activity by the Am8052 ; character rows are bef ; up to two extra rows.) ; one-and-a-half millise ; block is fetched to be	to by the last visible row in the back in the window display, the message disp finition block. The termination row co f. By setting the character pointer to fill code (defined in the main defini- use the FAT bit (also in the main defini- attribute is fetched. Since this attr- ribute in the system), it forces all f attribute. By using this termination of 2 almost entirely during the time that ing displayed. (DMA occurs when the Am) Therefore, the processor has a near econds just prior to the time when the egin the next frame. Any accesses made	kground displa play row and t ontrol block i o zero we forc tion block) fo nition block) fo nition block) ibute is latch ill characters row we avoid DI the last two m8052 pre-fetcl ly uninterrupto main definitio e to display
generator (font) RAM da slice of a character co intRRB0 XDATA (intRRB1 XDATA (intRRB2 XDATA (intRRB3 XDATA (intRRB4 XDATA (intRRB5 XDATA (intRRB6 XDATA (intRRB6 XDATA (intRRB7 XDATA (intRRB8 XDATA (intRRB8 XDATA (intRRB9 XDATA (intRRB1 XDATA (uring normal operations. ell which can be program 08080H ; NOTE: 08180H ; 08280H ; 08380H ; 08480H ; 08580H ; 08680H ; 08680H ; 08680H ; 08680H ; 08680H ; 08680H ; 08680H ;	There is one for each med by a user. A user is only allowed to change the first fifteen slices of a character cell. This is because the Am8052 requires that the last slice be cleared for use above and below the lines specified in the row redefinition block. Actually, in this implementation, only the first fourteen can be changed in normal mode,	; block. It is pointed ; the last visible row i ; termination window def ; set to point to itself ; the Am8052 to use the ; the entire row. Becau ; set, the termination a ; (the only latched attr ; have the same, blank a ; activity by the Am8052 ; character rows are bef ; up to two extra rows.) ; one-and-a-half millise ; block is fetched to be ; memory during this end	to by the last visible row in the back in the window display, the message disp finition block. The termination row co f. By setting the character pointer to fill code (defined in the main defini- use the FAT bit (also in the main defini- tion of the system), it forces all fr attribute is fetched. Since this attri- ribute in the system), it forces all fr attribute. By using this termination of 2 almost entirely during the time that ing displayed. (DMA occurs when the Ar) Therefore, the processor has a near econds just prior to the time when the egin the next frame. Any accesses made d-of-frame time cannot interfere with the	kground displa play row and t ontrol block i o zero we forc tion block) fo nition block) fo nition block) ibute is latch ill characters row we avoid DI the last two m8052 pre-fetc ly uninterrupt main definiti e to display video refresh.
generator (font) RAM dd slice of a character cd ntRRB0 XDATA (ntRRB1 XDATA (ntRRB2 XDATA (ntRRB3 XDATA (ntRRB4 XDATA (ntRRB5 XDATA (ntRRB5 XDATA (ntRRB6 XDATA (ntRRB8 XDATA (ntRRB9 XDATA (ntRRB9 XDATA (ntRRB10 XDATA (ntRRB11 XDATA (ntRRB12 XDATA (uring normal operations. ell which can be program 08080H ; NOTE: 08180H ; 08280H ; 08280H ; 08480H ; 08580H ; 08680H ; 08680H ; 08980H ; 08880H ; 08880H ; 08880H ; 08880H ;	There is one for each med by a user. A user is only allowed to change the first fifteen slices of a character cell. This is because the Am8052 requires that the last slice be cleared for use above and below the lines specified in the row redefinition block. Actually, in this implementation, only the first fourteen can be changed in normal mode, and only the first eleven	; block. It is pointed ; the last visible row i ; termination window def ; set to point to itself ; the Am8052 to use the ; the entire row. Becau ; set, the termination a ; (the only latched attr ; have the same, blank a ; activity by the Am8052 ; character rows are bef ; up to two extra rows.) ; one-and-a-half millise ; block is fetched to be ; memory during this end	to by the last visible row in the back in the window display, the message disp finition block. The termination row co f. By setting the character pointer to fill code (defined in the main defini- use the FAT bit (also in the main defini- attribute is fetched. Since this attr- ribute in the system), it forces all f attribute. By using this termination of 2 almost entirely during the time that ing displayed. (DMA occurs when the Am) Therefore, the processor has a near econds just prior to the time when the egin the next frame. Any accesses made	kground displa play row and t ontrol block i o zero we forc tion block) fo nition block) fo nition block) ibute is latch ill characters row we avoid DI the last two m8052 pre-fetcl ly uninterrupto main definiti e to display video refresh.
generator (font) RAM dd slice of a character cd ntRRB0 XDATA (ntRRB1 XDATA (ntRRB2 XDATA (ntRRB3 XDATA (ntRRB4 XDATA (ntRRB5 XDATA (ntRRB6 XDATA (ntRRB7 XDATA (ntRRB9 XDATA (ntRRB9 XDATA (ntRRB10 XDATA (ntRRB11 XDATA (ntRRB12 XDATA (ntRRB13 XDATA (uring normal operations. ell which can be program 08080H ; NOTE: 08180H ; 08280H ; 08380H ; 08480H ; 08680H ; 08680H ; 08980H ; 08980H ; 08880H ; 08880H ; 08880H ; 08880H ; 08880H ; 08880H ; 08880H ;	There is one for each med by a user. A user is only allowed to change the first fifteen slices of a character cell. This is because the Am8052 requires that the last slice be cleared for use above and below the lines specified in the row redefinition block. Actually, in this implementation, only the first fourteen can be changed in normal mode,	; block. It is pointed ; the last visible row i ; termination window def ; set to point to itself ; the Am8052 to use the ; the entire row. Becau ; set, the termination a ; (the only latched attr ; have the same, blank a ; activity by the Am8052 ; character rows are bei ; up to two extra rows.) ; one-and-a-half millise ; block is fetched to be ; memory during this end ; The timer 0 interrupt	to by the last visible row in the back in the window display, the message disp finition block. The termination row co f. By setting the character pointer to fill code (defined in the main defini- use the FAT bit (also in the main defini- tattribute is fetched. Since this attr- ribute in the system), it forces all fr attribute. By using this termination of 2 almost entirely during the time that ing displayed. (DMA occurs when the Ar o Therefore, the processor has a near becomes just prior to the time when the egin the next frame. Any accesses made dof-frame time cannot interfere with the has been set to tell us when this time	kground display play row and th ontrol block is o zero we force tion block) for nition block) ibute is latche ill characters row we avoid DP the last two m8052 pre-fetce ly uninterrupto main definitio e to display video refresh.
generator (font) RAM da slice of a character co intRRB0 XDATA (intRRB1 XDATA (intRRB2 XDATA (intRRB3 XDATA (intRRB4 XDATA (intRRB5 XDATA (intRRB6 XDATA (intRRB6 XDATA (intRRB7 XDATA (intRRB8 XDATA (intRRB9 XDATA (intRRB9 XDATA (intRRB10 XDATA (intRRB11 XDATA (intRRB12 XDATA (uring normal operations. ell which can be program 08080H ; NOTE: 08180H ; 08280H ; 08380H ; 08480H ; 08680H ; 08680H ; 08980H ; 08980H ; 08880H ; 08880H ; 08880H ; 08880H ; 08880H ; 08880H ; 08880H ;	There is one for each med by a user. A user is only allowed to change the first fifteen slices of a character cell. This is because the Am8052 requires that the last slice be cleared for use above and below the lines specified in the row redefinition block. Actually, in this implementation, only the first fourteen can be changed in normal mode, and only the first eleven	; block. It is pointed ; the last visible row i ; termination window def ; set to point to itself ; the Am8052 to use the ; the entire row. Becau ; set, the termination a ; (the only latched attr ; have the same, blank a ; activity by the Am8052 ; character rows are bef ; up to two extra rows.) ; one-and-a-half millise ; block is fetched to be ; memory during this end	to by the last visible row in the back in the window display, the message disp finition block. The termination row co f. By setting the character pointer to fill code (defined in the main defini- use the FAT bit (also in the main defini- tion of the system), it forces all fr attribute is fetched. Since this attri- ribute in the system), it forces all fr attribute. By using this termination of 2 almost entirely during the time that ing displayed. (DMA occurs when the Ar) Therefore, the processor has a near econds just prior to the time when the egin the next frame. Any accesses made d-of-frame time cannot interfere with the	kground display play row and th ontrol block is o zero we force tion block) for nition block) for nition block) ibute is latche ill characters row we avoid DM the last two m8052 pre-fetch ly uninterrupte main definitio e to display video refresh.

SKIP			
			s ring buffer for receiving characters from
	; the host comp	outer.	
These are the active counts associated with each row in the system. They			
tell us where the farthest right, non-blank character is in each row (i.e.	HstRcvBuf	XDATA O8FBOH	×.
how much of the row we may need to erase).			
gdActCntBuf XDATA 09FD2H ; One byte for each background row	SKIP		
IndActCntBuf XDATA 09FF1H ; One byte for each window row		*****	***************************************
IsgActCnt XDATA 09F1DH ; One byte for the one message row			
	; These are the	e locations of the va	arious structures used in the initial
	; clearing of t	he character generat	or RAM. They are in the same memory
	; area where th	e background charact	er buffers are located. When these
These are the bit tables for tab position storage. There is one table for		•	clearing information (which will no
each display, although the background table is actually in two parts. Each	; longer be nee	eded) will be overwri	tten with spaces.
bit in a table corresponds to a column in the display. If the bit is set,		ND 474 00070W	. Main definition black
then that column is a tab location.	ClrFntMDB	XDATA 09030H	; Main definition block
NOTE: The following definitions are not supported by current software.	ClrFntRCBBas	XDATA 08030H	; First row control block
They are for possible extensions to support horizontal tabulation.	ClrFntChrBas	XDATA 08080H	; First character
Vertical tabulation could also be supported by using an unused bit		-	
in each row control block (addressed in their physical memory order	; NOTE: The re	maining fifteen RCBs	and characters are at the same
rather than their logical display order). The affect of these new	; offset	s in subsequent page	es
capabilites on existing operations, and any necessary restrictions			
on their use, will need to be considered.	ClrFntAtr	XDATA 09080H	; Common attributes
gdTabTblLt XDATA 08AF4H ; For left 96 columns of background	ClrFntRRB	XDATA 09130H	; Common row redefinition block
BgdTabTblRt XDATA 08BF4H ; For right 32 columns of background			
IsgTabTbl XDATA 09F20H ; For all 128 columns of message	ClrFntWDB	XDATA 09230H	; Termination window definition block
IndTabTbl XDATA 08BFBH ; For all 40 columns of window			
	;++++++++++++++++++++++++++++++++++++++	******	*******
······································		1	
	; end of C_MemM	ар	
These are the display dependent variable buffers. While a particular display	· · ·		
is active its variables are kept in internal RAM. When a different display becomes active the old display's variables are copied out to their external		1	
RAM location and the new display's variables are copied out to their external			/
3gdVarBuf XDATA 08CF4H	· ·		
lsgVarBuf XDATA 08DF4H			~
	1		
IndVarBuf XDATA 08EF4H			4

•

.• .

D-105

 $\frac{1}{2} = \frac{1}{2} \left[\frac{1}{2} + \frac{1$

Ł . ور د





ADVANCED MICRO DEVICES, INC. 901 Thompson Place *P.O. Box* 3453 *Sunnyvale, California* 94088 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306 TOLL FREE (800) 538-8450