# **MCEM-8080**

. . .

# MICROCOMPUTER

# SYSTEM

# HAL MCEM-8080 MICROCOMPUTER SYSTEM

# TECHNICAL MANUAL

\*

#### WARRANTY

The HAL Communications Corp. MCEM-8080 Microcomputer System is fully guaranteed against defects in materials and workmanship for a period of one year. Should repair or replacement parts be required, notify HAL Communications Corp. promptly. Please do not return your unit to the factory for repair or adjustment until you have received a written return authorization.

HAL Communications assumes no responsibility for the repair or replacement of parts or units which have been damaged, abused, improperly installed, or modified and reserves the right to change the design of this equipment without incurring obligation to incorporate such changes into existing units. Operation of this equipment with improper power supply voltages (as described in this manual) will invalidate the warranty.

Copyright © 1976 by HAL Communications Corp., Urbana, Illinois. Printed in the United States of America. All rights reserved. Contents of this publication may not be reproduced in any form without the written permission of the copyright owner.

April, 1976 Printing

CONTENTS:	С	0	Ν	Т	E	Ν	Т	S	:		
-----------	---	---	---	---	---	---	---	---	---	--	--

1.		- 1 - 1
		-1
		-1
		-2
		-2
		-3
		-3
		-5
		1
2.		-1
		-1
		-1 -
		-9
		-9
	- · · · · · · · · · · · · · · · · · · ·	-10
	2.6 Universal Processor Bus Connector	-12
3.	OPERATION OF THE MCEM-8080	- 1
٠.		-1
	•	-5
		1
4.	SYSTEM ADDRESS ASSIGNMENTS	-1
	4.1 Random Access Memory (RAM)	-1
	4.2 Read Only Memory (ROM)	-1
	4.3 Input/Output (1/0) Assignments	-2
5.	OPERATING HINTS	-1
٠ر	5.1 Power-on Start Up	-1
		-2
		-3
		-3
		-4
	5.6 Using the Break-point Register for Debug	-4
		-4
		.,
6.	PROGRAM EXAMPLES	-1
7		•
7.	SOFTWARE MONITOR LISTINGS	-1
8.	CIRCUIT BOARD LAYOUT AND SCHEMATIC DIAGRAMS	-1
9.	APPENDICES	-1-
		-1
	5	-6
		-10
		-12

TABLES:

Table 2.1	ASCII Character Code	2-2
Table 2.2	Baudot Character Code	2-3
Table 2.3	Oscillator Frequency and Period	2-5
Table 2.4	Power Requirements and Connections	2-9
Table 2.5	I/O Connections	2-10
Table 2.6	Universal Processor Bus Connections	2-12

# ILLUSTRATIONS:

Figure 1.1	MCEM-8080 Microcomputer System	iv
Figure 2.1	EIA - RS-232C Serial I/O (standard jumpers)	2-6
Figure 2.2	Dual current loop serial 1/0	2-7
Figure 2.3	Single current loop serial 1/0	2-8
Figure 2.4	Bit assignment and timing for parallel output	2-11
Figure 2.5	Bit assignment and timing for parallel input	2-11
Figure 8.1	MCEM-8080 circuit board layout	8-2
Figure 8.2	Schematic drawing conventions	8-3
Figure 8.3	MCEM-8080 CPU Interface / Control	8-4
Figure 8.4	MCEM-8080 Processor Memory	8-5
Figure 8.5	MCEM-8080 Input/Output Interface	8-6
Figure A.1	Memory jumpers for 3624-4 PROMs	9-2
Figure A.2	Memory jumpers for 8704 EPROM	9-3
Figure A.3	Memory jumpers for 8708 or 8308 ROMs	9-4
Figure A.4	PROM color coding.	9-5
Figure B.1	EIA - RS-232C Serial I/O Jumper Locations	9-7
Figure B.2	Dual current loop serial I/O Jumper Locations	9-8
Figure B.3	Single current loop serial 1/0 Jumper Locations	9-9
Figure C.1	Addition of RESIN, BUSEN, and INTREQ to UPB	9-11
<b>J</b>		-

# INTRODUCTION

The HAL MCEM-8080 Microcomputer System is a single printed-circuit board computer that can be used for program development or for specific control applications. The MCEM-8080 is designed around the Intel 8080A single chip, 8-bit, N-channel microprocessor integrated circuit. The MCEM-8080 printed circuit board contains the microprocessor IC, its timing and control circuitry, both Read Only Memory (ROM) and Random Access Memory (RAM) integrated circuitry, and timing and control for Input / Output (1/0) interfacing. Other accessories such as additional RAM, Keyboard/ Video Display unit, tape cassette memory, and power supplies can be used with the basic MCEM circuit board. This manual discusses ONLY the basic MCEM-8080 board - the operation of the accessories is discussed in separate manuals furnished with each unit.

The MCEM-8080A Microcomputer System manual is actually supplied in two publications: this MCEM-8080 Operating Manual, and the Intel 8080 Microcomputer Systems User's Manual. Specific operating instructions and specifications pertaining to the HAL Communications Corp. MCEM-8080 system are discussed in the MCEM-8080 Operating Manual. General information relating to the 8080A and associated integrated circuits is discussed in detail in the Intel 8080 Microcomputer Systems User's Manual (© Intel Corporation). When pertinent, references are made in the operating manual to the detailed discussions in the Intel manual. These references are given in the form: "Intel; pp A-xx to A-yy". In addition, a copy of the Intel 8080 Assembly Language Reference Card (© Intel Corporation) is furnished with the MCEM-8080 Microcomputer System to aid in program development.

### Figure 1.1 MCEM-8080 Microcomputer System

# 1. System Components

The HAL MCEM-8080 Microcomputer System contains the following basic and optional components:

#### 1.1 8080A Microprocessor

The 8080A is an eight bit microprocessor integrated circuit with an instruction repertoire of 73 instructions. The execution time of these instructions varies from 2.0  $\mu$ sec. to 9.0  $\mu$ sec. The 8080A integrated circuit itself contains all of the circuitry required to address the memory, address Input / Output (1/0) devices, and manipulate data. A more detailed discussion of the 8080A will be found in pages 2-1 to 2-20 of the Intel manual (Intel; pp 2-1 to 2-20).

#### 1.2 Processor Control Circuitry

Two additional integrated circuits are used in conjunction with the 8080A to provide all of the timing and control signals for the microprocessor system. These are the 8228 Bus Controller IC and the 8224 Clock Generator IC.

1.2.1 8228 Bus Controller (Intel; pp 5-7 to 5-12)

A type 8228 integrated circuit is used to decode signals from the 8080A and generate the required bus control signals. This device also buffers the 8080A data bus signals and will support a single vector interrupt (RST 7).

#### 1.2.2 8224 Clock Generator (Intel; pp 5-1 to 5-6)

A type 8224 integrated circuit generates all system timing signals. An 18 MHz crystal is used with the device to generate the 2.0 MHz processor timing signals, power-on reset signal and ready line synchronization pulses.

1.3 Random Access Memory

The standard MCEM circuit board is provided with 1024 bytes of Random Access Memory (RAM). This memory can be used by the user's programs, but the lower 64 bytes are required for the software monitor program. Additional circuit board space is provided so that an additional 1024 bytes ("1K") of RAM can be installed on the MCEM board (factory installation is recommended). All RAM integrated circuits should be type 8102A-4, a device featuring an access time of 450 nsec. or less. Slower RAM devices should NOT be used as they may cause improper operation of the system. Further information on the 8102A-4 is found on pages 5-79 through 5-82 of the Intel manual (Intel; pp 5-79 to 5-82).

Within the processor memory space, the standard "IK" bytes of RAM occupy locations between 0 and 1023 (0 - 3FF - Hex). The second (optional) "IK" bytes of RAM occupy locations between 1024 and 2047 (400 H - 7FF H). The software monitor uses RAM locations between 0 and 63 (0 - 3F H).

#### 1.4 Read Only Memory

The MCEM system is provided with sufficient circuit board space for 4096 bytes of EPROM (Erasable Programmable Read Only Memory) or 2048 bytes of bi-polar PROM (Programmable Read Only Memory - NOT erasable). The device selection is made by selection of the proper circuit board jumpers. Four socket locations are provided for the ROM - all four must be of the same type (EPROM or PROM). The ROM occupies consecutive memory locations, starting at 32,768 (8000 H).

1.4.1 EPROM

Either a type 8708 or 8704 EPROM integrated circuit (Intel; pp 5-45 to 5-50) can be used on the MCEM board. The 8708 is a  $1024 \times 8$  device and the 8704 is a 512 x 8 device. Refer to Appendix A for proper jumper placement.

# 1.4.2 PROM

Type 3624 PROM integrated circuits can be used on the MCEM. This IC is the standard device furnished with the MCEM. The 3624 is a bi-polar PROM with a 512 x 8 organization. 'Up to four 3624's can be used on the MCEM-8080 circuit board. NOTE: Production MCEM-8080 circuit boards are jumpered for use of this device on the circuit board. If it is desired to use other devices, refer to Appendix A for details.

1.4.3 ROM

A type 8308 ROM integrated circuit (Intel; pp 5-59 & 5-60) can also be used in the HAL MCEM-8080. This is a mask-programmed version of the 8708. Refer to Appendix A for jumper details.

# 1.4.4 Monitor Software ROM

The HAL software monitor can be resident in either 2-3624, 1-8708, or 1-8308 ROM integrated circuits. Either 2-3624 or 1-8308 ROM is standard with the MCEM. The monitor software is 1024 bytes in length and begins at location 32,768 (8000 H).

1.5 Serial Input / Output (1/0)

The standard MCEM-8080 provides for either synchronous or asynchronous serial data interface. The software monitor supports asynchronous serial 1/0 in either Baudot (5-unit) or ASCII (8-unit) codes.

#### 1.5.1 8251 USART

A type 8251 integrated circuit (Intel; pp 5-135 to 5-146) Universal Synchronous/Asynchronous Receiver/Transmitter (USART) is used to input and output serial data. This device is fully programmable and is controlled by the processor. Parallel-to-serial and serial-to-parallel conversions as well as word length selection and parity are controlled by the 8251.

#### 1.5.2 Serial Timing Oscillator

A type 555 integrated circuit timer is used to generate the serial data baud rate. The data rate is screw-driver adjustable on the circuit board. The actual 555 clock frequency is 4 times the baud rate in ASCII mode and 16 times the baud rate in Baudot mode.

# 1.5.3 EIA - RS-232C Data Interface

Two operational amplifiers (both halves of a type 1458 IC) are used as RS-232 drivers and receivers. The serial output of the 8251 USART is directly converted to a ± 5 volt signal, with -5 volts representing the "mark" signal condition and +5 volts as "space". The output impedance of the circuit is approximately 400 ohms. For input data, an operational amplifier is used as a sense amplifier and level converter. Input voltages greater than +1.0 volts are interpreted to be in the "space" condition and those less than +1.0 volts as "mark". The input impedance is approximately 2700 ohms. This input will properly sense TTL-level signals, as well as EIA - RS-232C signals.

#### 1.5.4 Current Loop Interface

Current loop signals with either 20 or 60 ma mark currents can also be connected to the MCEM-8080. Two optical isolator integrated circuits are used to convert between the floating current loop circuit and the RS-232 levels. These sensors are separated so that one can be used for data input and the other for output (separate current loops - "fullduplex" operation). The two circuits can also be series connected to provide both data input and output on a single current loop circuit ("half-duplex" operation).

# 1.6 Parallel Data Input / Output

A type 8255 integrated circuit (Intel; pp 5-113 to 5-133) is provided to allow parallel data interfacing. This device, called the "Programmable Peripheral Interface", consists of three buffered 8-bit parallel data ports. The software monitor utilizes the 8255 for parallel 1/0 operations.

#### 1.7 Bus Indicators and Control

A number of indicators (small LEDs - Light Emitting Diodes) and switches are installed along the front edge of the MCEM-8080 circuit board to permit evaluation and control of the processor operation.

# 1.7.1 Address Indicators

The entire 16 bits of the 8080 address bus are displayed on 16 LEDs. The lamps are grouped in four-lamp clusters, four clusters total. Each group of four lamps represents a single hexadecimal (HEX) character, 0 through F. An illuminated lamp indicates a logic "1" condition. Within a four-lamp cluster, the least significant bit (LSB) is represented by the right-hand lamp. Similarly, the right-hand cluster of four lamps represents the least significant hexidecimal character.

#### 1.7.2 Data Indication

Eight lamps (in two four-lamp clusters) are used to indicate the state of the processor data bus. These lamps are immediately to the left of the address lamps. As before, the right-hand lamp represents the LSB and an illuminated lamp represents a logical "1" for that bit.

#### 1.7.3 Bus Control Indication

The four lamps on the extreme left end of the circuit board indicate the state of the I/O Read, I/O Write, Memory Read, and Memory Write (leftto-right order) signals from the processor. An illuminated lamp indicates which of these operations is active. A complete description of the function of these signals is found in the Intel manual (Intel; pp 5-7 to 5-12).

#### 1.7.4 Manual Data Switches

Immediately in front of the eight data lamps are located two, foursection miniature switches. The switches provide manual control of the contents of the data bus. These switches can be used to enter data only when the Data Bus Override (DBO) switch (to the right of the data switches) is in the ON position. The data switch settings at any other time does not affect the processor. The switches are arranged in the same manner as the lamps, LSB to the right.

#### 1.7.5 Run / Stop Switch

A miniature toggle switch on the right-hand section of the board (labeled RUN - STOP) allows manual control of the 8080A Ready line. When this switch is set to the RUN position, the processor will continue to operate (unless halted by the program or some other control). When in the STOP position, the processor is halted and only the manual STEP and RESET switches will cause processor activity.

#### 1.7.6 Reset Switch

The far right-hand push-button switch (labeled RESET) is a momentary contact type that can be used to manually reset the 8080A. A reset operation causes the program counter to set to zero and the interrupt flip-flop to be cleared. Processor execution commences at location 0000 when the reset switch is released. Application of DC power supplies automatically issues a reset function.

### 1.7.7 Single Step Switch

The STEP switch (located between the RUN - STOP and RESET switches) allows manual stepping of the computer, one MEMORY cycle at a time. This switch only functions when the processor has been halted by either the RUN - STOP switch or the break point register. It is important to remember that some instructions require more than one memory cycle and therefore more than one operation of step switch to complete.

## 1.7.8 Break Point Register Switches

In the middle of the control area of the circuit board are located four, four-section miniature switches. These 16 switches form a "break point register". Circuitry is provided to compare the value of this switch register with the address bus and cause the 8080A to stop operation if the two are equal. This function is similar to a programmable stop. Once the 8080A is halted due to a break point "match", it can only be caused to continue running by either manual stepping with the STEP switch or by resetting the break point switches to a new value.

#### 1.7.9 Memory Write and Output Write Switches

Two momentary switches are located on the far left-hand side of the circuit board. These switches allow manual operation of memory or output functions. The MEMORY WRITE switch will cause a manual memory write function when depressed, overriding the normal bus control from the 8228 integrated circuit. Similarly, depression of the OUTPUT WRITE switch will cause an output write function, again overriding the normal control from the 8228.

# 1.8 Connectors used on the MCEM-8080

There are three connectors used on the basic MCEM-8080 circuit board. These connectors are used for I/O Interface, Power Input, and connection to the Universal Processor Bus. Mating connectors for each are furnished with the MCEM.

# 1.8.1 1/0 Interface Connector

Input / Output (1/0) connections to the MCEM are made through a 36 pin circuit board edge connector (0.156" finger spacing, 18 pin double readout) located on the left edge of the board. All three parallel 1/0 ports of the 8255 are available on this connector as well as connections for serial data. The form of serial data to be used is selected with circuit board jumpers.

# 1.8.2 Power Connector

Power connections to the MCEM are made through the 12 pin edge connector (0.156" finger spacing 6 pin double readout) located in the upper right-hand corner of the circuit board. The MCEM requires ± 12 volt and +5 volt power supplies.

### 1.8.3 Universal Processor Bus Connector

Direct connection to the computer address, data, and control lines can be made through the 40 pin Universal Processor Bus (UPB) connector located in the lower right-hand corner of the board. A mating connector and attached ribbon cable are supplied for use of this feature. Connection of options such as additional memory and the Keyboard/Video Display unit is made through the UPB connector.

# 2. INSTALLATION OF THE MCEM-8080

#### 2.1 Initial Inspection

Upon receipt of the MCEM-8080, unpack the circuit board and accessories and inspect them for evidence of shipping damage. If evidence of shipping damage is found, contact the carrier immediately. Before discarding the packing material, check that all parts and accessories are accounted for. If any are missing, please notify the factory or distributor in writing. The following parts and accessories are furnished with the MCEM-8080:

Accessories and Parts:

- 40 pin Universal Processor Bus (UPB) connector with 2 ft. of ribbon cable attached.
- 1 36 pin edge connector
- 1 12 pin edge connector
- 1 MCEM Operating Manual
- 1 Intel 8080 Microcomputer System User's Manual
- 1 Intel 8080 Assembly Language Reference Card

2.2 Connection of Serial Input / Output Devices

The MCEM-8080 standard circuitry and software will support serial I/O (Input/Output) operations in either the 7-unit ASCII code OR the 5-unit Baudot code at a variety of baud rates. The code to be used is selected with circuit board jumpers. The MCEM-8080 is usually factory connected for the ASCII code.

# 2.2.1 ASCII Serial I/O Operation

The ASCII mode is selected by strapping pin 22 (DSR) of the 8251 (circuit number 15, left edge of board) to ground (see Appendix B). In ASCII mode, all serial communications is performed with a 7-bit ASCII format. This format is:

1 - start bit (space)
7 - data bits
1 - parity bit (set to space)
2 - stop bits (mark)

11 - bits per character

The serial baud rate timing is screw driver adjustable from 100 to 600 baud. The unit is factory adjusted for 300 baud (30 characters per second). As noted in section 1.5.2, the 555 timer is set to 16 times the output baud rate (eg.,  $16 \times 300 = 4800$  Hz for 300 baud). Table 2.1 contains a list of the ASCII character set used and their corresponding hexadecimal values. Common ASCII baud rates and the corresponding oscillator frequencies and periods are listed in Table 2.3.

# Table 2.1 ASCII Character Code

BEL=bellGS=grouBS=backspaceHT=horiCAN=cancelLF=lineCR=carriage returnNAK=negaDC1=device control 1NUL=nullDC2=device control 2RS=recoDC3=device control 3RUB			
1SOHDC1!1AQ2STXDC2''2BR3ETXDC3#3CS4EOTDC4\$4DT5ENQNAK%5EU6ACKSYN\$6FV7BELETB'7GW9HTEM)9IY4LFSUB*:JZ7BVTESC+;K[7CFFFS,<LN9HTESC+;K[7CFFFS,<LN9CRGS-=M]_9CRGS-=M]_9CRGS-=M]_9CRGS-=M]_9CRGS-=M]_9CRGS-=M]_9CRGS-=M]_9CRGS-=M]_9CRGS-=M]_9CRGS-=M]_9CR<	6	7	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	I.	р	
2 $STX$ $DC2$ $Z$ $B$ $K$ 3 $ETX$ $DC3$ $\#$ 3 $C$ $S$ 4 $EOT$ $DC4$ $$$ 4 $D$ $T$ 5 $ENQ$ $NAK$ $$$ 5 $E$ $U$ 6 $ACK$ $SYN$ $$$ 6 $F$ $V$ 7 $BEL$ $ETB$ $^1$ $7$ $G$ $W$ 8 $BS$ $CAN$ ( $8$ $H$ $X$ 9 $HT$ $EM$ ) $9$ $I$ $Y$ 4 $LF$ $SUB$ $*$ : $J$ $Z$ 7 $G$ $W$ $S$ $F$ $SI$ $Z$ $X$ 9 $HT$ $EM$ ) $9$ $I$ $Y$ 4 $LF$ $SUB$ $*$ : $J$ $Z$ $T$ $C$ $FF$ $SUB$ $*$ : $J$ $Z$ $T$ $C$ $FF$ $FS$ ,<	а	q	
4EOTDC4\$4DT $5$ ENQNAK $%$ $5$ EU $6$ ACKSYN $\varepsilon$ $6$ FV $7$ BELETB $1$ $7$ $G$ W $7$ BELETB $1$ $7$ $G$ W $9$ HTEM) $9$ IY $4$ LFSUB $*$ :JZ $7$ BVTESC+;K[ $T$ CFFFS,<	Ь	r	
$5$ ENQNAK $%$ $5$ EU $6$ ACKSYN $\varepsilon$ $6$ $F$ $V$ $7$ BELETB $1$ $7$ $G$ $W$ $7$ BELETB $1$ $7$ $G$ $W$ $9$ HTEM $)$ $9$ $I$ $X$ $5$ $F$ SUB $*$ $:$ $J$ $Z$ $7$ $A$ LF $SUB$ $*$ $:$ $J$ $Z$ $T$ $C$ $FF$ $FS$ $,$ $<$ $L$ $\backslash$ $T$ $C$ $R$ $GS$ $ =$ $M$ $]$ $T$ $C$ $FS$ $=$ $file$ $GS$ $=$ $GS$ $=$ $T$ $C$ $R$ $S$ $R$ $R$ $R$ $R$ $R$ $R$ $S$ $R$ <td>с</td> <td>S .</td> <td></td>	с	S .	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	d	t	
6ACKSYN $\varepsilon$ 6FV $V$ $V$ $ETB$ $T$ $T$ $G$ $W$ $V$ $W$ $B$ $ETB$ $T$ $T$ $G$ $W$ $V$ $B$ $B$ $CAN$ $($ $B$ $H$ $X$ $V$ $G$ $HT$ $EM$ $)$ $G$ $Y$ $V$ $A$ $LF$ $SUB$ $*$ $:$ $J$ $Z$ $V$ $C$ $FF$ $FS$ $ =$ $M$ $]$ $V$ $CR$ $GS$ $ =$ $M$ $]$ $V$ $CR$ $GS$ $ =$ $M$ $]$ $E$ $SO$ $RS$ $ =$ $M$ $]$ $ACK$ $=$ $acknowledge$ $FS$ $=$ $fi$ $I$ $BEL$ $=$ $SO$ $RS$ $=$ $RS$ $=$ $GS$ $E$ $SO$ $RS$ $I$ $I$ $I$ $I$ $I$ $ACK$ $=$ $acknowledge$ $FS$ $=$ $fi$ $I$ $I$ $BEL$ $=$ $SO$ $RS$ $I$ $I$ $I$ $I$ $ACK$ $=$ $ackspace$ $I$ <t< td=""><td>e</td><td>u</td><td></td></t<>	e	u	
ALFSUB*:JZBVTESC+;K[TCFFFS,<LDCRGS-=M]ESORS.>NFSIUS/?0ACK=acknowledgeFS=fileBEL=bellGS=grouBS=backspaceHT=horiCAN=cancelLF=lineCR=carriage returnNAK=negaDC1=device control 1NUL=nullDC2=device control 2RS=recoDC3=device control 3RUBout=DLE=data link escapeSI=shifEM=end of mediumSO=shifENQ=WRU = enquirySOH=starESC=escapeSUB=subs	f	v	
ALFSUB*:JZBVTESC+;K[TCFFFS,<LDCRGS-=M]ESORS.>NFSIUS/?0ACK=acknowledgeFS=fileBEL=bellGS=grouBS=backspaceHT=horiCAN=cancelLF=lineCR=carriage returnNAK=negaDC1=device control 1NUL=nullDC2=device control 2RS=recoDC3=device control 3RUBout=DLE=data link escapeSI=shifEM=end of mediumSO=shifENQ=WRU = enquirySOH=starESC=escapeSUB=subs	g	W	v
ALFSUB*:JZBVTESC+;K[TCFFFS,<LDCRGS-=M]ESORS.>NFSIUS/?0ACK=acknowledgeFS=fileBEL=bellGS=grouBS=backspaceHT=horiCAN=cancelLF=lineCR=carriage returnNAK=negaDC1=device control 1NUL=nullDC2=device control 2RS=recoDC3=device control 3RUBout=DLE=data link escapeSI=shifEM=end of mediumSO=shifENQ=WRU = enquirySOH=starESC=escapeSUB=subs	h	x	
ALFSUB*:JZBVTESC+;K[TCFFFS,<LDCRGS-=M]ESORS.>NFSIUS/?0ACK=acknowledgeFS=fileBEL=bellGS=grouBS=backspaceHT=horiCAN=cancelLF=lineCR=carriage returnNAK=negaDC1=device control 1NUL=nullDC2=device control 2RS=recoDC3=device control 3RUBout=DLE=data link escapeSI=shifEM=end of mediumSO=shifENQ=WRU = enquirySOH=starESC=escapeSUB=subs	i	У	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	j	z	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	k	{	
E SO RS . > N F SI US / ? O ACK = acknowledge FS = file BEL = bell BS = backspace HT = hori CAN = cancel LF = line CR = carriage return NAK = nega DC1 = device control 1 NUL = null DC2 = device control 2 RS = reco DC3 = device control 3 RUB DC4 = device control 4 OUT dele DLE = data link escape SI = shif EM = end of medium SO = shif ENQ = WRU = enquiry SOH = star ESC = escape SI = subs	1	1	
ACK=acknowledgeFS=fileBEL=bellGS=grouBS=backspaceHT=horiCAN=cancelLF=lineCR=carriage returnNAK=negaDC1=device control 1NUL=nullDC2=device control 2RS=recoDC3=device control 3RUBdeleDLE=data link escapeS1=shifEM=end of mediumS0=shifENQ=WRU = enquirySOH=starESC=escapeSUB=subs	m	}	
ACK = acknowledgeFS = fileBEL = bellGS = grouBS = backspaceHT = horiCAN = cancelLF = lineCR = carriage returnNAK = negaDCl = device control 1NUL = nullDC2 = device control 2RS = recoDC3 = device control 3RUBDC4 = device control 4OUT = deleDLE = data link escapeS1 = shifEM = end of mediumS0 = shifENQ = WRU = enquirySOH = starEOT = end of transmissionSTX = starESC = escapeSUB = subs	n	$\sim$	
BEL=bellGS=grouBS=backspaceHT=horiCAN=cancelLF=lineCR=carriage returnNAK=negaDC1=device control 1NUL=nullDC2=device control 2RS=recoDC3=device control 3RUB=deleDL4=device control 4OUT=deleDLE=data link escapeS1=shifEM=end of mediumS0=shifENQ=WRU = enquirySOH=starEOT=end of transmissionSTX=starESC=escapeSUB=subs	o	RUB OUT	
BS=backspace $HT$ =horiCAN=cancelLF=lineCR=carriage returnNAK=negaDC1=device control 1NUL=nullDC2=device control 2RS=recoDC3=device control 3RUB=deleDC4=device control 4OUT=deleDLE=data link escapeS1=shifEM=end of mediumS0=shifENQ=WRU = enquirySOH=starEOT=end of transmissionSTX=starESC=escapeSUB=subs	separat		
$\begin{array}{llllllllllllllllllllllllllllllllllll$		tabulation	า
$\begin{array}{llllllllllllllllllllllllllllllllllll$	feed	lunovil odon	
$\begin{array}{llllllllllllllllllllllllllllllllllll$	cive act	knowledge	
$\begin{array}{rcl} DC4 &=& device \ control \ 4 & & OUT \\ DLE &=& data \ link \ escape & SI &=& shif \\ EM &=& end \ of \ medium & SO &=& shif \\ ENQ &=& WRU &=& enquiry & SOH &=& star \\ EOT &=& end \ of \ transmission & STX &=& star \\ ESC &=& escape & SUB &=& subs \end{array}$	rd separ	rator	
EM = end of mediumSO = shifENQ = WRU = enquirySOH = starEOT = end of transmissionSTX = starESC = escapeSUB = subs	te (= DE	EL)	
ENQ = WRU = enquirySOH = starEOT = end of transmissionSTX = starESC = escapeSUB = subs			
EOT = end of transmissionSTX = starESC = escapeSUB = subs		ading	
ESC = escape SUB = subs	t of tex	-	
	titute		
•	hronous		
	separat		
FF = form feed VT = vert	ical tab	bulation	

.

3 Most Significant Bits

Mark = logical l Data is transmitted LSB first.

# Table 2.2 Baudot Character Code

		Letters		Figures
		Ø	1	Ø 1
	ø	BLANK	т	BLANK 5
	۱	E	Z	3 +
	2	LF	L	LF )
	3	A	W	- 2
ts .	4	SPACE	Н	SPACE #
Bits	5	S	Y	' 6
ant	6	I	Ρ	8 Ø
ů	7	U	Q	7 1
Significant	8	CR	0	CR 9
	9	D	В	\$?
Least	А	R	G	4 E
	В	J	FIG	BEL FIG
4	С	Ν	м	, •
	D	F	Х	! /
	Ē	С	v	:. =
	F	к	LTR	( LTR

# Most Significant Bit (1)

BEL bell (or \*) = blank (non print or space) BLANK = carriage return CR = FIG figures case = LTR = letters case LF == line feed

Mark = logical l Data is transmitted, LSB first. circuit board. THE MCEM-8080 CAN BE DAMAGED IF THE I/O CONNECTOR IS REVERSED (particularly if connected to high-voltage current loop circuits).

2.6 Universal Processor Bus Connector

So e Adendum 2.

The processor bus of the 8080A can be extended with a 40 conductor ribbon cable attached to the Universal Processor Bus (UPB) connector. The total length of this cable should not exceed 24 inches. The total external loads should not exceed three standard TTL loads on the address and control lines and 5, LOW CURRENT, bus receiver loads on the data lines. The connections to the UPB connector are shown in Table 2.6.

Pin	Function	Pin	Function	Pin	Function
1	A12	15	Al	29	A14
2	+12	16	MEMR	3Ø	(NC)
3	AIØ	17	A3	31	A15
4	+5	18	1/0 R	32	Locating Key
5	А8	19	A5	33	DBØ
6	Ground	2Ø	170 W	34	DB4
7	А6	21	A7	35	DB1
8	Ground	22	RESET	36	DB5
9	AØ	23	A9	37	DB2
١ø	Ø2 (TTL)	24	RDY	38	DB6
11	A2	25	A11	39	DB3
12	(NC)	26	(NC)	4ø	DB7
13	А4	27	A13		
14	MEMW	28	(NC)		с. 

Table 2.6 Universal Processor Bus Connections

Note: Connections with the (NC) designator may have a function assigned but not connected on the factory standard units.

# 3. OPERATION OF THE MCEM-8080

# 3.1 Software Monitor

The software monitor supplied with the MCEM-8080 properly interfaces the serial I/O port, the parallel I/O ports, the keyboard display option, or other user-defined I/O devices. The monitor allows the user to perform the following operations. These commands are entered from the console.

3.1.1 Load hex (hexidecimal) files.

Large files can be loaded into the MCEM-8080 RAM from the reader device by using the following format:



COLON: All records must start with a COLON character. Any characters preceding the COLON are ignored.

- RECORD LENGTH: The number of load bytes in the data field is specified as a number between  $\emptyset\emptyset$  and FF ( $\emptyset$  to 255). This is a hexadecimal number and is either two characters long or a single character followed by a comma (i.e.,  $\emptyset7 = 7$ ,). If a zero length record is entered, the load is terminated and control is restored to the monitor.
- LOAD ADDRESS: The memory location into which the first byte of the data field will be written is specified here. Successive bytes in the data field will be written into successively higher memory locations. This number is either four characters long or less if terminated with a comma (i.e., Ø32E = 32E,).
- RECORD TYPE: The record type is specified here. With the present version of the monitor (Version 1.1), all records are of type zero (enter  $\emptyset\emptyset$ ).
- DATA FIELD: The actual data to be written into memory is specified here. These are two character hex bytes and each pair of characters is converted to eight bits to be loaded into memory.

SUMCHECK: This hex byte represents the negative sum of all bytes (the load address is two bytes) in the record. The SUMCHECK value is such that, when modulo 256 is added to all of the other bytes of the record, the total will equal zero. This is a validity check on the record. If the SUMCHECK fails, an "X" will be printed on the serial output device. However, the data will still be loaded if the SUMCHECK fails.

The format used to specify a load file is:



After receiving this command, the monitor will begin searching for the first colon.

## 3.1.2 Dump or Display

The contents of memory can be dumped (or displayed) by specifying the range to be dumped. The output generated is compatible with the load command so that memory areas can first be dumped and then loaded. The format of the dump is in a number of hex records (of maximum length =  $1 \beta$  H) until the entire range is depleted. For clarity, spaces are inserted between the various bytes but the monitor ignores spaces on input so that the dumped file is compatible with the load file routine. The dumped file is sent to the punch device. The command format is:



This example command will cause display of all memory contents between locations  $3\emptyset\emptyset$  H to  $4\emptyset\emptyset$  H - 1 as 16, 16 byte records. A zero length record is always added at the end.

# 3.1.3 Insert Memory Data

Individual locations in memory can be modified by using this command. The command format is:



The output generated is of the following format:



After this has been output, a comma is typed followed by a new byte and when done, written into memory. If it is desired to leave the memory location unchanged, any non-comma character can be typed. After the new data has been entered, the address is incremented and displayed again. For example, consider:



If any character between "G" and "Z" is typed instead of a hex character, control returns to the monitor.

## 3.1.4 JUMP Command

Program control can be transferred to a specific location through the JUMP command. This command can be used to "jump" to a user program or subroutine. The format for this command:



## 3.1.5 RETURN command

Program control can be transferred to a specific location and the CPU registers restored to a predetermined value by executing a RETURN command. The format of this command is:



Twelve register values are restored by this command including:

Register	Stored at Memory Location
B	37
C	36
D	35
E	34
A (Accumulator)	33
PSW (Processor Status Word)	32
H	31
L	3Ø
PC (PCH (high order program counter)	2F
PCL (low order program counter)	2E
SP ( <sup>SPH</sup> (high order stack pointer)	2D
SPL (low order stack pointer)	2C

The initial value (to be restored) of these registers can be set by using an I (Insert) command to the memory location used for storage. These locations are shown in the above list. Note that, during the process of restoring the registers, the stack area indicated by SP (SPH & SPL) is used as temporary storage and therefore SP should contain a valid RAM address. If the destination address specified in the command is zero, the destination is taken from the storage area.

# 3.1.6 STOP command

A STOP command can be initiated at any time at which the monitor is expecting a control character by typing an "S" (or any other letter between

"G" and "Z"). As explained in section 3.1.4, this will cause the command to be aborted and control is returned to the monitor. The monitor will then issue a new prompting period.

## 3.1.7 EXIT command

An exit from a program to the monitor can be executed by entering a RST 7 instruction or a CALL 38 H. The monitor, upon turn-on, establishes an entry at 38 H from which it saves ALL CPU registers and status. This command is intended to permit the examination of all CPU registers and status while in the process of executing a program. The RST 7 instruction saves the PC (Program Counter) on the stack and jumps to location 38 H. From here, it jumps to a routine within the monitor which copies all registers into a special RAM area. When finished, the address of the initial RST 7 instruction is typed out as:

EXIT 232E (hexadecimal)

A prompting period is then issued by the monitor. At this point, the I (Insert) command can be used to examine and/or change individual registers. The memory location used to store the register values is listed under the RETURN command.

The most valuable use of the exit command is accomplished by inserting a RST 7 ( $\emptyset$ FF H) instruction in the program sequence being de-bugged and an automatic exit will be executed. The RETURN command can be used to return to the program sequence. An interrupt will also cause the exit command to be executed since a RST 7 is used as the interrupt vector.

3.2 Monitor Subroutines

Several general purpose subroutines are included in the software monitor. Some of these subroutines are:

3.2.1 BEGIN (address 8000 H)

This subroutine allows general entrance to the monitor mode. It initializes all parameters and the USART.

3.2.2 CI (Console Input - address 8003 H)

CI is a console input routine that will return an ASCII character (standard serial I/O) from the console control device and place the ASCII code in the A register. The contents of the A and PSW registers are modified. Three levels of the stack are used by this operation.

3.2.3 RI (address 8006 H)

This routine is the same as the CI routine except that the character is originated by the reader input device instead of by the console. Serial ASCII I/O is standard.

## 3.2.4 CO (address 8009 H)

This subroutine causes an ASCII character in the C register to be output to the console device (serial I/O is standard). The contents of the A and PSW registers are modified and three stack levels are used by this operation.

3.2.5 PO (address 800C H)

This routine is the same as the CO subroutine except that the ASCII character is output to the punch device (serial ASCII I/O is standard).

3.2.6 LO (address 800F H)

This routine is also similar to the CO routine with the exception that the data is output to the list output device. As before, serial ASCII I/O is the standard code format.

3.2.7 CSTS (address 8012 H)

This is a console status request subroutine which evaluates the status of the console input device and returns  $A = \emptyset$  (zero value in the A register) or  $A = \emptyset$ FF H if an input character is waiting. Since the CI subroutine will only return if a character is input, a call to CSTS can be used to determine if a call to CI is successful (will result in a character being input and returned).

3.2.8 IOCHK (address 8Ø15 H) IOSET (address 8Ø18 H)

A single memory location in RAM is used to define the four input / output (1/0) devices. The logical devices available are:

CONSOLE:	Referenced	Ьу	CI,	CO,	CSTS
READER:	Referenced	by	RI		
PUNCH:	Referenced	by	P0		
LIST:	Referenced	bу	LO		

These logical devices can be "assigned" to any one of the following physical devices:

Serial I/O: Uses the 8251 USART Keyboard / Display: Optional MCEM-KB/VDU Keyboard/Video Display Unit Parallel I/O: Uses the 8255 Programmable Peripheral Interface IC User Defined I/O:

> USRIN (address  $4\emptyset$  H): A user input subroutine which will return an ASCII character in the A register, similar in operation to the CI subroutine.

USROT (address 43 H): A user subroutine, similar in function to the CO subroutine, which will allow output to the user I/O of an ASCII character in the C register. USRST (address 46 H): A user status routine which returns  $A = \emptyset$  if USRIN will not return a character immediately and  $A = \emptyset$ FF H if USRIN will immediately return a character.

Serial I/O data is processed through the 8251 USART integrated circuit and may be either serial Baudot (5-unit) code (DSR pin = "1") or serial ASCII (8-unit) code (DSR pin = " $\emptyset$ "). In Baudot code, the code conversion to and from ASCII code is performed by the I/O subroutine and need not be done otherwise. For instance, if a call to CO is performed while the console is assigned to the serial I/O, an ASCII character should always be present in the C register. The monitor routine checks the status of the DSR line and performs a code conversion if necessary.

The Keyboard / Video Display Unit is a HAL Communications option available for the MCEM-8080. If a logical device is assigned to the Keyboard / Video Display Unit, the monitor will automatically write the display screen (output), read the keyboard (input), and check the keyboard status.

Parallel I/O data is processed through the 8255 PPI integrated circuit. Port A of the 8255 is used for data output, Port B for input, and Port C for control. The seven-bit ASCII code (bit 8 = "p", space) is used for parallel I/O. Mode 1 of the 8255 is used (Intel; p 5-123).

The user defined I/O capability is provided so that the user can write his own I/O subroutines to service particular devices (such as an electrically controlled Selectric ( $\bigcirc$  IBM) typewriter, etc.). The monitor automatically calls a set of routines which start at location 4Ø H (USRIN, USROT, and USRST) for user I/O applications. When the monitor requests a character (CI, RI), a call to 4Ø H is executed. To output a character, a call to 43 H is executed; if the status of the I/O device is needed, a call to 46 H is executed. The routines in these locations should conform to the CI, CO, and CSTS format. For example:

Address:	4Ø	Н	JMP	INPUT	
	43	H	JMP	OUTPUT	
4	6 н	INPUT OUTPUT		STATUS INPUT R DUTPUT	ROUTINE OUTINE ROUTINE

Memory location 3 is used to store the I/O device assignments. The format of the assignment byte is:

DØ and D1 define the console device (CO, CI, CSTS) D2 and D3 define the reader device (RI) D4 and D5 define the punch device (PO) D6 and D7 define the list device (LO)

Each two bit set can have one of the following four values:

øø assigns serial I/O
øl assigns Keyboard Video Display option
lø assigns parallel I/O
ll assigns user I/O.

For example:

Memory location 3 = 10110001 B (B1 H) defines that:

- (a) Console operations are via the optional Keyboard / Video Display Unit,
- (b) Reader operations are via the serial I/O device,
- (c) Punch operations are via the user I/O device,
- (d) List operations are via the parallel I/0.

The monitor automatically sets memory location to ØØØØ ØØØØ B (ØØ H) upon turn-on and thus assigns all logical devices to the serial I/O port. The monitor also checks to see if the optional Keyboard / Video Display Unit has been attached to the UPB. If so, memory location 3 is set to ØIØIØIØI B (55 H) which assigns all logical devices to the Keyboard / Video Display Unit.

If, at any time, it is desired to reassign the I/O system, the I command can be used. For example:

. I Ø3 ≯

will result in a request to change location 3 which contains the I/O assignments.

A call to IOCHK will return the value of memory location 3 in the A register. A call to IOSET will write the contents of the C register into memory location 3. If it is desired to change the I/O system assignments, these routines should be used.

3.2.9 MEMCK (address 801B H)

This routine returns the contents of memory location 5 into the B register and memory location 6 into the A register. These locations are intended to hold the address of the first non-RAM memory address and are used by the resident assembler and editor to determine how much memory is available to them. The I (INSERT) command should be used to set these values if this routine is used.

# 4. System Address Assignments

The MCEM-8080 uses Random Access Memory (RAM), Read Only Memory (ROM), Input ports, and Output ports. The address assignments for these sections are discussed below.

#### 4.1 Random Access Memory (RAM)

The random access memory is used by both the monitor and for user storage. The standard MCEM-8080 systems are furnished with 1024 ("1 K") bytes of RAM - this can be doubled to "2 K" of RAM by the addition of more integrated circuits to the circuit board.

## 4.1.1 Monitor RAM Usage

Memory locations between  $\emptyset$  and 3FF H are reserved for RAM memory. The area between  $\emptyset$  and  $4\emptyset$  H is used by the software monitor for the stack and for temporary storage. User programs should not use these storage locations to avoid interference with the monitor. As explained in section 3.2.8, the entry points for user I/O assignments are  $4\emptyset$  H (User Input), 43 H (User Output), and 46 H (User Input Status).

#### 4.1.2 User RAM Usage

All RAM in locations higher than  $4\emptyset$  H is available to the user for program storage. The monitor stack does not take the possible requirements of a user stack into account. Therefore, user programs should establish a stack in the free RAM area (higher than  $4\emptyset$  H). The EXIT command and RETURN commands assume that at least three levels (6 bytes) of user stack are available and that the user stack is not the same as the monitor stack.

## 4.1.3 Optional RAM

The standard MCEM-8080 circuit board has 1024 bytes ("1 K") of RAM integrated circuits installed. However, additional circuit board space and connections are provided that 1024 bytes of RAM ICs can be added, for a total of "2 K" (2048) bytes of RAM. Only type 8102A-4 integrated circuits should be used to assure compatibility with the rest of the MCEM-8080. It is highly recommended that these integrated circuits be installed by the HAL Communications factory to assure proper system operation. When the second "1 K" of RAM is used, it occupies the address space between 400 H and 7FF H. The Installation of this additional RAM does not affect the monitor RAM usage and therefore, all of the additional RAM storage is available for user programs.

#### 4.2 Read Only Memory (ROM)

The MCEM-8080 uses Read Only Memory (ROM) for non-volatile program stage. (Non-volatile = stored data is retained even when power is removed from the MCEM-8080. RAM is a volatile memory; ROM is non-volatile.) Typical uses of the ROM include storage of the monitor, support subroutines for peripheral devices, and user programs.

# 4.2.1 Monitor ROM

The memory locations between 8000 H and 83FF/H are occupied by the software monitor program. This program uses a part of the ROM storage space on the main MCEM-8080 circuit board. It is contained in either 2 - 3624 PROM's, 1 - 8708 EPROM, or 1 - 8308 ROM integrated circuits. When the type 3624 ICs are used, the monitor program consumes one-half of the available on-board ROM space. When either the 8708 or 8308 ICs are used, the monitor consumes one-quarter of the on-board ROM space.

#### 4.2.2 Peripheral ROM

Many MCEM-8080 peripherals require support programs ("software") to operate. Typical such peripheral devices include the Keyboard / Video Display Unit option and the PROM Programmer option. The Keyboard / Video Display Unit support software is physically resident on its circuit board and logically located between memory locations  $F8\emptyset\emptyset$  H and F9FF H. Similarly, the ROM containing the software to support the PROM Programmer is also resident on the programmer circuit board and the program is located in memory locations between  $F2\emptyset\emptyset$  H and F3FF H. As additional peripheral devices are developed, they will be assigned RAM and/or ROM storage in descending locations below  $F2\emptyset\emptyset$  H.

4.2.3 User ROM

Space is provided on the main MCEM-8080 circuit board for user defined ROM storage. These ROMs, however, must be of the same type as that used for the monitor software. For instance, if the monitor has been supplied in type 3624 ROMs, all four ROM positions on the MCEM-8080 board must use the 3624 ROM. However, types 8708 and 8308 ROMs can be intermixed. User ROM storage starts at location 8400 H and extends to 87FF H (for 3624s) or to 8FFF H (for 8708/8308 ICs). HAL Communications provides ROM programming services to MCEM-8080 owners please consult the factory if it is desired to program a PROM.

## 4.3 Input / Output (I/O) Assignments

Various input / output ports have been preassigned in the MCEM-8080 system. Among these are the 8251 USART IC, the 8255 PPI IC, the Keyboard / Video Display Unit option, and the PROM Programmer option.

#### 4.3.1 8251 USART Integrated Circuit

The 8251 IC requires two input and two output ports; one input and one output port for control and one input and one output port for data. The control port has been assigned to port  $\emptyset$ B H and the data port is assigned to  $\emptyset$ A H.

#### 4.3.2 8255 Programmable Peripheral Interface (PPI) IC

The 8255 IC requires four output and three input ports. Three of the ports map directly to the three parallel I/O ports of the IC. The fourth output port is used for PPI mode selection. The 8080 ports

## corresponding to the 8255 ports are:

8080A Port 8255 Port Input ØC H Port A input Input ØD H Port B input Input ØE H Port C input Output ØC H Port A output Output ØD H Port B output Port C output Output ØE H Output ØF H 8255 Mode Select

NOTE: There is no Input port ØF H.

4.3.3 MCEM-KB/VDU Keyboard/Video Display Unit

The optional Keyboard / Video Display Unit requires one output port and two input ports. These are assigned as 8080A ports  $\emptyset$ , 4, and 6. See the Keyboard / Video Display Unit manual for further information on this option.

4.3.4 MCEM-7K PROMPROG PROM Programmer

The optional PROM Programmer requires four output ports and three input ports. These are assigned as 8080A ports 80, 81, 82, and 83. See the PROM Programmer manual for further information on this option.

# 5. OPERATING HINTS

Much of the versatility of the MCEM-8080 and the software monitor system will be best understood only after practical experience with the computer has been gained. This section of the manual contains some examples that will help to gain this needed experience.

# 5.1 Power-on Start Up

Several items should be checked out and possibly changed when initially installing the MCEM-8080. Among these are the power supplies, baud rate, I/O connections, etc. Once these items have been checked and corrected (if necessary), the following sequence can be used to "power-up" the system:

- a. Set RUN/STOP switch to STOP
- b. Set the DATA BUS OVERRIDE switch (DBO) to ON
- c. Set the DATA BUS REGISTER switches to all zeros (front of rocker switch down)
- d. Set the break point register (ADDRESS switches) to 8000 H
- e. Apply DC power.

The address indicators should momentarily light and then extinguish. When all address lamps are on (logical "1"), the 8080A is being RESET. Once the address indicators are off, the WAIT lamp (far right-hand side of the circuit board) should come on and all DATA lamps should be off.

- f. Set the RUN/STOP switch to RUN.
  - The 8080A will now run and automatically stop at location 8000 H (the setting of the break-point register).
- g. Set the Data Bus Override (DBO) to OFF. The DATA indicators should now indicate C3 H (1100 0011 B) which represents the first instruction in the software monitor, a JMP instruction.
- h. Press and release the STEP switch. This causes the 8080A to begin executing the software monitor.
- i. If the proper console device is operational (serial I/O if the Keyboard / Video Display Unit is not attached), the monitor will send the character sequence: "CR, LF, blank, blank, blank, period" to indicate that the monitor is ready to accept a command. The system is now ready to use.

#### NOTE:

The software monitor writes a jump to monitor instruction into location  $\emptyset$  ( $\emptyset$ , 1, 2) as it is initializing so that once the monitor has been entered (at  $8\emptyset\emptyset\emptyset$  H), a RESET (set the program counter to zero) will automatically cause an entry into the software monitor. Therefore, once an initial entry has been made, it is no longer necessary to go through the DBO = ON, Data Bus =  $\emptyset$ , Break-point =  $8\emptyset\emptyset\emptyset$  H routine again. If power is removed or a user program writes data in location  $\emptyset$ , 1, or 2, the automatic monitor entry on RESET will not operate.

#### 5.2 Changing the Monitor Mode

The software monitor has several operational options. Some options should be selected before power turn-on and some after.

# 5.2.1 Baudot / ASCII Code

The serial 1/0 processing routines can be operated in either BAUDOT or ASCII units. The DSR terminal on the 8251 USART (pin 22 of the IC, terminal three of the 1/0 connector) is used to indicate to the monitor which code is being used. For ASCII code, terminal three is connected to ground; for BAUDOT, to +5 volts. The ASCII connection is normally furnished on the MCEM-8080. This connection must be made BEFORE power is applied to the MCEM-8080. If the state of the DSR connection is changed with power on and without first performing a RESET, the result may be indeterminate (for example transmitting a 5 bit character to an 8 bit USART, etc.). The placement of this jumper is shown in Figure B.1.

## 5.2.2 Half / Full Duplex (Echo / No echo)

In normal operation, characters that are input to the software monitor in the form of commands or parameters are retransmitted out to the output device so that the operator can view and verify them. This is called echoing of the character. If however, the MCEM-8080is to be used in a system which automatically echos the input character, external to the MCEM-8080, this feature may be defeated (otherwise a double echo would result, causing repeating of the input characters). An example of a self-echoing I/O system is the serial loop-connected teleprinter in which the keyboard and printer are connected in series. To defeat the echo feature, FF H should be written into location ØD H. This location is normally initialized to ØØ upon monitor entry and will be re-initialized upon each new entry into the monitor. The I (Insert) command can be used to perform the change by typing:

The characters to be typed by the operator are underlined. If the double character transmission is occurring, it will appear as:

As above, underlined characters indicate those typed. Notice that only one S appeared because the echo has been turned off by that time.

## 5.2.3 Changing I/O Device Assignments

As discussed in section 3.2.8 with regard to monitor routines IOSET and IOCHK, an eight bit byte is reserved to hold the system I/O assignment. Changing this byte will change the device assignments. Use the I (Insert) command to change the byte as explained in section 3.1.3 and as in the preceding section (5.2.2). Remember that if the console device (Ports Ø and 1) is changed, the new console will be polled for new command strings. The IOBYT is set to zero (all devices set to serial I/O) upon initialization by the monitor. If, however, the Keyboard / Video Display Unit option is attached, all devices are set to it (the monitor checks for the presence of the Keyboard / Video Display Unit). In this case, IOBYT = 55.

5.3 Manually Writing a Memory Location

Two methods can be used to write a memory location, the easiest being to use the I (Insert) command. If it is impractical to use the I command, the following procedure can also be used:

- a. Set the RUN / STOP switch to STOP
- b. Set the DBO switch to ON
- c. Set the DATA switches to zero
- d. Set the break-point register to the desired address
- e. Press and release the RESET switch
- f. Set the RUN / STOP switch to RUN
  - (The Address indicators should now equal the desired memory address)
- g. Set the DATA switches to the desired new memory value (number to be stored)
- h. Press and release the MEMORY WRITE switch
- i. Set the DBO switch to OFF
- j. Go to the desired address to proceed with program execution.

5.4 Manually Jumping to a Program Address

If, for some reason, the monitor JMP (Jump) command is unavailable to perform a jump to a desired program point, the following sequence can be used. Note that this is the same sequence as described in section 5.1 for initial entry into the monitor.

- a. Set the RUN / STOP switch to STOP
- b. Set the DBO switch to ON
- c. Set the DATA switches to zero
- d. Set the break-point register to the desired address
- e. Press and release the RESET switch
- f. Set the RUN / STOP switch to RUN
- (The address indicators should now equal the desired address)
- g. Set the DBO switch to OFF
- h. The program counter is now set. Press the STEP switch to begin program execution.

5.5 Manually Writing to an Output Port

At times it is desirable to be able to manually write data into an output port. This can be accomplished by:

- Follow steps a. through h. of the previous two examples using the output port address instead of the memory address. Remember that I/O addresses are copied twice, once as the high order address and once as the low order address. For instance, Output Port 23 H is represented on the address bus (and break-point register) as 2323 H.
- (2) Press and release the OUTPUT WRITE switch.
- (3) Go to the desired address to proceed with program execution.

5.6 Using the Break-point Register for Debugging

The break-point register provides a mechanism for selectively stopping the 8080A. During the course of debugging a program, it may be desirable to determine when and if a particular string of instructions is executed. Setting the break-point register to this address (or 1/0 port) will provide this information. Another use of the break-point register allows use of the STEP switch as a "loop execute" switch. If the software being debugged contains a loop, the break-point register can be set to an address within the loop and the RUN / STOP switch set to RUN. At this point, the 8080A will stop each time it passes through the loop and will continue each time the STEP is pressed and released.

5.7 Using the E and R Commands for Debugging

The software monitor provides two very powerful commands to aid in debugging programs. The E (EXIT) command is a mechanism for saving complete context at any point in a user program and entering into the monitor. The R (RETURN) command allows return to the user program after restoring the complete context previously saved by the E command. The E command is invoked by executing RST 7. For example:

5.7.1 Manual EXIT Command

When a program is being debugged by manually stepping through the program steps (using the STEP switch), it is sometimes desirable to examine the contents of some of the internal registers of the 8080A (for instance the B, A, or PSW registers). However, since these registers are internal to the 8080A, they can not be directly examined on the console. The following procedure can be used to examine these internal registers:

a. Set RUN / STOP switch to STOP.

(If the STEP switch is being used for debugging, the RUN / STOP switch is probably already set to STOP.)

b. Press and release the STEP switch as many times as necessary to bring the execution to the first byte of an instruction.

The E command can only be invoked during the fetch cycle of an instruction. For instance, JMP 23F2 is represented by

in memory. The E command can only be invoked when C3 is being read (indicated on the data indicators).

c. Set the DBO switch to ON.

d. Set the DATA switches to FF (all "ones" = RST 7).

e. Press and release the STEP switch once.

f. Set the DBO switch to OFF.

g. Set the RUN / STOP switch to RUN.

h. At this point, the following character stream should be typed on the console device:

# EXIT XXXX

Remember that if the users program reassigns the I/O assignments or disturbs the USART mode, the console operation may be inhibited. "xxxx" in the above character stream represents the next address after the one in which RST 7 was inserted.

i. Type

.D2C,38) .

The saved register values will now be displayed in the following format:

where:

SPL = low order stack pointer, stored at 2C SPH = high order stack pointer, stored at 2D PCL = low order program counter, stored at 2E PCH = high order program counter, stored at 2F = L register, stored at  $3\emptyset$ L H = H register, stored at 31 PSW = Processor Status Word, stored at 32 A = A register, stored at 33 Ε = E register, stored at 34D = D register, stored at 35 С = C register, stored at 36 = B register, stored at 37 В SC = Sum Check Character.

The format of the Processor Status Word (PSW) is:

- D7 D6 D5 D4 D3 D2 D1 DØ
- SZØACØPICY,

where S, Z, AC, P, and CY are the corresponding flags.

- j.
- If, at this point, it is desired to set a particular register to a new value, the I command can be used. For example,

# .133

will allow the A register to be modified.

k. After the registers have been examined and changed (if desired), the R (RETURN) command can be used to return to the original program. The return address, however, is not the same as the saved address in this case. (Recall that a RST 7 instruction was inserted instead of a valid instruction and the saved address is one more than the address of the substituted RST 7.) To use the R command, mentally calculate

$$yyyy = xxxx - 1$$
,

where "xxxx" is the address stored and the address displayed on the console after the E identifier (see step h). Now type

# .Ryyyy≯

Leading zeros can be omitted.

5.7.2 Interrupt EXIT Command

The monitor software and the MCEM-8080 hardware combine to cause interrupts to execute E commands (the interrupt vector is RST 7). Therefore, if it is desired to execute an E command, it can be instituted by placing +5 volts on the INTR (INTERRUPT) line (pin 4 of the 36 pin 1/0 connector). If the user has not disabled the interrupt or written into low memory (below 3F H), the following should appear on the console device:

#### EXIT XXXX

All of the techniques for examining and modifying registers listed above may be used. However, when a R command is desired, it is not necessary to recompute the address because the interrupt method saves the proper address.

A return to zero command,

#### RØ₽

will return the CPU to the program, restoring the registers to their states just prior to the interrupt.

## 5.7.3 Programmed EXIT Command

Many programs have error testing subroutines and the E command can be used to perform error exits from these programs. If a RST 7 instruction is inserted in the program in the error branch, it will cause the following to be displayed on the console:

#### EXIT XXXX

If the user tabulates the addresses of all of the RST 7 instructions, it is then a simple matter to correlate the "xxxx" typed against the list. The techniques explained previously can be used to evaluate and modify the CPU parameters that existed at the time of the interrupt (RST 7).

A useful feature that results when the RST 7 instruction is used as the E command driver is prevention of transfer to non-existent areas of memory. Since non-existent memory is generally FF, a RST 7 will be immediately encountered and control then transferred to the E command process. This feature helps prevent the "run away" condition that could conceivably rewrite all of memory otherwise.

# 6. PROGRAM EXAMPLES

This section contains several example programs to demonstrate the features and capabilities of the MCEM-8080. In no case should any of these example programs be considered "optimum" or "required procedure". They are, however, working routines that can be used as starting points for more elaborate programs, as subroutines in user programs, or simply for ideas as to typical procedures to be used with the MCEM-8080A. Except as noted, all example programs will operate in the basic "1 K" memory furnished with the MCEM-8080.

# 7. Software Monitor Listings

The following pages contain a complete listing of the MCEM-8080 Microcomputer System software monitor. This listing is provided for the sole benefit of owners of HAL Communications Model MCEM-8080 systems and remains the sole property of HAL Communications Corp. The listing may not be duplicated for any use without the prior permission of HAL Communications Corp. HAL Communications reserves the right to make changes, additions, or deletions to these computer programs without prior notification or obligation to incorporate such changes in prior versions of the programs.

	COPYRIGHT 197	6 (C)	
	EV	0 (0)	
	: 807 E GREEN S	T-I CNS CCRP	
	; URBANA, ILLIN		
<u>.</u>		- DECEMBER 1976	
	HAL COMMUNICA		
· · ·	•		
	THIS PROGRAM I	S CONTAINED IN PROMS (01.0) (FIRST HALF)	
·	THE FOLLOWING	ARE_VALID_COMMANDS_EOR_THE	
· · · · · · · · · · · · · · · · · · ·	NCEM MONITOR:		
	L <bias></bias>	LOAD A HEX FORMATTED FILE.	
		CHECK_FCR_SUMCHECK_ERFORS	•
	;	AND TYPE AN 'X' IF ERROR.	
		THE VALUE OF THE EIAS IS	
	· · · · · · · · · · · · · · · · · · ·	ADDED TO THE LOAD ADDRESS BEFORE_THE_DATA_IS_WRITTEN	
	•	TO MEMORY. THE READER DEVICE IS	
	• • • • • • • • • • • • • • • • • • •	USED AS INPUT	
	, CSTART>. <fnd< td=""><td>&gt; DUMP CH DISPLAY MEMORY .</td><td></td></fnd<>	> DUMP CH DISPLAY MEMORY .	
	;	MEMORY LOCATIONS FROM (START)	·
		TO BUT NOT INCLUDING <end> IS DUMPED. THE FORMAT OF THIS</end>	
	i 	DUMPED. THE FORMAT OF THIS	
	1	LOAD COMMAND SO MEMORY AREAS	
		CAN BE DUNFED AND LOADED AT	
		A LATER TIME. THE PUNCH DEVICE	
•	;		
	****THE FORM FOR	BOTH LCADS AND DUMPS IS:	· · ·
	: : ENGTE <ad< td=""><td>DRESS&gt;<type><daia bytes=""><smcheck></smcheck></daia></type></td><td></td></ad<>	DRESS> <type><daia bytes=""><smcheck></smcheck></daia></type>	
	• • • • • • • • • • • • • • • • • • •		
		ARE PRECEEDED BY A COLON, ALL	
		ETWEEN THE SUMCHECK AND THE COLON ALL SPACES ARE IGNORED (I.E. SPACES	
		INED IN THE RECORD WITH NO EFFECT)	
		THE NUMBER OF DATA BYTES IN THE DRD (00-FF)	
9 / • • • • • • • • • • • • • • • • • •	<pre><address> IS</address></pre>	THE LOAD ADDRESS (OOCG-FFFF)	
	• • • • • • • • • • •	T USED AT THIS TIME AND IS 00 (IGNORED)	
	; <dala bytes=""></dala>	ARE THE ACTUAL DATA , <length> OF THEM</length>	

	: CSNCHECKS IS	THE NEG SUM OF ALL BYTES (ADDRESS			
		TWO BYTES (FIGH AND LCW))			
	; EXC	CLUDING THE COLON, I.E. THE SUM OF			
		BYTES_INCLUDING_THE_SUMCHECKIS_O			
· · · · · · · · · · · · · · · · · · ·		R NO ERFORT DURING LOAD, IF A Moneok effort is encountered, an "X"			
		PRINTED ON THE CONSOLE DEVICE.			
	; I <location></location>	INSERT IN THE SPECIFIED			
		LUCATION. THE PREVIOUS			
	1	CONTENTS OF THE LOCATION IS TYPED. THE CONSOLE DEVICE IS			
		USED FCR INPUT AND OUTPUT.			
		A ',' IS USED TO GPEN A CELL: I.E.			
	•				
			•		
		0065 58,74			
	<b>7</b>	WOULD BE THE FORMAT FOR CHANGING			
		LCCATION 65 FROM 58 (OLD VALUE) TO			
	•	74 (NEW VALUE)			
•					
	JELOCATION				
	: :	JUMP IS EXECUTED TO THE IN-			
		DICATED LECATION. INTERRUPT (EXIT			
	•	COMMAND) IS ENABLED BEFCRE THE			
		JUMP			
•	R <lccation></lccation>	RETURN TO LOCATION. A RESTORE			
		REGISTER JUMP IS EXECUTED TO			
		LCCATION_UNLESS_LOCATION_=_O_IN			
		WHICH CASE, THE CONTENTS OF THE			
		PCSAV IS USED AS THE ADDRESS.			
		INTERRUPT (EXIT COMMAND) IS ENABLED			
	· · · · · · · · · · · · · · · · · · ·	nummage 수도 있는 것 있습니다			
	EXIT COMMAND:	A RST 7 WILL EXECUTE AN EXIT			
	•	COMMAND. ALL REGISTERS ARE SAVED			
		IN RAM FOR EXAMINATION AND/OR			
	•	MODIFICATION. THE R COMMAND IS The counter of the exit command			
		AND WILL RETURN THE PROCESSOR TO			
		ITS ORIGINAL STATE. AN EXIT			
•	;	COMMAND SHOULD BE PERFORMED PRIOR			
	;	TO AN A COMMAND BECAUSE THE			
		STORED VALUE OF THE SP SHOULD BE			
		INTACT (I.E. POINT TO A VALID STACK AREA. (CTHER THAN THE MUNITOR	ing a second comparison of the second se		
	; 1/0	ASSIGNM	AENT: AN	EICHT BIT I/O ASSIGNMENT BYTE	
--	-------------------	----------	-------------	--	--
				CRED AT LOCATION ICEYTE (03)	
and the second	•			ALUE OF THIS EYTE DIRECTS THE	
и — су в и начи лини имани и наритий импри области и нарити области бласти бласти импри начина и на на нарити и на				LE, READER, AND PUNCH (LIST	
	- <b>-</b>	•		TC ONE (EACH) OF FOUR POSS-	
				I/C DEVICES. THE FORMAT OF	•
	te i te filse i i		IOBYT	15:	
	;				
	<b>D7</b>		D5 D4		
	; /LIST	I DEV/P	PUNCH DEV/	READ DEV/CONSOLE /	· · · ·
****			EACH	DEVICE CAN BE ASSIGNED TO:	
		00.6601		CUTPUT (8251, ASCII CR BAUDOT)	
	· · · · · ·			LAY MODULE (CPTIONAL DEVICE)	
				T/CUTPUT_(8255)	
				TPUT (USER DEFINED KOUTINES)	
·					
	;				ч. — — — — — — — — — — — — — — — — — — —
				AN_BE_TERMINATED_BY	
	TYPIN	NG ANY C	OF THE CHAI	RACTERS G-Z	
	•	<u>.</u>			
	2				
	TITLE	MCEM-	-BCEO MONI	TOR 1.1'	
	;				
	CONS	STANT DE	FINITIONS		
	KEYEC	ARD DIS	SPLAY I/O	CENSTANTS	ĸ₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩
F800	DSPCK	EQU		; CISPLAY PRESENT CHECK	
FECA	SDFI0	_EQU		ALSET DISPLAY ID BYTE ENTRY	
FEC1	KBIN	EQU		KUIN ENTRY	
F807 F8C4	KBSTS DSPOT	EQU		;KBSTS ENTRY ;CISFLAY OUTPUT ENTRY	
1204			D3FCK14	CISPERT BOTFOT LINERT	
	SERIA	AL I/O C	ONSTANTS		
	;				
CC8C	DSR	EQU	80H 83H	;DSR BIT IN USART (O=BAD) :LART_MODE_FOR_EAUDOT	
001F	LTRS	EQU	<u> </u>	EAUDOT LETTERS	
001B	FIGS	EQU	18H	BAUDOT FIGURES	•
CC07	ECASI	EQU	7	; EAUDGT CASE (INPUT)	
	ECASO	EQU	CEH	EAUCOT CASE (CUTPUT)	
0002	FXFDY	EQU	2H	;RX FEACY TEST MASK	
C 0 0 1	TXRDY	EQU	1H	TX READY TEST MASK	
0027	TXRXE	ĒOU	27H	TX KX ENABLE	,
CCF.A	URIMO	EQU	OF AH	7 BITS, EVEN PARITY, 2 STOP	
CCEE	LARTI	EQU	8EH	;INITIAL UART MODE WORD	
0055	UARTR	EQU	55H	JUART RESET COMMAND	
CCOB	URTCT	EQU	СВН	JUART CONTROL PORT	

-----

COAE       PARALLEL 1/D CONSTANTS         COAE       FARMD EGU OACH (FP1 NUDE FOR PARALLEL I/D         COOE       PARCT EQU OFH (FP1 NUDE FOR PARALLEL I/D         OCO2       PIFDY EOU 2       FARALLEL STATUS-PORT         CCCE       PSTAT EQU OFH (FARALLEL STATUS-PORT         CCCC       PINPT EQU OFH (FARALLEL CUTPUT PERDY BIT         CCCC       PORDY EQU 00H (FARALLEL CUTPUT PORT         CCCC       FORDY EQU 00H (FARALLEL CUTPUT PORT         CCCC       FORDY EQU 00H (FARALLEL CUTPUT PORT         CCCC       FORDY EQU 40H (ENTRY FOR USER INPUT         0043       USER I/O CONSTANTS         CCCA       USER I/O CONSTANTS         OC44       USER I/O CONSTANTS         OC45       USER I/O CONSTANTS         OC46       USER I/O CONSTANTS         OC47       USER I/O CONSTANTS         OC46       FE EQU 0AF         INDNITCR CCNS	CCCA	URTDA EQUI CAH QUART DATA PORT	
COOP       PARCT       EQU       OFH       IPARALLEL       CONTECL PORT         COOP       PILOY       EQU       SEARALLEL       INPUT READY BIT         CCCE       PINAT       EQU       OEH       IPARALLEL       INPUT READY BIT         CCCC       PINAT       EQU       OCH       IPARALLEL       CUTFUT PEADY BIT         CCCC       PORCY       EQU       BOH       IPARALLEL       CUTFUT PEADY BIT         CCCC       FOTPT       EQU       OCH       IPARALLEL       CUTFUT PEADY BIT         CCCC       FOTPT       EQU       OCH       IPARALLEL       CUTFUT PEADY BIT         OC40       SPRN       EQU       ACH       IPARALLEL       CUTFUT PEADY BIT         OC41       USER       I/O CONSTANTS       INSER INPUT       INSERTION         OC42       USER       EQU       ACH       IPARALLEL       INPUT         OC44       USERTION       IPARALLEL       IPARALE       IPARALLEL       I		PARALLEL I/D CONSTANTS	
0002       PIFDY       EQU       2       FARALLEL STATUS PORT         CCCE       PSTAT       EQU       0EH       FARALLEL STATUS PORT         CCCC       PORDY       EQU       0CH       FARALLEL CUTPUT PORT         CCCC       PORDY       EQU       0CH       FARALLEL CUTPUT PORT         CCCC       POTPT       EQU       0CH       FARALLEL CUTPUT PORT         CCCC       POTPT       EQU       0CH       FARALLEL CUTPUT PORT         0043       USERTIZO CONSTANTS	COAC	PARMD EQU OACH ; PPI MODE FOR PARALLEL I/O	
CCCE       PSTAT       EQU       OEH       FARALLEL INPUT PORT         CCCC       PINPT       EQU       BOH       FARALLEL CUTPUT PEADY BIT         OCCC       POTPT       EQU       BOH       FARALLEL CUTPUT PEADY BIT         OCCC       POTPT       EQU       OCH       FARALLEL CUTPUT PEADY BIT         OCCC       POTPT       EQU       OCH       FARALLEL CUTPUT PEADY BIT         OCCC       POTPT       EQU       OCH       FARALLEL CUTPUT PEADY BIT         OCCC       USRGT       EQU       ACH       ENTRY FOR USER INPUT         CCCG       MISC       MONITCR CCOSTANTS       EQU       CON			
CCOD       PINPT       EQU       OCH       FARALLEL CUTPUT PORT         CCOD       FORDY EQU       80H       FARALLEL CUTPUT PEAR         OC40       USER I/D CONSTANTS         OC40       USER I/D CONSTANTS         OC40       USER I/D CONSTANTS         OC44       USER EQU       40H         ENTRY FOR USER INPUT       SEER CUTPUT         OC44       USERT EQU       40H         USER I/D CONSTANTS       IMISC MONITCR CONSTANTS         OC44       USERT EQU       40H         IMISC MONITCR CONSTANTS       IMISC MONITCR CONSTANTS         CCC0       CR       EQU         IMISC MONITCR CONSTANTS       IMISC MONITCR CONSTANTS         CCC6       GRU       CDH         IMISC MONITCR CONSTANTS       IMISC MONITCR CONSTANTS         CCC6       GRU       CDH         IMISC MONITCR CONSTANTS       IMISC MONITCR CONSTANTS         CCC6       GRU       CDH         IMISC MONITCR CONSTANTS       IMISC MONITCR CONSTANTS         CCC6       GRU       CDH         CCC6       MS21       EQU         CCC6       MS21       EQU         CCC5       MS21       EQU         CC04 <t< td=""><td></td><td></td><td></td></t<>			
CC60       FORPY       EQU       80H       IPARALLEL CUTPUT PEADY BIT         OCCC       FORPY       EQU       OCH       IPARALLEL CUTPUT PEADY       BIT         OC40       USER I/O CONSTANTS       USERT       EQU       43H       ENTRY FOR USER INPUT         O043       USPOT       EQU       43H       ENTRY FOR USER INPUT       STATUS         O044       USPST       EQU       43H       ENTRY FOR USER INPUT STATUS         O046       USPST       EQU       46H       ENTRY FOR USER INPUT STATUS         O046       USPST       EQU       46H       ENTRY FOR USER INPUT STATUS         CCCA       LF       EQU       0AH       ASCII LINE FEED         CCCC       CR       EQU       CDH       ASCII CARPIAGE RETURN         MISC MONITCR CCNSTANTS       MINTOR MEMORY ALLOCATIONS       EQU       EQU         CCC5       MS21       EQU       5       MEMSIZE STORE       (HIGH)         CCC5       MS21       EQU       5       MEMSIZE STORE       (HIGH)         CC55       MS21       EQU       SCANCE ART STORE       (HIGH)         CC55       MS21       EQU       SCANCE ART STORE       (HIGH)         C564       MOS			
ÓCÓC       PÓTPT       EQU       ÓCH       FRAALLEL GUTPUT PURT         USER I/O CONSTANTS       USRIN EQU       40H       ENTRY FOR USER INPUT         0044       USROT EQU       43H       ENTRY FOR USER INPUT         0046       USROT EQU       46H       ENTRY FOR USER INPUT STATUS         0046       USROT EQU       46H       ENTRY FOR USER INPUT STATUS         0046       USROT EQU       46H       ENTRY FOR USER INPUT STATUS         0046       USROT EQU       46H       ENTRY FOR USER INPUT         0000       CR       EQU       CAPTIALERET TO ETTAT         0000       CR       EQU       5       MEMSIZE STORE         0021       MONITOR MEMORY ALLOCATICNS       ENTRY FOR USER STORE (HIGH)       ECC6         0022       MONT EQU       STAFT CF. RESTART STUKAGE       EQU         0022       POSAV       EQU       NGSAV-12/MCNITOR STACK AREA       EQU         0022       POSAV       EQU       RGSAV-12/MCATICN OF PC SAVE       EQU			
USER I/O CONSTANTS USER I/O CONSTANTS OC40 USRIN EQU 40H :ENTEX FOR USER INPUT O046 USPOT EQU 46H :ENTEX FOR USER CUTPUT OV46 USPOT EQU 46H :ENTEX FOR USER INPUT STATUS MISC MONITOR CONSTANTS CCCA CR EQU 0AH :ASCII LINE FEED CCOD CR EQU CDH :ASCII CARPIAGE RETURN MONITOR MEMORY ALLOCATIONS CCC5 MS21 EOU 5 :MEMSIZE STORE (HIGH) CC04 IFLAG FOU 4 : INCIN REF TO FILT FLAG CC04 IFLAG FOU 36H :STATI CF RESTATI STORAGE CC03 MONST EOU KGSAV-12:MONITOR STACK AREA CC03 MONST EOU KGSAV-12:MONITOR OF PC SAVE CC03 IDENT EOU 31 I/C ASSIGNMENT STORAGE CC03 CC00 CCC 2 JUMP TO MONITOR CCDE 3 IDENT EOU CCH :STCFAGE FOR ECHC MODE FLAG CC03 CC00 CCC 2 INTOR RAM_ALLOCATION: C-2 JUMP TO MONITOR CCDE 3 IDENT EOU CCH :STCFAGE FOR ECHC MODE FLAG CC03 CC00 CCC 2 HIGH COLE ASSIGNMENT (I COSCLE FLEERENCE FLAG) CC03 CC00 CCC 2 HIGH COLE ASSIGNMENT (I COSCLE FLEERENCE FLAG) CC03 CC00 CCC INTOR RAM_ALLOCATION: C-2 JUMP TO MONITOR CCDE CC03 CC000 CC00 CC00 CC00 CC00 CC000 CC000 CC000 CC000 CC00			
0C40       USRIN       EQU       40H       :ENTEX FOR USER INPUT         0043       USPOT       EQU       43H       :ENTEX FOR USER INPUT         0046       USPST EQU       46H       :ENTEX FOR USER INPUT STATUS         0046       USPST EQU       46H       :ENTEX FOR USER INPUT STATUS         0046       USPST EQU       46H       :ENTEX FOR USER INPUT STATUS         0046       USPST EQU       46H       :ENTEX FOR USER INPUT STATUS         0046       USPST EQU       46H       :ENTEX FOR USER INPUT STATUS         0046       USPST EQU       AAH       :ASCII LINE FEED         0000       CR       EQU       CONTRACTOR         0010       CR       EQU       CONTRACTOR         0021       MONITOR MEMORY ALLOCATIONS       INCIN REF. TO EIT FLAG         0022       MSZI       EQU       STATICF RESTART SUCAGE         0022       MONST       EQU       STATICF RESTART SUCAGE         0022       PSSAV       EQU       REGAV-12 (MCATION OF PC SAVE         0022       PSSAV       EQU       REGAV-12 (MCATION OF PC SAVE         0022       PSSAV       EQU       REGAV-12 (MCATION OF PC SAVE         0022       PSSAV       EQU       STATICR RE		÷	
9643       USPOT       EQU       43H       :ENTRY FOR USER INPUT         0046       USPST EQU       46H       :ENTRY FOR USER INPUT STATUS         imisc moniter Constants       imisc moniter Constants         CCCA       LF       EQU       0AH       :ASCII LINE FEED         CCCA       LF       EQU       0AH       :ASCII CARPIAGE RETURN         imoniter MEMORY ALLOCATIONS		USER IZU CUNSTANIS	
0046       USRST EQU       46H       :ENTRY FOR USER INPUT STATUS         MISC MONITCR CONSTANTS       MISC MONITCR CONSTANTS         CCCA       LF       EQU       0AH       :ASCII LINE FEED         CCCD       CR       EQU       0AH       :ASCII CARRIAGE RETURN         MONITOR MEMORY ALLOCATIONS			
MISC MONITCR CONSTANTS         CCCA       LF       EQU       OAH       CASCII LINE FEED         CCCC       CR       EQU       CDH       CASCII CARRIAGE RETURN         MONITOR MEMORY ALLOCATIONS       MONITOR MEMORY ALLOCATIONS         CCC5       MS21       EQU       6       MMISIZE STORE (HIGH)         CC06       MS22       EQU       6       MMISIZE STORE (HIGH)         C038       RGSAV EQU       3EH (START STORE)       EQU         O020       MONITOR UD (SAV-10: LOCATION OF PC SAVE       COOS         O021       PCSAV       EQU       RGSAV-6: LOCATION OF PC SAVE         O022       PSSAV       EQU       RGSAV-10: LOCATION OF PC SAVE         OC02       ECHOM EQU       CH       ISTCFAGE FOR ECHC MODE FLAG         OC02       ECHOM EQU       CH       ISTCFAGE FOR ECHC MODE FLAG         OC03       IDBYT (1/0 DEVICE ASSIGNMENT)       IDMIST EQU			
CCCA       LF       EQU       OAH       ;ASCII LINE FEED         CCCD       CR       EQU       CDH       ;ASCII CARRIAGE RETURN         MONITOR_MEMORY_ALLOCATIONS	0046	; USRST EQU 40H ,ENTRY FUR USER INPUT STATUS	
CCOD       CR       EQU       CDH       ;ASCII CARRIAGE RETURN         MONITOR MEMORY ALLOCATIONS       MONITOR MEMORY ALLOCATIONS         CCC5       MSZ1       EQU       5       ;NEMSIZE STORE (HIGH)         CC06       MSZ2       EQU       4       ;INCIR REF. TO_ELIFLAG         C076       MSZ2       EQU       4       ;INCIR REF. TO_ELIFLAG         C076       MSZ2       EQU       36H       ;STAFT CF RESTART STORAGE         C072       MONST EQU       SGAV-12;MCNITOR STACK AREA       0022E         0022       PSSAV       EQU       RGSAV-10;LOCATION GF PC SAVE         0032       PSSAV       EQU       RGSAV-10;LOCATION OF PC SAVE         0032       PSSAV       EQU       RGSAV-60       RGSAV-60         0032       PSSAV       EQU       RGSAV-60       RGCATION         00400       GE HC       STORAGE FOR ECHC MODE FLAG       STORAGE         0050       ECHOM       EQU       CCH       STORAGE FOR ECHC MODE FLAG <td></td> <td>MISC MONITCR CONSTANTS</td> <td></td>		MISC MONITCR CONSTANTS	
CCOD       CR       EQU       CDH       ;ASCII CARRIAGE RETURN         MONITOR MEMORY ALLOCATIONS       MONITOR MEMORY ALLOCATIONS         CCC5       MSZ1       EQU       5       ;NEMSIZE STORE (HIGH)         CC06       MSZ2       EQU       4       ;INCIR REF. TO_ELIFLAG         C076       MSZ2       EQU       4       ;INCIR REF. TO_ELIFLAG         C076       MSZ2       EQU       36H       ;STAFT CF RESTART STORAGE         C072       MONST EQU       SGAV-12;MCNITOR STACK AREA       0022E         0022       PSSAV       EQU       RGSAV-10;LOCATION GF PC SAVE         0032       PSSAV       EQU       RGSAV-10;LOCATION OF PC SAVE         0032       PSSAV       EQU       RGSAV-60       RGSAV-60         0032       PSSAV       EQU       RGSAV-60       RGCATION         00400       GE HC       STORAGE FOR ECHC MODE FLAG       STORAGE         0050       ECHOM       EQU       CCH       STORAGE FOR ECHC MODE FLAG <td>CCCA</td> <td>LF EQU OAH ;ASCIILINE FEED</td> <td></td>	CCCA	LF EQU OAH ;ASCIILINE FEED	
CCC5       MSZ1       EOU       5       :MEMSIZE STORE         CC04       IFLAG       EQU       4       :INCIR REF_TO_EIT_FLAG         C038       RGSAV       EQU       3EH       :STAFT_CF_RESTART_STURAGE         C020       MONST_EQU       HGSAV-12:WCNITOR_STACK_AREA         0020       MONST_EQU       RGSAV-6_:LOCATION OF_PC_SAVE         0021       PCSAV_EQU       RGSAV-6_:LOCATION OF_PC_SAVE         0022       PSAV_EQU       RGSAV-6_:LOCATION OF_PC_SAVE         0032       PSAV_EQU       RGSAV-6_:LOCATION OF_PC_SAVE         0032       PSAV_EQU       RGSAV-6_:LOCATION OF_PC_SAVE         0032       PSAV_EQU       RGAN-6_:LOCATION OF_PC_SAVE         0032       PSAV_EQU       CCH         0032       PSAV_EQU       RGAN-6_:LOCATION OF_PC_SAVE         0033       IOBYT_EQU       3       :1/C_ASSIGNMENT_STURAGE         0040       CCH       :STCFAGE_FOR_ECHC_MODE_FLAG       :         0050       ECHOM_EQU       CCH       :STCFAGE_FOR_ECHC_FLAG         0051       ICHOM_ECHCANDEFREAGE       :STCFAGE_FOR_ECHC_FLAG         0050	CCOD		
CCC5       MSZ1       EOU       5       :MEMSIZE STORE         CC04       IFLAG       EQU       4       :INCIR REF_TO_EIT_FLAG         C038       RGSAV       EQU       3EH       :STAFT_CF_RESTART_STURAGE         C020       MONST_EQU       HGSAV-12:WCNITOR_STACK_AREA         0020       MONST_EQU       RGSAV-6_:LOCATION OF_PC_SAVE         0021       PCSAV_EQU       RGSAV-6_:LOCATION OF_PC_SAVE         0022       PSAV_EQU       RGSAV-6_:LOCATION OF_PC_SAVE         0032       PSAV_EQU       RGSAV-6_:LOCATION OF_PC_SAVE         0032       PSAV_EQU       RGSAV-6_:LOCATION OF_PC_SAVE         0032       PSAV_EQU       RGAN-6_:LOCATION OF_PC_SAVE         0032       PSAV_EQU       CCH         0032       PSAV_EQU       RGAN-6_:LOCATION OF_PC_SAVE         0033       IOBYT_EQU       3       :1/C_ASSIGNMENT_STURAGE         0040       CCH       :STCFAGE_FOR_ECHC_MODE_FLAG       :         0050       ECHOM_EQU       CCH       :STCFAGE_FOR_ECHC_FLAG         0051       ICHOM_ECHCANDEFREAGE       :STCFAGE_FOR_ECHC_FLAG         0050		MONITOD REMODY ALLOCATIONS	
CC06       MSZ2       EQU       6       :MEMSIZE STORE (HIGH)         CC04       IFLAG       EQU       4       :INCIR REF. TO_FILT_FLAG         C038       RGSAV       EQU       38H       :STAFT CF RESTART STUKAGE         0020       MONST       EQU       RGSAV-12:MONITOR STACK AREA         0022       PCSAV       EQU       RGSAV-10:LOCATION OF PC SAVE         0032       PSSAV       EQU       RGSAV-6:LOCATION DE PSW.SAVE         CC03       IDBYT       EQU       3       II/C ASSIGNMENT STURAGE         0C0D       ECHOM       EQU       CCH       :STCFAGE FOR ECHC MODE FLAG		┉┉┉╓╴╓╌╷╴┶┶╎╲┹╌╡┶┵ᡘ╲┈╜╝┺╗╜╩┧╛┡┉┨┉┉╫╘┷╪┶┙┶╤╫╵╧╅╘┙╜╶╌╴┈╴╴┈╴╴┈╴╴┈╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴	
CC06       MSZ2       EQU       6       :MEMSIZE STORE (HIGH)         CC04       IFLAG       EQU       4       :INCIR REF. TO_FILT_FLAG         C038       RGSAV       EQU       38H       :STAFT CF RESTART STUKAGE         0020       MONST       EQU       RGSAV-12:MONITOR STACK AREA         0022       PCSAV       EQU       RGSAV-10:LOCATION OF PC SAVE         0032       PSSAV       EQU       RGSAV-6:LOCATION DE PSW.SAVE         CC03       IDBYT       EQU       3       II/C ASSIGNMENT STURAGE         0C0D       ECHOM       EQU       CCH       :STCFAGE FOR ECHC MODE FLAG	CCCS	MSZ1 EQU 5 ;NEMSIZE STORE	
CO3E       RGSAV       EQU       38H       ;STAFT CF RESTART STURAGE         O02C       MONST       EQU       RGSAV-12;MCNITOR STACK AREA         O032       PSSAV       EQU       RGSAV-10;LOCATION OF PC SAVE         O032       PSSAV       EQU       RGSAV-6;LOCATION OF PC SAVE         CC03       IDBYT       EQU       RGSAV-6;LOCATION OF PC SAVE         CC04       ECHOM       EQU       CCH         MCNITOR       EQU       CCH       ;STCFAGE FOR ECHC MODE FLAG			
002C       MONST EQU       RGSAV-12;MCNITOR STACK AREA         002E       PCSAV       EQU       RGSAV-10;LOCATION OF PC SAVE         0032       PSSAV       EQU       RGSAV-6;LOCATION OF PC SAVE         0032       PSSAV       EQU       RGSAV-10;LOCATION OF PC SAVE         0033       IDBYT       EQU       3       I/C ASSIGNMENT STORAGE         0040       CCH       ;STCRAGE FOR ECHC MODE FLAG			
002E       FCSAV       EQU       FGSAV-10:LOCATION OF PC SAVE         0032       PSSAV       EQU       RGSAV-6:LOCATION OF PSW SAVE         CC03       IOBYT       EQU       3       :I/C ASSIGNMENT STURAGE         OCOC       ECHOM       EQU       CCH       :STCFAGE FOR ECHO MODE FLAG         OCOC       ECHOM       EQU       CCH       :STCFAGE FOR ECHO MODE FLAG         OCOC       ECHOM       EQU       CCH       :STCFAGE FOR ECHO MODE FLAG         OCOC       ECHOM       EQU       CCH       :STCFAGE FOR ECHO MODE FLAG         OCOC       ECHOM       EQU       CCH       :STCFAGE FOR ECHO MODE FLAG         OCOC       ECHOM       EQU       CCH       :STCFAGE FOR ECHO MODE FLAG         OCOC			
0032       PSSAV_EQU       RGSAV-6       LOCATION_OF_PSW_SAVE         CC03       IDBYT EQU       3       I/C ASSIGNMENT STORAGE         0C0D       ECHOM EQU       0CH       STCFAGE FOR ECHO MODE FLAG         MCNITOR RAM ALLOCATION:			
CC03       IDBYT       EQU       3       II/C ASSIGNMENT STORAGE         OC0D       ECHOM       EQU       CDH       ;STCFAGE FOR ECHC MODE FLAG         MCNITOR       RAM_ALLOCATION:			
OCOD       ECHOM       EQU       OCH       :STCFAGE FOR ECHC MODE FLAG         MENITOR RAM ALLOCATION:			
MCNITOR RAM ALLOCATION: C-2 JUMP TO MCNITOR CCDE 3 IOBYT (1/0 DEVICE ASSIGNMENT) 4 IFLAG (INDIRECT CONSCLE FREERENCE FLAG) 5 MSZ1 (LCW CRDER MEMORY SIZE BYTE) 6 MSZ2 (HIGH CRDEF MEMORY SIZE BYTE) 7 ECASI (BAUDOT CASE FOR INPUT) 8-9 CRSRP (CURSOR POSITION FOR CRT DISPLAY) A GESAV (UESET REGISTER COPY FOR CRT DISPLAY) B HIDCH (CHARACTER HIDDEN UNDER CURSOR) C RPTEG (REPEAT MODE (REYBOARD) FLAG) C ECHOM (ECHC/NO ECHC_MCDE_FLAG)			
C-2 JUMP TO MENITOR CEDE 3 IOBYT (1/O DEVICE ASSIGNMENT) 4 IFLAG (INDIRECT CENSELE FEFERENCE FLAG) 5 MSZ1 (LEW ERDER MEMORY SIZE BYTE) 6 MSZ2 (HIGH ERDEF MEMORY SIZE BYTE) 7 ECASI (BAUDOT CASE FOR INPUT) 8-9 ERSRP (CURSOR POSITIEN EER CAT DISPLAY) A EFSAV (UFSET REGISTER COPY FOR CET DISPLAY) B HIDEM (CHARACTER HIDDEN UNDER EURSOR) C RPTFG (REPEAT MODE (REYBOARD) FLAG) C ECHEM. (ECHEZNO ECHE MEDE FLAG)			
3 IDBYT (I/O DEVICE ASSIGNMENT) 4 IFLAG (INDIRECT CONSOLE FEFERENCE FLAG) 5 MSZ1 (LOW ORDER MEMORY SIZE BYTE) 6 MSZ2 (HIGH ORDEF MEMORY SIZE BYTE) 7 ECASI (BAUDOT CASE FOR INPUT) 8-9 CRSRP (CURSOR POSITION FOR CRT DISPLAY) 8 -9 CRSRP (CURSOR POSITION FOR CRT DISPLAY) 8 HIDCH (CHARACTER HIDDEN UNDER CURSOR) 6 RPTFG (REPEAT MODE (REYBOARD) FLAG) 9 ECHOM (ECHC/NO ECHC MODE FLAG)			
4       IFLAG       (INDIRECT_CONSCLE_FERENCE_FLAG)         5       MSZ1       (LCW CKDER MEMORY SIZE BYTE)         6       MSZ2       (HIGH CRDEF MEMORY SIZE BYTE)         7       BCASI       (BAUDOT CASE FOR INPUT)         8-9       CRSRP       (CURSOR POSITION FOR CRT_DISPLAY)         A       GESAV       (UESET REGISTER COPY FOR CET DISPLAY)         B       HIDCH       (CHARACTER HIDDEN UNDER CURSOR)         C       RPTEG       (KEPEAT MODE (KEYBOARD) FLAG)         C       ECHOM       (ECHC/NO_ECHO_MODE_FLAG)		C-2 JUNP TO MENITOR CODE	
5 MSZ1 (LCW CKDER MEMORY SIZE BYTE) 6 MSZ2 (HIGH CRDEF MEMORY SIZE BYTE) 7 ECASI (BAUDOT CASE FOR INPUT) 8-9 CRSRP (CURSOR POSITION FOR CRT DISPLAY) A CFSAV (UFSET REGISTER COPY FOR CRT DISPLAY) 8 HIDCH (CHARACTER HIDDEN UNDER CURSOR) C RPTFG (KEPEAT MODE (KEYBOARD) FLAG) C ECHOM (ECHC/NO ECHC MCDE FLAG)		; 3 IOBYT (I/O DEVICE ASSIGNMENT)	
6 NS22 (HIGH CRDEF MEMORY SIZE BYTE) 7 ECASI (BAUDOT CASE FOR INPUT) 8-9 CRSRP (CURSOR POSITION FOR CRT DISPLAY) A OFSAV (UFSET REGISTER COPY FOR CRT DISPLAY) B HIDCH (CHARACTER HIDDEN UNDER CURSOR) C RPTFG (REPEAT MODE (REYBOARD) FLAG) C ECHOM (ECHC/NO ECHC MCDE FLAG)			
7 ECASI (BAUDOT CASE FOR INPUT) B-9 CRSRP (CURSOR POSITION FOR CRT DISPLAY) A OFSAV (UFSET REGISTER COPY FOR CRT DISPLAY) B FIDCH (CHARACTER FIDDEN UNDER CURSOR) C RPTFG (REPEAT MODE (REYBOARD) FLAG) D ECHOM (ECHC/NO ECHC MCDE FLAG)			
B-9 CRSRP (CURSOR POSITION FOR CRT DISPLAY) A GESAV (UEST REGISTER COPY FOR CET DISPLAY) B FIDCH (CHARACTER FIDDEN UNDER CURSOR) C RPTEG (REPEAT MODE (REYBOARD) FLAG) D ECHOM (ECHC/NO ECHC MCDE FLAG)			
A GESAV (UESET REGISTER COPY FOR CET DISPLAY) B FIDCH (CHARACTER FIDDEN UNDER CURSOR) C RPTEG (REPEAT MODE (REYBOARD) FLAG) D ECHOM (ECHC/NO ECHC MCDE FLAG)			
B FIDCH (CHARACTER FIDDEN UNDER CURSOR) C RPTFG (REPEAT MODE (REYBOARD) FLAG) D ECHOM (ECHC/NO ECHC MCDE FLAG)			
; C RPTFG (REPEAT MODE (REYBOARD) FLAG) ; DECHOM_(ECHC/NO_ECHC_MCDE_FLAG)			
		: 10-2C MONITOR STACK	

	·	: 38-3		ER SAVE S' Dømand en	TCRAGE TRY JUMP (RST 7)	
an a shi ka shi a shi An a shi a	C					
	•	MAC	RC DEFIN	ITIONS		
	1 1	TEST	MACRC ANA ENDM	Α	;SET FLAGS , CY=0	
				еооон		
8000 8003	C32880 C39381	<b>;</b>	JMP	BEGIN CI	CONSOLE INPUT	
	C3ADE1		/MP	RI	_;SEADER_INPUT	
2005 2003	C3D681 C3F181		JMP JMP	CO PG	;CONSCLE OUTPUT ;FUNCH OUTPUT	
ECCF	C3F981		JMP	LO		
			JMP	<u> </u>	CUNSOLE STATUS	
8015	C36F82		JMP	IOCHK	ID ASSIGN CHECK	
8018	C35382		JMP .	IGSET	ID ASSIGN SET	•
801E	C38862		JMP	MEMCK	; MENCRY SIZE CHECK	
E01E			JMP	EXFR	EXPRESSION_GETTER	
8021	ESARS	•	JMP	TYPMG	NESSAGE TYPER	
8024	C37283		JMP	EYTOT	BYTE TYPER	
8027 802A	C3CA81 	•	JMP RET	WRCOT	;WCFC TYPER ;ENIGY FOR NO SERVICE RINS	
802B		INI EEGIN:	TIALIZE	UART		
8028	214000	CC CLINA	LXI	H,40H	CLEAR MONITOR RAM AREA	
802E		EGO:				
802E	<b>2</b> D		DCR	L		
£C2F	7.4		NOV	M.H		
8030	C22E80		JNZ	BGO		
8033	3603		MVI	M,OC3H	SET UP MONITOR REENTRY	
8035 8036	23		INX		BUNE ADDRESS	
8038	23		INX	H	AND OFFH ;ENTER LOW ADDRESS ;EUMP ACCRESS AGAIN	
8032	23 3680		MVI		SHR 8 ;ENTER HIGH ADDRESS	
803E	2E38		MVI	L.38H	SET UP RESTART ENTRY (RST 7)	
0	EO3		MVI	М. ОСЗН		
803F	23		INX	н	· · · · · · · · · · · · · · · · · · ·	
0040	3645		MVI		AND OFFH	
8040	23		INX	H		
8042			84341	MINSTOT	SER 8	
8042	3681	·	MVI			
8042	<u>3681</u> 3EA6 D3CF				;SET PARALLEL I/O MODE	

AM 0808	CRO ASSEME	BLER, VER	2.2 M(	1M 0508-MJ	CNITCR 1.1 LRRORS = 0 PAGE 6
804B	DBCB		OUT	UPTCT	ISSUE MODE
804D	3655		MVI		;UAFT RESET INSTRUCTION
804F	D308 		OUT 		;ISSUE INTERNAL & ERROR RESET _;set_final_mode
	3C.F.A				; AUCVE PREDEFINED PRESENTLY
8053	D30B		CUT	URTCT	ISSUE LART MODE INSTRUCTION
					NEXT MUST BE COMMAND INSTR
	CE0B		IN		-; IS-SERIAL-I/O-BAUDOT?
8057	E680		ANI	DSR	CSR=C IS BAUDOT (+5VOLTS)
8059	C26480		JNZ	BG2	;NC, MODE IS ASCII
805C 805E	3E55 		MV I 	URTCT	RESET USART
		•	 M V I		;SET MODE FOR 5 EIT, 1 1/2
8062	D30B		OUT		STCP, NO PARITY, X64 CLK
ECE4		BG2:	<u>.</u>		
ECE4	3E27		NV I		ENABLE TX AND RX
8066	D308		CUT	URTCT	
.8008	312000		LXI		T;SET STACK PCINTER
8068 	3ACOF8 		LDA CP_I	DSPCK	;IS CISPLAY ATTACHED? ;THIS IS THE TEST BYTE
8022 8070	CCCAF8		CZ	SDPID	USE THE DISPLAY ROUTINE
		•		····	
			OF TATT		
nanden men en fan de fer het en ferste sen het en staar se staar se staar se staar se staar se staar se staar s			ĂĻĴĬĨĸĸĸġĸŧŇĸġĸĸŧ	TIALIZATION	x-35-606NCC
		•			
		MONI	TOR NAI	N LOOP	
8073		MAIN:			
EC73	312000		LXI		T;RESET MONITOR STACK POINTER
8076	218683		LXI		FREMET WITH PERIOD
807.5	CDSA83		CALL	TYPMG	
807.C 807F	CDE581 0602		CALL MV I	ECHO B,2'	;GET INFUT ;DEFAULT PARAMETER COUNT
8081	FE4C		CPI		LOAD
ECE3_	CACEE1		JZ	LCAD	YES
8388	FE4A		CP I	i j i	START EXECUTION (JUMP)?
8838	CAE880		JZ	GD	YES
8888	FE49		CPI	• I •	;INSERT?
868	CAEDEO		JZ	INSRT	YES
8690	FE52		CPI	• R •	RETURN TO PROGRAM?
8092	CAEFE1	· · ·	JZ	RETRN	; YES
8C95 8C97	FE44 		CP I JNZ	IDI MAIN	CISPLAY/DUMP?
	<u></u>	•		<u>M_1x</u>	
	· · ·			ERVICE ROUT	TINES

8080 NACED ASSEMBLER, VER 2.2 MCEN-8080 MONITOR 1.1 ERRORS = 0 PAGE 7

ECSA	CD1C83	•	CALL	EXPR	;GET 2 PARAMETERS
	— D1 — — —		<u>POP</u>		; PUT <end>_IN_DE</end>
8C9E	E1		POP	H	FUT (START) IN FL
8CSF		DISP1:			LINE CUTPUT LOOP START
EC SF	7D	. 1	MOV		· LCWBYTE OF CURRENT POINTER
	<u> </u>		AD I MOV	— <u>16</u> B•A	; ENC_TEST_ADDRESS
ECA2	47				;GOES INTO (CE)( )
80A3 80A4	CECO		MOV ACI	G A H	;FIGH BYTE OF CURRENT POINTER ;ADD CARRY OF PPEVIGUS ADI 16
	4E			C • A	,AUJ CARRY OF PREVIOUS ADI 16 ;(CB)=(HL)+16
8CA7	CA7380		JC	MAIN	;EXIT IF WRAP AROUND
ECAA	78		MOV	AJE	LOW EYTE OF (END)
BCAE	SC SC		SUB	B	;E-(E+16)
			MOV	E • A	SAVE DISPLACEMENT-16
BOAD	7 A		MOV	A,D	; HIGH BYTE OF KENC>
EOAE	<u> </u>		SDB	C	D-C-CY OF E-(L+16)
ECAF	D2E980		JNC	DISP5	SKIP IF >15 LEFT
ECD2	78	· · · · · · · · · · · · · · · · · · ·	_MOV	A . B	LPCATE_RECORD_LENGTH
8083	C610		ADI	10H	; (L - 16) + 16
8CE5	47		MOV	B,A	E=DISPLACEMENT IF <16
80Eč	СЗВВЕС		JMP	DI SP2	SKIF SINCE <16
ECES_		DISP5:	-		
8089	0610	••••	MVI	E,10H	CO 16 BYTES PER ITERATE
BOED		DISP2:			
80EE	E5		PUSH	Ĥ	;SAVE ADDRESS FOR MSG
8CEC			_LXI	H.CRCO_	
808F	CDED82		CALL	TYPMP	;TYPE IT
8CC2	E1		FOP	н	RETRIEVE ADDRESS
E 00 3	D5		PUSH	D	;SAVE <end></end>
80.04	1600		_MV.I	Ü,0	ZERC_SUMCHECK_BYTE
80C <i>6</i>	78		MOV	Α,Β	;GET LENGTH
8007	CDA082		CALL	BYTOP	; FRINT THE LENGTH
8 G C A	CDE482		CALL	WRDUP	;TYPE BEGIN ADDRESS
3268	A.F		XRA	A	
80CE	CDA082		CALL	BYTOP	CUTFUT TYPE
8001	78		MUV	A,B	TEST FOR FINISHED
	1	+	TEST		ZERC LENGTH IS END
E0D2			ANA	A	SEJ_FLAGSCY=0
E 308	CA7380		JZ	MAIN	GET NEXT COMMAND IF DONE
ECD 6		DISP3:		•	
8006	7 E		MOV	A • M	;TYPE RECORDS
8CD.7	CCA082		CALL	BYTOP	_;PRINT_IT
A 338	23		INX	Н	; EUNP POINTER .
ECDB	05		DCR	В	;EUMP PARM COUNTER
2 3 3 3 3	C2C680		JNZ	DISP3	
8CDF	A F		_XRA	A	FORM_SUMCHECK
80EC	92	1	SUB	D	; SUMCHECK = -D
80E 1	CDA082		CALL	EYTOP	CUTFUT SUMCHECK
80E4	D1		POP	D ·	;RETRIEVE <end> SAVED</end>

## 8080 MACED ASSEMBLER, VER 2.2 MCEM-8080 MONITOR 1.1 ERRORS = 0 PAGE 8

8CE5	C39F80	JMP	DISP1	CO ANUTHER RECORD	
		;	, <b>- -</b>		
			-		
		GO ROUTIN		HE USERS ROUTINE	
	and the second			USERS REGISTERS	
		GO:			
80E8	CD2683	CALL	. WRDIN	GET JUMP ADDRESS	
BOEE	FB	EI		;ENABLE EXIT COMMAND	·
ECEC	E۶	PCHL	-	;JUMP THERE	
		TNOTOT D	TA COMMAND	· ·	
			TA COMMAND	BE SECUENTIALLY ENTERED	
				IS TERMINATED BY A CHAR	
	·	; BETWEEN G			-
6.611.0		;			
ECED BCED		INSRT: CALL	WOP IN	GET_INSERT_ADDRESS	
80F 0		INST1:			
ECFU	EE	PUSH	<: ⊢	SAVE ADDRESS	
ECF1	21AD83	LXI	H,CRMG	TYPE CR/LF	•
80F.4	CCA283	CALL	TYP1		
ECF 7	E1	POP	н	;RETRIEVE ADDRESS	
BOFE	CDCA81	CALL		TYPE ADDRESS	
80F8 80F.C	7E 	MOV CALL	A,M ETCT1	GET PRESENT CELL VALUE	
8CFF	CDF182	CALL		CHECK IF CHANGE IS DESIRED	
8102	FE2C	CPI		USE , TO OPEN THE CELL	
8104	C2CB81	JNZ	INST2	;SKIF BYTE READ IF NOT ,	
	CC4E83	CALL	BYTIN	GET NEW VALUE (EXIT FROM HERE)	
810 A	77	MOV	M • A	;STCRE IT	
610B 810B	23	INST2: INX	н	MOVE TO NEXT LOCATION	
810C		JMP_	INST1	START NEXT LINE	
		•			
		LOAD HEX F	CUTINE. TH	IS ROUTINE IS COMPATIBLE WITH	
	· · ·			TED BY THE D COMMAND AS WELL	
				ERATED BY THE ASSEMBLERS AND	
		COMPILERS	•	·	
810F		LOAD:			
810F	05	DCR	B	GET BIAS VALUE	
811C	CD1C83	CALL		USE NORMAL PARAM	
8113		LDO:			
	CCAD81	CALL		SEARCH FOR !:!	
8116 8118	D63A C21381	SUI INT	• • • •		
911E	C21381 57	JNZ MOV	LDC C,A	ZERD SUMCHECK	
~	- '		U 1 M		

.

BOBC NAC	RC ASSEME	BLER, VER	2.2 MCE	M-8080 N	ACNITCR 1.1 ERRORS = 0 P	AGE 9	
8110	CDC6E2		CALL	BYTIR	GET RECORD LENGTH	anangan general yang di san kanga pan panta di na ana kanan kanan kanan kanan kanan kanan kanan kanan kanan ka	 
811F	CA7380		JZ	MAIN	EXIT IF ZERO LENGTH		
8122	C1		POP	P.	GET BIAS		
	F5	-	PUSH	PSW	; SAVE RECORD LENGTH		 
8124	CODB82		CALL	WPDIR	;GET LOAD ADDRESS		
8127	09		DAD	B	ADD EIAS		
8128	F1		POP	PSW	FETRIEVE RECORD LENGT	н	
		<u></u>	PUSH MOV	<u></u> -Б., А	FUT LENGTH IN B		 
812E	47 CDC682		CALL	BYTIR	GET RECORD TYPE		
812E	00002	LD1:		DITIN	GET RECORD TIPE:		
			CALL	- EYTIR-	GET_BYTE		
8131	77		MOV	M, A	STORE IT IN MEMORY		
8132	23		INX	н	FOVE TO NEXT ADDRESS		
8133	.05	and the second second	DCR	B	;DECREMENT RECORD LENG		
8134	_C22E81		JN7	LD1	;LCCP_UNTIL_RECORD_DON		 
8137	CDC682		CALL	EYTIR	GET SUMCHECK EYTE		
813A	CA1381		JZ	LŪO	SUNCHECK WAS ZERD	D D O F	
8130	CE58			C, 'X'	TYPE E FOR SUMCHECK E	RKUK	
<u> </u>	CDD681 C31381		JMP	LDO			 
5142	C31361	: STACK		FOR RES	STAETS:		
		; USER S	TACK				
		PCF					 
		PHL H					
		Ā			٠		
		PSW					
		; MONITO	R STACK				
		; B	(37)				
		<u>-</u>	(36)_				 
		D	(35)				
		E A	(34) (33)				
		PSW_	(33)				
			(31)				 
		÷ L	(30)				
	·	РСН	(2F)				
· · · · · · · · · · · · · · · · · · ·		PCL	(2E)_				
		SPH	(20)				
		; SPL	(20)				
· · · · · · · · · · · · · · · · · · ·		MONI	TOP STA	CK START	SAT 2B		
		······	· ••••••••••••••••••••••••••••••••••••				 
		EXIT C	GMMAND	PROCESSO	R. WE GOT HERE BY DOIN	G A	
					WRITES THIS ADDRESS INT		
		: AT 386	D SC PC	IS ALPE	ACY ON USER STACK. SAV	Ξ HL	

			05 (				
					USER STACK ARE NEEDED. USER		
					SAME AS THE MONITOR STACK		
					S BEEN ACOMPLISHED, WRITE THE ERE_CN_THE_CONSOLE.		
and a second			2 ···· 1-1	-06-10 <b>-</b>			
E145		RSTRT:					
8145	E5		USH	н	;SAVE HL ON USER STACK		
8146	F.5	P	USH	P\$\#	SAVE PSW		
E147	210000		XI	н,0	GET SP VALUE IN HL		
E14A	39		DAD	SP			
814E	313800		XI		V;SET UP SP FOR SAVE AREA		
			USH	 D	-; SAVE BC		
814F 8150	D5 5E			E•M	;SAVE DE ;mgve a,psw to save area		
£151	23		NX	H	INDIE ATPSTITU SAVE AREA		
	56		10 V	D . M			
E153	23		NX	Н			
8154	D5	P	USH	D	THEY ARE IN DE		
6155	5E		10V	E,M	;MOV HL TO SAVE AREA		
	23	-	NX	_H			
8157	56			D, M			
8158	23 D5		NX	H D	THEN ARE IN DE		
E159 	5E		USH 10.V	_E.M	;THEY ARE IN DE 		
£15B	2.3		NX		RC		
EIEC	56		ίον	D M			
E15D	23		NX	н			
815E	D5	P	USH	D	THEY ARE IN DE		
815F	E5	p	USF	Н	;SAVE SP IN SAVE AREA		
8160	218883		XI		;TYPE EXIT IDENTIFIER		
8163	CDSA83		ALL	TYPMG			
	-2ARECO		HLD	PCSAV	GET THE CALLING ADDRESS		
8169 816C	CDCA81 C37380	-	ALL IMP	WRDOT	;TYPE IT ON CONSCLE ;GO TO MAIN LOOP		
CICC	.037360	•	IMP	THAT IN	GU TU MAIN LUUP		
		RETURN	PROCES	SOR REG	COVER ALL REGISTERS FROM THE		
					TURN TO WHERE EVER THE PC SAV		
		; INDICAT	ES. O	NE FARAM	ETER IS GATHERED, AND IF IT		
	-				E IS SUBSTITUTED FOR THE PC		
	and and a spectrum of the second second second second second	SAV EEF	ORE RE	IURNING.			
0105							
816F	CD2697	RETRN:			CET ONE DAGAMETED IN U	**	
816F E172	CD2683		ALL GV	WRDIN A.H	;GET ONE PARAMETER IN HL ;TEST IF IT IS ZERO	-	
8173	E5		RA				
8174	CA7A81		Z	RETR1	;HL = 0, DONT WRITE PC SAVE		
ε177	222E00		HLC	PCSAV	STORE NEW DESTINATION VALUE		
817A		RETR1:					
E17A	E 1		OP	H	GET STACK POINTER		
817B	D1		OP	D	;GET PC		
817C	C1	P	OP	B	;GET HL		

8060 MACEC ASSEMBLER, VER 2.2 MCEM-8080 MCNITOR 1.1 ERRORS = 0 PAGE 11

					· · · · · · · · · · · · · · · · · · ·
£17D	F۶	SPHL		RESTORE STACK POINTER	
E17E	DS	PUSH	D	FUT PC CN STACK	
£17F	C.5	PUSH	В	PUT HL ON STACK (TEMP)	
	213200	LXI	H, PSSAV	-; NOVE A, PSW_FROM STACK	ar separateges passan februarian arte-filis an attention, any same tay, againing s <sub>am</sub> an sum and a some of the
8183	5E	MUV	E,M	USE DE AS EUFFER PAIR	
9184	23	INX	н		
8185	56	MOV	D,M		
£166	-23	I N X	H		
8187	D5	PUSH	D	SAVE FOR A WHILE ON SACK	
8188	5E	MOV	E • M	FECCVER DE	
8189	23	INX	H		
81dA	-56		D • M	<u></u>	,
EIEB	23	INX	H		
618C	4E	MUV	∴с,м	;RECOVER BC	
812D	23	INX MOV			
	46 F1	POP	PSW	RECOVER A.PSW	
818F 8190	E1	POP	H	RECOVER HL	
8190	FB	EI	. 🗖	ENABLE INTERRUPTS (RST 7)	
	C	RET		- RECOVER PC	
		*			
		; THE BOTTOM	TWO BITS O	<ul> <li>THE DEVICE INDICATED BY</li> <li>F LUBYT IS CALLED AND EXPECTED</li> <li>THE_CHARACTER_RETURNS_IN_A</li> </ul>	
8193		cı:			
8193	3AC300	LDA	IOBYT	GET ID ASSIGNMENT	
	340300	IBRCH:	10011	IGET TO ASSIGNMENT	
8196	E603	ANI	3	TEST BOTTOM BITS	
8198	CA3882	JZ	čні	ZERC IS SERIAL INPUT	
8198	3D	DCR	A		
	_CA01F8		KRIN	CNE IS KEYROARD INPUT	· · · · · · · · · · · · · · · · · · ·
819F	3D	DCR	A		
8 1 A C	C240C0	JNZ	USRIN	;NOT TWC IS THREE (PARALLEL)	
		;			•
		PARALLEL IN	PUT FOUTIN	E. 7 BIT ASCII IS EXPECTED	
		; ON THE B POI	RT OF THE	PPI. TRUE DATA IS EXPECTED.	
		<b>1</b>			
81A3		PARIN:		· · · · · · · · · · · · · · · · · · ·	
81A3	DECE	IN	PSTAT	GET THE PORT STATUS	
8145	E602	ANI	PIRDY	TEST INPUT READY BIT	
81A7	C4A381	JZ	PARIN	LOCP TIL IT IS READY	
8144	DEOD	IN	PINPT	;READ THE CHARACTER	
81AC	<u> </u>	RET		AND A OF LODYT ADD USED TO DIFFER	
			THE PROPER	AND 3 OF IOBYT ARE USED TO DIRECT DEVICE. AN ASCII CHAR IS ISTER.	
81AC		RI:			
81AL 81AD	3AC300	LDA	IDEYT	GET ID ASSIGNMENT	
81E0	1F	RAR	LUCIT	NOVE THE BITS IN QUESTION	
CIEU	<b>.</b>	DAN		THOTE THE DITO IN GOLDTION	

• • • • • •

BUEC MAG	CRO ASSEME	BLER, VER	2.2 MC	EM-8080 M	ICNITCE 1.1 ERRORS = 0 PAGE 12
81E1 51E2	1F C39681	· · · ·	RAR JMP	IBRCH	; TC THE BOTTOM TWO BITS ;eranch to proper routine
· · · · · · · · · · · · · · · · · · ·				ASCII. EC	GET-CHARAGIER AND THEN IF
81E5		ECHO:			
8165 8168 8169 316 A		· · · · · · · · · · · · · · · · · · ·	CALL MOV PUSH ·LDA	CI CIA PSW ECHOM	GET_CHAR_FROM_CONSOLE NOVE IT INTO C FOR OUTPUT CUTPUT MIGHT DESTROY IT SHELLD WE ECHO?
818C 818E 81C1	A7 C2C881 3AC4C0	+	-TEST ANA JNZ LDA 	A ECHO1 IFLAG	;ZERC_IS_YES ;SET FLAGS , CY=0 ;DGN'T ECHO ANYTHING ;DGN'T ECHO IF INCIRECT MODE
81C4 81C5 81C8	A7 CCC681	+ ECH01:	ANA CZ	A C D	;SET FLAGS , CY=0 ;ECHC IT IF NOT INDIRECT
	F1 C9		-FOP RET	<u>PSW</u>	
			CUTPUT		D HEX DIGITS
81CA 81CA 81CE	C5 7C	; WRDOT:	PUSH	8 A.H	; LECCDES AND PRINTS HEX ; SAVE BC REGISTERS ; 16BIT#_IN_(HL)
81CC 81CF 81D0	CD7883 70 CD7883		CALL MOV CALL	BT CT 1 A.L BT OT 1	SPIT OUT HIGH BYTE Get Low byte Spit out Low byte
8103		SPAC	POP E OUTPU	T RTN	
8104		SPACO:			
81D4	0E20		MVI	C,• '	
		; TO_DE	LERMINE	THE PROP	E. THE TOBYTE IS EXAMINED ER IG DEVICE. THE VALUE OF
· ·		;	REGIST	ER IS THE	N CUTFUT VIA THAT DEVICE.
81D6	_3A0300	co:	LDA	LOEYT	GET ID ASSIGNMENT
81C9 81D9 81C8 	E 603 CA4B82 	CBRCH:	AN I JZ	зсно	; ERANCH EASED ON EOTTOM ; ZERC IS SERIAL IO
· EICF	CAC4F8		JZ	DSPOT	; CNE IS CRT DISPLAY
81E2 81E3	3D C24300		DCR JNZ	A USROT	NOT TWO IS THREE (PARALLEL)

80 80	MACRO	ASSEMBLER,	VER	2.2	MCEM-8080	MCNITOR	1.1	ERPORS	= (	) PAGE	13
						*					

•

			•			
					NE. ALPHA CHARACTERS ARE	
			• • • • • • • • •		ARACTERS ARENT. A LINE FEED IS	
					END CF THE LINE AND DRIVES A	
					ERFACE IS INTENDED TO DRIVE	
			; EASIC LINE			
	, «		i choic cinc			
		and the second second	PAROT			
	81E6	DECE	IN	PSTAT	CET THE PORT STATUS	
	EIEE	ECEO	ANI	PORDY	TEST OUTPUT READY BIT	
	BILA	CAE681	JZ	PAROT	LOCP TIL IT IS REALY	
		75	MGV	A • C		
	81EE	D30C	CUT	FOTPT	CUTFUT THE DATA	
•	31F.0	C9	RET			
	011 0		•	1		
	the second second		PUNCH OUTP	UT POUTINE.	EITS 4 AND 5 OF THE LOBYT	
			· · · · · · · · · · · · · · · · · · ·		EVICE. A CHARACTERIS EXPCETED	
		·	IN THE C R			
	•			COTOLEK		
		·	PO:			
	81F-1	340300	LDA	IOBYT	GET ID ASSIGNMENT	
	81F4	07	PLC	10011	MOVE BITS 4 AND 5 TO 6 AND 7	
	81F5	07	RLC		SO THAT THEY CAN BE MOVED	
	<u> </u>	C			TO THE CONSOLE POSITION	
			:			
1			LIST OUTPU	T ROUTINE.	EITS 6 AND 7 OF THE ICDYT	
				THE LIST DE		
	81F9		LO:			
	81F 9	3AC3C0	LU. LDA	IOBYT	GET THE ID ASSIGNMENT	
	81FC	JACSUU	LOI:	10011	GER THE TO ASSIGNMENT	
	81FC	07			MOVE BITS 6 AND 7 TO THE	
• • •	81FD	07	RLC		;CONSOLE POSITION	
	81FE	C3D981	JMP	DBRCH	ERANCH TO PROPER ROUTINE	
	GINE	C30901	JMP	UDRCH	JERANCH TO ERGEER ROUTINE	
			CONSCLE IN	DUT STATUS	RCUTINE. THE SELECTED	
					EROGATED TO DETERMINE IF A	
					A ZERO IS RETURNED IF NO	
					THERE IS A CHARACTER.	
	8201		CSTS:			
	8201	3AC300	LDA	IOBYT	WHAT IS CONSOLE DEVICE?	
	8204	E603	ANI	3	URANCH ON CONSOLE ASSIGN	
		C21182	JNZ	CSTS2	ZERC IS SERIAL, DO IT	
	8205	DHCB	IN	URTCT	GET USART INPUT STATUS	
	820E		CSTS1:		······································	
	E2CE	E6C2	ANI	RXRDY		
	82CC	C E		·····•	ZERC IS NO CHAR	
	820E	3EFF	MVI	A, OFFH	NON ZERO IS CHAR, USE -1	
	8210	ČŚ	RET		free ward to be and the t	
	8211	<b>-</b> -	CSTS2:			

8211 8212 8215 8215		DCR			
8215		JZ	A KBSTS	;ONE IS KEYBOARD	
		DCR	A	TWC IS PARALLEL	
an a		JNZ	USRST	THU IS TRACEL	
		; PARALLEL INP	UT STATUS	FCUTINE	
8:19	DECE	• IN	DETAT	GET THE PORT STATUS	
821E		JMP	CSTS1	USE UART TEST AND SET	
				NE (SERIAL). IF THE MODE IS RACTER IS CONVERTED TO ASCII.	
				IT IS A CASE SHIFT CHARACTER,	
•				ID ANOTHER CHARACTER IS WAITED	•
		FOR.			•
821E		CHI1:			· · · · · · · · · · · · · · · · · · ·
821E	E5	PUSH	н	SAVE SCME REGISTERS	•
821F	DS	PUSH	·D		· .
8220	218E83	LXI	H. BOTAE	GET SET TO CONVERT	
8223	DECA	IN	URTDA	GET THE 5 BIT CHAR	
8225	5F	MOV	E,A	;SAVE IT IN E	•
8226	3AC700	LDA	ECASI	;GET THE CASE TO MAKE IT 6	•
8229		ORA	E	APPEND THE CASE (O OR 20H)	
922A	5F	MOV	E,A	GET TOTAL IN DE	
8228		MVI	D,0		
822C	19. 	DAD MOV	D A M	CALCULATE THE TABLE ADDRESS	•
822E 822F	D1		A.•_M D	;GET_THE_ASCII_CHAR;RECOVER_SOME_REGISTERS	
8230		POP	Н	RECEVER SCRE RECISIERS	
0200	1	+ TEST	• •	INEGATIVE INDICATES THAT IT	
		+ANA	· A	SET FLAGS , CY=0	
8232	FO	RP		CASE CHAR, IF NCT, RETURN	
55S8 -	E620	ANI	20H	;ALLEW ENLY O DR 20H AS CASE	
8235 	320700	CHI:	BCASI	FUT CASE AWAY FOR LATER	
8236	DECB	IN	URTCT	GET USART STATUS	
823A	E602	ANI	RXRDY	IS THERE A CHARACTER?	
8230		JZ	CHI	;NO, LOOP UNTIL THERE IS	•
823F.		I N	URICI	_; GET_THE_STATUS_AGAIN (MODE)	
8241	E68.0	ANI	DSR	WHAT IS THE MODE?	-
8243	CA1E82	JZ	CHI1	ZERO IS BAUDOT, CONVERT	,
8246 8248	DBCA E67E	IN	URTDA ZEH	NOT BAUDOT, SIMPLY INPUT	
	<u> </u>	AN I RET	/F.H	BUI_MAKE_II_7_BITS_FIRST	
	<b>U</b> <i>V</i> .	• • • • • • • • • • • • • • • • • • •			
	· · · · · ·			UT ROUTINE. THE MODE IS	
				EAUDCI. THE CHARACTER IN THE ED TO BAUDOT PRICE TO SENDING.	

8)80 MACRO ASSEMBLER, VER 2.2 MCEM-8080 MCNITCR 1.1 ERRORS = 0 PAGE 15

-824E		ĆHO;				
824E	CECB		IN	URTCT	CETERMINE MODE FIRST	
824C	E680		ANI	DSR	;O=EAUDGT	
824F	CA5D82		JZ	CHG2	EAUDOT MODE, GO CONVERT IT	
8252		сноі:				
8252	DBCB		IN	URTCT	;TEST FOR READY AND OUTPUT	
8254	E601		ANI	TXRDY	THE CHARACTER IN THE C REG	
8256	CA5282		JZ	CHO1		
	75		MOV	A + C		
825A	ADED		OUT	URTDA		
625C	CS		RET			
8250		CHC2:			ACANE CONS. DECISTERS	
	E-5			H D	SAVE_SCME_REGISTERS	
825E	D5		PUSH	-	SEARCH THE TABLE FOR A MATCH	
825F 8262	21EE83 1640		LXI MVI	D,64	; THE TABLE IS 64 CHARS LONG	
_8264	79		_MOV	A+C	COMPARES ARE CONE IN A	
8265		СНОЗ:				
8265	BE	Ch03.	CMP	м	COES THIS CNE MATCH?	
8266	CA7082		JZ	CHC4	;YES, EXIT LOOP	
E269	23		INX	н	;EUNP_ADDRESS	
82CA	15		DCK	C	;DECREASE COUNT	
8262	C26582		JNZ	сноз	CONTINUE TO LOOP TILL ZERO	
826E	1640		MVI	D,64	IF NO MATCH, PRETEND BLANK	
-827C		CH04:				
6270	3E40		MVI	A•64	;ACTUAL VALUE IS 64-COUNT	
8272	92	· · · · ·	SUB	D	CALCULATE ACTUAL VALUE	
8273	57		MOV	D , A	;SAVE A CUPY IN D FOR LATER	
8274	21CE00_		_LXI		_; IEST_AND_SET_CASE_IF_APPROP	
6277	E620		AN I	20H	;6TH BIT IS CASE (O=LETTERS)	
8275	BE		CMP	Μ	;COMFARE TO PREVIOUS CASE	
827A	CA8982		JZ .	CH06	;MATCH, NO NEED TO SEND CASE	
627.C	7.7		MOV	M . A	; NO MATCH, SET_CASE_RIGHT	
827E	DE1F		MVI	C,LTRS	;SEND CASE (O=LETTERS)	
<b>- 1</b>		<b></b> +	TEST		CASE O DR 20H?	
8280 1		+ 18. 11. 19.	ANA	Α	;SET FLAGS , CY=0	· . •
<u>    8281     </u>	CAE682		JZ	CHC5	LEITERS CASE, SEND IT	
8284	OE1B	<b>C</b> 110 <b>C</b> 1	MVI	- C,FIGS	;NOT LETTERS, SENC FIGURES	
8286	COEDOC	CH05:		CHCI	SEND THE CASE CLIET CHAPT	
8286 8289	CD5282	сноб:	CALL	CH C1	SEND THE CASE SHIFT CHAR	
8289	4 A		MCV	C . D	RECOVER THE ORIGINAL CHAR	
828A	D1		POP	D	RECOVER SOME REGISTERS	
828E	E1		POP	н	THE COVER SUPE RESISTERS	
828C			JMP	снот	GO SEND THE CHARACTER	

## BOBC MACRO ASSEMBLER, VER 2.2 MCEN-BOBO MENITOR 1.1 ERRORS = 0 PAGE 16

··· · -

828F 828F 8252	3AC300	IOCHK: LDA IOBYT 
		IO SET ROUTINE. THE VALUE OF THE C REGISTER IS SUBSTITUTED FOR THE VALUE OF THE IOBYT.
8293 8293 8294 8297	75 320300 CS	ICSET: MOV A,C ;SET NEW IOBYT STA IOBYT RET
		MEMORY CHECK ROUTINE. TWO RAN LOCATIONS ARE USED TO STORE THE TOP OF RAM. THEY ARE RETURNED IN A AND B. LEAST SIGNIFICANT IN A.
825 E		MEMCK
829E 829E	3AC6C0	LDA MSZ2 ;NOST SIGNIFICANT BYTE HERE
829C 829F	3AC500	LDA MSZI ;LEAST SIGNIFICANT BYTE HERE RET
		; PUNCH BYTE OUTPUT ROUTINE. THE CONSOLE BYTE OUTPUT ; ROUTINE IS USED EXCEPT THAT THE IOBYT IS FIRST ; ROTATED SUCH THAT THE CONSOLE ASSIGNMENT AND PUNCH ; ASSIGNMENT ARE INTERCHANGED. WHEN FINISHED, THEY ; ARE AGAIN INTERCHANGED SO THAT ALL IS OK.
82AC 82AO 82A3	CDA682 CD7283	BYTOP: CALL PUCO ;INTERCHANGE PUNCH AND CONSOLE CALL BYTOT ;DO BYTE GUTPUT
		ROUTINE TO INTERCHANGE CONSOLE AND PUNCH ASSIGN.
<u> </u>	F 5	PUCO: PUSH PSW ;SAVE SCME REGISTERS
82A7	ES	PUSH H
82A8	210300	LXI H, IOBYT ; FOINT HL AT IOBYTE
82AE	7E	MOV A.M ; INTERCHANGE TOP AND BOTTOM
82AC 82AD	0F CF	
82AE	0F	
82AF	CF	RRC
E2EC	77	MOV M,A ;PUT IT BACK
8281	E1	POP H ;RECOVER SOME REGISTERS POP PSW
8282	F 1	POPULATION

WORD PUNCH OUTPUT ROUTINE. PUNCH AND CONSOLE ASSIGNMENTS ARE INTERCHANGED TO USE CONSOLE 8080 MACRO ASSEMBLER, VER 2.2 MCEM-8080 MCNITCE 1.1 ERRORS = 0 PAGE 17

		ROUTINES.
8284		WRDOP:
 	-CDA682-	CALLPUCO
8287	CDCA81	CALL WRDOT
82EA	C34682	JMP PUCO
 	· · · · · · · · · · · · · · · · · · ·	
		; ASSIGNMENTS ARE INTERCHANGED TO USE CONSULE
		; ROUTINES.
 		Түрмр:
EZED	CCA682	CALL PUCO
8200	CD9A83	CALL TYPMG
8203	C34682	JMP PUCO
 		; READER BYTE INPUT ROUTINE. THE READER ASSIGNMENT
		; IT ROTATED INTO THE CONSOLE POSITION SO THAT THE
		; CONSCLE REUTINES CAN BE USED. THE ASSIGNMENTS ARE
 		RESTORED_WHEN_DONESINCE_AN_EXIT_CAN_BE_DONE_EROM
		THÉ EIT ROUTINE, A FLAG IS SET TO INDICATE THAT THE SWITCH HAS BEEN MADE. IF AN EXIT IS TAKEN THE
		; PROPER ASSIGNMENT WILL GE RESGTRED.
8206		BYTIR:
8206	CDE482	CALL RDRCD ;MOVE READER DEVICE TO CONSULE
 8269	CD4E83	CALL BYTIN ;USE CONSOLE BYTE INPUT
		ROUTINE TO RECOVER THE CLU CONSOLE ASSIGNMENT AND
		; OLD READER ASSIGNMENT AFTER USING CONSOLE ROUTINES.
82CC		
 8200	F5	PUSH PSW ;SAVE SCME REGISTERS
8200	E5	PUSH H
82CE	210300	LXI H,IOBYT ;FCINT HL AT IOBYTE
 82C1	7 <u>E</u>	MOVA.M; FOTATE_IOBYT_2_LEFT
8202	07 07	RLC
8204	77	MOV M,A ;RETURN IDBYTE
 8205-	20	INR I FCINT HL AT IFLAG
8206	3600	MVI M.O ;RESET IT TO ZERO
8208	E1	POP H ;RECOVER SOME REGISTERS
82DS	F1 CS	POP FSW RET
		; READEP WORD INPUT ROUTINE. AGAIN, THE CONSOLE
•		ROUTINE IS UTILIZED BY MOVING THE IDBYTE.
 8208		WRDIR:
82CE	CDE482	CALL RDRCD
82DE	CD2683	

82E 1	C3CC82		JMP	RCVR1		
		READE	R TO CO	INSOLE ASS	IGNMENT SWITCHER.	
82E4		RDRCO:				
82E4	E5		PUSH	н	SAVE HL	
82L5	210300		LXI	H,IOBYT	FCINT HL AT IGBYTE	
	7E		MOV	A , M	SHIFT IOBYT 2 LEFT	
82E 9 82E A	0F CF	• • • • • •	RRC			
82EE	77		MOV	M, A	RESTORE IT	
82EC	2¢		INR	L	FOINT AT IFLAG	
82ED	36FF	- • · · · · · · · · · · · · · · · · · ·	MVI	$M_{2} - 1$	;SET FLAG TO -1	
82EF	E1		POP	н	;RECOVER HL	•
82F 0	CS	•	RET			
		ECHC	INPUT	AND TEST	· · · · · · · · · · · · · · · · · · ·	
82F1		EIT				
			-CALL	ECHO	-;GET_CHAR_AND_ECHO	·
82F 4	FE20		CPI	1 1		
82F 6	CAF182		JZ	EIT	; IGNCRE ELANKS	
82F9	FE2C		CPI	• • •	COMMA IS A DELIMITER	
<u>82FE</u>	37 CE		STC PZ		FETURN WITH CY SET FOR DELIM	
82FC	FECD		CPI	CR	CR IS A DELIMITER	
82FF	37	4	STC			
	C-8		-RZ		RET WITH CY SET FOR DELIM	
8301	FE47		CPI	'G'	STCF IF LARGER THAN F	
8303 8304	3F DC				;INVERT CARRY BIT ;NO CARRY IS UK CHARACTER	
				IFLAG	IND CARRY IS DE CLARACTER	
		+	TEST			
8368		<b>+</b>	ANA	Α	;SET FLAGS , CY=0	
2058 	CA7380 CDCC82		JZ CALL	MAIN RCVR1		
EECF	C37380		JMP	MAIN		
			•			
		NIBBL	E ROUTI	NE, CONVEI	RY ASCII TO FEX	
8312		NIBBL:				
8312	D641		SUI	• A •	COMPARING FOR >=10	
8214	F21983		JP	GTA		
<u> </u>	C_£Ç,7	GTA:	_AD.I		ADJUST FOR GAP EETWEEN 9 & A	
8319 8319	CECA	GIA.	ADI	10	MAKE IT BINARY	
831E	CS		RET	<b>▲ U</b>	THATS ALL FOR PERFECT INPUT	
****		EXPE	FSSICN		R LIST) GRABBER	

· · · · ·

.

831 ( 831 (			CALL	WRDIN	READ 16 EIT GROUP INTO HL EUBBLE PC DOWN ON STACK	
8320	C E5		PUSH	н	STACK IS PARM LIST	
			- DCK	B	; DEC_ PARM_ COUNT	
8321 8321			JNZ RET	EXPR	;GUIT WHEN B EMPTY	
		WRDI	N - REA	D IN 16	BIT ACCRESS	
8320	, E	WRDIN			•	
			LXI	H,0	CLEAR_EUFFER	
8329		and the second second	PUSH	B	SAVE PARM COUNT	
8321 8320		WRD1:	MVI	B • 4	GET 4 HEX DIGITS IN ASCII	
8320			CALL	EIT	;READ/CHECK_CHARACTER	
8326			JNC	WRD2	CARRY SET IMPLIES DELIMITER	
8332			MOV	A,B	TEST FOR NEW WORD	
8333 8333				4 	;E=4 MEANS JUST STARTED IGNCREAT_BEGINNING	
8338			JMP	EXIT	VALID DELIMITER IF NUT 1ST	
8236		WRD2:			• • • • • • • • • • • • • • • • • • • •	
8338			CALL	NIEBL	EAT SOME CHARS	
8338 8338			DAD DAD	H	;HL_*2;FL*2	
834 (			DAD	H	↓FL*2	
8241			DAD	H	LONC LEFT SHIFT 4 KIDDIES	
8342	B5		URA	L	ERING IN NEW 4 BITS	
8343		а	MOV	L,A	HL NOW HAS GOUD CATA	
8344 8349			DCR JNZ	8 WRD1	;REDUCE CHAR CCUNT ;3,2,1,0 AND OUT	
		EXIT:	JNZ	WRUI	13121110 AND DUI	, 
. 8348			MOV	A,D	LPDATE CHECKSUM	
8349			ADD	L	CRDER IMMATERIAL	
8344	-		ADD	H	CHK SUM IN A CORRECT	
8348 834 (			POP	D₊A Ei	CHECKSUM_UPDATE_COMPLETE	
8340			RET	Ľ	;RESTORE	
00,70		:	· · ·			
	_		INPUT (	× + N		
834E		BYTIN:	DUCL	<b>C</b>		
834E 834F			PUSH MVI	Б В,0	SAVE IT ; INIT_BINARY_VALUE_BUFFER	
8351			CALL	EIT	;READ NEW DIGIT	
8354	DAEC83		JC	EXITB	LEAVE IF DELIMITER,A=B=0	
8357	CD1283		CALL	NIBBL	GET EINARY VALUE IN A	
			MOV	B.A	SAVE BINARY VALUE IN B	
8356			CALL	EIT	READ 2ND (LOW) DIGIT, IF ANY	•
835E 8361	DA6C83 CD1283		JC CALL	EXITB NIBBL	;CUIT IF DELIMITER, A=B=DIGIT ;CONVERT 2ND DIGIT TO BINARY	

6364	4 F	MOV	C , A	SAVE CHAR
8365	78	MOV	A,B	GET FIRST CHAR
8366	07	FLC		NOVE TO TOP CHAR
- 8367-				
6366	07	RLC		
6369	C7	RLC	1	
ABEB	B1	CRA	C	OR IN FIRST CHAR
-6366-		MGV		
836C		EXITB:		
8360	78	MOV	A,B	; IN CASE A HOLDS DELIM CHAR
836D	82	ADD	D	ADD CHECKSUM
-8366-	<u> </u>		<del>D,A</del> A,E	FETURN UPDATED CKSUM
836F 6370	78		B	;RESTORE \$A FROM \$B ;RESTORE B
8370	C 1 C 9	RET	. D	, RESTURE D
CETI	63	KE I		RET_DONE_ELSEWHERE
		•	•	
		BYTE OUTPU	T FTN	
				CCDED DIGITS
		TERMINATES	PRINT_FI	ELD-WITH-SPACE
-		•		
8372	·	EYTOT:	-	
8372	C5	FUSH	B	CALLS USE \$B
-8373-	CD7863	CALL_	BTOT1	CECODE 2 HEX DIGITS
8376 8375	CDD481	CALL	SPACO	PRINT A SPACE TRAILER
837A	C 1 C 9	POP	B	;RESTORE
0374	6.9	t KEI		
		BASIC BYTE	OUTPUT DE	CCDER RTN
				DOITIGN ON OUTPUT
		HIGH CROER	DIGIT OUT	TPUT FIRST
		LCW_CRDER_	HEX DIGIT	OUTPUT SECOND
		•		
		ETOT1:		
637E				
837E	47	MOV	B,A	SAVE BYTE IN B
837E 837C	e2	ADD	D	ADD TO CHECKSUM
837E 837C 837C	82 57	ADD	D . A	SAVE NEW SUM
837E -837C 637C 837E	82 57 78	MOV MOV	D	; SAVE NEW SUM ; RETRIEVE BYTE
837E 837C 637C 837E 837E 837F		ADD MOV MOV RLC	D . A	SAVE NEW SUM
8378 837C 837C 837E 837F 838C		ADD MOV MOV RLC RLC	D . A	; SAVE NEW SUM ; RETRIEVE BYTE
837E 837C 637C 837E 837F 838C 8381		ADD MOV MOV RLC RLC RLC	D . A	; SAVE NEW SUM ; RETRIEVE BYTE
837E 837C 837E 837E 837F 838C 8381 8382		ADD MOV MOV RLC RLC RLC RLC	D . A A . B	ADC_TO_CHECKSUM ;SAVE NEW SUM ;RETRIEVE BYTE ;SWAP HEX DIGITS
837E 837C 637C 837E 837E 838C 8381 8382 8383		ADD MOV MOV RLC RLC RLC RLC CALL	D.A A.B HXOUT	ADD TO CHECKSUM
837E 837C 637C 837E 837E 838C 8381 8382		ADD MOV MOV RLC RLC RLC RLC	D . A A . B	ADC_TO_CHECKSUM
837E 837C 637C 837E 837E 838C 8381 8382 8383		ADD MOV MOV RLC RLC RLC RLC CALL	D.A A.B HXOUT	ADD TO CHECKSUM SAVE NEW SUM RETRIEVE BYTE SWAP HEX DIGITS PRIMED W/HIGH DIGIT
837E 837C 637C 837E 837E 838C 8381 8382 8383		ADD MOV MOV RLC RLC RLC RLC CALL	D, A A, B HX OUT A, B	ADD TO CHECKSUM SAVE NEW SUM RETRIEVE BYTE SWAP HEX DIGITS PRIMED W/HIGH DIGIT
837E 837C 637C 837E 837F 838C 8381 8382 8383		ADD MOV MOV RLC RLC RLC RLC CALL MOV	D.A A.B HXOUT A.B RTN	ADD_TO_CHECKSUM
837E 837C 637C 837E 837F 838C 8381 8382 8383		ADD MOV MOV RLC RLC RLC RLC CALL MOV	D.A A.B HXOUT A.B RTN CILCODED	ADD_TO_CHECKSUM
837E 837C 637C 837E 837E 838C 8381 8382 8383		ADD MOV MOV RLC RLC RLC RLC CALL MOV HEX OUTPUT CUTFUTS AS	D.A A.B HXOUT A.B RTN CILCODED	ADD_TO_CHECKSUM

		······			UOUS CODES, 2 CASES		
E 38 7	ECCF		ANI		STRIP HIGH DIGIT		
8389				OFH			
-8388-	DECA F29483		SU I JP	OAH	;>9 TEST		
			- ·	HXG1	-; ERANCH+GE-+-10		
CJCC	C 63A	4	ADI	191+1	ADD ASCII 9 +1 FOR		
8350	4F		MOV	<b>C</b> A	ASCII CHAR CODE OF #		
-8394-				C,A CO	CUIFUT_IT_AND_RET		
8394		HX01:			LETTER CASE		
8394	C641	nxor.	AD I	1 A 1	ADD ASCII 'A' FOR		
			AU 1	~	ASCII CODE OF DIGIT		
	4F		MOV	C+A	- FRIME ARGUMENT FOR CALL		
8397	C3D681		JMP	co	CUTPUT AND RET		
					NO ERRCR ON INPUT		
		•		•	FOSSIBLE, SO NO CHKS		
		•					
		TYPE	MESSAG	E ROUTINE			
					GE ADDRESS		
					Y NEGATIVE BYTE		
	· .						
ESSA		TYPMG:			·		
835 A	E 5		PUSH	н	FRINT PREFACE MSSG		
83SE	21AD83		LXI	H CRMG	POINT TO PREFACE	•	
-835E	CDA283		_CALL	TYPI	CR.LF.		
83A1	E 1		PDP	Н	FOINT TO 1ST MSSG AGN		
					FALL THRU AND PRINT		
83A2		TYP1:					
-83A2-	76		MOV	A . M	FETCH CHAR FROM NEM		
	1	+	TEST		CHK IT 1ST,		
EAE3	1 A7	+	ANA	А	SET FLAGS , CY=0		
83A4	F8		RM		INEGATIVE IMPLIES END		
-83A5-	4F		_MOV	C+A	FRIME WITH ARG	·	
					• • • • • •		
0 J A			CALL	CO	;PUT IT OUT		
	CDD681			H	POINT TO NEXT CHAR		
	CDD681 23		INX				
83A6			INX JMP		LOCE TILL NEG CHAR		
83A6 83A9	23 C3A283	CRMG:		TYFI			
83A6 83A9 	23	CRMG:	_JMP	TYFI			
83A6 83A9 	23 	CRMG:	_JMP	TYFI			• •
83A6 83A9 83AA 83AC 83A1 83A1	23 C3A283 ODCA0000 ODCOFF	CRCO:	DB	CR,LF,0			• •
83A6 83A9 83AA 83AC 83B1 83C4	23 	CRCO: PMTMG:	DB	TYF1 CR.LF.0			• *
83A6 83A9 83A4 83AC 83B1 83D4 83D6	23 	CRCO: PMTMG:	DB CB	TYF1 CR,LF,0 ':',-1 ',',-1			
83A6 83A9 83AA 83AC 83A1 83C4 83C4 83C6 83C6	23 	CRCO: PMTMG: RSMG:	DB CB	TYF1 CR.LF.0 ':',-1 '',-1 'EXIT '			• *
83A6 83A9 83AA 83AC 83B1 83C4 83C4 83C6 83C6 83C6 83C6 83C6 83C6 83C6	23 	CRCO: PMTMG: RSMG: EDTAE:		TYF1 CR.LF.0 ':',-1 '',-1 'EXIT '	,0,0,0,-1		
83A6 83A9 83AC 83AC 83B1 83C6 83C6 83C6 83C6 83C6 83C6 83C6 83C6	23 	CRCO: PMTMG: RSMG: EDTAE:		TYF1 CR.LF.0 ':',-1 '',-1 'EXIT '	,0,0,0,-1		• •
83A6 83A9 83AL 83B1 83D4 83D6 83D6 83D6 83D6 83D6 83D6 83D6 83D6	23 	CRCO: PMTMG: RSMG: EDTAE:		TYF1 CR.LF.0 ':',-1 '',-1 'EXIT '	,0,0,0,-1		• •
83A6 83A9 83AL 83B1 83D4 83D6 83E6 83E6 83E6 83E6 83E6 83E6 83E6 83E	23 	CRCO: PMTMG: RSMG: EDTAE:		TYF1 CR.LF.0 ':',-1 ''-1 'EXIT ' 0,'E',L	,0,0,0,-1		•••
83A6 83A4 83A1 83B14 83B14 83B26 83266 835666 83566 83566 835666 83566 83566 83566 83566 83566 8	23 C3A283 ODCA0000 C0COFF 3AFF 22FF C0450A41 20534955 0044524A 4E46434B	CRCO: PMTMG: RSMG: EDTAE:	 СВ  СВ  СБ  СЪ	TYF1 CR.LF.0 ':',-1 ''-1 'EXIT ' 0,'E',L	,0,0,C,-1 ,-1. F,'A SIU',CR,'DRJNFCK'		• •
83A6 83A4 83A1 83B14 83B14 83B26 83266 835666 83566 83566 835666 83566 83566 83566 83566 83566 8	23 C3A283 OCCA0000 C0COFF 3AFF 2777 45584954 2CFF C0450A41 20534955 0C44524A 4E46434B 545A4C57 45595051	CRCO: PMTMG: RSMG: EDTAE:	 СВ  СВ  СБ  СЪ	TYF1 CR.LF.0 ':',-1 ''-1 'EXIT ' 0,'E',L	,0,0,C,-1 ,-1. F,'A SIU',CR,'DRJNFCK'		•••
83A6 83A9 83A0 83B1 8304 8306 8306 8306 8306 8306 8306 8306 8306	23 C3A283 ODCA0000 C0COFF 3AFF 25FF 45584954 2CFF C0450A41 20534955 0D44524A 4E46434B 545A4C57	CRCO: PMTMG: RSMG: EDTAE:	 СВ  СВ  СБ  СЪ	TYF1 CR.LF.0 ':',-1 ''-1 'EXIT ' 0,'E',L	,0,0,C,-1 ,-1. F,'A SIU',CR,'DRJNFCK'		· · ·

----

٠

80EC MACEO ASSEMBLER, VER 2.2 MCEM-8080 MCNITOR 1.1 ERRCRS = 0 PAGE 22 83E2 202A3937 00243427 83E 6 83EA 2C213A28 -83EE--352B2932-\_DB\_\_\_\_\_15+)2#6015?61+0A0H+1+/=1+80H\_ 83F 2 23363031 83F6 393F26A0 ì E3F A 2E2F3080 END-NC FREGRAM ERRORS . 1 . · . • . . ÷, . . • ·

BOBC MACRE ASSEMBLER, VER 2.2 MCEM-8080 MCNITOR 1.1 ERRURS = 0 PAGE 23

SYMECL TABLE \* 01 0007 8 · 0000 BCASI 0007 **BCASO** CCOE Α RCTAE 6386 BEGIN 8028 BGO 802E BG2 8004 E378 ETGT1 BYTIN 834E BYTIR 8206 BYTOP 82A0 6-YTCT-6372 .C..... -0001-CHI\_\_\_ E23E CHI1--821E CHC 824E CHO 1 8252 CHG2 825D CH03 2265 ChC4 8270 CH05 8286 CH06 8289 CI 8193 CC CRMG E1D6 CR CCOD CRCO 8384 83AD CSTS--8201 CS-T-S-1-8205 -CST-S2----821-1 Ŋ\_\_\_\_ -0002-DISF1 EOSE DISP2 DISP3 30D6 DISP5 8089 SOBE DSFCK Fecc DSPOT 0830 E000 F804 DSR E ECHC 8185 ECH01 81C8 ECHCM 0000 EIT 82F1 EX1-T---8348 EXITB ..... 836C EXPR\_ -831C FIGS \_CO 13 GC 8CE8 8319 Н 0004 HXC1 8394 GTA IBRCH IFLAG 0004 INSRT FXCLT E387 8196 BUED INST1 80F0 8108 · IOBYT 2003 ICCHK INST2 828F KASTS ..... F807. 0005 8113 LD1 812E LF A C O O LO 81F9 LDC LTRS 001F N LCI 81FC LOAD 810F CU 06 6073 MENCK 8298 MONST 002C MSZ1 0005 MAIN NIEPL\_ CBRCH-PARCT-NS22--0.0.06 -8312--8109 \_000F PARIN PARMO 00A6 PARUT 81E6 PCSAV 002E E1A3 PO PINFT 0000 PIRCY 0002 PMTMG 8386 21F1 PCRDY 0080 POTPT COOC PSSAV 2500 PSTAT COOE -9006-RCVR1 8200 RCRCO-82E4 FS\*----PUCO\_\_\_\_ -82A6-RETR1 E17A RETRN 816F RGSAV 0038 κI 81AD REMG 3863 RSTRT 8145 RXRDY CC02 SDPIO FBOA SF TEST 03E0 TXRDY 0001 0006 SPACO 8104 TXRXE 0027 TYP1\_\_\_ 83A2 TYPMG 829A TYPMP \_82BD UARTR 0055 URTEM 6683 URTCT OCOB UAFTI 008E URTDA 000A URTMO OOFA USRIN 0040 USROT 0043 USFST 832C WRD2 833E WRDIN 8326 0046 WRD1 · WRDCT WALLE EZDE WRCOP 8284 ELCA \* 02 \* C3 \* 04 \* 05 **\*** 06 \* C7 <u>\*</u> C

## 8. CIRCUIT BOARD LAYOUT AND SCHEMATIC DIAGRAMS

The following pages contain complete diagrams of the HAL Communications Corp. Model MCEM-8080 Microcomputer System. These diagrams reflect the current circuit connections as of the printing date of this manual. HAL Communications reserves the right to make changes in the circuitry without incurring any obligation to make such changes in previously sold units. The diagrams may not be duplicated in any form without the express permission of HAL Communications Corp. MCEM-8080 Addendum No. 2 June, 1976

Use of the UPB cable connections:

The MCEM-8080 is furnished with a two foot length of 40 conductor ribbon cable with a connector on one end that mates to the UPB (Universal Processor Bus) connector of the MCEM. The cable connections are explained in Table 2.6 on page 2-12 of the MCEM manual (the red stripe on the cable corresponds to pin 1). When plugging the cable into the MCEM, be sure to align it correctly as indicated by the small arrows embossed on the plastic connectors. If your cable connector has NOT been polarized, it should be by putting a small piece of bare wire into the cable connector pin 32 location. This should correspond to the missing pin of the MCEM UPB connector.

Connection to the cable can be made by simply separating the conductors of the ribbon cable, stripping and tinning each one required, and then connecting the wires as required. The cable SHOULD NOT BE EXTENDED BEYOND THE TWO FOOT LENGTH FURNISHED. Alternately, the same 3M connector can be attached to the ribbon cable. The cable connector is a 3M part no. 3417-0000, which can be obtained from a 3M distributor or from HAL Communications Corp. for \$6.00. The mating circuit board connector is a 3M no. 3432-1002 connector at \$4.00 each from HAL. The cable connector is designed so that it clamps directly over the cable and several can therefore be attached to the same cable. The following procedure should be used to attach the 3M connector to the cable.

Installation of additional connectors to the UPB cable:

The 40 conductor cable polarity is distiguished in two ways:

- 1. The RED stripe side corresponds to pin 1 of the UPB connector
- The ribbing of the cable is heavier on one side than the other. This can best be determined by looking at the END of the cable, although dragging of your finger-nail across the two sides will also indicate which is roughest and therefore has the heavier ribbing.

Refer to the attached Figure 2 for the following instructions.

The 40 pin connector (3M No. 3417-0000) is a two-piece assembly, the larger section with the connector pins and a smaller clamp strip. The clamp strip has a protective paper covering over an adhesive. In assembly, the protective strip is removed to expose the adhesive and the cable is "sandwiched" between the forks of the connector pins and the clamp strip. Attach the connector to the cable using the following procedure:

- Locate and mark the desired connector location on the 40 conductor cable. Note that several connectors can be placed on the same cable since the connectors simply clamp around the cable, allowing it to pass through. Therefore, if several connectors are intended, do not cut the cable until the end-most connector has been installed.
- 2. Carefully remove the protective paper BUT NOT the adhesive from the clamp piece.
- 3. Put the adhesive surface of the clamp piece on the the heavily ribbed side of the ribbon cable, taking care to remove only the paper and not the adhesive with it.
- 4. Locate the embossed arrow on the connector pin section. This indicates the location of pin 1 of the connector.
- 5. Place the pin section of the connector on the oppositie side of the cable from the clamp assembly, aligning the arrow with the red stripe on the cable.
- 6. Align the guide pins of the clamp piece into the mating holes of the pin section and press the two pieces together with your fingers until the forks of the connector pins start to "bite" into the cable.
- 7. RECHECK THE CABLE AND CONNECTOR ALIGNMENT TO BE SURE THAT:
  - a. The red stripe of the cable is adjacent to the arrow
  - b. The heavily ribbed side of the cable is against the clamp.
  - c. The connector is perpendicular to the cable.
- 8. After checking, the two sections can be completely pressed together in a bench vice. Use only enough pressure to close the gaps between the cable - too much pressure will break the connector. If the vise has rough surfaced jaws, you may wish to prevent scratching of the connector by using cardboard protective shims.
- 9. If additional connectors are required, they can be attached at any cable location using the above procedure. If it is desired to end the cable after the connector, use a VERY SHARP knife or razor-blade and cut the cable off flush with the outside edge of the connector. Be careful to cut on the "scrap" end of the connector and not on the processor end! After cutting, inspect the cut edge to be sure that adjacent wires have not been shorted together in the process of cutting.
- 10. The completed connector should now be keyed by inserting a short piece of No. 22 bare wire into connector pin no. 32 position. Notice that the numbers are marked on the face of the connector odd numbers down the arrow side (starting at the arrow) and even numbers on the other side.



a. 3M 3417-0000 Cable Connector



b. Assembly of connector



c. Assembled connector



Figure 2. Preparation of UPB Cable Connector